
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00009e88  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000a2f8  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000528  20000008  6000a300  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000218  20000530  6000a828  00018530  2**2
                  ALLOC
  5 .comment      00000183  00000000  00000000  00018530  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000518  00000000  00000000  000186b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000a15  00000000  00000000  00018bcb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000828f  00000000  00000000  000195e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000ecf  00000000  00000000  0002186f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000032cf  00000000  00000000  0002273e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001cdc  00000000  00000000  00025a10  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002a4d  00000000  00000000  000276ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001c58  00000000  00000000  0002a139  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00035565  00000000  00000000  0002bd91  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000612f6  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000004e8  00000000  00000000  0006131b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void blueLED(void) {
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
	uint32_t master_tx_frame_led = start;
   8:	00000309 	.word	0x00000309
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
	SPI_configure_master_mode(&g_spi_led);
  2c:	00000313 	.word	0x00000313
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00002019 	.word	0x00002019
  6c:	00002045 	.word	0x00002045
	master_tx_frame_led = B;
  70:	00002cd1 	.word	0x00002cd1
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  74:	00002cfd 	.word	0x00002cfd
  78:	00000337 	.word	0x00000337
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
	master_tx_frame_led = B;
  84:	0000033d 	.word	0x0000033d
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	000007c1 	.word	0x000007c1
  94:	00000805 	.word	0x00000805
	master_tx_frame_led = B;
  98:	00000347 	.word	0x00000347
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  bc:	0000034d 	.word	0x0000034d
	master_tx_frame_led = B;
  c0:	00000825 	.word	0x00000825
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
	master_tx_frame_led = B;
  d4:	00000359 	.word	0x00000359
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369

	master_tx_frame_led = end;
  f8:	0000036b 	.word	0x0000036b
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
}
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
}
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 23c:	0000040d 	.word	0x0000040d
                    --transit;
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
 248:	00000413 	.word	0x00000413
                 */
                if( this_spi->cmd_done && ( this_spi->slave_tx_idx >= this_spi->slave_tx_size ) &&
                  ( this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size ) )
                {
                    guard = 1 + ((int32_t)this_spi->fifo_depth / 4);
                    while( ( 0u == HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_TXFULL ) )
 24c:	00000415 	.word	0x00000415
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
 250:	00000417 	.word	0x00000417
            else /* Slave transfer mode not set up so discard anything in RX FIFO */
            {
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_RXFIFORST_MASK );
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
        }

        /* Handle transmit. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXDONE ) )
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
                        ++tx_idx;
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
                        ++transit;
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 288:	00000433 	.word	0x00000433
             * Note, the driver only currently uses the txdone interrupt when
             * in frame transmit mode. In block mode all TX handling is done by the
             * receive interrupt handling code as we know that for every frame received
             * a frame must be placed in the TX FIFO.
             */
            if( SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
            {
                /* Execute the user callback to update the slave_tx_frame */
                if( NULL_SLAVE_TX_UPDATE_HANDLER != this_spi->slave_tx_frame_handler )
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
                    --transit;
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
            {
                /* Slave transfer mode not set up so discard anything in TX FIFO */
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
            {
                if( transit < this_spi->fifo_depth )
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
                    ++tx_idx;
                    ++transit;
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:


        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
                    ++transit;
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:

        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
            HAL_set_8bit_reg_field(this_spi->base_addr, INTCLR_RXOVERFLOW, ENABLE);
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
                    ++transfer_idx;
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
                    --transit;
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>
 344:	e7fe      	b.n	344 <I2C1_SMBus_IRQHandler+0x4>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>
 34e:	e7fe      	b.n	34e <Fabric_IRQHandler+0x2>

00000350 <GPIO1_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
            {
                if( transit < this_spi->fifo_depth )
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
        }

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_TXUNDERRUN, ENABLE );
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
                    ++tx_idx;
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
                    ++transit;
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
            read_slave_rx_fifo( this_spi );

            /*
             * Call the command handler if one exists.
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
                    --transit;
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
            while( transfer_idx <= transfer_size )
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
        }

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
        {
            /* Only supposed to do all this if transferring blocks... */
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
                rx_size = this_spi->slave_rx_idx;
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
                    ++transfer_idx;
                }
            }
        }
    }
}
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
                 * Must be done before re loading FIFO to ensure stale response
                 * data is not pushed into the FIFO.
                 */
                if(NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler)
                {
                    this_spi->cmd_done = 0u;
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
                    this_spi->resp_tx_buffer = 0u;
 43a:	0000      	.short	0x0000
 43c:	00003849 	.word	0x00003849
 440:	00000001 	.word	0x00000001
                    this_spi->resp_buff_size = 0u;
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
                    this_spi->resp_buff_tx_idx = 0u;
 44c:	20000008 	.word	0x20000008
 450:	6000a300 	.word	0x6000a300
                    HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 454:	20000008 	.word	0x20000008
 458:	20000530 	.word	0x20000530
 45c:	00000000 	.word	0x00000000
 460:	20000530 	.word	0x20000530
 464:	20000748 	.word	0x20000748
 468:	00003b45 	.word	0x00003b45
                    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, ENABLE );
 46c:	000008f9 	.word	0x000008f9

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5330 	movw	r3, #1328	; 0x530
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
                /*
                 * Reset the transmit index to 0 to restart transmit at the start of the
                 * transmit buffer in the next transaction. This also requires flushing
                 * the Tx FIFO and refilling it with the start of Tx data buffer.
                 */
                this_spi->slave_tx_idx = 0u;
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <NVIC_EnableIRQ>:
                fill_slave_tx_fifo( this_spi );
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0

                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
     4a6:	4603      	mov	r3, r0
     4a8:	80fb      	strh	r3, [r7, #6]
     4aa:	f24e 1300 	movw	r3, #57600	; 0xe100
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
     4ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
     4b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4ba:	88f9      	ldrh	r1, [r7, #6]
     4bc:	f001 011f 	and.w	r1, r1, #31
     4c0:	f04f 0001 	mov.w	r0, #1
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
     4c4:	fa00 f101 	lsl.w	r1, r0, r1
     4c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
     4cc:	f107 070c 	add.w	r7, r7, #12
     4d0:	46bd      	mov	sp, r7
     4d2:	bc80      	pop	{r7}
     4d4:	4770      	bx	lr
     4d6:	bf00      	nop

000004d8 <NVIC_DisableIRQ>:
     4d8:	b480      	push	{r7}
     4da:	b083      	sub	sp, #12
     4dc:	af00      	add	r7, sp, #0
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
     4de:	4603      	mov	r3, r0
     4e0:	80fb      	strh	r3, [r7, #6]
     4e2:	f24e 1300 	movw	r3, #57600	; 0xe100
     4e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4f2:	88f9      	ldrh	r1, [r7, #6]
     4f4:	f001 011f 	and.w	r1, r1, #31
        }
    }
}
     4f8:	f04f 0001 	mov.w	r0, #1
     4fc:	fa00 f101 	lsl.w	r1, r0, r1
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     500:	f102 0220 	add.w	r2, r2, #32
     504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     508:	f107 070c 	add.w	r7, r7, #12
     50c:	46bd      	mov	sp, r7
     50e:	bc80      	pop	{r7}
     510:	4770      	bx	lr
     512:	bf00      	nop

00000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     514:	b480      	push	{r7}
     516:	b083      	sub	sp, #12
     518:	af00      	add	r7, sp, #0
     51a:	4603      	mov	r3, r0
     51c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     51e:	f24e 1300 	movw	r3, #57600	; 0xe100
     522:	f2ce 0300 	movt	r3, #57344	; 0xe000
     526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     52a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     52e:	88f9      	ldrh	r1, [r7, #6]
     530:	f001 011f 	and.w	r1, r1, #31
     534:	f04f 0001 	mov.w	r0, #1
     538:	fa00 f101 	lsl.w	r1, r0, r1
     53c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     544:	f107 070c 	add.w	r7, r7, #12
     548:	46bd      	mov	sp, r7
     54a:	bc80      	pop	{r7}
     54c:	4770      	bx	lr
     54e:	bf00      	nop

00000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	4603      	mov	r3, r0
     558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     55a:	f04f 0014 	mov.w	r0, #20
     55e:	f7ff ffbb 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     562:	f242 0300 	movw	r3, #8192	; 0x2000
     566:	f2ce 0304 	movt	r3, #57348	; 0xe004
     56a:	f242 0200 	movw	r2, #8192	; 0x2000
     56e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     572:	6b12      	ldr	r2, [r2, #48]	; 0x30
     574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     57a:	f245 0300 	movw	r3, #20480	; 0x5000
     57e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     582:	f04f 0200 	mov.w	r2, #0
     586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     588:	f240 0300 	movw	r3, #0
     58c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     590:	f04f 0200 	mov.w	r2, #0
     594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     598:	f240 0300 	movw	r3, #0
     59c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5a0:	f04f 0200 	mov.w	r2, #0
     5a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     5a8:	f240 0300 	movw	r3, #0
     5ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5b0:	79fa      	ldrb	r2, [r7, #7]
     5b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     5b6:	f245 0300 	movw	r3, #20480	; 0x5000
     5ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
     5be:	f04f 0201 	mov.w	r2, #1
     5c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     5c4:	f04f 0014 	mov.w	r0, #20
     5c8:	f7ff ffa4 	bl	514 <NVIC_ClearPendingIRQ>
}
     5cc:	f107 0708 	add.w	r7, r7, #8
     5d0:	46bd      	mov	sp, r7
     5d2:	bd80      	pop	{r7, pc}

000005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
     5d4:	b480      	push	{r7}
     5d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     5d8:	f240 0300 	movw	r3, #0
     5dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5e0:	f04f 0201 	mov.w	r2, #1
     5e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     5e8:	46bd      	mov	sp, r7
     5ea:	bc80      	pop	{r7}
     5ec:	4770      	bx	lr
     5ee:	bf00      	nop

000005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
     5f0:	b480      	push	{r7}
     5f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
     5f4:	f240 0300 	movw	r3, #0
     5f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5fc:	f04f 0200 	mov.w	r2, #0
     600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     604:	46bd      	mov	sp, r7
     606:	bc80      	pop	{r7}
     608:	4770      	bx	lr
     60a:	bf00      	nop

0000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
     60c:	b480      	push	{r7}
     60e:	b083      	sub	sp, #12
     610:	af00      	add	r7, sp, #0
     612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
     614:	f245 0300 	movw	r3, #20480	; 0x5000
     618:	f2c4 0300 	movt	r3, #16384	; 0x4000
     61c:	687a      	ldr	r2, [r7, #4]
     61e:	605a      	str	r2, [r3, #4]
}
     620:	f107 070c 	add.w	r7, r7, #12
     624:	46bd      	mov	sp, r7
     626:	bc80      	pop	{r7}
     628:	4770      	bx	lr
     62a:	bf00      	nop

0000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     62c:	b580      	push	{r7, lr}
     62e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     630:	f240 0300 	movw	r3, #0
     634:	f2c4 230a 	movt	r3, #16906	; 0x420a
     638:	f04f 0201 	mov.w	r2, #1
     63c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     640:	f04f 0014 	mov.w	r0, #20
     644:	f7ff ff2c 	bl	4a0 <NVIC_EnableIRQ>
}
     648:	bd80      	pop	{r7, pc}
     64a:	bf00      	nop

0000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
     64c:	b580      	push	{r7, lr}
     64e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
     650:	f240 0300 	movw	r3, #0
     654:	f2c4 230a 	movt	r3, #16906	; 0x420a
     658:	f04f 0200 	mov.w	r2, #0
     65c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
     660:	f04f 0014 	mov.w	r0, #20
     664:	f7ff ff38 	bl	4d8 <NVIC_DisableIRQ>
}
     668:	bd80      	pop	{r7, pc}
     66a:	bf00      	nop

0000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     66c:	b480      	push	{r7}
     66e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     670:	f245 0300 	movw	r3, #20480	; 0x5000
     674:	f2c4 0300 	movt	r3, #16384	; 0x4000
     678:	f04f 0201 	mov.w	r2, #1
     67c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     67e:	f3bf 8f4f 	dsb	sy
}
     682:	46bd      	mov	sp, r7
     684:	bc80      	pop	{r7}
     686:	4770      	bx	lr

00000688 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
     688:	b580      	push	{r7, lr}
     68a:	b082      	sub	sp, #8
     68c:	af00      	add	r7, sp, #0
     68e:	4603      	mov	r3, r0
     690:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
     692:	f04f 0015 	mov.w	r0, #21
     696:	f7ff ff1f 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     69a:	f242 0300 	movw	r3, #8192	; 0x2000
     69e:	f2ce 0304 	movt	r3, #57348	; 0xe004
     6a2:	f242 0200 	movw	r2, #8192	; 0x2000
     6a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
     6aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
     6ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     6b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     6b2:	f245 0300 	movw	r3, #20480	; 0x5000
     6b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6ba:	f04f 0200 	mov.w	r2, #0
     6be:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
     6c0:	f240 0300 	movw	r3, #0
     6c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6c8:	f04f 0200 	mov.w	r2, #0
     6cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
     6d0:	f240 0300 	movw	r3, #0
     6d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6d8:	f04f 0200 	mov.w	r2, #0
     6dc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     6e0:	f240 0300 	movw	r3, #0
     6e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6e8:	79fa      	ldrb	r2, [r7, #7]
     6ea:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
     6ee:	f245 0300 	movw	r3, #20480	; 0x5000
     6f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6f6:	f04f 0201 	mov.w	r2, #1
     6fa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
     6fc:	f04f 0015 	mov.w	r0, #21
     700:	f7ff ff08 	bl	514 <NVIC_ClearPendingIRQ>
}
     704:	f107 0708 	add.w	r7, r7, #8
     708:	46bd      	mov	sp, r7
     70a:	bd80      	pop	{r7, pc}

0000070c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
     70c:	b480      	push	{r7}
     70e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
     710:	f240 0300 	movw	r3, #0
     714:	f2c4 230a 	movt	r3, #16906	; 0x420a
     718:	f04f 0201 	mov.w	r2, #1
     71c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     720:	46bd      	mov	sp, r7
     722:	bc80      	pop	{r7}
     724:	4770      	bx	lr
     726:	bf00      	nop

00000728 <MSS_TIM2_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_stop() function disables Timer 2 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM2_stop( void )
{
     728:	b480      	push	{r7}
     72a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 0U;    /* disable timer */
     72c:	f240 0300 	movw	r3, #0
     730:	f2c4 230a 	movt	r3, #16906	; 0x420a
     734:	f04f 0200 	mov.w	r2, #0
     738:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     73c:	46bd      	mov	sp, r7
     73e:	bc80      	pop	{r7}
     740:	4770      	bx	lr
     742:	bf00      	nop

00000744 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
     744:	b480      	push	{r7}
     746:	b083      	sub	sp, #12
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
     74c:	f245 0300 	movw	r3, #20480	; 0x5000
     750:	f2c4 0300 	movt	r3, #16384	; 0x4000
     754:	687a      	ldr	r2, [r7, #4]
     756:	61da      	str	r2, [r3, #28]
}
     758:	f107 070c 	add.w	r7, r7, #12
     75c:	46bd      	mov	sp, r7
     75e:	bc80      	pop	{r7}
     760:	4770      	bx	lr
     762:	bf00      	nop

00000764 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
     764:	b580      	push	{r7, lr}
     766:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
     768:	f240 0300 	movw	r3, #0
     76c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     770:	f04f 0201 	mov.w	r2, #1
     774:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
     778:	f04f 0015 	mov.w	r0, #21
     77c:	f7ff fe90 	bl	4a0 <NVIC_EnableIRQ>
}
     780:	bd80      	pop	{r7, pc}
     782:	bf00      	nop

00000784 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
     784:	b580      	push	{r7, lr}
     786:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
     788:	f240 0300 	movw	r3, #0
     78c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     790:	f04f 0200 	mov.w	r2, #0
     794:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
     798:	f04f 0015 	mov.w	r0, #21
     79c:	f7ff fe9c 	bl	4d8 <NVIC_DisableIRQ>
}
     7a0:	bd80      	pop	{r7, pc}
     7a2:	bf00      	nop

000007a4 <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
     7a4:	b480      	push	{r7}
     7a6:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
     7a8:	f245 0300 	movw	r3, #20480	; 0x5000
     7ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
     7b0:	f04f 0201 	mov.w	r2, #1
     7b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     7b6:	f3bf 8f4f 	dsb	sy
}
     7ba:	46bd      	mov	sp, r7
     7bc:	bc80      	pop	{r7}
     7be:	4770      	bx	lr

000007c0 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
     7c0:	b580      	push	{r7, lr}
     7c2:	af00      	add	r7, sp, #0

	can_hit = 1;
     7c4:	f240 030c 	movw	r3, #12
     7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7cc:	f04f 0201 	mov.w	r2, #1
     7d0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
     7d2:	f7ff ff4b 	bl	66c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
     7d6:	f7ff ff0b 	bl	5f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
     7da:	f7ff ff37 	bl	64c <MSS_TIM1_disable_irq>
	if (myTank.health < DAMAGED_THRESH){ // When at DAMAGED_THRESH, reset running light to yellow
     7de:	f240 53d8 	movw	r3, #1496	; 0x5d8
     7e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e6:	681a      	ldr	r2, [r3, #0]
     7e8:	f649 7338 	movw	r3, #40760	; 0x9f38
     7ec:	f2c0 0300 	movt	r3, #0
     7f0:	681b      	ldr	r3, [r3, #0]
     7f2:	429a      	cmp	r2, r3
     7f4:	d202      	bcs.n	7fc <Timer1_IRQHandler+0x3c>
		yellowLED();
     7f6:	f000 fe2b 	bl	1450 <yellowLED>
     7fa:	e001      	b.n	800 <Timer1_IRQHandler+0x40>
	} else {
		greenLED();
     7fc:	f000 fcdc 	bl	11b8 <greenLED>
	}

	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
     800:	bd80      	pop	{r7, pc}
     802:	bf00      	nop

00000804 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
     804:	b580      	push	{r7, lr}
     806:	af00      	add	r7, sp, #0
	sound_done = 1;
     808:	f240 0310 	movw	r3, #16
     80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     810:	f04f 0201 	mov.w	r2, #1
     814:	601a      	str	r2, [r3, #0]
	MSS_TIM2_clear_irq();
     816:	f7ff ffc5 	bl	7a4 <MSS_TIM2_clear_irq>
	MSS_TIM2_stop();
     81a:	f7ff ff85 	bl	728 <MSS_TIM2_stop>
	MSS_TIM2_disable_irq();
     81e:	f7ff ffb1 	bl	784 <MSS_TIM2_disable_irq>
}
     822:	bd80      	pop	{r7, pc}

00000824 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
     824:	4668      	mov	r0, sp
     826:	f020 0107 	bic.w	r1, r0, #7
     82a:	468d      	mov	sp, r1
     82c:	b581      	push	{r0, r7, lr}
     82e:	b083      	sub	sp, #12
     830:	af00      	add	r7, sp, #0
	if (can_hit){
     832:	f240 030c 	movw	r3, #12
     836:	f2c2 0300 	movt	r3, #8192	; 0x2000
     83a:	681b      	ldr	r3, [r3, #0]
     83c:	2b00      	cmp	r3, #0
     83e:	d049      	beq.n	8d4 <GPIO0_IRQHandler+0xb0>
		//volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
		//hits = *hitsAddr;
		//hits++;
		//*hitsAddr = hits;
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[2] = "q\n";
     840:	f640 2371 	movw	r3, #2673	; 0xa71
     844:	80bb      	strh	r3, [r7, #4]
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound
     846:	f107 0304 	add.w	r3, r7, #4
     84a:	f240 50c4 	movw	r0, #1476	; 0x5c4
     84e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     852:	4619      	mov	r1, r3
     854:	f04f 0202 	mov.w	r2, #2
     858:	f002 fc86 	bl	3168 <UART_send>

		delay(1000000);
     85c:	f244 2040 	movw	r0, #16960	; 0x4240
     860:	f2c0 000f 	movt	r0, #15
     864:	f000 ff4a 	bl	16fc <delay>
		getHit();
     868:	f000 ff70 	bl	174c <getHit>
		redLED(); //START LED
     86c:	f000 fd4a 	bl	1304 <redLED>
		uint8_t tx_buff2[3] = "#1\n";
     870:	f649 723c 	movw	r2, #40764	; 0x9f3c
     874:	f2c0 0200 	movt	r2, #0
     878:	463b      	mov	r3, r7
     87a:	6812      	ldr	r2, [r2, #0]
     87c:	4611      	mov	r1, r2
     87e:	8019      	strh	r1, [r3, #0]
     880:	f103 0302 	add.w	r3, r3, #2
     884:	ea4f 4212 	mov.w	r2, r2, lsr #16
     888:	701a      	strb	r2, [r3, #0]
		UART_send(&g_uart,(const uint8_t *)&tx_buff2,sizeof(tx_buff2));	// play hit sound
     88a:	463b      	mov	r3, r7
     88c:	f240 50c4 	movw	r0, #1476	; 0x5c4
     890:	f2c2 0000 	movt	r0, #8192	; 0x2000
     894:	4619      	mov	r1, r3
     896:	f04f 0203 	mov.w	r2, #3
     89a:	f002 fc65 	bl	3168 <UART_send>

		// MSS timer start
		MSS_TIM1_init(1); // one shot
     89e:	f04f 0001 	mov.w	r0, #1
     8a2:	f7ff fe55 	bl	550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(300000000); // 3 seconds
     8a6:	f24a 3000 	movw	r0, #41728	; 0xa300
     8aa:	f2c1 10e1 	movt	r0, #4577	; 0x11e1
     8ae:	f7ff fead 	bl	60c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
     8b2:	f7ff fe8f 	bl	5d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
     8b6:	f7ff feb9 	bl	62c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
     8ba:	f240 030c 	movw	r3, #12
     8be:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8c2:	f04f 0200 	mov.w	r2, #0
     8c6:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
		delay(1000000);
     8c8:	f244 2040 	movw	r0, #16960	; 0x4240
     8cc:	f2c0 000f 	movt	r0, #15
     8d0:	f000 ff14 	bl	16fc <delay>
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
     8d4:	f04f 0000 	mov.w	r0, #0
     8d8:	f002 fad0 	bl	2e7c <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
     8dc:	f04f 0000 	mov.w	r0, #0
     8e0:	f04f 0100 	mov.w	r1, #0
     8e4:	f002 fa78 	bl	2dd8 <MSS_GPIO_set_output>
}
     8e8:	f107 070c 	add.w	r7, r7, #12
     8ec:	46bd      	mov	sp, r7
     8ee:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     8f2:	4685      	mov	sp, r0
     8f4:	4770      	bx	lr
     8f6:	bf00      	nop

000008f8 <main>:

int main()
{
     8f8:	b580      	push	{r7, lr}
     8fa:	b094      	sub	sp, #80	; 0x50
     8fc:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
     8fe:	f240 0310 	movw	r3, #16
     902:	f2c4 0305 	movt	r3, #16389	; 0x4005
     906:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
     908:	f240 0314 	movw	r3, #20
     90c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     910:	613b      	str	r3, [r7, #16]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
     912:	f240 0320 	movw	r3, #32
     916:	f2c4 0305 	movt	r3, #16389	; 0x4005
     91a:	617b      	str	r3, [r7, #20]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
     91c:	f240 0324 	movw	r3, #36	; 0x24
     920:	f2c4 0305 	movt	r3, #16389	; 0x4005
     924:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
     926:	f240 0334 	movw	r3, #52	; 0x34
     92a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     92e:	61fb      	str	r3, [r7, #28]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
     930:	f240 0338 	movw	r3, #56	; 0x38
     934:	f2c4 0305 	movt	r3, #16389	; 0x4005
     938:	623b      	str	r3, [r7, #32]

	uint32_t joyVals = 0; // values from joysticks
     93a:	f04f 0300 	mov.w	r3, #0
     93e:	627b      	str	r3, [r7, #36]	; 0x24
	*hitsAddr = 0;
     940:	69bb      	ldr	r3, [r7, #24]
     942:	f04f 0200 	mov.w	r2, #0
     946:	601a      	str	r2, [r3, #0]

	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY)); // endable sound board UART
     948:	f240 50c4 	movw	r0, #1476	; 0x5c4
     94c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     950:	f240 1100 	movw	r1, #256	; 0x100
     954:	f2c4 0105 	movt	r1, #16389	; 0x4005
     958:	f240 228a 	movw	r2, #650	; 0x28a
     95c:	f04f 0301 	mov.w	r3, #1
     960:	f002 fab4 	bl	2ecc <UART_init>

	// SPI for LED
    greenLED(); //Initialize to greenLED
     964:	f000 fc28 	bl	11b8 <greenLED>
	// end SPI LED


	NVIC_EnableIRQ(Fabric_IRQn);
     968:	f04f 001f 	mov.w	r0, #31
     96c:	f7ff fd98 	bl	4a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
     970:	f04f 0000 	mov.w	r0, #0
     974:	f04f 0140 	mov.w	r1, #64	; 0x40
     978:	f002 fa10 	bl	2d9c <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
     97c:	f04f 0000 	mov.w	r0, #0
     980:	f002 fa4a 	bl	2e18 <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
     984:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     988:	f2c0 030d 	movt	r3, #13
     98c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rlPos = 900000;
     98e:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     992:	f2c0 030d 	movt	r3, #13
     996:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Initialize servo positions
	*udAddr = udPos;
     998:	693b      	ldr	r3, [r7, #16]
     99a:	6aba      	ldr	r2, [r7, #40]	; 0x28
     99c:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
     99e:	68fb      	ldr	r3, [r7, #12]
     9a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     9a2:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
     9a4:	f000 fa82 	bl	eac <setupSPI>


	// Initialize UART for xBees
	MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD,
     9a8:	f240 50e8 	movw	r0, #1512	; 0x5e8
     9ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9b0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     9b4:	f04f 0203 	mov.w	r2, #3
     9b8:	f000 ffe6 	bl	1988 <MSS_UART_init>
			 MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT );


	MSS_UART_set_rx_handler( &g_mss_uart1,uart1_rx_handler,
     9bc:	f240 50e8 	movw	r0, #1512	; 0x5e8
     9c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9c4:	f241 519d 	movw	r1, #5533	; 0x159d
     9c8:	f2c0 0100 	movt	r1, #0
     9cc:	f04f 0280 	mov.w	r2, #128	; 0x80
     9d0:	f001 face 	bl	1f70 <MSS_UART_set_rx_handler>
			MSS_UART_FIFO_EIGHT_BYTES );


	//Initialize Tank
	myTank.health = MAX_HEALTH;
     9d4:	f240 53d8 	movw	r3, #1496	; 0x5d8
     9d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9dc:	f04f 0264 	mov.w	r2, #100	; 0x64
     9e0:	601a      	str	r2, [r3, #0]
	myTank.damagePerHit = 5;
     9e2:	f240 53d8 	movw	r3, #1496	; 0x5d8
     9e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ea:	f04f 0205 	mov.w	r2, #5
     9ee:	609a      	str	r2, [r3, #8]
	myTank.aimingSpeed = 10000;
     9f0:	f240 53d8 	movw	r3, #1496	; 0x5d8
     9f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9f8:	f242 7210 	movw	r2, #10000	; 0x2710
     9fc:	605a      	str	r2, [r3, #4]
	myTank.drivingSpeed = 90000;
     9fe:	f240 53d8 	movw	r3, #1496	; 0x5d8
     a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a06:	f645 7290 	movw	r2, #24464	; 0x5f90
     a0a:	f2c0 0201 	movt	r2, #1
     a0e:	60da      	str	r2, [r3, #12]
	printf("Yeet");
     a10:	f649 7040 	movw	r0, #40768	; 0x9f40
     a14:	f2c0 0000 	movt	r0, #0
     a18:	f003 f926 	bl	3c68 <printf>


	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
     a1c:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a24:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     a28:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
     a2a:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a32:	f04f 0242 	mov.w	r2, #66	; 0x42
     a36:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
     a38:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a40:	f04f 0200 	mov.w	r2, #0
     a44:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
     a46:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a4e:	f04f 0200 	mov.w	r2, #0
     a52:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
     a54:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a5c:	f04f 0200 	mov.w	r2, #0
     a60:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
     a62:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a6a:	f04f 0200 	mov.w	r2, #0
     a6e:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
     a70:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a78:	f04f 0200 	mov.w	r2, #0
     a7c:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
     a7e:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a86:	f04f 0200 	mov.w	r2, #0
     a8a:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
     a8c:	f240 53cc 	movw	r3, #1484	; 0x5cc
     a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a94:	f04f 0200 	mov.w	r2, #0
     a98:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     a9a:	f240 6038 	movw	r0, #1592	; 0x638
     a9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     aa2:	f04f 0100 	mov.w	r1, #0
     aa6:	f001 fd15 	bl	24d4 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
     aaa:	f04f 0306 	mov.w	r3, #6
     aae:	9300      	str	r3, [sp, #0]
     ab0:	f240 6038 	movw	r0, #1592	; 0x638
     ab4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ab8:	f240 51cc 	movw	r1, #1484	; 0x5cc
     abc:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ac0:	f04f 0203 	mov.w	r2, #3
     ac4:	f240 53b8 	movw	r3, #1464	; 0x5b8
     ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     acc:	f001 fdce 	bl	266c <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     ad0:	f240 6038 	movw	r0, #1592	; 0x638
     ad4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ad8:	f04f 0100 	mov.w	r1, #0
     adc:	f001 fd7e 	bl	25dc <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
     ae0:	f240 53b8 	movw	r3, #1464	; 0x5b8
     ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae8:	785b      	ldrb	r3, [r3, #1]
     aea:	f003 0310 	and.w	r3, r3, #16
     aee:	2b00      	cmp	r3, #0
     af0:	bf0c      	ite	eq
     af2:	2300      	moveq	r3, #0
     af4:	2301      	movne	r3, #1
     af6:	633b      	str	r3, [r7, #48]	; 0x30
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
     af8:	f240 53b8 	movw	r3, #1464	; 0x5b8
     afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b00:	785b      	ldrb	r3, [r3, #1]
     b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
     b06:	2b00      	cmp	r3, #0
     b08:	bf0c      	ite	eq
     b0a:	2300      	moveq	r3, #0
     b0c:	2301      	movne	r3, #1
     b0e:	637b      	str	r3, [r7, #52]	; 0x34
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
     b10:	f240 53b8 	movw	r3, #1464	; 0x5b8
     b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b18:	785b      	ldrb	r3, [r3, #1]
     b1a:	f003 0320 	and.w	r3, r3, #32
     b1e:	2b00      	cmp	r3, #0
     b20:	bf0c      	ite	eq
     b22:	2300      	moveq	r3, #0
     b24:	2301      	movne	r3, #1
     b26:	63bb      	str	r3, [r7, #56]	; 0x38
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
     b28:	f240 53b8 	movw	r3, #1464	; 0x5b8
     b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b30:	785b      	ldrb	r3, [r3, #1]
     b32:	b25b      	sxtb	r3, r3
     b34:	ea4f 73d3 	mov.w	r3, r3, lsr #31
     b38:	63fb      	str	r3, [r7, #60]	; 0x3c
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
     b3a:	f240 53b8 	movw	r3, #1464	; 0x5b8
     b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b42:	785b      	ldrb	r3, [r3, #1]
     b44:	f003 0302 	and.w	r3, r3, #2
     b48:	2b00      	cmp	r3, #0
     b4a:	bf0c      	ite	eq
     b4c:	2300      	moveq	r3, #0
     b4e:	2301      	movne	r3, #1
     b50:	643b      	str	r3, [r7, #64]	; 0x40


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
     b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b54:	2b00      	cmp	r3, #0
     b56:	d12e      	bne.n	bb6 <main+0x2be>
     b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b5a:	2b00      	cmp	r3, #0
     b5c:	d02b      	beq.n	bb6 <main+0x2be>
			if (udPos >= 1000000){ // At max, stay
     b5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b60:	f244 233f 	movw	r3, #16959	; 0x423f
     b64:	f2c0 030f 	movt	r3, #15
     b68:	429a      	cmp	r2, r3
     b6a:	d904      	bls.n	b76 <main+0x27e>
				*udAddr = 1000000 / 1000;
     b6c:	693b      	ldr	r3, [r7, #16]
     b6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     b72:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
     b74:	e051      	b.n	c1a <main+0x322>
			if (udPos >= 1000000){ // At max, stay
				*udAddr = 1000000 / 1000;
			} 
			else {
				udPos += myTank.aimingSpeed;
     b76:	f240 53d8 	movw	r3, #1496	; 0x5d8
     b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b7e:	685b      	ldr	r3, [r3, #4]
     b80:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b82:	4413      	add	r3, r2
     b84:	62bb      	str	r3, [r7, #40]	; 0x28
				if (udPos > 1000000)
     b86:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b88:	f244 2340 	movw	r3, #16960	; 0x4240
     b8c:	f2c0 030f 	movt	r3, #15
     b90:	429a      	cmp	r2, r3
     b92:	d904      	bls.n	b9e <main+0x2a6>
					udPos = 1000000;
     b94:	f244 2340 	movw	r3, #16960	; 0x4240
     b98:	f2c0 030f 	movt	r3, #15
     b9c:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
     b9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
     ba0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     ba4:	f2c1 0362 	movt	r3, #4194	; 0x1062
     ba8:	fba3 1302 	umull	r1, r3, r3, r2
     bac:	ea4f 1293 	mov.w	r2, r3, lsr #6
     bb0:	693b      	ldr	r3, [r7, #16]
     bb2:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
     bb4:	e031      	b.n	c1a <main+0x322>
					udPos = 1000000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			//LED += 1;
		} 
		else if (down == 0 && up) { // down
     bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     bb8:	2b00      	cmp	r3, #0
     bba:	d12e      	bne.n	c1a <main+0x322>
     bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     bbe:	2b00      	cmp	r3, #0
     bc0:	d02b      	beq.n	c1a <main+0x322>
			if (udPos <= 800000){ // At min, stay
     bc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
     bc4:	f243 5300 	movw	r3, #13568	; 0x3500
     bc8:	f2c0 030c 	movt	r3, #12
     bcc:	429a      	cmp	r2, r3
     bce:	d804      	bhi.n	bda <main+0x2e2>
				*udAddr = 800000 / 1000;
     bd0:	693b      	ldr	r3, [r7, #16]
     bd2:	f44f 7248 	mov.w	r2, #800	; 0x320
     bd6:	601a      	str	r2, [r3, #0]
     bd8:	e01f      	b.n	c1a <main+0x322>
			} 
			else {
				udPos -= myTank.aimingSpeed;
     bda:	f240 53d8 	movw	r3, #1496	; 0x5d8
     bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be2:	685b      	ldr	r3, [r3, #4]
     be4:	6aba      	ldr	r2, [r7, #40]	; 0x28
     be6:	ebc3 0302 	rsb	r3, r3, r2
     bea:	62bb      	str	r3, [r7, #40]	; 0x28
				if (udPos < 800000)
     bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
     bee:	f243 43ff 	movw	r3, #13567	; 0x34ff
     bf2:	f2c0 030c 	movt	r3, #12
     bf6:	429a      	cmp	r2, r3
     bf8:	d804      	bhi.n	c04 <main+0x30c>
					udPos = 800000;
     bfa:	f243 5300 	movw	r3, #13568	; 0x3500
     bfe:	f2c0 030c 	movt	r3, #12
     c02:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000;
     c04:	6aba      	ldr	r2, [r7, #40]	; 0x28
     c06:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     c0a:	f2c1 0362 	movt	r3, #4194	; 0x1062
     c0e:	fba3 1302 	umull	r1, r3, r3, r2
     c12:	ea4f 1293 	mov.w	r2, r3, lsr #6
     c16:	693b      	ldr	r3, [r7, #16]
     c18:	601a      	str	r2, [r3, #0]
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
     c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c1c:	2b00      	cmp	r3, #0
     c1e:	d11f      	bne.n	c60 <main+0x368>
     c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c22:	2b00      	cmp	r3, #0
     c24:	d01c      	beq.n	c60 <main+0x368>
			if (rlPos <= 0){ // At min, stay
     c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c28:	2b00      	cmp	r3, #0
     c2a:	d104      	bne.n	c36 <main+0x33e>
				*rlAddr = 0;
     c2c:	68fb      	ldr	r3, [r7, #12]
     c2e:	f04f 0200 	mov.w	r2, #0
     c32:	601a      	str	r2, [r3, #0]
					udPos = 800000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
     c34:	e045      	b.n	cc2 <main+0x3ca>
			if (rlPos <= 0){ // At min, stay
				*rlAddr = 0;
			} 
			else {
				rlPos -= myTank.aimingSpeed;
     c36:	f240 53d8 	movw	r3, #1496	; 0x5d8
     c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c3e:	685b      	ldr	r3, [r3, #4]
     c40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c42:	ebc3 0302 	rsb	r3, r3, r2
     c46:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (rlPos < 0)
					rlPos = 0;
				*rlAddr = rlPos / 1000;
     c48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c4a:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     c4e:	f2c1 0362 	movt	r3, #4194	; 0x1062
     c52:	fba3 1302 	umull	r1, r3, r3, r2
     c56:	ea4f 1293 	mov.w	r2, r3, lsr #6
     c5a:	68fb      	ldr	r3, [r7, #12]
     c5c:	601a      	str	r2, [r3, #0]
					udPos = 800000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
     c5e:	e030      	b.n	cc2 <main+0x3ca>
				if (rlPos < 0)
					rlPos = 0;
				*rlAddr = rlPos / 1000;
			}
		} 
		else if (right == 0 && left) { //RIGHT
     c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c62:	2b00      	cmp	r3, #0
     c64:	d12d      	bne.n	cc2 <main+0x3ca>
     c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c68:	2b00      	cmp	r3, #0
     c6a:	d02a      	beq.n	cc2 <main+0x3ca>
			if (rlPos >= 1800000){ // At max, stay
     c6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c6e:	f247 733f 	movw	r3, #30527	; 0x773f
     c72:	f2c0 031b 	movt	r3, #27
     c76:	429a      	cmp	r2, r3
     c78:	d904      	bls.n	c84 <main+0x38c>
				*rlAddr = 1800000 / 1000;
     c7a:	68fb      	ldr	r3, [r7, #12]
     c7c:	f44f 62e1 	mov.w	r2, #1800	; 0x708
     c80:	601a      	str	r2, [r3, #0]
     c82:	e01e      	b.n	cc2 <main+0x3ca>
			} 
			else {
				rlPos += myTank.aimingSpeed;
     c84:	f240 53d8 	movw	r3, #1496	; 0x5d8
     c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c8c:	685b      	ldr	r3, [r3, #4]
     c8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c90:	4413      	add	r3, r2
     c92:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (rlPos > 1800000)
     c94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c96:	f247 7340 	movw	r3, #30528	; 0x7740
     c9a:	f2c0 031b 	movt	r3, #27
     c9e:	429a      	cmp	r2, r3
     ca0:	d904      	bls.n	cac <main+0x3b4>
					rlPos = 1800000;
     ca2:	f247 7340 	movw	r3, #30528	; 0x7740
     ca6:	f2c0 031b 	movt	r3, #27
     caa:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
     cac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     cae:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     cb2:	f2c1 0362 	movt	r3, #4194	; 0x1062
     cb6:	fba3 1302 	umull	r1, r3, r3, r2
     cba:	ea4f 1293 	mov.w	r2, r3, lsr #6
     cbe:	68fb      	ldr	r3, [r7, #12]
     cc0:	601a      	str	r2, [r3, #0]
			}
		}

		// Shoot
		if (fire == 0){
     cc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     cc4:	2b00      	cmp	r3, #0
     cc6:	d153      	bne.n	d70 <main+0x478>
			*freqAddr = 56;
     cc8:	697b      	ldr	r3, [r7, #20]
     cca:	f04f 0238 	mov.w	r2, #56	; 0x38
     cce:	601a      	str	r2, [r3, #0]
			if (sound_done) {
     cd0:	f240 0310 	movw	r3, #16
     cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd8:	681b      	ldr	r3, [r3, #0]
     cda:	2b00      	cmp	r3, #0
     cdc:	d04d      	beq.n	d7a <main+0x482>
				uint8_t tx_buff0[2] = "q\n";
     cde:	f640 2371 	movw	r3, #2673	; 0xa71
     ce2:	813b      	strh	r3, [r7, #8]
				UART_send(&g_uart,(const uint8_t *)&tx_buff0,sizeof(tx_buff0));	// play hit sound
     ce4:	f107 0308 	add.w	r3, r7, #8
     ce8:	f240 50c4 	movw	r0, #1476	; 0x5c4
     cec:	f2c2 0000 	movt	r0, #8192	; 0x2000
     cf0:	4619      	mov	r1, r3
     cf2:	f04f 0202 	mov.w	r2, #2
     cf6:	f002 fa37 	bl	3168 <UART_send>

				delay(1000000);
     cfa:	f244 2040 	movw	r0, #16960	; 0x4240
     cfe:	f2c0 000f 	movt	r0, #15
     d02:	f000 fcfb 	bl	16fc <delay>

				uint8_t tx_buff[3] = "#0\n";
     d06:	f649 7248 	movw	r2, #40776	; 0x9f48
     d0a:	f2c0 0200 	movt	r2, #0
     d0e:	f107 0304 	add.w	r3, r7, #4
     d12:	6812      	ldr	r2, [r2, #0]
     d14:	4611      	mov	r1, r2
     d16:	8019      	strh	r1, [r3, #0]
     d18:	f103 0302 	add.w	r3, r3, #2
     d1c:	ea4f 4212 	mov.w	r2, r2, lsr #16
     d20:	701a      	strb	r2, [r3, #0]
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
     d22:	f107 0304 	add.w	r3, r7, #4
     d26:	f240 50c4 	movw	r0, #1476	; 0x5c4
     d2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d2e:	4619      	mov	r1, r3
     d30:	f04f 0203 	mov.w	r2, #3
     d34:	f002 fa18 	bl	3168 <UART_send>

				delay(1000000);
     d38:	f244 2040 	movw	r0, #16960	; 0x4240
     d3c:	f2c0 000f 	movt	r0, #15
     d40:	f000 fcdc 	bl	16fc <delay>

				MSS_TIM2_init(1); // one shot
     d44:	f04f 0001 	mov.w	r0, #1
     d48:	f7ff fc9e 	bl	688 <MSS_TIM2_init>
				MSS_TIM2_load_immediate(10000000); // .1 seconds
     d4c:	f249 6080 	movw	r0, #38528	; 0x9680
     d50:	f2c0 0098 	movt	r0, #152	; 0x98
     d54:	f7ff fcf6 	bl	744 <MSS_TIM2_load_immediate>
				MSS_TIM2_start();
     d58:	f7ff fcd8 	bl	70c <MSS_TIM2_start>
				MSS_TIM2_enable_irq();
     d5c:	f7ff fd02 	bl	764 <MSS_TIM2_enable_irq>
				sound_done = 0;
     d60:	f240 0310 	movw	r3, #16
     d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d68:	f04f 0200 	mov.w	r2, #0
     d6c:	601a      	str	r2, [r3, #0]
     d6e:	e005      	b.n	d7c <main+0x484>
			}

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
     d70:	697b      	ldr	r3, [r7, #20]
     d72:	f04f 0200 	mov.w	r2, #0
     d76:	601a      	str	r2, [r3, #0]
     d78:	e000      	b.n	d7c <main+0x484>

				MSS_TIM2_init(1); // one shot
				MSS_TIM2_load_immediate(10000000); // .1 seconds
				MSS_TIM2_start();
				MSS_TIM2_enable_irq();
				sound_done = 0;
     d7a:	bf00      	nop

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
     d7c:	f240 53b8 	movw	r3, #1464	; 0x5b8
     d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d84:	78db      	ldrb	r3, [r3, #3]
     d86:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
     d8a:	f240 53b8 	movw	r3, #1464	; 0x5b8
     d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d92:	795b      	ldrb	r3, [r3, #5]
     d94:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     d98:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d9c:	2b00      	cmp	r3, #0
     d9e:	d107      	bne.n	db0 <main+0x4b8>
     da0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     da4:	2b00      	cmp	r3, #0
     da6:	d103      	bne.n	db0 <main+0x4b8>
			joyVals = 0b1010;
     da8:	f04f 030a 	mov.w	r3, #10
     dac:	627b      	str	r3, [r7, #36]	; 0x24

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     dae:	e06a      	b.n	e86 <main+0x58e>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     db0:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     db4:	2b00      	cmp	r3, #0
     db6:	d108      	bne.n	dca <main+0x4d2>
     db8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     dbc:	f113 0f02 	cmn.w	r3, #2
     dc0:	d103      	bne.n	dca <main+0x4d2>
			joyVals = 0b1011;
     dc2:	f04f 030b 	mov.w	r3, #11
     dc6:	627b      	str	r3, [r7, #36]	; 0x24


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     dc8:	e05d      	b.n	e86 <main+0x58e>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     dca:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     dce:	2b00      	cmp	r3, #0
     dd0:	d108      	bne.n	de4 <main+0x4ec>
     dd2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
     dda:	d103      	bne.n	de4 <main+0x4ec>
			joyVals = 0b1001;
     ddc:	f04f 0309 	mov.w	r3, #9
     de0:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     de2:	e050      	b.n	e86 <main+0x58e>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     de4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     de8:	f1b3 3fff 	cmp.w	r3, #4294967295
     dec:	d107      	bne.n	dfe <main+0x506>
     dee:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     df2:	2b00      	cmp	r3, #0
     df4:	d103      	bne.n	dfe <main+0x506>
			joyVals = 0b0110;
     df6:	f04f 0306 	mov.w	r3, #6
     dfa:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     dfc:	e043      	b.n	e86 <main+0x58e>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     dfe:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e02:	f1b3 3fff 	cmp.w	r3, #4294967295
     e06:	d108      	bne.n	e1a <main+0x522>
     e08:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
     e10:	d103      	bne.n	e1a <main+0x522>
			joyVals = 0b0101;
     e12:	f04f 0305 	mov.w	r3, #5
     e16:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     e18:	e035      	b.n	e86 <main+0x58e>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     e1a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
     e22:	d108      	bne.n	e36 <main+0x53e>
     e24:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e28:	f113 0f02 	cmn.w	r3, #2
     e2c:	d103      	bne.n	e36 <main+0x53e>
			joyVals = 0b0111;
     e2e:	f04f 0307 	mov.w	r3, #7
     e32:	627b      	str	r3, [r7, #36]	; 0x24
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     e34:	e027      	b.n	e86 <main+0x58e>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     e36:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e3a:	f113 0f02 	cmn.w	r3, #2
     e3e:	d107      	bne.n	e50 <main+0x558>
     e40:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e44:	2b00      	cmp	r3, #0
     e46:	d103      	bne.n	e50 <main+0x558>
			joyVals = 0b1110;
     e48:	f04f 030e 	mov.w	r3, #14
     e4c:	627b      	str	r3, [r7, #36]	; 0x24

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     e4e:	e01a      	b.n	e86 <main+0x58e>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     e50:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e54:	f113 0f02 	cmn.w	r3, #2
     e58:	d108      	bne.n	e6c <main+0x574>
     e5a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
     e62:	d103      	bne.n	e6c <main+0x574>
			joyVals = 0b1101;
     e64:	f04f 030d 	mov.w	r3, #13
     e68:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     e6a:	e00c      	b.n	e86 <main+0x58e>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
     e6c:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     e70:	f113 0f02 	cmn.w	r3, #2
     e74:	d107      	bne.n	e86 <main+0x58e>
     e76:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e7a:	f113 0f02 	cmn.w	r3, #2
     e7e:	d102      	bne.n	e86 <main+0x58e>
			joyVals = 0b1111;
     e80:	f04f 030f 	mov.w	r3, #15
     e84:	627b      	str	r3, [r7, #36]	; 0x24
		}
		*motorAddr = joyVals;
     e86:	69fb      	ldr	r3, [r7, #28]
     e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     e8a:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, myTank.drivingSpeed); //change this number to fix pwm of motors
     e8c:	f240 53d8 	movw	r3, #1496	; 0x5d8
     e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e94:	68db      	ldr	r3, [r3, #12]
     e96:	6a38      	ldr	r0, [r7, #32]
     e98:	4619      	mov	r1, r3
     e9a:	f000 f97f 	bl	119c <changeSpeed>
		delay(100000);
     e9e:	f248 60a0 	movw	r0, #34464	; 0x86a0
     ea2:	f2c0 0001 	movt	r0, #1
     ea6:	f000 fc29 	bl	16fc <delay>
	}
     eaa:	e5b7      	b.n	a1c <main+0x124>

00000eac <setupSPI>:

	return 0;
}

void setupSPI(void) {
     eac:	b580      	push	{r7, lr}
     eae:	b084      	sub	sp, #16
     eb0:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
     eb2:	f240 53cc 	movw	r3, #1484	; 0x5cc
     eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eba:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     ebe:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
     ec0:	f240 53cc 	movw	r3, #1484	; 0x5cc
     ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ec8:	f04f 0242 	mov.w	r2, #66	; 0x42
     ecc:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     ece:	f240 53cc 	movw	r3, #1484	; 0x5cc
     ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ed6:	f04f 0200 	mov.w	r2, #0
     eda:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
     edc:	f240 53cc 	movw	r3, #1484	; 0x5cc
     ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ee4:	f04f 32ff 	mov.w	r2, #4294967295
     ee8:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
     eea:	f240 53cc 	movw	r3, #1484	; 0x5cc
     eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef2:	f04f 32ff 	mov.w	r2, #4294967295
     ef6:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
     ef8:	f240 6038 	movw	r0, #1592	; 0x638
     efc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f00:	f001 f90e 	bl	2120 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
     f04:	f04f 0308 	mov.w	r3, #8
     f08:	9300      	str	r3, [sp, #0]
     f0a:	f240 6038 	movw	r0, #1592	; 0x638
     f0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f12:	f04f 0100 	mov.w	r1, #0
     f16:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
     f1a:	f04f 0307 	mov.w	r3, #7
     f1e:	f001 fa49 	bl	23b4 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f22:	f240 6038 	movw	r0, #1592	; 0x638
     f26:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f2a:	f04f 0100 	mov.w	r1, #0
     f2e:	f001 fad1 	bl	24d4 <MSS_SPI_set_slave_select>
	int i = 3;
     f32:	f04f 0303 	mov.w	r3, #3
     f36:	607b      	str	r3, [r7, #4]
	while(i) {
     f38:	e016      	b.n	f68 <setupSPI+0xbc>
		MSS_SPI_transfer_block
     f3a:	f04f 0305 	mov.w	r3, #5
     f3e:	9300      	str	r3, [sp, #0]
     f40:	f240 6038 	movw	r0, #1592	; 0x638
     f44:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f48:	f240 51cc 	movw	r1, #1484	; 0x5cc
     f4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
     f50:	f04f 0205 	mov.w	r2, #5
     f54:	f240 53b8 	movw	r3, #1464	; 0x5b8
     f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f5c:	f001 fb86 	bl	266c <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
     f60:	687b      	ldr	r3, [r7, #4]
     f62:	f103 33ff 	add.w	r3, r3, #4294967295
     f66:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
     f68:	687b      	ldr	r3, [r7, #4]
     f6a:	2b00      	cmp	r3, #0
     f6c:	d1e5      	bne.n	f3a <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f6e:	f240 6038 	movw	r0, #1592	; 0x638
     f72:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f76:	f04f 0100 	mov.w	r1, #0
     f7a:	f001 fb2f 	bl	25dc <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
     f7e:	f240 53cc 	movw	r3, #1484	; 0x5cc
     f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f86:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f8a:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
     f8c:	f240 53cc 	movw	r3, #1484	; 0x5cc
     f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f94:	f06f 023d 	mvn.w	r2, #61	; 0x3d
     f98:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     f9a:	f240 53cc 	movw	r3, #1484	; 0x5cc
     f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa2:	f04f 0200 	mov.w	r2, #0
     fa6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
     fa8:	f240 53cc 	movw	r3, #1484	; 0x5cc
     fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb0:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     fb4:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
     fb6:	f240 53cc 	movw	r3, #1484	; 0x5cc
     fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fbe:	f04f 0200 	mov.w	r2, #0
     fc2:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     fc4:	f240 6038 	movw	r0, #1592	; 0x638
     fc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fcc:	f04f 0100 	mov.w	r1, #0
     fd0:	f001 fa80 	bl	24d4 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     fd4:	f04f 0305 	mov.w	r3, #5
     fd8:	9300      	str	r3, [sp, #0]
     fda:	f240 6038 	movw	r0, #1592	; 0x638
     fde:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fe2:	f240 51cc 	movw	r1, #1484	; 0x5cc
     fe6:	f2c2 0100 	movt	r1, #8192	; 0x2000
     fea:	f04f 0205 	mov.w	r2, #5
     fee:	f240 53b8 	movw	r3, #1464	; 0x5b8
     ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ff6:	f001 fb39 	bl	266c <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     ffa:	f240 6038 	movw	r0, #1592	; 0x638
     ffe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1002:	f04f 0100 	mov.w	r1, #0
    1006:	f001 fae9 	bl	25dc <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
    100a:	f240 53cc 	movw	r3, #1484	; 0x5cc
    100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1012:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    1016:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
    1018:	f240 53cc 	movw	r3, #1484	; 0x5cc
    101c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1020:	f04f 0222 	mov.w	r2, #34	; 0x22
    1024:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
    1026:	f240 53cc 	movw	r3, #1484	; 0x5cc
    102a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    102e:	f04f 0200 	mov.w	r2, #0
    1032:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
    1034:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    103c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    1040:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
    1042:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    104a:	f06f 023f 	mvn.w	r2, #63	; 0x3f
    104e:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
    1050:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1058:	f04f 0200 	mov.w	r2, #0
    105c:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
    105e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1066:	f04f 0200 	mov.w	r2, #0
    106a:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
    106c:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1074:	f04f 0200 	mov.w	r2, #0
    1078:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
    107a:	f240 53cc 	movw	r3, #1484	; 0x5cc
    107e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1082:	f04f 0200 	mov.w	r2, #0
    1086:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1088:	f240 6038 	movw	r0, #1592	; 0x638
    108c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1090:	f04f 0100 	mov.w	r1, #0
    1094:	f001 fa1e 	bl	24d4 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
    1098:	f04f 0309 	mov.w	r3, #9
    109c:	9300      	str	r3, [sp, #0]
    109e:	f240 6038 	movw	r0, #1592	; 0x638
    10a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10a6:	f240 51cc 	movw	r1, #1484	; 0x5cc
    10aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
    10ae:	f04f 0209 	mov.w	r2, #9
    10b2:	f240 53b8 	movw	r3, #1464	; 0x5b8
    10b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ba:	f001 fad7 	bl	266c <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    10be:	f240 6038 	movw	r0, #1592	; 0x638
    10c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10c6:	f04f 0100 	mov.w	r1, #0
    10ca:	f001 fa87 	bl	25dc <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
    10ce:	f240 53cc 	movw	r3, #1484	; 0x5cc
    10d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10d6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    10da:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
    10dc:	f240 53cc 	movw	r3, #1484	; 0x5cc
    10e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e4:	f06f 023d 	mvn.w	r2, #61	; 0x3d
    10e8:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
    10ea:	f240 53cc 	movw	r3, #1484	; 0x5cc
    10ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10f2:	f04f 0200 	mov.w	r2, #0
    10f6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
    10f8:	f240 53cc 	movw	r3, #1484	; 0x5cc
    10fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1100:	f04f 0200 	mov.w	r2, #0
    1104:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
    1106:	f240 53cc 	movw	r3, #1484	; 0x5cc
    110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    110e:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1112:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
    1114:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    111c:	f04f 025a 	mov.w	r2, #90	; 0x5a
    1120:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
    1122:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1126:	f2c2 0300 	movt	r3, #8192	; 0x2000
    112a:	f04f 025a 	mov.w	r2, #90	; 0x5a
    112e:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
    1130:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1134:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1138:	f04f 025a 	mov.w	r2, #90	; 0x5a
    113c:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
    113e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    1142:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1146:	f04f 025a 	mov.w	r2, #90	; 0x5a
    114a:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    114c:	f240 6038 	movw	r0, #1592	; 0x638
    1150:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1154:	f04f 0100 	mov.w	r1, #0
    1158:	f001 f9bc 	bl	24d4 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
    115c:	f04f 0309 	mov.w	r3, #9
    1160:	9300      	str	r3, [sp, #0]
    1162:	f240 6038 	movw	r0, #1592	; 0x638
    1166:	f2c2 0000 	movt	r0, #8192	; 0x2000
    116a:	f240 51cc 	movw	r1, #1484	; 0x5cc
    116e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1172:	f04f 0209 	mov.w	r2, #9
    1176:	f240 53b8 	movw	r3, #1464	; 0x5b8
    117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    117e:	f001 fa75 	bl	266c <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1182:	f240 6038 	movw	r0, #1592	; 0x638
    1186:	f2c2 0000 	movt	r0, #8192	; 0x2000
    118a:	f04f 0100 	mov.w	r1, #0
    118e:	f001 fa25 	bl	25dc <MSS_SPI_clear_slave_select>

}
    1192:	f107 0708 	add.w	r7, r7, #8
    1196:	46bd      	mov	sp, r7
    1198:	bd80      	pop	{r7, pc}
    119a:	bf00      	nop

0000119c <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
    119c:	b480      	push	{r7}
    119e:	b083      	sub	sp, #12
    11a0:	af00      	add	r7, sp, #0
    11a2:	6078      	str	r0, [r7, #4]
    11a4:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
    11a6:	683a      	ldr	r2, [r7, #0]
    11a8:	687b      	ldr	r3, [r7, #4]
    11aa:	601a      	str	r2, [r3, #0]

	return;
}
    11ac:	f107 070c 	add.w	r7, r7, #12
    11b0:	46bd      	mov	sp, r7
    11b2:	bc80      	pop	{r7}
    11b4:	4770      	bx	lr
    11b6:	bf00      	nop

000011b8 <greenLED>:

void greenLED(void) {
    11b8:	b580      	push	{r7, lr}
    11ba:	b082      	sub	sp, #8
    11bc:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    11be:	f04f 0300 	mov.w	r3, #0
    11c2:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    11c4:	f240 5070 	movw	r0, #1392	; 0x570
    11c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11cc:	f240 2100 	movw	r1, #512	; 0x200
    11d0:	f2c4 0105 	movt	r1, #16389	; 0x4005
    11d4:	f04f 0201 	mov.w	r2, #1
    11d8:	f002 f874 	bl	32c4 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    11dc:	f240 5070 	movw	r0, #1392	; 0x570
    11e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11e4:	f002 f93c 	bl	3460 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    11e8:	f240 5070 	movw	r0, #1392	; 0x570
    11ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11f0:	f04f 0100 	mov.w	r1, #0
    11f4:	f002 f98c 	bl	3510 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11f8:	f240 5070 	movw	r0, #1392	; 0x570
    11fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1200:	6879      	ldr	r1, [r7, #4]
    1202:	f002 fa91 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1206:	f240 5070 	movw	r0, #1392	; 0x570
    120a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    120e:	f04f 0100 	mov.w	r1, #0
    1212:	f002 fa01 	bl	3618 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1216:	f240 5070 	movw	r0, #1392	; 0x570
    121a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    121e:	f04f 0100 	mov.w	r1, #0
    1222:	f002 f975 	bl	3510 <SPI_set_slave_select>
	master_tx_frame_led = G;
    1226:	f240 0300 	movw	r3, #0
    122a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    122e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1230:	f240 5070 	movw	r0, #1392	; 0x570
    1234:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1238:	6879      	ldr	r1, [r7, #4]
    123a:	f002 fa75 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = G;
    123e:	f240 0300 	movw	r3, #0
    1242:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    1246:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1248:	f240 5070 	movw	r0, #1392	; 0x570
    124c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1250:	6879      	ldr	r1, [r7, #4]
    1252:	f002 fa69 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = G;
    1256:	f240 0300 	movw	r3, #0
    125a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    125e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1260:	f240 5070 	movw	r0, #1392	; 0x570
    1264:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1268:	6879      	ldr	r1, [r7, #4]
    126a:	f002 fa5d 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = G;
    126e:	f240 0300 	movw	r3, #0
    1272:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    1276:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1278:	f240 5070 	movw	r0, #1392	; 0x570
    127c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1280:	6879      	ldr	r1, [r7, #4]
    1282:	f002 fa51 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = G;
    1286:	f240 0300 	movw	r3, #0
    128a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    128e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1290:	f240 5070 	movw	r0, #1392	; 0x570
    1294:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1298:	6879      	ldr	r1, [r7, #4]
    129a:	f002 fa45 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = G;
    129e:	f240 0300 	movw	r3, #0
    12a2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    12a6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12a8:	f240 5070 	movw	r0, #1392	; 0x570
    12ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12b0:	6879      	ldr	r1, [r7, #4]
    12b2:	f002 fa39 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12b6:	f240 5070 	movw	r0, #1392	; 0x570
    12ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12be:	f04f 0100 	mov.w	r1, #0
    12c2:	f002 f9a9 	bl	3618 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    12c6:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    12ca:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12cc:	f240 5070 	movw	r0, #1392	; 0x570
    12d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12d4:	f04f 0100 	mov.w	r1, #0
    12d8:	f002 f91a 	bl	3510 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12dc:	f240 5070 	movw	r0, #1392	; 0x570
    12e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12e4:	6879      	ldr	r1, [r7, #4]
    12e6:	f002 fa1f 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12ea:	f240 5070 	movw	r0, #1392	; 0x570
    12ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12f2:	f04f 0100 	mov.w	r1, #0
    12f6:	f002 f98f 	bl	3618 <SPI_clear_slave_select>
}
    12fa:	f107 0708 	add.w	r7, r7, #8
    12fe:	46bd      	mov	sp, r7
    1300:	bd80      	pop	{r7, pc}
    1302:	bf00      	nop

00001304 <redLED>:

void redLED(void) {
    1304:	b580      	push	{r7, lr}
    1306:	b082      	sub	sp, #8
    1308:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    130a:	f04f 0300 	mov.w	r3, #0
    130e:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    1310:	f240 5070 	movw	r0, #1392	; 0x570
    1314:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1318:	f240 2100 	movw	r1, #512	; 0x200
    131c:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1320:	f04f 0201 	mov.w	r2, #1
    1324:	f001 ffce 	bl	32c4 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    1328:	f240 5070 	movw	r0, #1392	; 0x570
    132c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1330:	f002 f896 	bl	3460 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1334:	f240 5070 	movw	r0, #1392	; 0x570
    1338:	f2c2 0000 	movt	r0, #8192	; 0x2000
    133c:	f04f 0100 	mov.w	r1, #0
    1340:	f002 f8e6 	bl	3510 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1344:	f240 5070 	movw	r0, #1392	; 0x570
    1348:	f2c2 0000 	movt	r0, #8192	; 0x2000
    134c:	6879      	ldr	r1, [r7, #4]
    134e:	f002 f9eb 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1352:	f240 5070 	movw	r0, #1392	; 0x570
    1356:	f2c2 0000 	movt	r0, #8192	; 0x2000
    135a:	f04f 0100 	mov.w	r1, #0
    135e:	f002 f95b 	bl	3618 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1362:	f240 5070 	movw	r0, #1392	; 0x570
    1366:	f2c2 0000 	movt	r0, #8192	; 0x2000
    136a:	f04f 0100 	mov.w	r1, #0
    136e:	f002 f8cf 	bl	3510 <SPI_set_slave_select>
	master_tx_frame_led = R;
    1372:	f240 03ff 	movw	r3, #255	; 0xff
    1376:	f6cf 7300 	movt	r3, #65280	; 0xff00
    137a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    137c:	f240 5070 	movw	r0, #1392	; 0x570
    1380:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1384:	6879      	ldr	r1, [r7, #4]
    1386:	f002 f9cf 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = R;
    138a:	f240 03ff 	movw	r3, #255	; 0xff
    138e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1392:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1394:	f240 5070 	movw	r0, #1392	; 0x570
    1398:	f2c2 0000 	movt	r0, #8192	; 0x2000
    139c:	6879      	ldr	r1, [r7, #4]
    139e:	f002 f9c3 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = R;
    13a2:	f240 03ff 	movw	r3, #255	; 0xff
    13a6:	f6cf 7300 	movt	r3, #65280	; 0xff00
    13aa:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13ac:	f240 5070 	movw	r0, #1392	; 0x570
    13b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13b4:	6879      	ldr	r1, [r7, #4]
    13b6:	f002 f9b7 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = R;
    13ba:	f240 03ff 	movw	r3, #255	; 0xff
    13be:	f6cf 7300 	movt	r3, #65280	; 0xff00
    13c2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13c4:	f240 5070 	movw	r0, #1392	; 0x570
    13c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13cc:	6879      	ldr	r1, [r7, #4]
    13ce:	f002 f9ab 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = R;
    13d2:	f240 03ff 	movw	r3, #255	; 0xff
    13d6:	f6cf 7300 	movt	r3, #65280	; 0xff00
    13da:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13dc:	f240 5070 	movw	r0, #1392	; 0x570
    13e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13e4:	6879      	ldr	r1, [r7, #4]
    13e6:	f002 f99f 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = R;
    13ea:	f240 03ff 	movw	r3, #255	; 0xff
    13ee:	f6cf 7300 	movt	r3, #65280	; 0xff00
    13f2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13f4:	f240 5070 	movw	r0, #1392	; 0x570
    13f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13fc:	6879      	ldr	r1, [r7, #4]
    13fe:	f002 f993 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1402:	f240 5070 	movw	r0, #1392	; 0x570
    1406:	f2c2 0000 	movt	r0, #8192	; 0x2000
    140a:	f04f 0100 	mov.w	r1, #0
    140e:	f002 f903 	bl	3618 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    1412:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    1416:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1418:	f240 5070 	movw	r0, #1392	; 0x570
    141c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1420:	f04f 0100 	mov.w	r1, #0
    1424:	f002 f874 	bl	3510 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1428:	f240 5070 	movw	r0, #1392	; 0x570
    142c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1430:	6879      	ldr	r1, [r7, #4]
    1432:	f002 f979 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1436:	f240 5070 	movw	r0, #1392	; 0x570
    143a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    143e:	f04f 0100 	mov.w	r1, #0
    1442:	f002 f8e9 	bl	3618 <SPI_clear_slave_select>
}
    1446:	f107 0708 	add.w	r7, r7, #8
    144a:	46bd      	mov	sp, r7
    144c:	bd80      	pop	{r7, pc}
    144e:	bf00      	nop

00001450 <yellowLED>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void yellowLED(void) {
    1450:	b580      	push	{r7, lr}
    1452:	b082      	sub	sp, #8
    1454:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    1456:	f04f 0300 	mov.w	r3, #0
    145a:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    145c:	f240 5070 	movw	r0, #1392	; 0x570
    1460:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1464:	f240 2100 	movw	r1, #512	; 0x200
    1468:	f2c4 0105 	movt	r1, #16389	; 0x4005
    146c:	f04f 0201 	mov.w	r2, #1
    1470:	f001 ff28 	bl	32c4 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    1474:	f240 5070 	movw	r0, #1392	; 0x570
    1478:	f2c2 0000 	movt	r0, #8192	; 0x2000
    147c:	f001 fff0 	bl	3460 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1480:	f240 5070 	movw	r0, #1392	; 0x570
    1484:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1488:	f04f 0100 	mov.w	r1, #0
    148c:	f002 f840 	bl	3510 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1490:	f240 5070 	movw	r0, #1392	; 0x570
    1494:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1498:	6879      	ldr	r1, [r7, #4]
    149a:	f002 f945 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    149e:	f240 5070 	movw	r0, #1392	; 0x570
    14a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14a6:	f04f 0100 	mov.w	r1, #0
    14aa:	f002 f8b5 	bl	3618 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    14ae:	f240 5070 	movw	r0, #1392	; 0x570
    14b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14b6:	f04f 0100 	mov.w	r1, #0
    14ba:	f002 f829 	bl	3510 <SPI_set_slave_select>
	master_tx_frame_led = Y;
    14be:	f248 037f 	movw	r3, #32895	; 0x807f
    14c2:	f6c7 73ff 	movt	r3, #32767	; 0x7fff
    14c6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14c8:	f240 5070 	movw	r0, #1392	; 0x570
    14cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14d0:	6879      	ldr	r1, [r7, #4]
    14d2:	f002 f929 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    14d6:	f248 037f 	movw	r3, #32895	; 0x807f
    14da:	f6c7 73ff 	movt	r3, #32767	; 0x7fff
    14de:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14e0:	f240 5070 	movw	r0, #1392	; 0x570
    14e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14e8:	6879      	ldr	r1, [r7, #4]
    14ea:	f002 f91d 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    14ee:	f248 037f 	movw	r3, #32895	; 0x807f
    14f2:	f6c7 73ff 	movt	r3, #32767	; 0x7fff
    14f6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14f8:	f240 5070 	movw	r0, #1392	; 0x570
    14fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1500:	6879      	ldr	r1, [r7, #4]
    1502:	f002 f911 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1506:	f248 037f 	movw	r3, #32895	; 0x807f
    150a:	f6c7 73ff 	movt	r3, #32767	; 0x7fff
    150e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1510:	f240 5070 	movw	r0, #1392	; 0x570
    1514:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1518:	6879      	ldr	r1, [r7, #4]
    151a:	f002 f905 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    151e:	f248 037f 	movw	r3, #32895	; 0x807f
    1522:	f6c7 73ff 	movt	r3, #32767	; 0x7fff
    1526:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1528:	f240 5070 	movw	r0, #1392	; 0x570
    152c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1530:	6879      	ldr	r1, [r7, #4]
    1532:	f002 f8f9 	bl	3728 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1536:	f248 037f 	movw	r3, #32895	; 0x807f
    153a:	f6c7 73ff 	movt	r3, #32767	; 0x7fff
    153e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1540:	f240 5070 	movw	r0, #1392	; 0x570
    1544:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1548:	6879      	ldr	r1, [r7, #4]
    154a:	f002 f8ed 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    154e:	f240 5070 	movw	r0, #1392	; 0x570
    1552:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1556:	f04f 0100 	mov.w	r1, #0
    155a:	f002 f85d 	bl	3618 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    155e:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    1562:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1564:	f240 5070 	movw	r0, #1392	; 0x570
    1568:	f2c2 0000 	movt	r0, #8192	; 0x2000
    156c:	f04f 0100 	mov.w	r1, #0
    1570:	f001 ffce 	bl	3510 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1574:	f240 5070 	movw	r0, #1392	; 0x570
    1578:	f2c2 0000 	movt	r0, #8192	; 0x2000
    157c:	6879      	ldr	r1, [r7, #4]
    157e:	f002 f8d3 	bl	3728 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1582:	f240 5070 	movw	r0, #1392	; 0x570
    1586:	f2c2 0000 	movt	r0, #8192	; 0x2000
    158a:	f04f 0100 	mov.w	r1, #0
    158e:	f002 f843 	bl	3618 <SPI_clear_slave_select>
}
    1592:	f107 0708 	add.w	r7, r7, #8
    1596:	46bd      	mov	sp, r7
    1598:	bd80      	pop	{r7, pc}
    159a:	bf00      	nop

0000159c <uart1_rx_handler>:


//UART interrupt handler for xBee module
void uart1_rx_handler( mss_uart_instance_t * this_uart) {
    159c:	b580      	push	{r7, lr}
    159e:	b088      	sub	sp, #32
    15a0:	af00      	add	r7, sp, #0
    15a2:	6078      	str	r0, [r7, #4]
	uint8_t receive[16] = { };
    15a4:	f107 0308 	add.w	r3, r7, #8
    15a8:	f04f 0200 	mov.w	r2, #0
    15ac:	601a      	str	r2, [r3, #0]
    15ae:	f103 0304 	add.w	r3, r3, #4
    15b2:	f04f 0200 	mov.w	r2, #0
    15b6:	601a      	str	r2, [r3, #0]
    15b8:	f103 0304 	add.w	r3, r3, #4
    15bc:	f04f 0200 	mov.w	r2, #0
    15c0:	601a      	str	r2, [r3, #0]
    15c2:	f103 0304 	add.w	r3, r3, #4
    15c6:	f04f 0200 	mov.w	r2, #0
    15ca:	601a      	str	r2, [r3, #0]
    15cc:	f103 0304 	add.w	r3, r3, #4
	int rx_size =  MSS_UART_get_rx(this_uart, receive, sizeof(receive));
    15d0:	f107 0308 	add.w	r3, r7, #8
    15d4:	6878      	ldr	r0, [r7, #4]
    15d6:	4619      	mov	r1, r3
    15d8:	f04f 0210 	mov.w	r2, #16
    15dc:	f000 fb48 	bl	1c70 <MSS_UART_get_rx>
    15e0:	4603      	mov	r3, r0
    15e2:	61bb      	str	r3, [r7, #24]
	myTank.aimingSpeed = 10000;
    15e4:	f240 53d8 	movw	r3, #1496	; 0x5d8
    15e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15ec:	f242 7210 	movw	r2, #10000	; 0x2710
    15f0:	605a      	str	r2, [r3, #4]
	myTank.damagePerHit = 5;
    15f2:	f240 53d8 	movw	r3, #1496	; 0x5d8
    15f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15fa:	f04f 0205 	mov.w	r2, #5
    15fe:	609a      	str	r2, [r3, #8]
	myTank.drivingSpeed = 90000;
    1600:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1604:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1608:	f645 7290 	movw	r2, #24464	; 0x5f90
    160c:	f2c0 0201 	movt	r2, #1
    1610:	60da      	str	r2, [r3, #12]
	int type =  receive[4];
    1612:	7b3b      	ldrb	r3, [r7, #12]
    1614:	61fb      	str	r3, [r7, #28]
	if (type == 3){
    1616:	69fb      	ldr	r3, [r7, #28]
    1618:	2b03      	cmp	r3, #3
    161a:	d10d      	bne.n	1638 <uart1_rx_handler+0x9c>
		printf("1\r\n");
    161c:	f649 704c 	movw	r0, #40780	; 0x9f4c
    1620:	f2c0 0000 	movt	r0, #0
    1624:	f002 fb8e 	bl	3d44 <puts>
		//Extra Health
		myTank.damagePerHit = 3;
    1628:	f240 53d8 	movw	r3, #1496	; 0x5d8
    162c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1630:	f04f 0203 	mov.w	r2, #3
    1634:	609a      	str	r2, [r3, #8]
    1636:	e022      	b.n	167e <uart1_rx_handler+0xe2>
	}
	else if (type == 2) {
    1638:	69fb      	ldr	r3, [r7, #28]
    163a:	2b02      	cmp	r3, #2
    163c:	d10d      	bne.n	165a <uart1_rx_handler+0xbe>
		printf("2\r\n");
    163e:	f649 7050 	movw	r0, #40784	; 0x9f50
    1642:	f2c0 0000 	movt	r0, #0
    1646:	f002 fb7d 	bl	3d44 <puts>
		// Aiming speed increase
		myTank.aimingSpeed = 12000;
    164a:	f240 53d8 	movw	r3, #1496	; 0x5d8
    164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1652:	f642 62e0 	movw	r2, #12000	; 0x2ee0
    1656:	605a      	str	r2, [r3, #4]
    1658:	e011      	b.n	167e <uart1_rx_handler+0xe2>

	}
	else if (type == 1) {
    165a:	69fb      	ldr	r3, [r7, #28]
    165c:	2b01      	cmp	r3, #1
    165e:	d10e      	bne.n	167e <uart1_rx_handler+0xe2>
		printf("3\r\n");
    1660:	f649 7054 	movw	r0, #40788	; 0x9f54
    1664:	f2c0 0000 	movt	r0, #0
    1668:	f002 fb6c 	bl	3d44 <puts>
		//driving speed increase
		myTank.drivingSpeed = 100000;
    166c:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1670:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1674:	f248 62a0 	movw	r2, #34464	; 0x86a0
    1678:	f2c0 0201 	movt	r2, #1
    167c:	60da      	str	r2, [r3, #12]
	}
	reset();
    167e:	f000 f857 	bl	1730 <reset>

}
    1682:	f107 0720 	add.w	r7, r7, #32
    1686:	46bd      	mov	sp, r7
    1688:	bd80      	pop	{r7, pc}
    168a:	bf00      	nop

0000168c <printToXBee>:
void printToXBee() {
    168c:	b580      	push	{r7, lr}
    168e:	b084      	sub	sp, #16
    1690:	af00      	add	r7, sp, #0
	 uint8_t health_msg[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
    1692:	f04f 0300 	mov.w	r3, #0
    1696:	713b      	strb	r3, [r7, #4]
    1698:	f04f 0300 	mov.w	r3, #0
    169c:	717b      	strb	r3, [r7, #5]
    169e:	f04f 0300 	mov.w	r3, #0
    16a2:	71bb      	strb	r3, [r7, #6]
    16a4:	f04f 0300 	mov.w	r3, #0
    16a8:	71fb      	strb	r3, [r7, #7]
    16aa:	f04f 0300 	mov.w	r3, #0
    16ae:	723b      	strb	r3, [r7, #8]
    16b0:	f04f 0300 	mov.w	r3, #0
    16b4:	727b      	strb	r3, [r7, #9]
    16b6:	f04f 0300 	mov.w	r3, #0
    16ba:	72bb      	strb	r3, [r7, #10]
    16bc:	f04f 0300 	mov.w	r3, #0
    16c0:	72fb      	strb	r3, [r7, #11]
    16c2:	f04f 0300 	mov.w	r3, #0
    16c6:	733b      	strb	r3, [r7, #12]
    16c8:	f04f 0300 	mov.w	r3, #0
    16cc:	737b      	strb	r3, [r7, #13]
	 health_msg[4] = myTank.health;
    16ce:	f240 53d8 	movw	r3, #1496	; 0x5d8
    16d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16d6:	681b      	ldr	r3, [r3, #0]
    16d8:	b2db      	uxtb	r3, r3
    16da:	723b      	strb	r3, [r7, #8]
	 MSS_UART_polled_tx(&g_mss_uart1, health_msg, sizeof(health_msg) );
    16dc:	f107 0304 	add.w	r3, r7, #4
    16e0:	f240 50e8 	movw	r0, #1512	; 0x5e8
    16e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16e8:	4619      	mov	r1, r3
    16ea:	f04f 020a 	mov.w	r2, #10
    16ee:	f000 fa4d 	bl	1b8c <MSS_UART_polled_tx>
}
    16f2:	f107 0710 	add.w	r7, r7, #16
    16f6:	46bd      	mov	sp, r7
    16f8:	bd80      	pop	{r7, pc}
    16fa:	bf00      	nop

000016fc <delay>:

//Delay function for delaying stuff
void delay(int time) {
    16fc:	b480      	push	{r7}
    16fe:	b085      	sub	sp, #20
    1700:	af00      	add	r7, sp, #0
    1702:	6078      	str	r0, [r7, #4]

	volatile int dC; //delayCounter
	int temp = 0;
    1704:	f04f 0300 	mov.w	r3, #0
    1708:	60fb      	str	r3, [r7, #12]

	for ( dC = 0; dC < time; dC++ ){
    170a:	f04f 0300 	mov.w	r3, #0
    170e:	60bb      	str	r3, [r7, #8]
    1710:	e005      	b.n	171e <delay+0x22>
		temp = dC;
    1712:	68bb      	ldr	r3, [r7, #8]
    1714:	60fb      	str	r3, [r7, #12]
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;

	for ( dC = 0; dC < time; dC++ ){
    1716:	68bb      	ldr	r3, [r7, #8]
    1718:	f103 0301 	add.w	r3, r3, #1
    171c:	60bb      	str	r3, [r7, #8]
    171e:	68ba      	ldr	r2, [r7, #8]
    1720:	687b      	ldr	r3, [r7, #4]
    1722:	429a      	cmp	r2, r3
    1724:	dbf5      	blt.n	1712 <delay+0x16>
		temp = dC;
	}
}
    1726:	f107 0714 	add.w	r7, r7, #20
    172a:	46bd      	mov	sp, r7
    172c:	bc80      	pop	{r7}
    172e:	4770      	bx	lr

00001730 <reset>:

void reset() {
    1730:	b580      	push	{r7, lr}
    1732:	af00      	add	r7, sp, #0
	myTank.health = MAX_HEALTH;
    1734:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1738:	f2c2 0300 	movt	r3, #8192	; 0x2000
    173c:	f04f 0264 	mov.w	r2, #100	; 0x64
    1740:	601a      	str	r2, [r3, #0]
	greenLED();
    1742:	f7ff fd39 	bl	11b8 <greenLED>
	printToXBee();
    1746:	f7ff ffa1 	bl	168c <printToXBee>

}
    174a:	bd80      	pop	{r7, pc}

0000174c <getHit>:
void getHit( ) {
    174c:	b580      	push	{r7, lr}
    174e:	af00      	add	r7, sp, #0

    if (myTank.health <= 0) {
    1750:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1758:	681b      	ldr	r3, [r3, #0]
    175a:	2b00      	cmp	r3, #0
    175c:	d013      	beq.n	1786 <getHit+0x3a>
    	return;
    }

    myTank.health = myTank.health - myTank.damagePerHit;
    175e:	f240 53d8 	movw	r3, #1496	; 0x5d8
    1762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1766:	681a      	ldr	r2, [r3, #0]
    1768:	f240 53d8 	movw	r3, #1496	; 0x5d8
    176c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1770:	689b      	ldr	r3, [r3, #8]
    1772:	ebc3 0202 	rsb	r2, r3, r2
    1776:	f240 53d8 	movw	r3, #1496	; 0x5d8
    177a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    177e:	601a      	str	r2, [r3, #0]
	printToXBee();
    1780:	f7ff ff84 	bl	168c <printToXBee>
    1784:	e000      	b.n	1788 <getHit+0x3c>

}
void getHit( ) {

    if (myTank.health <= 0) {
    	return;
    1786:	bf00      	nop
    }

    myTank.health = myTank.health - myTank.damagePerHit;
	printToXBee();
}
    1788:	bd80      	pop	{r7, pc}
    178a:	bf00      	nop

0000178c <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    178c:	b480      	push	{r7}
    178e:	b083      	sub	sp, #12
    1790:	af00      	add	r7, sp, #0
    1792:	6078      	str	r0, [r7, #4]
    return -1;
    1794:	f04f 33ff 	mov.w	r3, #4294967295
}
    1798:	4618      	mov	r0, r3
    179a:	f107 070c 	add.w	r7, r7, #12
    179e:	46bd      	mov	sp, r7
    17a0:	bc80      	pop	{r7}
    17a2:	4770      	bx	lr

000017a4 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    17a4:	b480      	push	{r7}
    17a6:	b083      	sub	sp, #12
    17a8:	af00      	add	r7, sp, #0
    17aa:	6078      	str	r0, [r7, #4]
    17ac:	e7fe      	b.n	17ac <_exit+0x8>
    17ae:	bf00      	nop

000017b0 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    17b0:	b480      	push	{r7}
    17b2:	b083      	sub	sp, #12
    17b4:	af00      	add	r7, sp, #0
    17b6:	6078      	str	r0, [r7, #4]
    17b8:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    17ba:	683b      	ldr	r3, [r7, #0]
    17bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    17c0:	605a      	str	r2, [r3, #4]
    return 0;
    17c2:	f04f 0300 	mov.w	r3, #0
}
    17c6:	4618      	mov	r0, r3
    17c8:	f107 070c 	add.w	r7, r7, #12
    17cc:	46bd      	mov	sp, r7
    17ce:	bc80      	pop	{r7}
    17d0:	4770      	bx	lr
    17d2:	bf00      	nop

000017d4 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    17d4:	b480      	push	{r7}
    17d6:	b083      	sub	sp, #12
    17d8:	af00      	add	r7, sp, #0
    17da:	6078      	str	r0, [r7, #4]
    return 1;
    17dc:	f04f 0301 	mov.w	r3, #1
}
    17e0:	4618      	mov	r0, r3
    17e2:	f107 070c 	add.w	r7, r7, #12
    17e6:	46bd      	mov	sp, r7
    17e8:	bc80      	pop	{r7}
    17ea:	4770      	bx	lr

000017ec <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    17ec:	b480      	push	{r7}
    17ee:	b085      	sub	sp, #20
    17f0:	af00      	add	r7, sp, #0
    17f2:	60f8      	str	r0, [r7, #12]
    17f4:	60b9      	str	r1, [r7, #8]
    17f6:	607a      	str	r2, [r7, #4]
    return 0;
    17f8:	f04f 0300 	mov.w	r3, #0
}
    17fc:	4618      	mov	r0, r3
    17fe:	f107 0714 	add.w	r7, r7, #20
    1802:	46bd      	mov	sp, r7
    1804:	bc80      	pop	{r7}
    1806:	4770      	bx	lr

00001808 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    1808:	b480      	push	{r7}
    180a:	b085      	sub	sp, #20
    180c:	af00      	add	r7, sp, #0
    180e:	60f8      	str	r0, [r7, #12]
    1810:	60b9      	str	r1, [r7, #8]
    1812:	607a      	str	r2, [r7, #4]
    return 0;
    1814:	f04f 0300 	mov.w	r3, #0
}
    1818:	4618      	mov	r0, r3
    181a:	f107 0714 	add.w	r7, r7, #20
    181e:	46bd      	mov	sp, r7
    1820:	bc80      	pop	{r7}
    1822:	4770      	bx	lr

00001824 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1824:	b580      	push	{r7, lr}
    1826:	b084      	sub	sp, #16
    1828:	af00      	add	r7, sp, #0
    182a:	60f8      	str	r0, [r7, #12]
    182c:	60b9      	str	r1, [r7, #8]
    182e:	607a      	str	r2, [r7, #4]
    1830:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    1832:	f240 5334 	movw	r3, #1332	; 0x534
    1836:	f2c2 0300 	movt	r3, #8192	; 0x2000
    183a:	681b      	ldr	r3, [r3, #0]
    183c:	2b00      	cmp	r3, #0
    183e:	d110      	bne.n	1862 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1840:	f240 6010 	movw	r0, #1552	; 0x610
    1844:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1848:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    184c:	f04f 0203 	mov.w	r2, #3
    1850:	f000 f89a 	bl	1988 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    1854:	f240 5334 	movw	r3, #1332	; 0x534
    1858:	f2c2 0300 	movt	r3, #8192	; 0x2000
    185c:	f04f 0201 	mov.w	r2, #1
    1860:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1862:	683b      	ldr	r3, [r7, #0]
    1864:	f240 6010 	movw	r0, #1552	; 0x610
    1868:	f2c2 0000 	movt	r0, #8192	; 0x2000
    186c:	6879      	ldr	r1, [r7, #4]
    186e:	461a      	mov	r2, r3
    1870:	f000 f98c 	bl	1b8c <MSS_UART_polled_tx>
    
    return len;
    1874:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1876:	4618      	mov	r0, r3
    1878:	f107 0710 	add.w	r7, r7, #16
    187c:	46bd      	mov	sp, r7
    187e:	bd80      	pop	{r7, pc}

00001880 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    1880:	b580      	push	{r7, lr}
    1882:	b084      	sub	sp, #16
    1884:	af00      	add	r7, sp, #0
    1886:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1888:	f240 5338 	movw	r3, #1336	; 0x538
    188c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1890:	681b      	ldr	r3, [r3, #0]
    1892:	2b00      	cmp	r3, #0
    1894:	d108      	bne.n	18a8 <_sbrk+0x28>
    {
      heap_end = &_end;
    1896:	f240 5338 	movw	r3, #1336	; 0x538
    189a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    189e:	f240 7248 	movw	r2, #1864	; 0x748
    18a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    18a6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    18a8:	f240 5338 	movw	r3, #1336	; 0x538
    18ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18b0:	681b      	ldr	r3, [r3, #0]
    18b2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    18b4:	f3ef 8308 	mrs	r3, MSP
    18b8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    18ba:	f240 5338 	movw	r3, #1336	; 0x538
    18be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18c2:	681a      	ldr	r2, [r3, #0]
    18c4:	687b      	ldr	r3, [r7, #4]
    18c6:	441a      	add	r2, r3
    18c8:	68fb      	ldr	r3, [r7, #12]
    18ca:	429a      	cmp	r2, r3
    18cc:	d90f      	bls.n	18ee <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    18ce:	f04f 0000 	mov.w	r0, #0
    18d2:	f04f 0101 	mov.w	r1, #1
    18d6:	f649 7258 	movw	r2, #40792	; 0x9f58
    18da:	f2c0 0200 	movt	r2, #0
    18de:	f04f 0319 	mov.w	r3, #25
    18e2:	f7ff ff9f 	bl	1824 <_write_r>
      _exit (1);
    18e6:	f04f 0001 	mov.w	r0, #1
    18ea:	f7ff ff5b 	bl	17a4 <_exit>
    }
  
    heap_end += incr;
    18ee:	f240 5338 	movw	r3, #1336	; 0x538
    18f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18f6:	681a      	ldr	r2, [r3, #0]
    18f8:	687b      	ldr	r3, [r7, #4]
    18fa:	441a      	add	r2, r3
    18fc:	f240 5338 	movw	r3, #1336	; 0x538
    1900:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1904:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1906:	68bb      	ldr	r3, [r7, #8]
}
    1908:	4618      	mov	r0, r3
    190a:	f107 0710 	add.w	r7, r7, #16
    190e:	46bd      	mov	sp, r7
    1910:	bd80      	pop	{r7, pc}
    1912:	bf00      	nop

00001914 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1914:	b480      	push	{r7}
    1916:	b083      	sub	sp, #12
    1918:	af00      	add	r7, sp, #0
    191a:	4603      	mov	r3, r0
    191c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    191e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1922:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1926:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    192a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    192e:	88f9      	ldrh	r1, [r7, #6]
    1930:	f001 011f 	and.w	r1, r1, #31
    1934:	f04f 0001 	mov.w	r0, #1
    1938:	fa00 f101 	lsl.w	r1, r0, r1
    193c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1940:	f107 070c 	add.w	r7, r7, #12
    1944:	46bd      	mov	sp, r7
    1946:	bc80      	pop	{r7}
    1948:	4770      	bx	lr
    194a:	bf00      	nop

0000194c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    194c:	b480      	push	{r7}
    194e:	b083      	sub	sp, #12
    1950:	af00      	add	r7, sp, #0
    1952:	4603      	mov	r3, r0
    1954:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1956:	f24e 1300 	movw	r3, #57600	; 0xe100
    195a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    195e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1962:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1966:	88f9      	ldrh	r1, [r7, #6]
    1968:	f001 011f 	and.w	r1, r1, #31
    196c:	f04f 0001 	mov.w	r0, #1
    1970:	fa00 f101 	lsl.w	r1, r0, r1
    1974:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    197c:	f107 070c 	add.w	r7, r7, #12
    1980:	46bd      	mov	sp, r7
    1982:	bc80      	pop	{r7}
    1984:	4770      	bx	lr
    1986:	bf00      	nop

00001988 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1988:	b580      	push	{r7, lr}
    198a:	b088      	sub	sp, #32
    198c:	af00      	add	r7, sp, #0
    198e:	60f8      	str	r0, [r7, #12]
    1990:	60b9      	str	r1, [r7, #8]
    1992:	4613      	mov	r3, r2
    1994:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1996:	f04f 0301 	mov.w	r3, #1
    199a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    199c:	f04f 0300 	mov.w	r3, #0
    19a0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    19a2:	68fa      	ldr	r2, [r7, #12]
    19a4:	f240 6310 	movw	r3, #1552	; 0x610
    19a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ac:	429a      	cmp	r2, r3
    19ae:	d007      	beq.n	19c0 <MSS_UART_init+0x38>
    19b0:	68fa      	ldr	r2, [r7, #12]
    19b2:	f240 53e8 	movw	r3, #1512	; 0x5e8
    19b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ba:	429a      	cmp	r2, r3
    19bc:	d000      	beq.n	19c0 <MSS_UART_init+0x38>
    19be:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    19c0:	68bb      	ldr	r3, [r7, #8]
    19c2:	2b00      	cmp	r3, #0
    19c4:	d100      	bne.n	19c8 <MSS_UART_init+0x40>
    19c6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    19c8:	f001 ff44 	bl	3854 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    19cc:	68fa      	ldr	r2, [r7, #12]
    19ce:	f240 6310 	movw	r3, #1552	; 0x610
    19d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d6:	429a      	cmp	r2, r3
    19d8:	d12e      	bne.n	1a38 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    19da:	68fb      	ldr	r3, [r7, #12]
    19dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    19e0:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    19e2:	68fb      	ldr	r3, [r7, #12]
    19e4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    19e8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    19ea:	68fb      	ldr	r3, [r7, #12]
    19ec:	f04f 020a 	mov.w	r2, #10
    19f0:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    19f2:	f240 031c 	movw	r3, #28
    19f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19fa:	681b      	ldr	r3, [r3, #0]
    19fc:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    19fe:	f242 0300 	movw	r3, #8192	; 0x2000
    1a02:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1a06:	f242 0200 	movw	r2, #8192	; 0x2000
    1a0a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1a0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1a10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1a14:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1a16:	f04f 000a 	mov.w	r0, #10
    1a1a:	f7ff ff97 	bl	194c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1a1e:	f242 0300 	movw	r3, #8192	; 0x2000
    1a22:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1a26:	f242 0200 	movw	r2, #8192	; 0x2000
    1a2a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1a2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1a30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1a34:	631a      	str	r2, [r3, #48]	; 0x30
    1a36:	e031      	b.n	1a9c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1a38:	68fa      	ldr	r2, [r7, #12]
    1a3a:	f240 0300 	movw	r3, #0
    1a3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1a42:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1a44:	68fa      	ldr	r2, [r7, #12]
    1a46:	f240 0300 	movw	r3, #0
    1a4a:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1a4e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1a50:	68fb      	ldr	r3, [r7, #12]
    1a52:	f04f 020b 	mov.w	r2, #11
    1a56:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1a58:	f240 0320 	movw	r3, #32
    1a5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a60:	681b      	ldr	r3, [r3, #0]
    1a62:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1a64:	f242 0300 	movw	r3, #8192	; 0x2000
    1a68:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1a6c:	f242 0200 	movw	r2, #8192	; 0x2000
    1a70:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1a74:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1a76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1a7a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1a7c:	f04f 000b 	mov.w	r0, #11
    1a80:	f7ff ff64 	bl	194c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1a84:	f242 0300 	movw	r3, #8192	; 0x2000
    1a88:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1a8c:	f242 0200 	movw	r2, #8192	; 0x2000
    1a90:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1a94:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1a96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1a9a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1a9c:	68fb      	ldr	r3, [r7, #12]
    1a9e:	681b      	ldr	r3, [r3, #0]
    1aa0:	f04f 0200 	mov.w	r2, #0
    1aa4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1aa6:	68bb      	ldr	r3, [r7, #8]
    1aa8:	2b00      	cmp	r3, #0
    1aaa:	d021      	beq.n	1af0 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1aac:	69ba      	ldr	r2, [r7, #24]
    1aae:	68bb      	ldr	r3, [r7, #8]
    1ab0:	fbb2 f3f3 	udiv	r3, r2, r3
    1ab4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1ab6:	69fb      	ldr	r3, [r7, #28]
    1ab8:	f003 0308 	and.w	r3, r3, #8
    1abc:	2b00      	cmp	r3, #0
    1abe:	d006      	beq.n	1ace <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1ac0:	69fb      	ldr	r3, [r7, #28]
    1ac2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1ac6:	f103 0301 	add.w	r3, r3, #1
    1aca:	61fb      	str	r3, [r7, #28]
    1acc:	e003      	b.n	1ad6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1ace:	69fb      	ldr	r3, [r7, #28]
    1ad0:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1ad4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1ad6:	69fa      	ldr	r2, [r7, #28]
    1ad8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1adc:	429a      	cmp	r2, r3
    1ade:	d900      	bls.n	1ae2 <MSS_UART_init+0x15a>
    1ae0:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1ae2:	69fa      	ldr	r2, [r7, #28]
    1ae4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1ae8:	429a      	cmp	r2, r3
    1aea:	d801      	bhi.n	1af0 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1aec:	69fb      	ldr	r3, [r7, #28]
    1aee:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1af0:	68fb      	ldr	r3, [r7, #12]
    1af2:	685b      	ldr	r3, [r3, #4]
    1af4:	f04f 0201 	mov.w	r2, #1
    1af8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1afc:	68fb      	ldr	r3, [r7, #12]
    1afe:	681b      	ldr	r3, [r3, #0]
    1b00:	8afa      	ldrh	r2, [r7, #22]
    1b02:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1b06:	b292      	uxth	r2, r2
    1b08:	b2d2      	uxtb	r2, r2
    1b0a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1b0c:	68fb      	ldr	r3, [r7, #12]
    1b0e:	681b      	ldr	r3, [r3, #0]
    1b10:	8afa      	ldrh	r2, [r7, #22]
    1b12:	b2d2      	uxtb	r2, r2
    1b14:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1b16:	68fb      	ldr	r3, [r7, #12]
    1b18:	685b      	ldr	r3, [r3, #4]
    1b1a:	f04f 0200 	mov.w	r2, #0
    1b1e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1b22:	68fb      	ldr	r3, [r7, #12]
    1b24:	681b      	ldr	r3, [r3, #0]
    1b26:	79fa      	ldrb	r2, [r7, #7]
    1b28:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1b2a:	68fb      	ldr	r3, [r7, #12]
    1b2c:	681b      	ldr	r3, [r3, #0]
    1b2e:	f04f 020e 	mov.w	r2, #14
    1b32:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1b34:	68fb      	ldr	r3, [r7, #12]
    1b36:	685b      	ldr	r3, [r3, #4]
    1b38:	f04f 0200 	mov.w	r2, #0
    1b3c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1b40:	68fb      	ldr	r3, [r7, #12]
    1b42:	f04f 0200 	mov.w	r2, #0
    1b46:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1b48:	68fb      	ldr	r3, [r7, #12]
    1b4a:	f04f 0200 	mov.w	r2, #0
    1b4e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1b50:	68fb      	ldr	r3, [r7, #12]
    1b52:	f04f 0200 	mov.w	r2, #0
    1b56:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1b58:	68fb      	ldr	r3, [r7, #12]
    1b5a:	f04f 0200 	mov.w	r2, #0
    1b5e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1b60:	68fa      	ldr	r2, [r7, #12]
    1b62:	f641 6369 	movw	r3, #7785	; 0x1e69
    1b66:	f2c0 0300 	movt	r3, #0
    1b6a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1b6c:	68fb      	ldr	r3, [r7, #12]
    1b6e:	f04f 0200 	mov.w	r2, #0
    1b72:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1b74:	68fb      	ldr	r3, [r7, #12]
    1b76:	f04f 0200 	mov.w	r2, #0
    1b7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1b7c:	68fb      	ldr	r3, [r7, #12]
    1b7e:	f04f 0200 	mov.w	r2, #0
    1b82:	729a      	strb	r2, [r3, #10]
}
    1b84:	f107 0720 	add.w	r7, r7, #32
    1b88:	46bd      	mov	sp, r7
    1b8a:	bd80      	pop	{r7, pc}

00001b8c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1b8c:	b480      	push	{r7}
    1b8e:	b089      	sub	sp, #36	; 0x24
    1b90:	af00      	add	r7, sp, #0
    1b92:	60f8      	str	r0, [r7, #12]
    1b94:	60b9      	str	r1, [r7, #8]
    1b96:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1b98:	f04f 0300 	mov.w	r3, #0
    1b9c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1b9e:	68fa      	ldr	r2, [r7, #12]
    1ba0:	f240 6310 	movw	r3, #1552	; 0x610
    1ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ba8:	429a      	cmp	r2, r3
    1baa:	d007      	beq.n	1bbc <MSS_UART_polled_tx+0x30>
    1bac:	68fa      	ldr	r2, [r7, #12]
    1bae:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bb6:	429a      	cmp	r2, r3
    1bb8:	d000      	beq.n	1bbc <MSS_UART_polled_tx+0x30>
    1bba:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1bbc:	68bb      	ldr	r3, [r7, #8]
    1bbe:	2b00      	cmp	r3, #0
    1bc0:	d100      	bne.n	1bc4 <MSS_UART_polled_tx+0x38>
    1bc2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1bc4:	687b      	ldr	r3, [r7, #4]
    1bc6:	2b00      	cmp	r3, #0
    1bc8:	d100      	bne.n	1bcc <MSS_UART_polled_tx+0x40>
    1bca:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1bcc:	68fa      	ldr	r2, [r7, #12]
    1bce:	f240 6310 	movw	r3, #1552	; 0x610
    1bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bd6:	429a      	cmp	r2, r3
    1bd8:	d006      	beq.n	1be8 <MSS_UART_polled_tx+0x5c>
    1bda:	68fa      	ldr	r2, [r7, #12]
    1bdc:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1be4:	429a      	cmp	r2, r3
    1be6:	d13d      	bne.n	1c64 <MSS_UART_polled_tx+0xd8>
    1be8:	68bb      	ldr	r3, [r7, #8]
    1bea:	2b00      	cmp	r3, #0
    1bec:	d03a      	beq.n	1c64 <MSS_UART_polled_tx+0xd8>
    1bee:	687b      	ldr	r3, [r7, #4]
    1bf0:	2b00      	cmp	r3, #0
    1bf2:	d037      	beq.n	1c64 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1bf4:	68fb      	ldr	r3, [r7, #12]
    1bf6:	681b      	ldr	r3, [r3, #0]
    1bf8:	7d1b      	ldrb	r3, [r3, #20]
    1bfa:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1bfc:	68fb      	ldr	r3, [r7, #12]
    1bfe:	7a9a      	ldrb	r2, [r3, #10]
    1c00:	7efb      	ldrb	r3, [r7, #27]
    1c02:	ea42 0303 	orr.w	r3, r2, r3
    1c06:	b2da      	uxtb	r2, r3
    1c08:	68fb      	ldr	r3, [r7, #12]
    1c0a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1c0c:	7efb      	ldrb	r3, [r7, #27]
    1c0e:	f003 0320 	and.w	r3, r3, #32
    1c12:	2b00      	cmp	r3, #0
    1c14:	d023      	beq.n	1c5e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1c16:	f04f 0310 	mov.w	r3, #16
    1c1a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1c1c:	687b      	ldr	r3, [r7, #4]
    1c1e:	2b0f      	cmp	r3, #15
    1c20:	d801      	bhi.n	1c26 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1c22:	687b      	ldr	r3, [r7, #4]
    1c24:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1c26:	f04f 0300 	mov.w	r3, #0
    1c2a:	617b      	str	r3, [r7, #20]
    1c2c:	e00e      	b.n	1c4c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1c2e:	68fb      	ldr	r3, [r7, #12]
    1c30:	681b      	ldr	r3, [r3, #0]
    1c32:	68b9      	ldr	r1, [r7, #8]
    1c34:	693a      	ldr	r2, [r7, #16]
    1c36:	440a      	add	r2, r1
    1c38:	7812      	ldrb	r2, [r2, #0]
    1c3a:	701a      	strb	r2, [r3, #0]
    1c3c:	693b      	ldr	r3, [r7, #16]
    1c3e:	f103 0301 	add.w	r3, r3, #1
    1c42:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1c44:	697b      	ldr	r3, [r7, #20]
    1c46:	f103 0301 	add.w	r3, r3, #1
    1c4a:	617b      	str	r3, [r7, #20]
    1c4c:	697a      	ldr	r2, [r7, #20]
    1c4e:	69fb      	ldr	r3, [r7, #28]
    1c50:	429a      	cmp	r2, r3
    1c52:	d3ec      	bcc.n	1c2e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1c54:	687a      	ldr	r2, [r7, #4]
    1c56:	697b      	ldr	r3, [r7, #20]
    1c58:	ebc3 0302 	rsb	r3, r3, r2
    1c5c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1c5e:	687b      	ldr	r3, [r7, #4]
    1c60:	2b00      	cmp	r3, #0
    1c62:	d1c7      	bne.n	1bf4 <MSS_UART_polled_tx+0x68>
    }
}
    1c64:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1c68:	46bd      	mov	sp, r7
    1c6a:	bc80      	pop	{r7}
    1c6c:	4770      	bx	lr
    1c6e:	bf00      	nop

00001c70 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1c70:	b480      	push	{r7}
    1c72:	b087      	sub	sp, #28
    1c74:	af00      	add	r7, sp, #0
    1c76:	60f8      	str	r0, [r7, #12]
    1c78:	60b9      	str	r1, [r7, #8]
    1c7a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    1c7c:	f04f 0300 	mov.w	r3, #0
    1c80:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    1c82:	f04f 0300 	mov.w	r3, #0
    1c86:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c88:	68fa      	ldr	r2, [r7, #12]
    1c8a:	f240 6310 	movw	r3, #1552	; 0x610
    1c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c92:	429a      	cmp	r2, r3
    1c94:	d007      	beq.n	1ca6 <MSS_UART_get_rx+0x36>
    1c96:	68fa      	ldr	r2, [r7, #12]
    1c98:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ca0:	429a      	cmp	r2, r3
    1ca2:	d000      	beq.n	1ca6 <MSS_UART_get_rx+0x36>
    1ca4:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    1ca6:	68bb      	ldr	r3, [r7, #8]
    1ca8:	2b00      	cmp	r3, #0
    1caa:	d100      	bne.n	1cae <MSS_UART_get_rx+0x3e>
    1cac:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    1cae:	687b      	ldr	r3, [r7, #4]
    1cb0:	2b00      	cmp	r3, #0
    1cb2:	d100      	bne.n	1cb6 <MSS_UART_get_rx+0x46>
    1cb4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1cb6:	68fa      	ldr	r2, [r7, #12]
    1cb8:	f240 6310 	movw	r3, #1552	; 0x610
    1cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cc0:	429a      	cmp	r2, r3
    1cc2:	d006      	beq.n	1cd2 <MSS_UART_get_rx+0x62>
    1cc4:	68fa      	ldr	r2, [r7, #12]
    1cc6:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cce:	429a      	cmp	r2, r3
    1cd0:	d134      	bne.n	1d3c <MSS_UART_get_rx+0xcc>
    1cd2:	68bb      	ldr	r3, [r7, #8]
    1cd4:	2b00      	cmp	r3, #0
    1cd6:	d031      	beq.n	1d3c <MSS_UART_get_rx+0xcc>
    1cd8:	687b      	ldr	r3, [r7, #4]
    1cda:	2b00      	cmp	r3, #0
    1cdc:	d02e      	beq.n	1d3c <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1cde:	68fb      	ldr	r3, [r7, #12]
    1ce0:	681b      	ldr	r3, [r3, #0]
    1ce2:	7d1b      	ldrb	r3, [r3, #20]
    1ce4:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    1ce6:	68fb      	ldr	r3, [r7, #12]
    1ce8:	7a9a      	ldrb	r2, [r3, #10]
    1cea:	7dfb      	ldrb	r3, [r7, #23]
    1cec:	ea42 0303 	orr.w	r3, r2, r3
    1cf0:	b2da      	uxtb	r2, r3
    1cf2:	68fb      	ldr	r3, [r7, #12]
    1cf4:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1cf6:	e017      	b.n	1d28 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1cf8:	68ba      	ldr	r2, [r7, #8]
    1cfa:	693b      	ldr	r3, [r7, #16]
    1cfc:	4413      	add	r3, r2
    1cfe:	68fa      	ldr	r2, [r7, #12]
    1d00:	6812      	ldr	r2, [r2, #0]
    1d02:	7812      	ldrb	r2, [r2, #0]
    1d04:	b2d2      	uxtb	r2, r2
    1d06:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    1d08:	693b      	ldr	r3, [r7, #16]
    1d0a:	f103 0301 	add.w	r3, r3, #1
    1d0e:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    1d10:	68fb      	ldr	r3, [r7, #12]
    1d12:	681b      	ldr	r3, [r3, #0]
    1d14:	7d1b      	ldrb	r3, [r3, #20]
    1d16:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    1d18:	68fb      	ldr	r3, [r7, #12]
    1d1a:	7a9a      	ldrb	r2, [r3, #10]
    1d1c:	7dfb      	ldrb	r3, [r7, #23]
    1d1e:	ea42 0303 	orr.w	r3, r2, r3
    1d22:	b2da      	uxtb	r2, r3
    1d24:	68fb      	ldr	r3, [r7, #12]
    1d26:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1d28:	7dfb      	ldrb	r3, [r7, #23]
    1d2a:	f003 0301 	and.w	r3, r3, #1
    1d2e:	b2db      	uxtb	r3, r3
    1d30:	2b00      	cmp	r3, #0
    1d32:	d003      	beq.n	1d3c <MSS_UART_get_rx+0xcc>
    1d34:	693a      	ldr	r2, [r7, #16]
    1d36:	687b      	ldr	r3, [r7, #4]
    1d38:	429a      	cmp	r2, r3
    1d3a:	d3dd      	bcc.n	1cf8 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    1d3c:	693b      	ldr	r3, [r7, #16]
}
    1d3e:	4618      	mov	r0, r3
    1d40:	f107 071c 	add.w	r7, r7, #28
    1d44:	46bd      	mov	sp, r7
    1d46:	bc80      	pop	{r7}
    1d48:	4770      	bx	lr
    1d4a:	bf00      	nop

00001d4c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1d4c:	b580      	push	{r7, lr}
    1d4e:	b084      	sub	sp, #16
    1d50:	af00      	add	r7, sp, #0
    1d52:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1d54:	687a      	ldr	r2, [r7, #4]
    1d56:	f240 6310 	movw	r3, #1552	; 0x610
    1d5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d5e:	429a      	cmp	r2, r3
    1d60:	d007      	beq.n	1d72 <MSS_UART_isr+0x26>
    1d62:	687a      	ldr	r2, [r7, #4]
    1d64:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d6c:	429a      	cmp	r2, r3
    1d6e:	d000      	beq.n	1d72 <MSS_UART_isr+0x26>
    1d70:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1d72:	687a      	ldr	r2, [r7, #4]
    1d74:	f240 6310 	movw	r3, #1552	; 0x610
    1d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d7c:	429a      	cmp	r2, r3
    1d7e:	d006      	beq.n	1d8e <MSS_UART_isr+0x42>
    1d80:	687a      	ldr	r2, [r7, #4]
    1d82:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d8a:	429a      	cmp	r2, r3
    1d8c:	d167      	bne.n	1e5e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1d8e:	687b      	ldr	r3, [r7, #4]
    1d90:	681b      	ldr	r3, [r3, #0]
    1d92:	7a1b      	ldrb	r3, [r3, #8]
    1d94:	b2db      	uxtb	r3, r3
    1d96:	f003 030f 	and.w	r3, r3, #15
    1d9a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    1d9c:	7bfb      	ldrb	r3, [r7, #15]
    1d9e:	2b0c      	cmp	r3, #12
    1da0:	d854      	bhi.n	1e4c <MSS_UART_isr+0x100>
    1da2:	a201      	add	r2, pc, #4	; (adr r2, 1da8 <MSS_UART_isr+0x5c>)
    1da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1da8:	00001ddd 	.word	0x00001ddd
    1dac:	00001e4d 	.word	0x00001e4d
    1db0:	00001df9 	.word	0x00001df9
    1db4:	00001e4d 	.word	0x00001e4d
    1db8:	00001e15 	.word	0x00001e15
    1dbc:	00001e4d 	.word	0x00001e4d
    1dc0:	00001e31 	.word	0x00001e31
    1dc4:	00001e4d 	.word	0x00001e4d
    1dc8:	00001e4d 	.word	0x00001e4d
    1dcc:	00001e4d 	.word	0x00001e4d
    1dd0:	00001e4d 	.word	0x00001e4d
    1dd4:	00001e4d 	.word	0x00001e4d
    1dd8:	00001e15 	.word	0x00001e15
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1ddc:	687b      	ldr	r3, [r7, #4]
    1dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1de0:	2b00      	cmp	r3, #0
    1de2:	d100      	bne.n	1de6 <MSS_UART_isr+0x9a>
    1de4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    1de6:	687b      	ldr	r3, [r7, #4]
    1de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1dea:	2b00      	cmp	r3, #0
    1dec:	d030      	beq.n	1e50 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1dee:	687b      	ldr	r3, [r7, #4]
    1df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1df2:	6878      	ldr	r0, [r7, #4]
    1df4:	4798      	blx	r3
                }
            }
            break;
    1df6:	e032      	b.n	1e5e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1df8:	687b      	ldr	r3, [r7, #4]
    1dfa:	6a1b      	ldr	r3, [r3, #32]
    1dfc:	2b00      	cmp	r3, #0
    1dfe:	d100      	bne.n	1e02 <MSS_UART_isr+0xb6>
    1e00:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    1e02:	687b      	ldr	r3, [r7, #4]
    1e04:	6a1b      	ldr	r3, [r3, #32]
    1e06:	2b00      	cmp	r3, #0
    1e08:	d024      	beq.n	1e54 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    1e0a:	687b      	ldr	r3, [r7, #4]
    1e0c:	6a1b      	ldr	r3, [r3, #32]
    1e0e:	6878      	ldr	r0, [r7, #4]
    1e10:	4798      	blx	r3
                }
            }
            break;
    1e12:	e024      	b.n	1e5e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1e14:	687b      	ldr	r3, [r7, #4]
    1e16:	69db      	ldr	r3, [r3, #28]
    1e18:	2b00      	cmp	r3, #0
    1e1a:	d100      	bne.n	1e1e <MSS_UART_isr+0xd2>
    1e1c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    1e1e:	687b      	ldr	r3, [r7, #4]
    1e20:	69db      	ldr	r3, [r3, #28]
    1e22:	2b00      	cmp	r3, #0
    1e24:	d018      	beq.n	1e58 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    1e26:	687b      	ldr	r3, [r7, #4]
    1e28:	69db      	ldr	r3, [r3, #28]
    1e2a:	6878      	ldr	r0, [r7, #4]
    1e2c:	4798      	blx	r3
                }
            }
            break;
    1e2e:	e016      	b.n	1e5e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1e30:	687b      	ldr	r3, [r7, #4]
    1e32:	699b      	ldr	r3, [r3, #24]
    1e34:	2b00      	cmp	r3, #0
    1e36:	d100      	bne.n	1e3a <MSS_UART_isr+0xee>
    1e38:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    1e3a:	687b      	ldr	r3, [r7, #4]
    1e3c:	699b      	ldr	r3, [r3, #24]
    1e3e:	2b00      	cmp	r3, #0
    1e40:	d00c      	beq.n	1e5c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    1e42:	687b      	ldr	r3, [r7, #4]
    1e44:	699b      	ldr	r3, [r3, #24]
    1e46:	6878      	ldr	r0, [r7, #4]
    1e48:	4798      	blx	r3
                }
            }
            break;
    1e4a:	e008      	b.n	1e5e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1e4c:	be00      	bkpt	0x0000
    1e4e:	e006      	b.n	1e5e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    1e50:	bf00      	nop
    1e52:	e004      	b.n	1e5e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    1e54:	bf00      	nop
    1e56:	e002      	b.n	1e5e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    1e58:	bf00      	nop
    1e5a:	e000      	b.n	1e5e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    1e5c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    1e5e:	f107 0710 	add.w	r7, r7, #16
    1e62:	46bd      	mov	sp, r7
    1e64:	bd80      	pop	{r7, pc}
    1e66:	bf00      	nop

00001e68 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1e68:	b480      	push	{r7}
    1e6a:	b087      	sub	sp, #28
    1e6c:	af00      	add	r7, sp, #0
    1e6e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e70:	687a      	ldr	r2, [r7, #4]
    1e72:	f240 6310 	movw	r3, #1552	; 0x610
    1e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e7a:	429a      	cmp	r2, r3
    1e7c:	d007      	beq.n	1e8e <default_tx_handler+0x26>
    1e7e:	687a      	ldr	r2, [r7, #4]
    1e80:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e88:	429a      	cmp	r2, r3
    1e8a:	d000      	beq.n	1e8e <default_tx_handler+0x26>
    1e8c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1e8e:	687b      	ldr	r3, [r7, #4]
    1e90:	68db      	ldr	r3, [r3, #12]
    1e92:	2b00      	cmp	r3, #0
    1e94:	d100      	bne.n	1e98 <default_tx_handler+0x30>
    1e96:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1e98:	687b      	ldr	r3, [r7, #4]
    1e9a:	691b      	ldr	r3, [r3, #16]
    1e9c:	2b00      	cmp	r3, #0
    1e9e:	d100      	bne.n	1ea2 <default_tx_handler+0x3a>
    1ea0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ea2:	687a      	ldr	r2, [r7, #4]
    1ea4:	f240 6310 	movw	r3, #1552	; 0x610
    1ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eac:	429a      	cmp	r2, r3
    1eae:	d006      	beq.n	1ebe <default_tx_handler+0x56>
    1eb0:	687a      	ldr	r2, [r7, #4]
    1eb2:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eba:	429a      	cmp	r2, r3
    1ebc:	d152      	bne.n	1f64 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1ebe:	687b      	ldr	r3, [r7, #4]
    1ec0:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ec2:	2b00      	cmp	r3, #0
    1ec4:	d04e      	beq.n	1f64 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1ec6:	687b      	ldr	r3, [r7, #4]
    1ec8:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1eca:	2b00      	cmp	r3, #0
    1ecc:	d04a      	beq.n	1f64 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1ece:	687b      	ldr	r3, [r7, #4]
    1ed0:	681b      	ldr	r3, [r3, #0]
    1ed2:	7d1b      	ldrb	r3, [r3, #20]
    1ed4:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1ed6:	687b      	ldr	r3, [r7, #4]
    1ed8:	7a9a      	ldrb	r2, [r3, #10]
    1eda:	7afb      	ldrb	r3, [r7, #11]
    1edc:	ea42 0303 	orr.w	r3, r2, r3
    1ee0:	b2da      	uxtb	r2, r3
    1ee2:	687b      	ldr	r3, [r7, #4]
    1ee4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1ee6:	7afb      	ldrb	r3, [r7, #11]
    1ee8:	f003 0320 	and.w	r3, r3, #32
    1eec:	2b00      	cmp	r3, #0
    1eee:	d029      	beq.n	1f44 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1ef0:	f04f 0310 	mov.w	r3, #16
    1ef4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1ef6:	687b      	ldr	r3, [r7, #4]
    1ef8:	691a      	ldr	r2, [r3, #16]
    1efa:	687b      	ldr	r3, [r7, #4]
    1efc:	695b      	ldr	r3, [r3, #20]
    1efe:	ebc3 0302 	rsb	r3, r3, r2
    1f02:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1f04:	697b      	ldr	r3, [r7, #20]
    1f06:	2b0f      	cmp	r3, #15
    1f08:	d801      	bhi.n	1f0e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    1f0a:	697b      	ldr	r3, [r7, #20]
    1f0c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1f0e:	f04f 0300 	mov.w	r3, #0
    1f12:	60fb      	str	r3, [r7, #12]
    1f14:	e012      	b.n	1f3c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1f16:	687b      	ldr	r3, [r7, #4]
    1f18:	681b      	ldr	r3, [r3, #0]
    1f1a:	687a      	ldr	r2, [r7, #4]
    1f1c:	68d1      	ldr	r1, [r2, #12]
    1f1e:	687a      	ldr	r2, [r7, #4]
    1f20:	6952      	ldr	r2, [r2, #20]
    1f22:	440a      	add	r2, r1
    1f24:	7812      	ldrb	r2, [r2, #0]
    1f26:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1f28:	687b      	ldr	r3, [r7, #4]
    1f2a:	695b      	ldr	r3, [r3, #20]
    1f2c:	f103 0201 	add.w	r2, r3, #1
    1f30:	687b      	ldr	r3, [r7, #4]
    1f32:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1f34:	68fb      	ldr	r3, [r7, #12]
    1f36:	f103 0301 	add.w	r3, r3, #1
    1f3a:	60fb      	str	r3, [r7, #12]
    1f3c:	68fa      	ldr	r2, [r7, #12]
    1f3e:	693b      	ldr	r3, [r7, #16]
    1f40:	429a      	cmp	r2, r3
    1f42:	d3e8      	bcc.n	1f16 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1f44:	687b      	ldr	r3, [r7, #4]
    1f46:	695a      	ldr	r2, [r3, #20]
    1f48:	687b      	ldr	r3, [r7, #4]
    1f4a:	691b      	ldr	r3, [r3, #16]
    1f4c:	429a      	cmp	r2, r3
    1f4e:	d109      	bne.n	1f64 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1f50:	687b      	ldr	r3, [r7, #4]
    1f52:	f04f 0200 	mov.w	r2, #0
    1f56:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1f58:	687b      	ldr	r3, [r7, #4]
    1f5a:	685b      	ldr	r3, [r3, #4]
    1f5c:	f04f 0200 	mov.w	r2, #0
    1f60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    1f64:	f107 071c 	add.w	r7, r7, #28
    1f68:	46bd      	mov	sp, r7
    1f6a:	bc80      	pop	{r7}
    1f6c:	4770      	bx	lr
    1f6e:	bf00      	nop

00001f70 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1f70:	b580      	push	{r7, lr}
    1f72:	b084      	sub	sp, #16
    1f74:	af00      	add	r7, sp, #0
    1f76:	60f8      	str	r0, [r7, #12]
    1f78:	60b9      	str	r1, [r7, #8]
    1f7a:	4613      	mov	r3, r2
    1f7c:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f7e:	68fa      	ldr	r2, [r7, #12]
    1f80:	f240 6310 	movw	r3, #1552	; 0x610
    1f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f88:	429a      	cmp	r2, r3
    1f8a:	d007      	beq.n	1f9c <MSS_UART_set_rx_handler+0x2c>
    1f8c:	68fa      	ldr	r2, [r7, #12]
    1f8e:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f96:	429a      	cmp	r2, r3
    1f98:	d000      	beq.n	1f9c <MSS_UART_set_rx_handler+0x2c>
    1f9a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1f9c:	68bb      	ldr	r3, [r7, #8]
    1f9e:	2b00      	cmp	r3, #0
    1fa0:	d100      	bne.n	1fa4 <MSS_UART_set_rx_handler+0x34>
    1fa2:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    1fa4:	79fb      	ldrb	r3, [r7, #7]
    1fa6:	2bc0      	cmp	r3, #192	; 0xc0
    1fa8:	d900      	bls.n	1fac <MSS_UART_set_rx_handler+0x3c>
    1faa:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1fac:	68fa      	ldr	r2, [r7, #12]
    1fae:	f240 6310 	movw	r3, #1552	; 0x610
    1fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fb6:	429a      	cmp	r2, r3
    1fb8:	d006      	beq.n	1fc8 <MSS_UART_set_rx_handler+0x58>
    1fba:	68fa      	ldr	r2, [r7, #12]
    1fbc:	f240 53e8 	movw	r3, #1512	; 0x5e8
    1fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fc4:	429a      	cmp	r2, r3
    1fc6:	d123      	bne.n	2010 <MAIN_STACK_SIZE+0x10>
    1fc8:	68bb      	ldr	r3, [r7, #8]
    1fca:	2b00      	cmp	r3, #0
    1fcc:	d020      	beq.n	2010 <MAIN_STACK_SIZE+0x10>
    1fce:	79fb      	ldrb	r3, [r7, #7]
    1fd0:	2bc0      	cmp	r3, #192	; 0xc0
    1fd2:	d81d      	bhi.n	2010 <MAIN_STACK_SIZE+0x10>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1fd4:	68fb      	ldr	r3, [r7, #12]
    1fd6:	68ba      	ldr	r2, [r7, #8]
    1fd8:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1fda:	68fb      	ldr	r3, [r7, #12]
    1fdc:	681a      	ldr	r2, [r3, #0]
    1fde:	79fb      	ldrb	r3, [r7, #7]
    1fe0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1fe4:	f043 030a 	orr.w	r3, r3, #10
    1fe8:	b2db      	uxtb	r3, r3
    1fea:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1fec:	68fb      	ldr	r3, [r7, #12]
    1fee:	891b      	ldrh	r3, [r3, #8]
    1ff0:	b21b      	sxth	r3, r3
    1ff2:	4618      	mov	r0, r3
    1ff4:	f7ff fcaa 	bl	194c <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1ff8:	68fb      	ldr	r3, [r7, #12]
    1ffa:	685b      	ldr	r3, [r3, #4]
    1ffc:	f04f 0201 	mov.w	r2, #1
    2000:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2004:	68fb      	ldr	r3, [r7, #12]
    2006:	891b      	ldrh	r3, [r3, #8]
    2008:	b21b      	sxth	r3, r3
    200a:	4618      	mov	r0, r3
    200c:	f7ff fc82 	bl	1914 <NVIC_EnableIRQ>
    }
}
    2010:	f107 0710 	add.w	r7, r7, #16
    2014:	46bd      	mov	sp, r7
    2016:	bd80      	pop	{r7, pc}

00002018 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2018:	4668      	mov	r0, sp
    201a:	f020 0107 	bic.w	r1, r0, #7
    201e:	468d      	mov	sp, r1
    2020:	b589      	push	{r0, r3, r7, lr}
    2022:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2024:	f240 6010 	movw	r0, #1552	; 0x610
    2028:	f2c2 0000 	movt	r0, #8192	; 0x2000
    202c:	f7ff fe8e 	bl	1d4c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2030:	f04f 000a 	mov.w	r0, #10
    2034:	f7ff fc8a 	bl	194c <NVIC_ClearPendingIRQ>
}
    2038:	46bd      	mov	sp, r7
    203a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    203e:	4685      	mov	sp, r0
    2040:	4770      	bx	lr
    2042:	bf00      	nop

00002044 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2044:	4668      	mov	r0, sp
    2046:	f020 0107 	bic.w	r1, r0, #7
    204a:	468d      	mov	sp, r1
    204c:	b589      	push	{r0, r3, r7, lr}
    204e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2050:	f240 50e8 	movw	r0, #1512	; 0x5e8
    2054:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2058:	f7ff fe78 	bl	1d4c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    205c:	f04f 000b 	mov.w	r0, #11
    2060:	f7ff fc74 	bl	194c <NVIC_ClearPendingIRQ>
}
    2064:	46bd      	mov	sp, r7
    2066:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    206a:	4685      	mov	sp, r0
    206c:	4770      	bx	lr
    206e:	bf00      	nop

00002070 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2070:	b480      	push	{r7}
    2072:	b083      	sub	sp, #12
    2074:	af00      	add	r7, sp, #0
    2076:	4603      	mov	r3, r0
    2078:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    207a:	f24e 1300 	movw	r3, #57600	; 0xe100
    207e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2082:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2086:	ea4f 1252 	mov.w	r2, r2, lsr #5
    208a:	88f9      	ldrh	r1, [r7, #6]
    208c:	f001 011f 	and.w	r1, r1, #31
    2090:	f04f 0001 	mov.w	r0, #1
    2094:	fa00 f101 	lsl.w	r1, r0, r1
    2098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    209c:	f107 070c 	add.w	r7, r7, #12
    20a0:	46bd      	mov	sp, r7
    20a2:	bc80      	pop	{r7}
    20a4:	4770      	bx	lr
    20a6:	bf00      	nop

000020a8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    20a8:	b480      	push	{r7}
    20aa:	b083      	sub	sp, #12
    20ac:	af00      	add	r7, sp, #0
    20ae:	4603      	mov	r3, r0
    20b0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    20b2:	f24e 1300 	movw	r3, #57600	; 0xe100
    20b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    20ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    20be:	ea4f 1252 	mov.w	r2, r2, lsr #5
    20c2:	88f9      	ldrh	r1, [r7, #6]
    20c4:	f001 011f 	and.w	r1, r1, #31
    20c8:	f04f 0001 	mov.w	r0, #1
    20cc:	fa00 f101 	lsl.w	r1, r0, r1
    20d0:	f102 0220 	add.w	r2, r2, #32
    20d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    20d8:	f107 070c 	add.w	r7, r7, #12
    20dc:	46bd      	mov	sp, r7
    20de:	bc80      	pop	{r7}
    20e0:	4770      	bx	lr
    20e2:	bf00      	nop

000020e4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    20e4:	b480      	push	{r7}
    20e6:	b083      	sub	sp, #12
    20e8:	af00      	add	r7, sp, #0
    20ea:	4603      	mov	r3, r0
    20ec:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    20ee:	f24e 1300 	movw	r3, #57600	; 0xe100
    20f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    20f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    20fa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    20fe:	88f9      	ldrh	r1, [r7, #6]
    2100:	f001 011f 	and.w	r1, r1, #31
    2104:	f04f 0001 	mov.w	r0, #1
    2108:	fa00 f101 	lsl.w	r1, r0, r1
    210c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2114:	f107 070c 	add.w	r7, r7, #12
    2118:	46bd      	mov	sp, r7
    211a:	bc80      	pop	{r7}
    211c:	4770      	bx	lr
    211e:	bf00      	nop

00002120 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    2120:	b580      	push	{r7, lr}
    2122:	b084      	sub	sp, #16
    2124:	af00      	add	r7, sp, #0
    2126:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2128:	687a      	ldr	r2, [r7, #4]
    212a:	f240 63bc 	movw	r3, #1724	; 0x6bc
    212e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2132:	429a      	cmp	r2, r3
    2134:	d007      	beq.n	2146 <MSS_SPI_init+0x26>
    2136:	687a      	ldr	r2, [r7, #4]
    2138:	f240 6338 	movw	r3, #1592	; 0x638
    213c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2140:	429a      	cmp	r2, r3
    2142:	d000      	beq.n	2146 <MSS_SPI_init+0x26>
    2144:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2146:	687b      	ldr	r3, [r7, #4]
    2148:	889b      	ldrh	r3, [r3, #4]
    214a:	b21b      	sxth	r3, r3
    214c:	4618      	mov	r0, r3
    214e:	f7ff ffab 	bl	20a8 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    2152:	6878      	ldr	r0, [r7, #4]
    2154:	f04f 0100 	mov.w	r1, #0
    2158:	f04f 0284 	mov.w	r2, #132	; 0x84
    215c:	f001 fd1a 	bl	3b94 <memset>
    
    this_spi->cmd_done = 1u;
    2160:	687b      	ldr	r3, [r7, #4]
    2162:	f04f 0201 	mov.w	r2, #1
    2166:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2168:	f04f 0300 	mov.w	r3, #0
    216c:	81fb      	strh	r3, [r7, #14]
    216e:	e00d      	b.n	218c <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    2170:	89fb      	ldrh	r3, [r7, #14]
    2172:	687a      	ldr	r2, [r7, #4]
    2174:	f103 0306 	add.w	r3, r3, #6
    2178:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    217c:	4413      	add	r3, r2
    217e:	f04f 32ff 	mov.w	r2, #4294967295
    2182:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2184:	89fb      	ldrh	r3, [r7, #14]
    2186:	f103 0301 	add.w	r3, r3, #1
    218a:	81fb      	strh	r3, [r7, #14]
    218c:	89fb      	ldrh	r3, [r7, #14]
    218e:	2b07      	cmp	r3, #7
    2190:	d9ee      	bls.n	2170 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    2192:	687a      	ldr	r2, [r7, #4]
    2194:	f240 63bc 	movw	r3, #1724	; 0x6bc
    2198:	f2c2 0300 	movt	r3, #8192	; 0x2000
    219c:	429a      	cmp	r2, r3
    219e:	d126      	bne.n	21ee <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    21a0:	687a      	ldr	r2, [r7, #4]
    21a2:	f241 0300 	movw	r3, #4096	; 0x1000
    21a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    21aa:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    21ac:	687b      	ldr	r3, [r7, #4]
    21ae:	f04f 020c 	mov.w	r2, #12
    21b2:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    21b4:	f242 0300 	movw	r3, #8192	; 0x2000
    21b8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    21bc:	f242 0200 	movw	r2, #8192	; 0x2000
    21c0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    21c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    21c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    21ca:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    21cc:	f04f 000c 	mov.w	r0, #12
    21d0:	f7ff ff88 	bl	20e4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    21d4:	f242 0300 	movw	r3, #8192	; 0x2000
    21d8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    21dc:	f242 0200 	movw	r2, #8192	; 0x2000
    21e0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    21e4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    21e6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    21ea:	631a      	str	r2, [r3, #48]	; 0x30
    21ec:	e025      	b.n	223a <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    21ee:	687a      	ldr	r2, [r7, #4]
    21f0:	f241 0300 	movw	r3, #4096	; 0x1000
    21f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    21f8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    21fa:	687b      	ldr	r3, [r7, #4]
    21fc:	f04f 020d 	mov.w	r2, #13
    2200:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2202:	f242 0300 	movw	r3, #8192	; 0x2000
    2206:	f2ce 0304 	movt	r3, #57348	; 0xe004
    220a:	f242 0200 	movw	r2, #8192	; 0x2000
    220e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2212:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2214:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2218:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    221a:	f04f 000d 	mov.w	r0, #13
    221e:	f7ff ff61 	bl	20e4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2222:	f242 0300 	movw	r3, #8192	; 0x2000
    2226:	f2ce 0304 	movt	r3, #57348	; 0xe004
    222a:	f242 0200 	movw	r2, #8192	; 0x2000
    222e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2232:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2234:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2238:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    223a:	687b      	ldr	r3, [r7, #4]
    223c:	681b      	ldr	r3, [r3, #0]
    223e:	687a      	ldr	r2, [r7, #4]
    2240:	6812      	ldr	r2, [r2, #0]
    2242:	6812      	ldr	r2, [r2, #0]
    2244:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2248:	601a      	str	r2, [r3, #0]
}
    224a:	f107 0710 	add.w	r7, r7, #16
    224e:	46bd      	mov	sp, r7
    2250:	bd80      	pop	{r7, pc}
    2252:	bf00      	nop

00002254 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    2254:	b580      	push	{r7, lr}
    2256:	b08a      	sub	sp, #40	; 0x28
    2258:	af00      	add	r7, sp, #0
    225a:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    225c:	687b      	ldr	r3, [r7, #4]
    225e:	681b      	ldr	r3, [r3, #0]
    2260:	681b      	ldr	r3, [r3, #0]
    2262:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    2264:	687b      	ldr	r3, [r7, #4]
    2266:	681b      	ldr	r3, [r3, #0]
    2268:	699b      	ldr	r3, [r3, #24]
    226a:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    226c:	687b      	ldr	r3, [r7, #4]
    226e:	681b      	ldr	r3, [r3, #0]
    2270:	685b      	ldr	r3, [r3, #4]
    2272:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    2274:	687b      	ldr	r3, [r7, #4]
    2276:	681b      	ldr	r3, [r3, #0]
    2278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    227a:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    227c:	687b      	ldr	r3, [r7, #4]
    227e:	681b      	ldr	r3, [r3, #0]
    2280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2282:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    2284:	687b      	ldr	r3, [r7, #4]
    2286:	681b      	ldr	r3, [r3, #0]
    2288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    228a:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    228c:	687b      	ldr	r3, [r7, #4]
    228e:	681b      	ldr	r3, [r3, #0]
    2290:	69db      	ldr	r3, [r3, #28]
    2292:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    2294:	687a      	ldr	r2, [r7, #4]
    2296:	f240 63bc 	movw	r3, #1724	; 0x6bc
    229a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    229e:	429a      	cmp	r2, r3
    22a0:	d12e      	bne.n	2300 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    22a2:	687a      	ldr	r2, [r7, #4]
    22a4:	f241 0300 	movw	r3, #4096	; 0x1000
    22a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    22ac:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    22ae:	687b      	ldr	r3, [r7, #4]
    22b0:	f04f 020c 	mov.w	r2, #12
    22b4:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    22b6:	f242 0300 	movw	r3, #8192	; 0x2000
    22ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    22be:	f242 0200 	movw	r2, #8192	; 0x2000
    22c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    22c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    22c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    22cc:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    22ce:	f04f 000c 	mov.w	r0, #12
    22d2:	f7ff ff07 	bl	20e4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    22d6:	f242 0300 	movw	r3, #8192	; 0x2000
    22da:	f2ce 0304 	movt	r3, #57348	; 0xe004
    22de:	f242 0200 	movw	r2, #8192	; 0x2000
    22e2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    22e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    22e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    22ec:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    22ee:	687b      	ldr	r3, [r7, #4]
    22f0:	681b      	ldr	r3, [r3, #0]
    22f2:	687a      	ldr	r2, [r7, #4]
    22f4:	6812      	ldr	r2, [r2, #0]
    22f6:	6812      	ldr	r2, [r2, #0]
    22f8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    22fc:	601a      	str	r2, [r3, #0]
    22fe:	e02d      	b.n	235c <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    2300:	687a      	ldr	r2, [r7, #4]
    2302:	f241 0300 	movw	r3, #4096	; 0x1000
    2306:	f2c4 0301 	movt	r3, #16385	; 0x4001
    230a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    230c:	687b      	ldr	r3, [r7, #4]
    230e:	f04f 020d 	mov.w	r2, #13
    2312:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2314:	f242 0300 	movw	r3, #8192	; 0x2000
    2318:	f2ce 0304 	movt	r3, #57348	; 0xe004
    231c:	f242 0200 	movw	r2, #8192	; 0x2000
    2320:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2324:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2326:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    232a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    232c:	f04f 000d 	mov.w	r0, #13
    2330:	f7ff fed8 	bl	20e4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2334:	f242 0300 	movw	r3, #8192	; 0x2000
    2338:	f2ce 0304 	movt	r3, #57348	; 0xe004
    233c:	f242 0200 	movw	r2, #8192	; 0x2000
    2340:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2344:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2346:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    234a:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    234c:	687b      	ldr	r3, [r7, #4]
    234e:	681b      	ldr	r3, [r3, #0]
    2350:	687a      	ldr	r2, [r7, #4]
    2352:	6812      	ldr	r2, [r2, #0]
    2354:	6812      	ldr	r2, [r2, #0]
    2356:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    235a:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    235c:	68fb      	ldr	r3, [r7, #12]
    235e:	f023 0301 	bic.w	r3, r3, #1
    2362:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    2364:	687b      	ldr	r3, [r7, #4]
    2366:	681b      	ldr	r3, [r3, #0]
    2368:	68fa      	ldr	r2, [r7, #12]
    236a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    236c:	687b      	ldr	r3, [r7, #4]
    236e:	681b      	ldr	r3, [r3, #0]
    2370:	693a      	ldr	r2, [r7, #16]
    2372:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    2374:	687b      	ldr	r3, [r7, #4]
    2376:	681b      	ldr	r3, [r3, #0]
    2378:	697a      	ldr	r2, [r7, #20]
    237a:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    237c:	687b      	ldr	r3, [r7, #4]
    237e:	681b      	ldr	r3, [r3, #0]
    2380:	687a      	ldr	r2, [r7, #4]
    2382:	6812      	ldr	r2, [r2, #0]
    2384:	6812      	ldr	r2, [r2, #0]
    2386:	f042 0201 	orr.w	r2, r2, #1
    238a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    238c:	687b      	ldr	r3, [r7, #4]
    238e:	681b      	ldr	r3, [r3, #0]
    2390:	69ba      	ldr	r2, [r7, #24]
    2392:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    2394:	687b      	ldr	r3, [r7, #4]
    2396:	681b      	ldr	r3, [r3, #0]
    2398:	69fa      	ldr	r2, [r7, #28]
    239a:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	681b      	ldr	r3, [r3, #0]
    23a0:	6a3a      	ldr	r2, [r7, #32]
    23a2:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    23a4:	687b      	ldr	r3, [r7, #4]
    23a6:	681b      	ldr	r3, [r3, #0]
    23a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    23aa:	61da      	str	r2, [r3, #28]
}
    23ac:	f107 0728 	add.w	r7, r7, #40	; 0x28
    23b0:	46bd      	mov	sp, r7
    23b2:	bd80      	pop	{r7, pc}

000023b4 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    23b4:	b580      	push	{r7, lr}
    23b6:	b084      	sub	sp, #16
    23b8:	af00      	add	r7, sp, #0
    23ba:	60f8      	str	r0, [r7, #12]
    23bc:	607a      	str	r2, [r7, #4]
    23be:	460a      	mov	r2, r1
    23c0:	72fa      	strb	r2, [r7, #11]
    23c2:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    23c4:	68fa      	ldr	r2, [r7, #12]
    23c6:	f240 63bc 	movw	r3, #1724	; 0x6bc
    23ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23ce:	429a      	cmp	r2, r3
    23d0:	d007      	beq.n	23e2 <MSS_SPI_configure_master_mode+0x2e>
    23d2:	68fa      	ldr	r2, [r7, #12]
    23d4:	f240 6338 	movw	r3, #1592	; 0x638
    23d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23dc:	429a      	cmp	r2, r3
    23de:	d000      	beq.n	23e2 <MSS_SPI_configure_master_mode+0x2e>
    23e0:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    23e2:	7afb      	ldrb	r3, [r7, #11]
    23e4:	2b07      	cmp	r3, #7
    23e6:	d900      	bls.n	23ea <MSS_SPI_configure_master_mode+0x36>
    23e8:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    23ea:	7e3b      	ldrb	r3, [r7, #24]
    23ec:	2b20      	cmp	r3, #32
    23ee:	d900      	bls.n	23f2 <MSS_SPI_configure_master_mode+0x3e>
    23f0:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    23f2:	68fb      	ldr	r3, [r7, #12]
    23f4:	889b      	ldrh	r3, [r3, #4]
    23f6:	b21b      	sxth	r3, r3
    23f8:	4618      	mov	r0, r3
    23fa:	f7ff fe55 	bl	20a8 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    23fe:	68fb      	ldr	r3, [r7, #12]
    2400:	f04f 0200 	mov.w	r2, #0
    2404:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2408:	68fb      	ldr	r3, [r7, #12]
    240a:	681b      	ldr	r3, [r3, #0]
    240c:	68fa      	ldr	r2, [r7, #12]
    240e:	6812      	ldr	r2, [r2, #0]
    2410:	6812      	ldr	r2, [r2, #0]
    2412:	f022 0201 	bic.w	r2, r2, #1
    2416:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    2418:	68fb      	ldr	r3, [r7, #12]
    241a:	681b      	ldr	r3, [r3, #0]
    241c:	68fa      	ldr	r2, [r7, #12]
    241e:	6812      	ldr	r2, [r2, #0]
    2420:	6812      	ldr	r2, [r2, #0]
    2422:	f042 0202 	orr.w	r2, r2, #2
    2426:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2428:	68fb      	ldr	r3, [r7, #12]
    242a:	681b      	ldr	r3, [r3, #0]
    242c:	68fa      	ldr	r2, [r7, #12]
    242e:	6812      	ldr	r2, [r2, #0]
    2430:	6812      	ldr	r2, [r2, #0]
    2432:	f042 0201 	orr.w	r2, r2, #1
    2436:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    2438:	7afb      	ldrb	r3, [r7, #11]
    243a:	2b07      	cmp	r3, #7
    243c:	d83f      	bhi.n	24be <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    243e:	687b      	ldr	r3, [r7, #4]
    2440:	2b00      	cmp	r3, #0
    2442:	d00b      	beq.n	245c <MSS_SPI_configure_master_mode+0xa8>
    2444:	687b      	ldr	r3, [r7, #4]
    2446:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    244a:	d007      	beq.n	245c <MSS_SPI_configure_master_mode+0xa8>
    244c:	687b      	ldr	r3, [r7, #4]
    244e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    2452:	d003      	beq.n	245c <MSS_SPI_configure_master_mode+0xa8>
    2454:	687b      	ldr	r3, [r7, #4]
    2456:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    245a:	d10f      	bne.n	247c <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    245c:	7afa      	ldrb	r2, [r7, #11]
    245e:	6879      	ldr	r1, [r7, #4]
    2460:	f240 1302 	movw	r3, #258	; 0x102
    2464:	f2c2 4300 	movt	r3, #9216	; 0x2400
    2468:	ea41 0303 	orr.w	r3, r1, r3
    246c:	68f9      	ldr	r1, [r7, #12]
    246e:	f102 0206 	add.w	r2, r2, #6
    2472:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2476:	440a      	add	r2, r1
    2478:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    247a:	e00e      	b.n	249a <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    247c:	7afa      	ldrb	r2, [r7, #11]
    247e:	6879      	ldr	r1, [r7, #4]
    2480:	f240 1302 	movw	r3, #258	; 0x102
    2484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2488:	ea41 0303 	orr.w	r3, r1, r3
    248c:	68f9      	ldr	r1, [r7, #12]
    248e:	f102 0206 	add.w	r2, r2, #6
    2492:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2496:	440a      	add	r2, r1
    2498:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    249a:	7afb      	ldrb	r3, [r7, #11]
    249c:	68fa      	ldr	r2, [r7, #12]
    249e:	f103 0306 	add.w	r3, r3, #6
    24a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    24a6:	4413      	add	r3, r2
    24a8:	7e3a      	ldrb	r2, [r7, #24]
    24aa:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    24ac:	7afb      	ldrb	r3, [r7, #11]
    24ae:	68fa      	ldr	r2, [r7, #12]
    24b0:	f103 0306 	add.w	r3, r3, #6
    24b4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    24b8:	4413      	add	r3, r2
    24ba:	78fa      	ldrb	r2, [r7, #3]
    24bc:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    24be:	68fb      	ldr	r3, [r7, #12]
    24c0:	889b      	ldrh	r3, [r3, #4]
    24c2:	b21b      	sxth	r3, r3
    24c4:	4618      	mov	r0, r3
    24c6:	f7ff fdd3 	bl	2070 <NVIC_EnableIRQ>
}
    24ca:	f107 0710 	add.w	r7, r7, #16
    24ce:	46bd      	mov	sp, r7
    24d0:	bd80      	pop	{r7, pc}
    24d2:	bf00      	nop

000024d4 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    24d4:	b580      	push	{r7, lr}
    24d6:	b084      	sub	sp, #16
    24d8:	af00      	add	r7, sp, #0
    24da:	6078      	str	r0, [r7, #4]
    24dc:	460b      	mov	r3, r1
    24de:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    24e0:	687a      	ldr	r2, [r7, #4]
    24e2:	f240 63bc 	movw	r3, #1724	; 0x6bc
    24e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ea:	429a      	cmp	r2, r3
    24ec:	d007      	beq.n	24fe <MSS_SPI_set_slave_select+0x2a>
    24ee:	687a      	ldr	r2, [r7, #4]
    24f0:	f240 6338 	movw	r3, #1592	; 0x638
    24f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24f8:	429a      	cmp	r2, r3
    24fa:	d000      	beq.n	24fe <MSS_SPI_set_slave_select+0x2a>
    24fc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    24fe:	687b      	ldr	r3, [r7, #4]
    2500:	681b      	ldr	r3, [r3, #0]
    2502:	681b      	ldr	r3, [r3, #0]
    2504:	f003 0302 	and.w	r3, r3, #2
    2508:	2b00      	cmp	r3, #0
    250a:	d100      	bne.n	250e <MSS_SPI_set_slave_select+0x3a>
    250c:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    250e:	78fb      	ldrb	r3, [r7, #3]
    2510:	687a      	ldr	r2, [r7, #4]
    2512:	f103 0306 	add.w	r3, r3, #6
    2516:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    251a:	4413      	add	r3, r2
    251c:	685b      	ldr	r3, [r3, #4]
    251e:	f1b3 3fff 	cmp.w	r3, #4294967295
    2522:	d100      	bne.n	2526 <MSS_SPI_set_slave_select+0x52>
    2524:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2526:	687b      	ldr	r3, [r7, #4]
    2528:	889b      	ldrh	r3, [r3, #4]
    252a:	b21b      	sxth	r3, r3
    252c:	4618      	mov	r0, r3
    252e:	f7ff fdbb 	bl	20a8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2532:	687b      	ldr	r3, [r7, #4]
    2534:	681b      	ldr	r3, [r3, #0]
    2536:	689b      	ldr	r3, [r3, #8]
    2538:	f003 0304 	and.w	r3, r3, #4
    253c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    253e:	68fb      	ldr	r3, [r7, #12]
    2540:	2b00      	cmp	r3, #0
    2542:	d002      	beq.n	254a <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    2544:	6878      	ldr	r0, [r7, #4]
    2546:	f7ff fe85 	bl	2254 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    254a:	687b      	ldr	r3, [r7, #4]
    254c:	681b      	ldr	r3, [r3, #0]
    254e:	687a      	ldr	r2, [r7, #4]
    2550:	6812      	ldr	r2, [r2, #0]
    2552:	6812      	ldr	r2, [r2, #0]
    2554:	f022 0201 	bic.w	r2, r2, #1
    2558:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    255a:	687b      	ldr	r3, [r7, #4]
    255c:	681a      	ldr	r2, [r3, #0]
    255e:	78fb      	ldrb	r3, [r7, #3]
    2560:	6879      	ldr	r1, [r7, #4]
    2562:	f103 0306 	add.w	r3, r3, #6
    2566:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    256a:	440b      	add	r3, r1
    256c:	685b      	ldr	r3, [r3, #4]
    256e:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    2570:	687b      	ldr	r3, [r7, #4]
    2572:	681a      	ldr	r2, [r3, #0]
    2574:	78fb      	ldrb	r3, [r7, #3]
    2576:	6879      	ldr	r1, [r7, #4]
    2578:	f103 0306 	add.w	r3, r3, #6
    257c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2580:	440b      	add	r3, r1
    2582:	7a5b      	ldrb	r3, [r3, #9]
    2584:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    2586:	687b      	ldr	r3, [r7, #4]
    2588:	681a      	ldr	r2, [r3, #0]
    258a:	78fb      	ldrb	r3, [r7, #3]
    258c:	6879      	ldr	r1, [r7, #4]
    258e:	f103 0306 	add.w	r3, r3, #6
    2592:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2596:	440b      	add	r3, r1
    2598:	7a1b      	ldrb	r3, [r3, #8]
    259a:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    259c:	687b      	ldr	r3, [r7, #4]
    259e:	681b      	ldr	r3, [r3, #0]
    25a0:	687a      	ldr	r2, [r7, #4]
    25a2:	6812      	ldr	r2, [r2, #0]
    25a4:	6812      	ldr	r2, [r2, #0]
    25a6:	f042 0201 	orr.w	r2, r2, #1
    25aa:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    25ac:	687b      	ldr	r3, [r7, #4]
    25ae:	681b      	ldr	r3, [r3, #0]
    25b0:	687a      	ldr	r2, [r7, #4]
    25b2:	6812      	ldr	r2, [r2, #0]
    25b4:	69d1      	ldr	r1, [r2, #28]
    25b6:	78fa      	ldrb	r2, [r7, #3]
    25b8:	f04f 0001 	mov.w	r0, #1
    25bc:	fa00 f202 	lsl.w	r2, r0, r2
    25c0:	ea41 0202 	orr.w	r2, r1, r2
    25c4:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    25c6:	687b      	ldr	r3, [r7, #4]
    25c8:	889b      	ldrh	r3, [r3, #4]
    25ca:	b21b      	sxth	r3, r3
    25cc:	4618      	mov	r0, r3
    25ce:	f7ff fd4f 	bl	2070 <NVIC_EnableIRQ>
}
    25d2:	f107 0710 	add.w	r7, r7, #16
    25d6:	46bd      	mov	sp, r7
    25d8:	bd80      	pop	{r7, pc}
    25da:	bf00      	nop

000025dc <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    25dc:	b580      	push	{r7, lr}
    25de:	b084      	sub	sp, #16
    25e0:	af00      	add	r7, sp, #0
    25e2:	6078      	str	r0, [r7, #4]
    25e4:	460b      	mov	r3, r1
    25e6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    25e8:	687a      	ldr	r2, [r7, #4]
    25ea:	f240 63bc 	movw	r3, #1724	; 0x6bc
    25ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25f2:	429a      	cmp	r2, r3
    25f4:	d007      	beq.n	2606 <MSS_SPI_clear_slave_select+0x2a>
    25f6:	687a      	ldr	r2, [r7, #4]
    25f8:	f240 6338 	movw	r3, #1592	; 0x638
    25fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2600:	429a      	cmp	r2, r3
    2602:	d000      	beq.n	2606 <MSS_SPI_clear_slave_select+0x2a>
    2604:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2606:	687b      	ldr	r3, [r7, #4]
    2608:	681b      	ldr	r3, [r3, #0]
    260a:	681b      	ldr	r3, [r3, #0]
    260c:	f003 0302 	and.w	r3, r3, #2
    2610:	2b00      	cmp	r3, #0
    2612:	d100      	bne.n	2616 <MSS_SPI_clear_slave_select+0x3a>
    2614:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2616:	687b      	ldr	r3, [r7, #4]
    2618:	889b      	ldrh	r3, [r3, #4]
    261a:	b21b      	sxth	r3, r3
    261c:	4618      	mov	r0, r3
    261e:	f7ff fd43 	bl	20a8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2622:	687b      	ldr	r3, [r7, #4]
    2624:	681b      	ldr	r3, [r3, #0]
    2626:	689b      	ldr	r3, [r3, #8]
    2628:	f003 0304 	and.w	r3, r3, #4
    262c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    262e:	68fb      	ldr	r3, [r7, #12]
    2630:	2b00      	cmp	r3, #0
    2632:	d002      	beq.n	263a <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    2634:	6878      	ldr	r0, [r7, #4]
    2636:	f7ff fe0d 	bl	2254 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    263a:	687b      	ldr	r3, [r7, #4]
    263c:	681b      	ldr	r3, [r3, #0]
    263e:	687a      	ldr	r2, [r7, #4]
    2640:	6812      	ldr	r2, [r2, #0]
    2642:	69d1      	ldr	r1, [r2, #28]
    2644:	78fa      	ldrb	r2, [r7, #3]
    2646:	f04f 0001 	mov.w	r0, #1
    264a:	fa00 f202 	lsl.w	r2, r0, r2
    264e:	ea6f 0202 	mvn.w	r2, r2
    2652:	ea01 0202 	and.w	r2, r1, r2
    2656:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2658:	687b      	ldr	r3, [r7, #4]
    265a:	889b      	ldrh	r3, [r3, #4]
    265c:	b21b      	sxth	r3, r3
    265e:	4618      	mov	r0, r3
    2660:	f7ff fd06 	bl	2070 <NVIC_EnableIRQ>
}
    2664:	f107 0710 	add.w	r7, r7, #16
    2668:	46bd      	mov	sp, r7
    266a:	bd80      	pop	{r7, pc}

0000266c <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    266c:	b580      	push	{r7, lr}
    266e:	b08e      	sub	sp, #56	; 0x38
    2670:	af00      	add	r7, sp, #0
    2672:	60f8      	str	r0, [r7, #12]
    2674:	60b9      	str	r1, [r7, #8]
    2676:	603b      	str	r3, [r7, #0]
    2678:	4613      	mov	r3, r2
    267a:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    267c:	f04f 0300 	mov.w	r3, #0
    2680:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    2682:	f04f 0300 	mov.w	r3, #0
    2686:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2688:	68fa      	ldr	r2, [r7, #12]
    268a:	f240 63bc 	movw	r3, #1724	; 0x6bc
    268e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2692:	429a      	cmp	r2, r3
    2694:	d007      	beq.n	26a6 <MSS_SPI_transfer_block+0x3a>
    2696:	68fa      	ldr	r2, [r7, #12]
    2698:	f240 6338 	movw	r3, #1592	; 0x638
    269c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26a0:	429a      	cmp	r2, r3
    26a2:	d000      	beq.n	26a6 <MSS_SPI_transfer_block+0x3a>
    26a4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    26a6:	68fb      	ldr	r3, [r7, #12]
    26a8:	681b      	ldr	r3, [r3, #0]
    26aa:	681b      	ldr	r3, [r3, #0]
    26ac:	f003 0302 	and.w	r3, r3, #2
    26b0:	2b00      	cmp	r3, #0
    26b2:	d100      	bne.n	26b6 <MSS_SPI_transfer_block+0x4a>
    26b4:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    26b6:	88fa      	ldrh	r2, [r7, #6]
    26b8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    26bc:	4413      	add	r3, r2
    26be:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    26c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    26c2:	2b00      	cmp	r3, #0
    26c4:	d103      	bne.n	26ce <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    26c6:	f04f 0301 	mov.w	r3, #1
    26ca:	623b      	str	r3, [r7, #32]
    26cc:	e001      	b.n	26d2 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    26ce:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    26d0:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    26d2:	68fb      	ldr	r3, [r7, #12]
    26d4:	681b      	ldr	r3, [r3, #0]
    26d6:	68fa      	ldr	r2, [r7, #12]
    26d8:	6812      	ldr	r2, [r2, #0]
    26da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    26dc:	f042 020c 	orr.w	r2, r2, #12
    26e0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    26e2:	68fb      	ldr	r3, [r7, #12]
    26e4:	681b      	ldr	r3, [r3, #0]
    26e6:	689b      	ldr	r3, [r3, #8]
    26e8:	f003 0304 	and.w	r3, r3, #4
    26ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    26ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    26f0:	2b00      	cmp	r3, #0
    26f2:	d002      	beq.n	26fa <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    26f4:	68f8      	ldr	r0, [r7, #12]
    26f6:	f7ff fdad 	bl	2254 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    26fa:	68fb      	ldr	r3, [r7, #12]
    26fc:	681b      	ldr	r3, [r3, #0]
    26fe:	68fa      	ldr	r2, [r7, #12]
    2700:	6812      	ldr	r2, [r2, #0]
    2702:	6812      	ldr	r2, [r2, #0]
    2704:	f022 0201 	bic.w	r2, r2, #1
    2708:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    270a:	68fb      	ldr	r3, [r7, #12]
    270c:	6819      	ldr	r1, [r3, #0]
    270e:	68fb      	ldr	r3, [r7, #12]
    2710:	681b      	ldr	r3, [r3, #0]
    2712:	681b      	ldr	r3, [r3, #0]
    2714:	f240 02ff 	movw	r2, #255	; 0xff
    2718:	f6cf 7200 	movt	r2, #65280	; 0xff00
    271c:	ea03 0202 	and.w	r2, r3, r2
    2720:	6a3b      	ldr	r3, [r7, #32]
    2722:	ea4f 2003 	mov.w	r0, r3, lsl #8
    2726:	f64f 7300 	movw	r3, #65280	; 0xff00
    272a:	f2c0 03ff 	movt	r3, #255	; 0xff
    272e:	ea00 0303 	and.w	r3, r0, r3
    2732:	ea42 0303 	orr.w	r3, r2, r3
    2736:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    2738:	68fb      	ldr	r3, [r7, #12]
    273a:	681b      	ldr	r3, [r3, #0]
    273c:	f04f 0208 	mov.w	r2, #8
    2740:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2742:	68fb      	ldr	r3, [r7, #12]
    2744:	681b      	ldr	r3, [r3, #0]
    2746:	68fa      	ldr	r2, [r7, #12]
    2748:	6812      	ldr	r2, [r2, #0]
    274a:	6812      	ldr	r2, [r2, #0]
    274c:	f042 0201 	orr.w	r2, r2, #1
    2750:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2752:	68fb      	ldr	r3, [r7, #12]
    2754:	681b      	ldr	r3, [r3, #0]
    2756:	689b      	ldr	r3, [r3, #8]
    2758:	f003 0340 	and.w	r3, r3, #64	; 0x40
    275c:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    275e:	e009      	b.n	2774 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    2760:	68fb      	ldr	r3, [r7, #12]
    2762:	681b      	ldr	r3, [r3, #0]
    2764:	691b      	ldr	r3, [r3, #16]
    2766:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2768:	68fb      	ldr	r3, [r7, #12]
    276a:	681b      	ldr	r3, [r3, #0]
    276c:	689b      	ldr	r3, [r3, #8]
    276e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2772:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2776:	2b00      	cmp	r3, #0
    2778:	d0f2      	beq.n	2760 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    277a:	f04f 0300 	mov.w	r3, #0
    277e:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    2780:	f04f 0300 	mov.w	r3, #0
    2784:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    2786:	8bba      	ldrh	r2, [r7, #28]
    2788:	88fb      	ldrh	r3, [r7, #6]
    278a:	429a      	cmp	r2, r3
    278c:	d20f      	bcs.n	27ae <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    278e:	68fb      	ldr	r3, [r7, #12]
    2790:	681b      	ldr	r3, [r3, #0]
    2792:	8bb9      	ldrh	r1, [r7, #28]
    2794:	68ba      	ldr	r2, [r7, #8]
    2796:	440a      	add	r2, r1
    2798:	7812      	ldrb	r2, [r2, #0]
    279a:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    279c:	8bbb      	ldrh	r3, [r7, #28]
    279e:	f103 0301 	add.w	r3, r3, #1
    27a2:	83bb      	strh	r3, [r7, #28]
        ++transit;
    27a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    27a6:	f103 0301 	add.w	r3, r3, #1
    27aa:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    27ac:	e06a      	b.n	2884 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    27ae:	8bba      	ldrh	r2, [r7, #28]
    27b0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    27b2:	429a      	cmp	r2, r3
    27b4:	d266      	bcs.n	2884 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    27b6:	68fb      	ldr	r3, [r7, #12]
    27b8:	681b      	ldr	r3, [r3, #0]
    27ba:	f04f 0200 	mov.w	r2, #0
    27be:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    27c0:	8bbb      	ldrh	r3, [r7, #28]
    27c2:	f103 0301 	add.w	r3, r3, #1
    27c6:	83bb      	strh	r3, [r7, #28]
            ++transit;
    27c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    27ca:	f103 0301 	add.w	r3, r3, #1
    27ce:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    27d0:	e058      	b.n	2884 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    27d2:	68fb      	ldr	r3, [r7, #12]
    27d4:	681b      	ldr	r3, [r3, #0]
    27d6:	689b      	ldr	r3, [r3, #8]
    27d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    27dc:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    27de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    27e0:	2b00      	cmp	r3, #0
    27e2:	d11e      	bne.n	2822 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    27e4:	68fb      	ldr	r3, [r7, #12]
    27e6:	681b      	ldr	r3, [r3, #0]
    27e8:	691b      	ldr	r3, [r3, #16]
    27ea:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    27ec:	8b7a      	ldrh	r2, [r7, #26]
    27ee:	88fb      	ldrh	r3, [r7, #6]
    27f0:	429a      	cmp	r2, r3
    27f2:	d30e      	bcc.n	2812 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    27f4:	8bfa      	ldrh	r2, [r7, #30]
    27f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    27fa:	429a      	cmp	r2, r3
    27fc:	d205      	bcs.n	280a <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    27fe:	8bfa      	ldrh	r2, [r7, #30]
    2800:	683b      	ldr	r3, [r7, #0]
    2802:	4413      	add	r3, r2
    2804:	697a      	ldr	r2, [r7, #20]
    2806:	b2d2      	uxtb	r2, r2
    2808:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    280a:	8bfb      	ldrh	r3, [r7, #30]
    280c:	f103 0301 	add.w	r3, r3, #1
    2810:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    2812:	8b7b      	ldrh	r3, [r7, #26]
    2814:	f103 0301 	add.w	r3, r3, #1
    2818:	837b      	strh	r3, [r7, #26]
            --transit;
    281a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    281c:	f103 33ff 	add.w	r3, r3, #4294967295
    2820:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    2822:	68fb      	ldr	r3, [r7, #12]
    2824:	681b      	ldr	r3, [r3, #0]
    2826:	689b      	ldr	r3, [r3, #8]
    2828:	f403 7380 	and.w	r3, r3, #256	; 0x100
    282c:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    282e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2830:	2b00      	cmp	r3, #0
    2832:	d127      	bne.n	2884 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    2834:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2836:	2b03      	cmp	r3, #3
    2838:	d824      	bhi.n	2884 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    283a:	8bba      	ldrh	r2, [r7, #28]
    283c:	88fb      	ldrh	r3, [r7, #6]
    283e:	429a      	cmp	r2, r3
    2840:	d20f      	bcs.n	2862 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    2842:	68fb      	ldr	r3, [r7, #12]
    2844:	681b      	ldr	r3, [r3, #0]
    2846:	8bb9      	ldrh	r1, [r7, #28]
    2848:	68ba      	ldr	r2, [r7, #8]
    284a:	440a      	add	r2, r1
    284c:	7812      	ldrb	r2, [r2, #0]
    284e:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    2850:	8bbb      	ldrh	r3, [r7, #28]
    2852:	f103 0301 	add.w	r3, r3, #1
    2856:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    2858:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    285a:	f103 0301 	add.w	r3, r3, #1
    285e:	84fb      	strh	r3, [r7, #38]	; 0x26
    2860:	e010      	b.n	2884 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    2862:	8bba      	ldrh	r2, [r7, #28]
    2864:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2866:	429a      	cmp	r2, r3
    2868:	d20c      	bcs.n	2884 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    286a:	68fb      	ldr	r3, [r7, #12]
    286c:	681b      	ldr	r3, [r3, #0]
    286e:	f04f 0200 	mov.w	r2, #0
    2872:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    2874:	8bbb      	ldrh	r3, [r7, #28]
    2876:	f103 0301 	add.w	r3, r3, #1
    287a:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    287c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    287e:	f103 0301 	add.w	r3, r3, #1
    2882:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2884:	8b7a      	ldrh	r2, [r7, #26]
    2886:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2888:	429a      	cmp	r2, r3
    288a:	d3a2      	bcc.n	27d2 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    288c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    2890:	46bd      	mov	sp, r7
    2892:	bd80      	pop	{r7, pc}

00002894 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2894:	b480      	push	{r7}
    2896:	b085      	sub	sp, #20
    2898:	af00      	add	r7, sp, #0
    289a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    289c:	f04f 0300 	mov.w	r3, #0
    28a0:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    28a2:	e00e      	b.n	28c2 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    28a4:	687b      	ldr	r3, [r7, #4]
    28a6:	681b      	ldr	r3, [r3, #0]
    28a8:	687a      	ldr	r2, [r7, #4]
    28aa:	6891      	ldr	r1, [r2, #8]
    28ac:	687a      	ldr	r2, [r7, #4]
    28ae:	6912      	ldr	r2, [r2, #16]
    28b0:	440a      	add	r2, r1
    28b2:	7812      	ldrb	r2, [r2, #0]
    28b4:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    28b6:	687b      	ldr	r3, [r7, #4]
    28b8:	691b      	ldr	r3, [r3, #16]
    28ba:	f103 0201 	add.w	r2, r3, #1
    28be:	687b      	ldr	r3, [r7, #4]
    28c0:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    28c2:	687b      	ldr	r3, [r7, #4]
    28c4:	681b      	ldr	r3, [r3, #0]
    28c6:	689b      	ldr	r3, [r3, #8]
    28c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
    28cc:	2b00      	cmp	r3, #0
    28ce:	d105      	bne.n	28dc <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    28d0:	687b      	ldr	r3, [r7, #4]
    28d2:	691a      	ldr	r2, [r3, #16]
    28d4:	687b      	ldr	r3, [r7, #4]
    28d6:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    28d8:	429a      	cmp	r2, r3
    28da:	d3e3      	bcc.n	28a4 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    28dc:	687b      	ldr	r3, [r7, #4]
    28de:	691a      	ldr	r2, [r3, #16]
    28e0:	687b      	ldr	r3, [r7, #4]
    28e2:	68db      	ldr	r3, [r3, #12]
    28e4:	429a      	cmp	r2, r3
    28e6:	d31c      	bcc.n	2922 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    28e8:	e00e      	b.n	2908 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    28ea:	687b      	ldr	r3, [r7, #4]
    28ec:	681b      	ldr	r3, [r3, #0]
    28ee:	687a      	ldr	r2, [r7, #4]
    28f0:	6951      	ldr	r1, [r2, #20]
    28f2:	687a      	ldr	r2, [r7, #4]
    28f4:	69d2      	ldr	r2, [r2, #28]
    28f6:	440a      	add	r2, r1
    28f8:	7812      	ldrb	r2, [r2, #0]
    28fa:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    28fc:	687b      	ldr	r3, [r7, #4]
    28fe:	69db      	ldr	r3, [r3, #28]
    2900:	f103 0201 	add.w	r2, r3, #1
    2904:	687b      	ldr	r3, [r7, #4]
    2906:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2908:	687b      	ldr	r3, [r7, #4]
    290a:	681b      	ldr	r3, [r3, #0]
    290c:	689b      	ldr	r3, [r3, #8]
    290e:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2912:	2b00      	cmp	r3, #0
    2914:	d105      	bne.n	2922 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2916:	687b      	ldr	r3, [r7, #4]
    2918:	69da      	ldr	r2, [r3, #28]
    291a:	687b      	ldr	r3, [r7, #4]
    291c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    291e:	429a      	cmp	r2, r3
    2920:	d3e3      	bcc.n	28ea <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2922:	687b      	ldr	r3, [r7, #4]
    2924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2926:	2b00      	cmp	r3, #0
    2928:	d01f      	beq.n	296a <fill_slave_tx_fifo+0xd6>
    292a:	687b      	ldr	r3, [r7, #4]
    292c:	691a      	ldr	r2, [r3, #16]
    292e:	687b      	ldr	r3, [r7, #4]
    2930:	68db      	ldr	r3, [r3, #12]
    2932:	429a      	cmp	r2, r3
    2934:	d319      	bcc.n	296a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    2936:	687b      	ldr	r3, [r7, #4]
    2938:	69da      	ldr	r2, [r3, #28]
    293a:	687b      	ldr	r3, [r7, #4]
    293c:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    293e:	429a      	cmp	r2, r3
    2940:	d313      	bcc.n	296a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2942:	e008      	b.n	2956 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    2944:	687b      	ldr	r3, [r7, #4]
    2946:	681b      	ldr	r3, [r3, #0]
    2948:	f04f 0200 	mov.w	r2, #0
    294c:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    294e:	68fb      	ldr	r3, [r7, #12]
    2950:	f103 0301 	add.w	r3, r3, #1
    2954:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2956:	687b      	ldr	r3, [r7, #4]
    2958:	681b      	ldr	r3, [r3, #0]
    295a:	689b      	ldr	r3, [r3, #8]
    295c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2960:	2b00      	cmp	r3, #0
    2962:	d102      	bne.n	296a <fill_slave_tx_fifo+0xd6>
    2964:	68fb      	ldr	r3, [r7, #12]
    2966:	2b1f      	cmp	r3, #31
    2968:	d9ec      	bls.n	2944 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    296a:	f107 0714 	add.w	r7, r7, #20
    296e:	46bd      	mov	sp, r7
    2970:	bc80      	pop	{r7}
    2972:	4770      	bx	lr

00002974 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2974:	b580      	push	{r7, lr}
    2976:	b084      	sub	sp, #16
    2978:	af00      	add	r7, sp, #0
    297a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    297c:	687b      	ldr	r3, [r7, #4]
    297e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2982:	2b02      	cmp	r3, #2
    2984:	d115      	bne.n	29b2 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2986:	e00c      	b.n	29a2 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    2988:	687b      	ldr	r3, [r7, #4]
    298a:	681b      	ldr	r3, [r3, #0]
    298c:	691b      	ldr	r3, [r3, #16]
    298e:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    2990:	687b      	ldr	r3, [r7, #4]
    2992:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2994:	2b00      	cmp	r3, #0
    2996:	d004      	beq.n	29a2 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    2998:	687b      	ldr	r3, [r7, #4]
    299a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    299c:	68fa      	ldr	r2, [r7, #12]
    299e:	4610      	mov	r0, r2
    29a0:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    29a2:	687b      	ldr	r3, [r7, #4]
    29a4:	681b      	ldr	r3, [r3, #0]
    29a6:	689b      	ldr	r3, [r3, #8]
    29a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    29ac:	2b00      	cmp	r3, #0
    29ae:	d0eb      	beq.n	2988 <read_slave_rx_fifo+0x14>
    29b0:	e032      	b.n	2a18 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    29b2:	687b      	ldr	r3, [r7, #4]
    29b4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    29b8:	2b01      	cmp	r3, #1
    29ba:	d125      	bne.n	2a08 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    29bc:	e017      	b.n	29ee <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    29be:	687b      	ldr	r3, [r7, #4]
    29c0:	681b      	ldr	r3, [r3, #0]
    29c2:	691b      	ldr	r3, [r3, #16]
    29c4:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    29c6:	687b      	ldr	r3, [r7, #4]
    29c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    29ca:	687b      	ldr	r3, [r7, #4]
    29cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    29ce:	429a      	cmp	r2, r3
    29d0:	d207      	bcs.n	29e2 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    29d2:	687b      	ldr	r3, [r7, #4]
    29d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    29d6:	687b      	ldr	r3, [r7, #4]
    29d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    29da:	4413      	add	r3, r2
    29dc:	68fa      	ldr	r2, [r7, #12]
    29de:	b2d2      	uxtb	r2, r2
    29e0:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    29e2:	687b      	ldr	r3, [r7, #4]
    29e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    29e6:	f103 0201 	add.w	r2, r3, #1
    29ea:	687b      	ldr	r3, [r7, #4]
    29ec:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    29ee:	687b      	ldr	r3, [r7, #4]
    29f0:	681b      	ldr	r3, [r3, #0]
    29f2:	689b      	ldr	r3, [r3, #8]
    29f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    29f8:	2b00      	cmp	r3, #0
    29fa:	d0e0      	beq.n	29be <read_slave_rx_fifo+0x4a>
    29fc:	e00c      	b.n	2a18 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    29fe:	687b      	ldr	r3, [r7, #4]
    2a00:	681b      	ldr	r3, [r3, #0]
    2a02:	691b      	ldr	r3, [r3, #16]
    2a04:	60fb      	str	r3, [r7, #12]
    2a06:	e000      	b.n	2a0a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2a08:	bf00      	nop
    2a0a:	687b      	ldr	r3, [r7, #4]
    2a0c:	681b      	ldr	r3, [r3, #0]
    2a0e:	689b      	ldr	r3, [r3, #8]
    2a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2a14:	2b00      	cmp	r3, #0
    2a16:	d0f2      	beq.n	29fe <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2a18:	f107 0710 	add.w	r7, r7, #16
    2a1c:	46bd      	mov	sp, r7
    2a1e:	bd80      	pop	{r7, pc}

00002a20 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    2a20:	b580      	push	{r7, lr}
    2a22:	b086      	sub	sp, #24
    2a24:	af00      	add	r7, sp, #0
    2a26:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2a28:	687b      	ldr	r3, [r7, #4]
    2a2a:	681b      	ldr	r3, [r3, #0]
    2a2c:	f103 0320 	add.w	r3, r3, #32
    2a30:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2a32:	687a      	ldr	r2, [r7, #4]
    2a34:	f240 63bc 	movw	r3, #1724	; 0x6bc
    2a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a3c:	429a      	cmp	r2, r3
    2a3e:	d007      	beq.n	2a50 <mss_spi_isr+0x30>
    2a40:	687a      	ldr	r2, [r7, #4]
    2a42:	f240 6338 	movw	r3, #1592	; 0x638
    2a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a4a:	429a      	cmp	r2, r3
    2a4c:	d000      	beq.n	2a50 <mss_spi_isr+0x30>
    2a4e:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    2a50:	693b      	ldr	r3, [r7, #16]
    2a52:	681b      	ldr	r3, [r3, #0]
    2a54:	f003 0302 	and.w	r3, r3, #2
    2a58:	2b00      	cmp	r3, #0
    2a5a:	d052      	beq.n	2b02 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2a5c:	687b      	ldr	r3, [r7, #4]
    2a5e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2a62:	2b02      	cmp	r3, #2
    2a64:	d115      	bne.n	2a92 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2a66:	e00c      	b.n	2a82 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2a68:	687b      	ldr	r3, [r7, #4]
    2a6a:	681b      	ldr	r3, [r3, #0]
    2a6c:	691b      	ldr	r3, [r3, #16]
    2a6e:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    2a70:	687b      	ldr	r3, [r7, #4]
    2a72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2a74:	2b00      	cmp	r3, #0
    2a76:	d004      	beq.n	2a82 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    2a78:	687b      	ldr	r3, [r7, #4]
    2a7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2a7c:	68fa      	ldr	r2, [r7, #12]
    2a7e:	4610      	mov	r0, r2
    2a80:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2a82:	687b      	ldr	r3, [r7, #4]
    2a84:	681b      	ldr	r3, [r3, #0]
    2a86:	689b      	ldr	r3, [r3, #8]
    2a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2a8c:	2b00      	cmp	r3, #0
    2a8e:	d0eb      	beq.n	2a68 <mss_spi_isr+0x48>
    2a90:	e032      	b.n	2af8 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2a92:	687b      	ldr	r3, [r7, #4]
    2a94:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2a98:	2b01      	cmp	r3, #1
    2a9a:	d125      	bne.n	2ae8 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2a9c:	e017      	b.n	2ace <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    2a9e:	687b      	ldr	r3, [r7, #4]
    2aa0:	681b      	ldr	r3, [r3, #0]
    2aa2:	691b      	ldr	r3, [r3, #16]
    2aa4:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    2aa6:	687b      	ldr	r3, [r7, #4]
    2aa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2aaa:	687b      	ldr	r3, [r7, #4]
    2aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2aae:	429a      	cmp	r2, r3
    2ab0:	d207      	bcs.n	2ac2 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2ab2:	687b      	ldr	r3, [r7, #4]
    2ab4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2ab6:	687b      	ldr	r3, [r7, #4]
    2ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2aba:	4413      	add	r3, r2
    2abc:	68fa      	ldr	r2, [r7, #12]
    2abe:	b2d2      	uxtb	r2, r2
    2ac0:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    2ac2:	687b      	ldr	r3, [r7, #4]
    2ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2ac6:	f103 0201 	add.w	r2, r3, #1
    2aca:	687b      	ldr	r3, [r7, #4]
    2acc:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2ace:	687b      	ldr	r3, [r7, #4]
    2ad0:	681b      	ldr	r3, [r3, #0]
    2ad2:	689b      	ldr	r3, [r3, #8]
    2ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2ad8:	2b00      	cmp	r3, #0
    2ada:	d0e0      	beq.n	2a9e <mss_spi_isr+0x7e>
    2adc:	e00c      	b.n	2af8 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2ade:	687b      	ldr	r3, [r7, #4]
    2ae0:	681b      	ldr	r3, [r3, #0]
    2ae2:	691b      	ldr	r3, [r3, #16]
    2ae4:	60fb      	str	r3, [r7, #12]
    2ae6:	e000      	b.n	2aea <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2ae8:	bf00      	nop
    2aea:	687b      	ldr	r3, [r7, #4]
    2aec:	681b      	ldr	r3, [r3, #0]
    2aee:	689b      	ldr	r3, [r3, #8]
    2af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2af4:	2b00      	cmp	r3, #0
    2af6:	d0f2      	beq.n	2ade <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2af8:	687b      	ldr	r3, [r7, #4]
    2afa:	681b      	ldr	r3, [r3, #0]
    2afc:	f04f 0202 	mov.w	r2, #2
    2b00:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    2b02:	693b      	ldr	r3, [r7, #16]
    2b04:	681b      	ldr	r3, [r3, #0]
    2b06:	f003 0301 	and.w	r3, r3, #1
    2b0a:	b2db      	uxtb	r3, r3
    2b0c:	2b00      	cmp	r3, #0
    2b0e:	d012      	beq.n	2b36 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2b10:	687b      	ldr	r3, [r7, #4]
    2b12:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2b16:	2b02      	cmp	r3, #2
    2b18:	d105      	bne.n	2b26 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2b1a:	687b      	ldr	r3, [r7, #4]
    2b1c:	681b      	ldr	r3, [r3, #0]
    2b1e:	687a      	ldr	r2, [r7, #4]
    2b20:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2b22:	615a      	str	r2, [r3, #20]
    2b24:	e002      	b.n	2b2c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    2b26:	6878      	ldr	r0, [r7, #4]
    2b28:	f7ff feb4 	bl	2894 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2b2c:	687b      	ldr	r3, [r7, #4]
    2b2e:	681b      	ldr	r3, [r3, #0]
    2b30:	f04f 0201 	mov.w	r2, #1
    2b34:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    2b36:	693b      	ldr	r3, [r7, #16]
    2b38:	681b      	ldr	r3, [r3, #0]
    2b3a:	f003 0310 	and.w	r3, r3, #16
    2b3e:	2b00      	cmp	r3, #0
    2b40:	d023      	beq.n	2b8a <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    2b42:	6878      	ldr	r0, [r7, #4]
    2b44:	f7ff ff16 	bl	2974 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    2b48:	687b      	ldr	r3, [r7, #4]
    2b4a:	6a1b      	ldr	r3, [r3, #32]
    2b4c:	2b00      	cmp	r3, #0
    2b4e:	d00b      	beq.n	2b68 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    2b50:	687b      	ldr	r3, [r7, #4]
    2b52:	6a1b      	ldr	r3, [r3, #32]
    2b54:	687a      	ldr	r2, [r7, #4]
    2b56:	6a91      	ldr	r1, [r2, #40]	; 0x28
    2b58:	687a      	ldr	r2, [r7, #4]
    2b5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2b5c:	4608      	mov	r0, r1
    2b5e:	4611      	mov	r1, r2
    2b60:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    2b62:	6878      	ldr	r0, [r7, #4]
    2b64:	f7ff fe96 	bl	2894 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    2b68:	687b      	ldr	r3, [r7, #4]
    2b6a:	f04f 0201 	mov.w	r2, #1
    2b6e:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    2b70:	687b      	ldr	r3, [r7, #4]
    2b72:	681b      	ldr	r3, [r3, #0]
    2b74:	687a      	ldr	r2, [r7, #4]
    2b76:	6812      	ldr	r2, [r2, #0]
    2b78:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2b7a:	f022 0210 	bic.w	r2, r2, #16
    2b7e:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2b80:	687b      	ldr	r3, [r7, #4]
    2b82:	681b      	ldr	r3, [r3, #0]
    2b84:	f04f 0210 	mov.w	r2, #16
    2b88:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    2b8a:	693b      	ldr	r3, [r7, #16]
    2b8c:	681b      	ldr	r3, [r3, #0]
    2b8e:	f003 0304 	and.w	r3, r3, #4
    2b92:	2b00      	cmp	r3, #0
    2b94:	d00f      	beq.n	2bb6 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    2b96:	687b      	ldr	r3, [r7, #4]
    2b98:	681b      	ldr	r3, [r3, #0]
    2b9a:	687a      	ldr	r2, [r7, #4]
    2b9c:	6812      	ldr	r2, [r2, #0]
    2b9e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2ba0:	f042 0204 	orr.w	r2, r2, #4
    2ba4:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    2ba6:	6878      	ldr	r0, [r7, #4]
    2ba8:	f7ff fb54 	bl	2254 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    2bac:	687b      	ldr	r3, [r7, #4]
    2bae:	681b      	ldr	r3, [r3, #0]
    2bb0:	f04f 0204 	mov.w	r2, #4
    2bb4:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    2bb6:	693b      	ldr	r3, [r7, #16]
    2bb8:	681b      	ldr	r3, [r3, #0]
    2bba:	f003 0308 	and.w	r3, r3, #8
    2bbe:	2b00      	cmp	r3, #0
    2bc0:	d031      	beq.n	2c26 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    2bc2:	687b      	ldr	r3, [r7, #4]
    2bc4:	681b      	ldr	r3, [r3, #0]
    2bc6:	687a      	ldr	r2, [r7, #4]
    2bc8:	6812      	ldr	r2, [r2, #0]
    2bca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2bcc:	f042 0208 	orr.w	r2, r2, #8
    2bd0:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2bd2:	687b      	ldr	r3, [r7, #4]
    2bd4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2bd8:	2b02      	cmp	r3, #2
    2bda:	d113      	bne.n	2c04 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2bdc:	687b      	ldr	r3, [r7, #4]
    2bde:	681a      	ldr	r2, [r3, #0]
    2be0:	687b      	ldr	r3, [r7, #4]
    2be2:	681b      	ldr	r3, [r3, #0]
    2be4:	6819      	ldr	r1, [r3, #0]
    2be6:	f240 03ff 	movw	r3, #255	; 0xff
    2bea:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2bee:	ea01 0303 	and.w	r3, r1, r3
    2bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2bf6:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2bf8:	687b      	ldr	r3, [r7, #4]
    2bfa:	681b      	ldr	r3, [r3, #0]
    2bfc:	687a      	ldr	r2, [r7, #4]
    2bfe:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2c00:	615a      	str	r2, [r3, #20]
    2c02:	e00b      	b.n	2c1c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    2c04:	687b      	ldr	r3, [r7, #4]
    2c06:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2c0a:	2b01      	cmp	r3, #1
    2c0c:	d106      	bne.n	2c1c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    2c0e:	687b      	ldr	r3, [r7, #4]
    2c10:	f04f 0200 	mov.w	r2, #0
    2c14:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    2c16:	6878      	ldr	r0, [r7, #4]
    2c18:	f7ff fe3c 	bl	2894 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    2c1c:	687b      	ldr	r3, [r7, #4]
    2c1e:	681b      	ldr	r3, [r3, #0]
    2c20:	f04f 0208 	mov.w	r2, #8
    2c24:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    2c26:	693b      	ldr	r3, [r7, #16]
    2c28:	681b      	ldr	r3, [r3, #0]
    2c2a:	f003 0320 	and.w	r3, r3, #32
    2c2e:	2b00      	cmp	r3, #0
    2c30:	d049      	beq.n	2cc6 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    2c32:	6878      	ldr	r0, [r7, #4]
    2c34:	f7ff fe9e 	bl	2974 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    2c38:	687b      	ldr	r3, [r7, #4]
    2c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2c3c:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    2c3e:	687b      	ldr	r3, [r7, #4]
    2c40:	6a1b      	ldr	r3, [r3, #32]
    2c42:	2b00      	cmp	r3, #0
    2c44:	d01c      	beq.n	2c80 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    2c46:	687b      	ldr	r3, [r7, #4]
    2c48:	f04f 0200 	mov.w	r2, #0
    2c4c:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    2c4e:	687b      	ldr	r3, [r7, #4]
    2c50:	f04f 0200 	mov.w	r2, #0
    2c54:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    2c56:	687b      	ldr	r3, [r7, #4]
    2c58:	f04f 0200 	mov.w	r2, #0
    2c5c:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    2c5e:	687b      	ldr	r3, [r7, #4]
    2c60:	f04f 0200 	mov.w	r2, #0
    2c64:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2c66:	687b      	ldr	r3, [r7, #4]
    2c68:	681b      	ldr	r3, [r3, #0]
    2c6a:	f04f 0210 	mov.w	r2, #16
    2c6e:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    2c70:	687b      	ldr	r3, [r7, #4]
    2c72:	681b      	ldr	r3, [r3, #0]
    2c74:	687a      	ldr	r2, [r7, #4]
    2c76:	6812      	ldr	r2, [r2, #0]
    2c78:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2c7a:	f042 0210 	orr.w	r2, r2, #16
    2c7e:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    2c80:	687b      	ldr	r3, [r7, #4]
    2c82:	f04f 0200 	mov.w	r2, #0
    2c86:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2c88:	687b      	ldr	r3, [r7, #4]
    2c8a:	681b      	ldr	r3, [r3, #0]
    2c8c:	687a      	ldr	r2, [r7, #4]
    2c8e:	6812      	ldr	r2, [r2, #0]
    2c90:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2c92:	f042 020c 	orr.w	r2, r2, #12
    2c96:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    2c98:	6878      	ldr	r0, [r7, #4]
    2c9a:	f7ff fdfb 	bl	2894 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    2c9e:	687b      	ldr	r3, [r7, #4]
    2ca0:	f04f 0200 	mov.w	r2, #0
    2ca4:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    2ca6:	687b      	ldr	r3, [r7, #4]
    2ca8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2caa:	2b00      	cmp	r3, #0
    2cac:	d006      	beq.n	2cbc <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    2cae:	687b      	ldr	r3, [r7, #4]
    2cb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2cb2:	687a      	ldr	r2, [r7, #4]
    2cb4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2cb6:	4610      	mov	r0, r2
    2cb8:	6979      	ldr	r1, [r7, #20]
    2cba:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    2cbc:	687b      	ldr	r3, [r7, #4]
    2cbe:	681b      	ldr	r3, [r3, #0]
    2cc0:	f04f 0220 	mov.w	r2, #32
    2cc4:	60da      	str	r2, [r3, #12]
    }
}
    2cc6:	f107 0718 	add.w	r7, r7, #24
    2cca:	46bd      	mov	sp, r7
    2ccc:	bd80      	pop	{r7, pc}
    2cce:	bf00      	nop

00002cd0 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    2cd0:	4668      	mov	r0, sp
    2cd2:	f020 0107 	bic.w	r1, r0, #7
    2cd6:	468d      	mov	sp, r1
    2cd8:	b589      	push	{r0, r3, r7, lr}
    2cda:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    2cdc:	f240 60bc 	movw	r0, #1724	; 0x6bc
    2ce0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ce4:	f7ff fe9c 	bl	2a20 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    2ce8:	f04f 000c 	mov.w	r0, #12
    2cec:	f7ff f9fa 	bl	20e4 <NVIC_ClearPendingIRQ>
}
    2cf0:	46bd      	mov	sp, r7
    2cf2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2cf6:	4685      	mov	sp, r0
    2cf8:	4770      	bx	lr
    2cfa:	bf00      	nop

00002cfc <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    2cfc:	4668      	mov	r0, sp
    2cfe:	f020 0107 	bic.w	r1, r0, #7
    2d02:	468d      	mov	sp, r1
    2d04:	b589      	push	{r0, r3, r7, lr}
    2d06:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    2d08:	f240 6038 	movw	r0, #1592	; 0x638
    2d0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d10:	f7ff fe86 	bl	2a20 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    2d14:	f04f 000d 	mov.w	r0, #13
    2d18:	f7ff f9e4 	bl	20e4 <NVIC_ClearPendingIRQ>
}
    2d1c:	46bd      	mov	sp, r7
    2d1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d22:	4685      	mov	sp, r0
    2d24:	4770      	bx	lr
    2d26:	bf00      	nop

00002d28 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2d28:	b480      	push	{r7}
    2d2a:	b083      	sub	sp, #12
    2d2c:	af00      	add	r7, sp, #0
    2d2e:	4603      	mov	r3, r0
    2d30:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2d32:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d36:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d3a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d3e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d42:	88f9      	ldrh	r1, [r7, #6]
    2d44:	f001 011f 	and.w	r1, r1, #31
    2d48:	f04f 0001 	mov.w	r0, #1
    2d4c:	fa00 f101 	lsl.w	r1, r0, r1
    2d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2d54:	f107 070c 	add.w	r7, r7, #12
    2d58:	46bd      	mov	sp, r7
    2d5a:	bc80      	pop	{r7}
    2d5c:	4770      	bx	lr
    2d5e:	bf00      	nop

00002d60 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2d60:	b480      	push	{r7}
    2d62:	b083      	sub	sp, #12
    2d64:	af00      	add	r7, sp, #0
    2d66:	4603      	mov	r3, r0
    2d68:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2d6a:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d72:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d76:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d7a:	88f9      	ldrh	r1, [r7, #6]
    2d7c:	f001 011f 	and.w	r1, r1, #31
    2d80:	f04f 0001 	mov.w	r0, #1
    2d84:	fa00 f101 	lsl.w	r1, r0, r1
    2d88:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2d90:	f107 070c 	add.w	r7, r7, #12
    2d94:	46bd      	mov	sp, r7
    2d96:	bc80      	pop	{r7}
    2d98:	4770      	bx	lr
    2d9a:	bf00      	nop

00002d9c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2d9c:	b480      	push	{r7}
    2d9e:	b085      	sub	sp, #20
    2da0:	af00      	add	r7, sp, #0
    2da2:	4603      	mov	r3, r0
    2da4:	6039      	str	r1, [r7, #0]
    2da6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2da8:	79fb      	ldrb	r3, [r7, #7]
    2daa:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2dac:	68fb      	ldr	r3, [r7, #12]
    2dae:	2b1f      	cmp	r3, #31
    2db0:	d900      	bls.n	2db4 <MSS_GPIO_config+0x18>
    2db2:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2db4:	68fb      	ldr	r3, [r7, #12]
    2db6:	2b1f      	cmp	r3, #31
    2db8:	d808      	bhi.n	2dcc <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2dba:	68fa      	ldr	r2, [r7, #12]
    2dbc:	f649 7374 	movw	r3, #40820	; 0x9f74
    2dc0:	f2c0 0300 	movt	r3, #0
    2dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2dc8:	683a      	ldr	r2, [r7, #0]
    2dca:	601a      	str	r2, [r3, #0]
    }
}
    2dcc:	f107 0714 	add.w	r7, r7, #20
    2dd0:	46bd      	mov	sp, r7
    2dd2:	bc80      	pop	{r7}
    2dd4:	4770      	bx	lr
    2dd6:	bf00      	nop

00002dd8 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2dd8:	b480      	push	{r7}
    2dda:	b085      	sub	sp, #20
    2ddc:	af00      	add	r7, sp, #0
    2dde:	4602      	mov	r2, r0
    2de0:	460b      	mov	r3, r1
    2de2:	71fa      	strb	r2, [r7, #7]
    2de4:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    2de6:	79fb      	ldrb	r3, [r7, #7]
    2de8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2dea:	68fb      	ldr	r3, [r7, #12]
    2dec:	2b1f      	cmp	r3, #31
    2dee:	d900      	bls.n	2df2 <MSS_GPIO_set_output+0x1a>
    2df0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2df2:	68fb      	ldr	r3, [r7, #12]
    2df4:	2b1f      	cmp	r3, #31
    2df6:	d809      	bhi.n	2e0c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2df8:	f240 0300 	movw	r3, #0
    2dfc:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2e00:	68fa      	ldr	r2, [r7, #12]
    2e02:	79b9      	ldrb	r1, [r7, #6]
    2e04:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    2e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    2e0c:	f107 0714 	add.w	r7, r7, #20
    2e10:	46bd      	mov	sp, r7
    2e12:	bc80      	pop	{r7}
    2e14:	4770      	bx	lr
    2e16:	bf00      	nop

00002e18 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    2e18:	b580      	push	{r7, lr}
    2e1a:	b084      	sub	sp, #16
    2e1c:	af00      	add	r7, sp, #0
    2e1e:	4603      	mov	r3, r0
    2e20:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2e22:	79fb      	ldrb	r3, [r7, #7]
    2e24:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2e26:	68fb      	ldr	r3, [r7, #12]
    2e28:	2b1f      	cmp	r3, #31
    2e2a:	d900      	bls.n	2e2e <MSS_GPIO_enable_irq+0x16>
    2e2c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2e2e:	68fb      	ldr	r3, [r7, #12]
    2e30:	2b1f      	cmp	r3, #31
    2e32:	d81e      	bhi.n	2e72 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2e34:	68fa      	ldr	r2, [r7, #12]
    2e36:	f649 7374 	movw	r3, #40820	; 0x9f74
    2e3a:	f2c0 0300 	movt	r3, #0
    2e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2e42:	681b      	ldr	r3, [r3, #0]
    2e44:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    2e46:	68fa      	ldr	r2, [r7, #12]
    2e48:	f649 7374 	movw	r3, #40820	; 0x9f74
    2e4c:	f2c0 0300 	movt	r3, #0
    2e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2e54:	68ba      	ldr	r2, [r7, #8]
    2e56:	f042 0208 	orr.w	r2, r2, #8
    2e5a:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    2e5c:	68fa      	ldr	r2, [r7, #12]
    2e5e:	f649 73f4 	movw	r3, #40948	; 0x9ff4
    2e62:	f2c0 0300 	movt	r3, #0
    2e66:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2e6a:	b21b      	sxth	r3, r3
    2e6c:	4618      	mov	r0, r3
    2e6e:	f7ff ff5b 	bl	2d28 <NVIC_EnableIRQ>
    }
}
    2e72:	f107 0710 	add.w	r7, r7, #16
    2e76:	46bd      	mov	sp, r7
    2e78:	bd80      	pop	{r7, pc}
    2e7a:	bf00      	nop

00002e7c <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    2e7c:	b580      	push	{r7, lr}
    2e7e:	b084      	sub	sp, #16
    2e80:	af00      	add	r7, sp, #0
    2e82:	4603      	mov	r3, r0
    2e84:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2e86:	79fb      	ldrb	r3, [r7, #7]
    2e88:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2e8a:	68fb      	ldr	r3, [r7, #12]
    2e8c:	2b1f      	cmp	r3, #31
    2e8e:	d900      	bls.n	2e92 <MSS_GPIO_clear_irq+0x16>
    2e90:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2e92:	68fb      	ldr	r3, [r7, #12]
    2e94:	2b1f      	cmp	r3, #31
    2e96:	d815      	bhi.n	2ec4 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    2e98:	f243 0300 	movw	r3, #12288	; 0x3000
    2e9c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2ea0:	68fa      	ldr	r2, [r7, #12]
    2ea2:	f04f 0101 	mov.w	r1, #1
    2ea6:	fa01 f202 	lsl.w	r2, r1, r2
    2eaa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    2eae:	68fa      	ldr	r2, [r7, #12]
    2eb0:	f649 73f4 	movw	r3, #40948	; 0x9ff4
    2eb4:	f2c0 0300 	movt	r3, #0
    2eb8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2ebc:	b21b      	sxth	r3, r3
    2ebe:	4618      	mov	r0, r3
    2ec0:	f7ff ff4e 	bl	2d60 <NVIC_ClearPendingIRQ>
    }
}
    2ec4:	f107 0710 	add.w	r7, r7, #16
    2ec8:	46bd      	mov	sp, r7
    2eca:	bd80      	pop	{r7, pc}

00002ecc <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
    2ecc:	b580      	push	{r7, lr}
    2ece:	b090      	sub	sp, #64	; 0x40
    2ed0:	af00      	add	r7, sp, #0
    2ed2:	60f8      	str	r0, [r7, #12]
    2ed4:	60b9      	str	r1, [r7, #8]
    2ed6:	80fa      	strh	r2, [r7, #6]
    2ed8:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
    2eda:	68fb      	ldr	r3, [r7, #12]
    2edc:	2b00      	cmp	r3, #0
    2ede:	d123      	bne.n	2f28 <UART_init+0x5c>
    2ee0:	f24a 0334 	movw	r3, #41012	; 0xa034
    2ee4:	f2c0 0300 	movt	r3, #0
    2ee8:	f107 0c14 	add.w	ip, r7, #20
    2eec:	469e      	mov	lr, r3
    2eee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2ef2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2ef6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2efa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2efe:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2f02:	f8cc 0000 	str.w	r0, [ip]
    2f06:	f10c 0c04 	add.w	ip, ip, #4
    2f0a:	f8ac 1000 	strh.w	r1, [ip]
    2f0e:	f10c 0c02 	add.w	ip, ip, #2
    2f12:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2f16:	f88c 3000 	strb.w	r3, [ip]
    2f1a:	f107 0314 	add.w	r3, r7, #20
    2f1e:	4618      	mov	r0, r3
    2f20:	f04f 0130 	mov.w	r1, #48	; 0x30
    2f24:	f000 fdb2 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    2f28:	797b      	ldrb	r3, [r7, #5]
    2f2a:	2b07      	cmp	r3, #7
    2f2c:	d923      	bls.n	2f76 <UART_init+0xaa>
    2f2e:	f24a 0334 	movw	r3, #41012	; 0xa034
    2f32:	f2c0 0300 	movt	r3, #0
    2f36:	f107 0c14 	add.w	ip, r7, #20
    2f3a:	469e      	mov	lr, r3
    2f3c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f40:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f44:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f48:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f4c:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2f50:	f8cc 0000 	str.w	r0, [ip]
    2f54:	f10c 0c04 	add.w	ip, ip, #4
    2f58:	f8ac 1000 	strh.w	r1, [ip]
    2f5c:	f10c 0c02 	add.w	ip, ip, #2
    2f60:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2f64:	f88c 3000 	strb.w	r3, [ip]
    2f68:	f107 0314 	add.w	r3, r7, #20
    2f6c:	4618      	mov	r0, r3
    2f6e:	f04f 0131 	mov.w	r1, #49	; 0x31
    2f72:	f000 fd8b 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    2f76:	88fa      	ldrh	r2, [r7, #6]
    2f78:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2f7c:	429a      	cmp	r2, r3
    2f7e:	d923      	bls.n	2fc8 <UART_init+0xfc>
    2f80:	f24a 0334 	movw	r3, #41012	; 0xa034
    2f84:	f2c0 0300 	movt	r3, #0
    2f88:	f107 0c14 	add.w	ip, r7, #20
    2f8c:	469e      	mov	lr, r3
    2f8e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f92:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f96:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f9e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2fa2:	f8cc 0000 	str.w	r0, [ip]
    2fa6:	f10c 0c04 	add.w	ip, ip, #4
    2faa:	f8ac 1000 	strh.w	r1, [ip]
    2fae:	f10c 0c02 	add.w	ip, ip, #2
    2fb2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2fb6:	f88c 3000 	strb.w	r3, [ip]
    2fba:	f107 0314 	add.w	r3, r7, #20
    2fbe:	4618      	mov	r0, r3
    2fc0:	f04f 0132 	mov.w	r1, #50	; 0x32
    2fc4:	f000 fd62 	bl	3a8c <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    2fc8:	68fb      	ldr	r3, [r7, #12]
    2fca:	2b00      	cmp	r3, #0
    2fcc:	f000 80c7 	beq.w	315e <UART_init+0x292>
    2fd0:	797b      	ldrb	r3, [r7, #5]
    2fd2:	2b07      	cmp	r3, #7
    2fd4:	f200 80c3 	bhi.w	315e <UART_init+0x292>
    2fd8:	88fa      	ldrh	r2, [r7, #6]
    2fda:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2fde:	429a      	cmp	r2, r3
    2fe0:	f200 80bd 	bhi.w	315e <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    2fe4:	68bb      	ldr	r3, [r7, #8]
    2fe6:	f103 0208 	add.w	r2, r3, #8
    2fea:	88fb      	ldrh	r3, [r7, #6]
    2fec:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    2ff0:	4610      	mov	r0, r2
    2ff2:	4619      	mov	r1, r3
    2ff4:	f000 fd8e 	bl	3b14 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    2ff8:	68bb      	ldr	r3, [r7, #8]
    2ffa:	f103 020c 	add.w	r2, r3, #12
    2ffe:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    3000:	88fb      	ldrh	r3, [r7, #6]
    3002:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    3006:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    300a:	ea41 0303 	orr.w	r3, r1, r3
    300e:	4610      	mov	r0, r2
    3010:	4619      	mov	r1, r3
    3012:	f000 fd7f 	bl	3b14 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    3016:	68fb      	ldr	r3, [r7, #12]
    3018:	68ba      	ldr	r2, [r7, #8]
    301a:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    301c:	68fb      	ldr	r3, [r7, #12]
    301e:	681b      	ldr	r3, [r3, #0]
    3020:	f103 0308 	add.w	r3, r3, #8
    3024:	4618      	mov	r0, r3
    3026:	f000 fd77 	bl	3b18 <HW_get_8bit_reg>
    302a:	4603      	mov	r3, r0
    302c:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    302e:	68fb      	ldr	r3, [r7, #12]
    3030:	681b      	ldr	r3, [r3, #0]
    3032:	f103 030c 	add.w	r3, r3, #12
    3036:	4618      	mov	r0, r3
    3038:	f000 fd6e 	bl	3b18 <HW_get_8bit_reg>
    303c:	4603      	mov	r3, r0
    303e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    3042:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    3046:	f023 0307 	bic.w	r3, r3, #7
    304a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    304e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    3052:	ea4f 1343 	mov.w	r3, r3, lsl #5
    3056:	b29a      	uxth	r2, r3
    3058:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    305a:	ea42 0303 	orr.w	r3, r2, r3
    305e:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    3060:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    3064:	f003 0307 	and.w	r3, r3, #7
    3068:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    306c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    306e:	88fb      	ldrh	r3, [r7, #6]
    3070:	429a      	cmp	r2, r3
    3072:	d023      	beq.n	30bc <UART_init+0x1f0>
    3074:	f24a 0334 	movw	r3, #41012	; 0xa034
    3078:	f2c0 0300 	movt	r3, #0
    307c:	f107 0c14 	add.w	ip, r7, #20
    3080:	469e      	mov	lr, r3
    3082:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3086:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    308a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    308e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3092:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3096:	f8cc 0000 	str.w	r0, [ip]
    309a:	f10c 0c04 	add.w	ip, ip, #4
    309e:	f8ac 1000 	strh.w	r1, [ip]
    30a2:	f10c 0c02 	add.w	ip, ip, #2
    30a6:	ea4f 4311 	mov.w	r3, r1, lsr #16
    30aa:	f88c 3000 	strb.w	r3, [ip]
    30ae:	f107 0314 	add.w	r3, r7, #20
    30b2:	4618      	mov	r0, r3
    30b4:	f04f 0154 	mov.w	r1, #84	; 0x54
    30b8:	f000 fce8 	bl	3a8c <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    30bc:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    30c0:	797b      	ldrb	r3, [r7, #5]
    30c2:	429a      	cmp	r2, r3
    30c4:	d023      	beq.n	310e <UART_init+0x242>
    30c6:	f24a 0334 	movw	r3, #41012	; 0xa034
    30ca:	f2c0 0300 	movt	r3, #0
    30ce:	f107 0c14 	add.w	ip, r7, #20
    30d2:	469e      	mov	lr, r3
    30d4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    30d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    30dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    30e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    30e4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    30e8:	f8cc 0000 	str.w	r0, [ip]
    30ec:	f10c 0c04 	add.w	ip, ip, #4
    30f0:	f8ac 1000 	strh.w	r1, [ip]
    30f4:	f10c 0c02 	add.w	ip, ip, #2
    30f8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    30fc:	f88c 3000 	strb.w	r3, [ip]
    3100:	f107 0314 	add.w	r3, r7, #20
    3104:	4618      	mov	r0, r3
    3106:	f04f 0155 	mov.w	r1, #85	; 0x55
    310a:	f000 fcbf 	bl	3a8c <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    310e:	68fb      	ldr	r3, [r7, #12]
    3110:	681b      	ldr	r3, [r3, #0]
    3112:	f103 0310 	add.w	r3, r3, #16
    3116:	4618      	mov	r0, r3
    3118:	f000 fcfe 	bl	3b18 <HW_get_8bit_reg>
    311c:	4603      	mov	r3, r0
    311e:	f003 0302 	and.w	r3, r3, #2
    3122:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    3126:	e012      	b.n	314e <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    3128:	68fb      	ldr	r3, [r7, #12]
    312a:	681b      	ldr	r3, [r3, #0]
    312c:	f103 0304 	add.w	r3, r3, #4
    3130:	4618      	mov	r0, r3
    3132:	f000 fcf1 	bl	3b18 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    3136:	68fb      	ldr	r3, [r7, #12]
    3138:	681b      	ldr	r3, [r3, #0]
    313a:	f103 0310 	add.w	r3, r3, #16
    313e:	4618      	mov	r0, r3
    3140:	f000 fcea 	bl	3b18 <HW_get_8bit_reg>
    3144:	4603      	mov	r3, r0
    3146:	f003 0302 	and.w	r3, r3, #2
    314a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    314e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    3152:	2b00      	cmp	r3, #0
    3154:	d1e8      	bne.n	3128 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    3156:	68fb      	ldr	r3, [r7, #12]
    3158:	f04f 0200 	mov.w	r2, #0
    315c:	711a      	strb	r2, [r3, #4]
    }
}
    315e:	f107 0740 	add.w	r7, r7, #64	; 0x40
    3162:	46bd      	mov	sp, r7
    3164:	bd80      	pop	{r7, pc}
    3166:	bf00      	nop

00003168 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    3168:	b580      	push	{r7, lr}
    316a:	b090      	sub	sp, #64	; 0x40
    316c:	af00      	add	r7, sp, #0
    316e:	60f8      	str	r0, [r7, #12]
    3170:	60b9      	str	r1, [r7, #8]
    3172:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    3174:	68fb      	ldr	r3, [r7, #12]
    3176:	2b00      	cmp	r3, #0
    3178:	d123      	bne.n	31c2 <UART_send+0x5a>
    317a:	f24a 0334 	movw	r3, #41012	; 0xa034
    317e:	f2c0 0300 	movt	r3, #0
    3182:	f107 0c10 	add.w	ip, r7, #16
    3186:	469e      	mov	lr, r3
    3188:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    318c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3190:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3194:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3198:	e89e 0003 	ldmia.w	lr, {r0, r1}
    319c:	f8cc 0000 	str.w	r0, [ip]
    31a0:	f10c 0c04 	add.w	ip, ip, #4
    31a4:	f8ac 1000 	strh.w	r1, [ip]
    31a8:	f10c 0c02 	add.w	ip, ip, #2
    31ac:	ea4f 4311 	mov.w	r3, r1, lsr #16
    31b0:	f88c 3000 	strb.w	r3, [ip]
    31b4:	f107 0310 	add.w	r3, r7, #16
    31b8:	4618      	mov	r0, r3
    31ba:	f04f 017c 	mov.w	r1, #124	; 0x7c
    31be:	f000 fc65 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
    31c2:	68bb      	ldr	r3, [r7, #8]
    31c4:	2b00      	cmp	r3, #0
    31c6:	d123      	bne.n	3210 <UART_send+0xa8>
    31c8:	f24a 0334 	movw	r3, #41012	; 0xa034
    31cc:	f2c0 0300 	movt	r3, #0
    31d0:	f107 0c10 	add.w	ip, r7, #16
    31d4:	469e      	mov	lr, r3
    31d6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    31da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    31de:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    31e2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    31e6:	e89e 0003 	ldmia.w	lr, {r0, r1}
    31ea:	f8cc 0000 	str.w	r0, [ip]
    31ee:	f10c 0c04 	add.w	ip, ip, #4
    31f2:	f8ac 1000 	strh.w	r1, [ip]
    31f6:	f10c 0c02 	add.w	ip, ip, #2
    31fa:	ea4f 4311 	mov.w	r3, r1, lsr #16
    31fe:	f88c 3000 	strb.w	r3, [ip]
    3202:	f107 0310 	add.w	r3, r7, #16
    3206:	4618      	mov	r0, r3
    3208:	f04f 017d 	mov.w	r1, #125	; 0x7d
    320c:	f000 fc3e 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
    3210:	687b      	ldr	r3, [r7, #4]
    3212:	2b00      	cmp	r3, #0
    3214:	d123      	bne.n	325e <UART_send+0xf6>
    3216:	f24a 0334 	movw	r3, #41012	; 0xa034
    321a:	f2c0 0300 	movt	r3, #0
    321e:	f107 0c10 	add.w	ip, r7, #16
    3222:	469e      	mov	lr, r3
    3224:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3228:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    322c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3230:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3234:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3238:	f8cc 0000 	str.w	r0, [ip]
    323c:	f10c 0c04 	add.w	ip, ip, #4
    3240:	f8ac 1000 	strh.w	r1, [ip]
    3244:	f10c 0c02 	add.w	ip, ip, #2
    3248:	ea4f 4311 	mov.w	r3, r1, lsr #16
    324c:	f88c 3000 	strb.w	r3, [ip]
    3250:	f107 0310 	add.w	r3, r7, #16
    3254:	4618      	mov	r0, r3
    3256:	f04f 017e 	mov.w	r1, #126	; 0x7e
    325a:	f000 fc17 	bl	3a8c <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    325e:	68fb      	ldr	r3, [r7, #12]
    3260:	2b00      	cmp	r3, #0
    3262:	d02b      	beq.n	32bc <UART_send+0x154>
    3264:	68bb      	ldr	r3, [r7, #8]
    3266:	2b00      	cmp	r3, #0
    3268:	d028      	beq.n	32bc <UART_send+0x154>
    326a:	687b      	ldr	r3, [r7, #4]
    326c:	2b00      	cmp	r3, #0
    326e:	d025      	beq.n	32bc <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    3270:	f04f 0300 	mov.w	r3, #0
    3274:	63bb      	str	r3, [r7, #56]	; 0x38
    3276:	e01d      	b.n	32b4 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    3278:	68fb      	ldr	r3, [r7, #12]
    327a:	681b      	ldr	r3, [r3, #0]
    327c:	f103 0310 	add.w	r3, r3, #16
    3280:	4618      	mov	r0, r3
    3282:	f000 fc49 	bl	3b18 <HW_get_8bit_reg>
    3286:	4603      	mov	r3, r0
    3288:	f003 0301 	and.w	r3, r3, #1
    328c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    3290:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    3294:	2b00      	cmp	r3, #0
    3296:	d0ef      	beq.n	3278 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    3298:	68fb      	ldr	r3, [r7, #12]
    329a:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
    329c:	68b9      	ldr	r1, [r7, #8]
    329e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    32a0:	440b      	add	r3, r1
    32a2:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    32a4:	4610      	mov	r0, r2
    32a6:	4619      	mov	r1, r3
    32a8:	f000 fc34 	bl	3b14 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    32ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    32ae:	f103 0301 	add.w	r3, r3, #1
    32b2:	63bb      	str	r3, [r7, #56]	; 0x38
    32b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
    32b6:	687b      	ldr	r3, [r7, #4]
    32b8:	429a      	cmp	r2, r3
    32ba:	d3dd      	bcc.n	3278 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    32bc:	f107 0740 	add.w	r7, r7, #64	; 0x40
    32c0:	46bd      	mov	sp, r7
    32c2:	bd80      	pop	{r7, pc}

000032c4 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
    32c4:	b580      	push	{r7, lr}
    32c6:	b0a4      	sub	sp, #144	; 0x90
    32c8:	af00      	add	r7, sp, #0
    32ca:	60f8      	str	r0, [r7, #12]
    32cc:	60b9      	str	r1, [r7, #8]
    32ce:	4613      	mov	r3, r2
    32d0:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    32d2:	68fb      	ldr	r3, [r7, #12]
    32d4:	2b00      	cmp	r3, #0
    32d6:	d117      	bne.n	3308 <SPI_init+0x44>
    32d8:	f24a 035c 	movw	r3, #41052	; 0xa05c
    32dc:	f2c0 0300 	movt	r3, #0
    32e0:	f107 0c70 	add.w	ip, r7, #112	; 0x70
    32e4:	469e      	mov	lr, r3
    32e6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    32ea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    32ee:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    32f2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    32f6:	f8ac 3000 	strh.w	r3, [ip]
    32fa:	f107 0370 	add.w	r3, r7, #112	; 0x70
    32fe:	4618      	mov	r0, r3
    3300:	f04f 0143 	mov.w	r1, #67	; 0x43
    3304:	f000 fbc2 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( NULL_ADDR != base_addr );
    3308:	68bb      	ldr	r3, [r7, #8]
    330a:	2b00      	cmp	r3, #0
    330c:	d117      	bne.n	333e <SPI_init+0x7a>
    330e:	f24a 035c 	movw	r3, #41052	; 0xa05c
    3312:	f2c0 0300 	movt	r3, #0
    3316:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    331a:	469e      	mov	lr, r3
    331c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3320:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3324:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3328:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    332c:	f8ac 3000 	strh.w	r3, [ip]
    3330:	f107 0350 	add.w	r3, r7, #80	; 0x50
    3334:	4618      	mov	r0, r3
    3336:	f04f 0144 	mov.w	r1, #68	; 0x44
    333a:	f000 fba7 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
    333e:	88fb      	ldrh	r3, [r7, #6]
    3340:	2b20      	cmp	r3, #32
    3342:	d917      	bls.n	3374 <SPI_init+0xb0>
    3344:	f24a 035c 	movw	r3, #41052	; 0xa05c
    3348:	f2c0 0300 	movt	r3, #0
    334c:	f107 0c30 	add.w	ip, r7, #48	; 0x30
    3350:	469e      	mov	lr, r3
    3352:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3356:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    335a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    335e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3362:	f8ac 3000 	strh.w	r3, [ip]
    3366:	f107 0330 	add.w	r3, r7, #48	; 0x30
    336a:	4618      	mov	r0, r3
    336c:	f04f 0145 	mov.w	r1, #69	; 0x45
    3370:	f000 fb8c 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
    3374:	88fb      	ldrh	r3, [r7, #6]
    3376:	2b00      	cmp	r3, #0
    3378:	d117      	bne.n	33aa <SPI_init+0xe6>
    337a:	f24a 035c 	movw	r3, #41052	; 0xa05c
    337e:	f2c0 0300 	movt	r3, #0
    3382:	f107 0c10 	add.w	ip, r7, #16
    3386:	469e      	mov	lr, r3
    3388:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    338c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3390:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3394:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3398:	f8ac 3000 	strh.w	r3, [ip]
    339c:	f107 0310 	add.w	r3, r7, #16
    33a0:	4618      	mov	r0, r3
    33a2:	f04f 0146 	mov.w	r1, #70	; 0x46
    33a6:	f000 fb71 	bl	3a8c <HAL_assert_fail>

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
    33aa:	68fb      	ldr	r3, [r7, #12]
    33ac:	2b00      	cmp	r3, #0
    33ae:	d052      	beq.n	3456 <SPI_init+0x192>
    33b0:	68bb      	ldr	r3, [r7, #8]
    33b2:	2b00      	cmp	r3, #0
    33b4:	d04f      	beq.n	3456 <SPI_init+0x192>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
    33b6:	68f8      	ldr	r0, [r7, #12]
    33b8:	f04f 0100 	mov.w	r1, #0
    33bc:	f04f 0248 	mov.w	r2, #72	; 0x48
    33c0:	f000 fbe8 	bl	3b94 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
    33c4:	68fb      	ldr	r3, [r7, #12]
    33c6:	68ba      	ldr	r2, [r7, #8]
    33c8:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    33ca:	88fb      	ldrh	r3, [r7, #6]
    33cc:	2b20      	cmp	r3, #32
    33ce:	d807      	bhi.n	33e0 <SPI_init+0x11c>
    33d0:	88fb      	ldrh	r3, [r7, #6]
    33d2:	2b00      	cmp	r3, #0
    33d4:	d004      	beq.n	33e0 <SPI_init+0x11c>
        {
            this_spi->fifo_depth = fifo_depth;
    33d6:	68fb      	ldr	r3, [r7, #12]
    33d8:	88fa      	ldrh	r2, [r7, #6]
    33da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    33de:	e004      	b.n	33ea <SPI_init+0x126>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
    33e0:	68fb      	ldr	r3, [r7, #12]
    33e2:	f04f 0201 	mov.w	r2, #1
    33e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    33ea:	68fb      	ldr	r3, [r7, #12]
    33ec:	681b      	ldr	r3, [r3, #0]
    33ee:	4618      	mov	r0, r3
    33f0:	f04f 0100 	mov.w	r1, #0
    33f4:	f04f 0201 	mov.w	r2, #1
    33f8:	f04f 0300 	mov.w	r3, #0
    33fc:	f000 fb8e 	bl	3b1c <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
    3400:	68fb      	ldr	r3, [r7, #12]
    3402:	681b      	ldr	r3, [r3, #0]
    3404:	f103 0324 	add.w	r3, r3, #36	; 0x24
    3408:	4618      	mov	r0, r3
    340a:	f04f 0100 	mov.w	r1, #0
    340e:	f000 fb81 	bl	3b14 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    3412:	68fb      	ldr	r3, [r7, #12]
    3414:	681b      	ldr	r3, [r3, #0]
    3416:	f103 031c 	add.w	r3, r3, #28
    341a:	4618      	mov	r0, r3
    341c:	f04f 0103 	mov.w	r1, #3
    3420:	f000 fb78 	bl	3b14 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3424:	68fb      	ldr	r3, [r7, #12]
    3426:	681b      	ldr	r3, [r3, #0]
    3428:	f103 0304 	add.w	r3, r3, #4
    342c:	4618      	mov	r0, r3
    342e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3432:	f000 fb6f 	bl	3b14 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    3436:	68fb      	ldr	r3, [r7, #12]
    3438:	681b      	ldr	r3, [r3, #0]
    343a:	f103 0318 	add.w	r3, r3, #24
    343e:	4618      	mov	r0, r3
    3440:	f04f 0100 	mov.w	r1, #0
    3444:	f000 fb66 	bl	3b14 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
    3448:	68fb      	ldr	r3, [r7, #12]
    344a:	681b      	ldr	r3, [r3, #0]
    344c:	4618      	mov	r0, r3
    344e:	f04f 0103 	mov.w	r1, #3
    3452:	f000 fb5f 	bl	3b14 <HW_set_8bit_reg>
    }
}
    3456:	f107 0790 	add.w	r7, r7, #144	; 0x90
    345a:	46bd      	mov	sp, r7
    345c:	bd80      	pop	{r7, pc}
    345e:	bf00      	nop

00003460 <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
    3460:	b580      	push	{r7, lr}
    3462:	b08a      	sub	sp, #40	; 0x28
    3464:	af00      	add	r7, sp, #0
    3466:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3468:	687b      	ldr	r3, [r7, #4]
    346a:	2b00      	cmp	r3, #0
    346c:	d117      	bne.n	349e <SPI_configure_master_mode+0x3e>
    346e:	f24a 035c 	movw	r3, #41052	; 0xa05c
    3472:	f2c0 0300 	movt	r3, #0
    3476:	f107 0c08 	add.w	ip, r7, #8
    347a:	469e      	mov	lr, r3
    347c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3480:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3484:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3488:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    348c:	f8ac 3000 	strh.w	r3, [ip]
    3490:	f107 0308 	add.w	r3, r7, #8
    3494:	4618      	mov	r0, r3
    3496:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    349a:	f000 faf7 	bl	3a8c <HAL_assert_fail>
    
    if( NULL_INSTANCE != this_spi )
    349e:	687b      	ldr	r3, [r7, #4]
    34a0:	2b00      	cmp	r3, #0
    34a2:	d031      	beq.n	3508 <SPI_configure_master_mode+0xa8>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
    34a4:	687b      	ldr	r3, [r7, #4]
    34a6:	681b      	ldr	r3, [r3, #0]
    34a8:	4618      	mov	r0, r3
    34aa:	f04f 0100 	mov.w	r1, #0
    34ae:	f04f 0201 	mov.w	r2, #1
    34b2:	f04f 0300 	mov.w	r3, #0
    34b6:	f000 fb31 	bl	3b1c <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
    34ba:	687b      	ldr	r3, [r7, #4]
    34bc:	f04f 0200 	mov.w	r2, #0
    34c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    34c4:	687b      	ldr	r3, [r7, #4]
    34c6:	681b      	ldr	r3, [r3, #0]
    34c8:	f103 031c 	add.w	r3, r3, #28
    34cc:	4618      	mov	r0, r3
    34ce:	f04f 0103 	mov.w	r1, #3
    34d2:	f000 fb1f 	bl	3b14 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    34d6:	687b      	ldr	r3, [r7, #4]
    34d8:	681b      	ldr	r3, [r3, #0]
    34da:	f103 0304 	add.w	r3, r3, #4
    34de:	4618      	mov	r0, r3
    34e0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    34e4:	f000 fb16 	bl	3b14 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    34e8:	687b      	ldr	r3, [r7, #4]
    34ea:	681b      	ldr	r3, [r3, #0]
    34ec:	f103 0318 	add.w	r3, r3, #24
    34f0:	4618      	mov	r0, r3
    34f2:	f04f 0100 	mov.w	r1, #0
    34f6:	f000 fb0d 	bl	3b14 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
    34fa:	687b      	ldr	r3, [r7, #4]
    34fc:	681b      	ldr	r3, [r3, #0]
    34fe:	4618      	mov	r0, r3
    3500:	f04f 0103 	mov.w	r1, #3
    3504:	f000 fb06 	bl	3b14 <HW_set_8bit_reg>
    }
}
    3508:	f107 0728 	add.w	r7, r7, #40	; 0x28
    350c:	46bd      	mov	sp, r7
    350e:	bd80      	pop	{r7, pc}

00003510 <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    3510:	b580      	push	{r7, lr}
    3512:	b092      	sub	sp, #72	; 0x48
    3514:	af00      	add	r7, sp, #0
    3516:	6078      	str	r0, [r7, #4]
    3518:	460b      	mov	r3, r1
    351a:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    351c:	f04f 0300 	mov.w	r3, #0
    3520:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3524:	687b      	ldr	r3, [r7, #4]
    3526:	2b00      	cmp	r3, #0
    3528:	d117      	bne.n	355a <SPI_set_slave_select+0x4a>
    352a:	f24a 035c 	movw	r3, #41052	; 0xa05c
    352e:	f2c0 0300 	movt	r3, #0
    3532:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    3536:	469e      	mov	lr, r3
    3538:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    353c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3540:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3544:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3548:	f8ac 3000 	strh.w	r3, [ip]
    354c:	f107 0328 	add.w	r3, r7, #40	; 0x28
    3550:	4618      	mov	r0, r3
    3552:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    3556:	f000 fa99 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    355a:	78fb      	ldrb	r3, [r7, #3]
    355c:	2b07      	cmp	r3, #7
    355e:	d917      	bls.n	3590 <SPI_set_slave_select+0x80>
    3560:	f24a 035c 	movw	r3, #41052	; 0xa05c
    3564:	f2c0 0300 	movt	r3, #0
    3568:	f107 0c08 	add.w	ip, r7, #8
    356c:	469e      	mov	lr, r3
    356e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3572:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3576:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    357a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    357e:	f8ac 3000 	strh.w	r3, [ip]
    3582:	f107 0308 	add.w	r3, r7, #8
    3586:	4618      	mov	r0, r3
    3588:	f04f 01c9 	mov.w	r1, #201	; 0xc9
    358c:	f000 fa7e 	bl	3a8c <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    3590:	687b      	ldr	r3, [r7, #4]
    3592:	2b00      	cmp	r3, #0
    3594:	d03c      	beq.n	3610 <SPI_set_slave_select+0x100>
    3596:	78fb      	ldrb	r3, [r7, #3]
    3598:	2b07      	cmp	r3, #7
    359a:	d839      	bhi.n	3610 <SPI_set_slave_select+0x100>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    359c:	687b      	ldr	r3, [r7, #4]
    359e:	681b      	ldr	r3, [r3, #0]
    35a0:	4618      	mov	r0, r3
    35a2:	f04f 0101 	mov.w	r1, #1
    35a6:	f04f 0202 	mov.w	r2, #2
    35aa:	f000 fac5 	bl	3b38 <HW_get_8bit_reg_field>
    35ae:	4603      	mov	r3, r0
    35b0:	2b00      	cmp	r3, #0
    35b2:	d02d      	beq.n	3610 <SPI_set_slave_select+0x100>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    35b4:	687b      	ldr	r3, [r7, #4]
    35b6:	681b      	ldr	r3, [r3, #0]
    35b8:	f103 0320 	add.w	r3, r3, #32
    35bc:	4618      	mov	r0, r3
    35be:	f04f 0104 	mov.w	r1, #4
    35c2:	f04f 0210 	mov.w	r2, #16
    35c6:	f000 fab7 	bl	3b38 <HW_get_8bit_reg_field>
    35ca:	4603      	mov	r3, r0
    35cc:	2b01      	cmp	r3, #1
    35ce:	d102      	bne.n	35d6 <SPI_set_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    35d0:	6878      	ldr	r0, [r7, #4]
    35d2:	f000 f909 	bl	37e8 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    35d6:	687b      	ldr	r3, [r7, #4]
    35d8:	681b      	ldr	r3, [r3, #0]
    35da:	f103 0324 	add.w	r3, r3, #36	; 0x24
    35de:	4618      	mov	r0, r3
    35e0:	f000 fa9a 	bl	3b18 <HW_get_8bit_reg>
    35e4:	4603      	mov	r3, r0
    35e6:	461a      	mov	r2, r3
    35e8:	78fb      	ldrb	r3, [r7, #3]
    35ea:	f04f 0101 	mov.w	r1, #1
    35ee:	fa01 f303 	lsl.w	r3, r1, r3
    35f2:	b2db      	uxtb	r3, r3
    35f4:	ea42 0303 	orr.w	r3, r2, r3
    35f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    35fc:	687b      	ldr	r3, [r7, #4]
    35fe:	681b      	ldr	r3, [r3, #0]
    3600:	f103 0224 	add.w	r2, r3, #36	; 0x24
    3604:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    3608:	4610      	mov	r0, r2
    360a:	4619      	mov	r1, r3
    360c:	f000 fa82 	bl	3b14 <HW_set_8bit_reg>
        }
    }
}
    3610:	f107 0748 	add.w	r7, r7, #72	; 0x48
    3614:	46bd      	mov	sp, r7
    3616:	bd80      	pop	{r7, pc}

00003618 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    3618:	b580      	push	{r7, lr}
    361a:	b092      	sub	sp, #72	; 0x48
    361c:	af00      	add	r7, sp, #0
    361e:	6078      	str	r0, [r7, #4]
    3620:	460b      	mov	r3, r1
    3622:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    3624:	f04f 0300 	mov.w	r3, #0
    3628:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    362c:	687b      	ldr	r3, [r7, #4]
    362e:	2b00      	cmp	r3, #0
    3630:	d117      	bne.n	3662 <SPI_clear_slave_select+0x4a>
    3632:	f24a 035c 	movw	r3, #41052	; 0xa05c
    3636:	f2c0 0300 	movt	r3, #0
    363a:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    363e:	469e      	mov	lr, r3
    3640:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3644:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3648:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    364c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3650:	f8ac 3000 	strh.w	r3, [ip]
    3654:	f107 0328 	add.w	r3, r7, #40	; 0x28
    3658:	4618      	mov	r0, r3
    365a:	f04f 01e8 	mov.w	r1, #232	; 0xe8
    365e:	f000 fa15 	bl	3a8c <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    3662:	78fb      	ldrb	r3, [r7, #3]
    3664:	2b07      	cmp	r3, #7
    3666:	d917      	bls.n	3698 <SPI_clear_slave_select+0x80>
    3668:	f24a 035c 	movw	r3, #41052	; 0xa05c
    366c:	f2c0 0300 	movt	r3, #0
    3670:	f107 0c08 	add.w	ip, r7, #8
    3674:	469e      	mov	lr, r3
    3676:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    367a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    367e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3682:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3686:	f8ac 3000 	strh.w	r3, [ip]
    368a:	f107 0308 	add.w	r3, r7, #8
    368e:	4618      	mov	r0, r3
    3690:	f04f 01e9 	mov.w	r1, #233	; 0xe9
    3694:	f000 f9fa 	bl	3a8c <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    3698:	687b      	ldr	r3, [r7, #4]
    369a:	2b00      	cmp	r3, #0
    369c:	d03f      	beq.n	371e <SPI_clear_slave_select+0x106>
    369e:	78fb      	ldrb	r3, [r7, #3]
    36a0:	2b07      	cmp	r3, #7
    36a2:	d83c      	bhi.n	371e <SPI_clear_slave_select+0x106>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    36a4:	687b      	ldr	r3, [r7, #4]
    36a6:	681b      	ldr	r3, [r3, #0]
    36a8:	4618      	mov	r0, r3
    36aa:	f04f 0101 	mov.w	r1, #1
    36ae:	f04f 0202 	mov.w	r2, #2
    36b2:	f000 fa41 	bl	3b38 <HW_get_8bit_reg_field>
    36b6:	4603      	mov	r3, r0
    36b8:	2b00      	cmp	r3, #0
    36ba:	d030      	beq.n	371e <SPI_clear_slave_select+0x106>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    36bc:	687b      	ldr	r3, [r7, #4]
    36be:	681b      	ldr	r3, [r3, #0]
    36c0:	f103 0320 	add.w	r3, r3, #32
    36c4:	4618      	mov	r0, r3
    36c6:	f04f 0104 	mov.w	r1, #4
    36ca:	f04f 0210 	mov.w	r2, #16
    36ce:	f000 fa33 	bl	3b38 <HW_get_8bit_reg_field>
    36d2:	4603      	mov	r3, r0
    36d4:	2b01      	cmp	r3, #1
    36d6:	d102      	bne.n	36de <SPI_clear_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    36d8:	6878      	ldr	r0, [r7, #4]
    36da:	f000 f885 	bl	37e8 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    36de:	687b      	ldr	r3, [r7, #4]
    36e0:	681b      	ldr	r3, [r3, #0]
    36e2:	f103 0324 	add.w	r3, r3, #36	; 0x24
    36e6:	4618      	mov	r0, r3
    36e8:	f000 fa16 	bl	3b18 <HW_get_8bit_reg>
    36ec:	4603      	mov	r3, r0
    36ee:	461a      	mov	r2, r3
    36f0:	78fb      	ldrb	r3, [r7, #3]
    36f2:	f04f 0101 	mov.w	r1, #1
    36f6:	fa01 f303 	lsl.w	r3, r1, r3
    36fa:	b2db      	uxtb	r3, r3
    36fc:	ea6f 0303 	mvn.w	r3, r3
    3700:	b2db      	uxtb	r3, r3
    3702:	ea02 0303 	and.w	r3, r2, r3
    3706:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    370a:	687b      	ldr	r3, [r7, #4]
    370c:	681b      	ldr	r3, [r3, #0]
    370e:	f103 0224 	add.w	r2, r3, #36	; 0x24
    3712:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    3716:	4610      	mov	r0, r2
    3718:	4619      	mov	r1, r3
    371a:	f000 f9fb 	bl	3b14 <HW_set_8bit_reg>
        }
    }
}
    371e:	f107 0748 	add.w	r7, r7, #72	; 0x48
    3722:	46bd      	mov	sp, r7
    3724:	bd80      	pop	{r7, pc}
    3726:	bf00      	nop

00003728 <SPI_transfer_frame>:
uint32_t SPI_transfer_frame
(
    spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    3728:	b580      	push	{r7, lr}
    372a:	b08c      	sub	sp, #48	; 0x30
    372c:	af00      	add	r7, sp, #0
    372e:	6078      	str	r0, [r7, #4]
    3730:	6039      	str	r1, [r7, #0]
    volatile uint32_t rx_data = 0u; /* Ensure consistent return value if in slave mode */
    3732:	f04f 0300 	mov.w	r3, #0
    3736:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3738:	687b      	ldr	r3, [r7, #4]
    373a:	2b00      	cmp	r3, #0
    373c:	d117      	bne.n	376e <SPI_transfer_frame+0x46>
    373e:	f24a 035c 	movw	r3, #41052	; 0xa05c
    3742:	f2c0 0300 	movt	r3, #0
    3746:	f107 0c0c 	add.w	ip, r7, #12
    374a:	469e      	mov	lr, r3
    374c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3750:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3754:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3758:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    375c:	f8ac 3000 	strh.w	r3, [ip]
    3760:	f107 030c 	add.w	r3, r7, #12
    3764:	4618      	mov	r0, r3
    3766:	f44f 7184 	mov.w	r1, #264	; 0x108
    376a:	f000 f98f 	bl	3a8c <HAL_assert_fail>

    if( NULL_INSTANCE != this_spi )
    376e:	687b      	ldr	r3, [r7, #4]
    3770:	2b00      	cmp	r3, #0
    3772:	d033      	beq.n	37dc <SPI_transfer_frame+0xb4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    3774:	687b      	ldr	r3, [r7, #4]
    3776:	681b      	ldr	r3, [r3, #0]
    3778:	4618      	mov	r0, r3
    377a:	f04f 0101 	mov.w	r1, #1
    377e:	f04f 0202 	mov.w	r2, #2
    3782:	f000 f9d9 	bl	3b38 <HW_get_8bit_reg_field>
    3786:	4603      	mov	r3, r0
    3788:	2b00      	cmp	r3, #0
    378a:	d027      	beq.n	37dc <SPI_transfer_frame+0xb4>
        {
            /* Flush the receive and transmit FIFOs by resetting both */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK);
    378c:	687b      	ldr	r3, [r7, #4]
    378e:	681b      	ldr	r3, [r3, #0]
    3790:	f103 031c 	add.w	r3, r3, #28
    3794:	4618      	mov	r0, r3
    3796:	f04f 0103 	mov.w	r1, #3
    379a:	f000 f9bb 	bl	3b14 <HW_set_8bit_reg>

            /* Send frame. */
            HAL_set_32bit_reg( this_spi->base_addr, TXLAST, tx_bits );
    379e:	687b      	ldr	r3, [r7, #4]
    37a0:	681b      	ldr	r3, [r3, #0]
    37a2:	f103 0328 	add.w	r3, r3, #40	; 0x28
    37a6:	4618      	mov	r0, r3
    37a8:	6839      	ldr	r1, [r7, #0]
    37aa:	f000 f983 	bl	3ab4 <HW_set_32bit_reg>

            /* Wait for frame Tx to complete. */
            while ( ENABLE != HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_DONE ) )
    37ae:	687b      	ldr	r3, [r7, #4]
    37b0:	681b      	ldr	r3, [r3, #0]
    37b2:	f103 0320 	add.w	r3, r3, #32
    37b6:	4618      	mov	r0, r3
    37b8:	f04f 0101 	mov.w	r1, #1
    37bc:	f04f 0202 	mov.w	r2, #2
    37c0:	f000 f9ba 	bl	3b38 <HW_get_8bit_reg_field>
    37c4:	4603      	mov	r3, r0
    37c6:	2b01      	cmp	r3, #1
    37c8:	d1f1      	bne.n	37ae <SPI_transfer_frame+0x86>
            {
                ;
            }

            /* Read received frame. */
            rx_data = HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    37ca:	687b      	ldr	r3, [r7, #4]
    37cc:	681b      	ldr	r3, [r3, #0]
    37ce:	f103 0308 	add.w	r3, r3, #8
    37d2:	4618      	mov	r0, r3
    37d4:	f000 f970 	bl	3ab8 <HW_get_32bit_reg>
    37d8:	4603      	mov	r3, r0
    37da:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    /* Finally, return the frame we received from the slave or 0 */
    return( rx_data );
    37dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    37de:	4618      	mov	r0, r3
    37e0:	f107 0730 	add.w	r7, r7, #48	; 0x30
    37e4:	46bd      	mov	sp, r7
    37e6:	bd80      	pop	{r7, pc}

000037e8 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    37e8:	b580      	push	{r7, lr}
    37ea:	b082      	sub	sp, #8
    37ec:	af00      	add	r7, sp, #0
    37ee:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    37f0:	687b      	ldr	r3, [r7, #4]
    37f2:	681b      	ldr	r3, [r3, #0]
    37f4:	4618      	mov	r0, r3
    37f6:	f04f 0100 	mov.w	r1, #0
    37fa:	f04f 0201 	mov.w	r2, #1
    37fe:	f04f 0300 	mov.w	r3, #0
    3802:	f000 f98b 	bl	3b1c <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    3806:	687b      	ldr	r3, [r7, #4]
    3808:	681b      	ldr	r3, [r3, #0]
    380a:	f103 031c 	add.w	r3, r3, #28
    380e:	4618      	mov	r0, r3
    3810:	f04f 0103 	mov.w	r1, #3
    3814:	f000 f97e 	bl	3b14 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3818:	687b      	ldr	r3, [r7, #4]
    381a:	681b      	ldr	r3, [r3, #0]
    381c:	f103 0304 	add.w	r3, r3, #4
    3820:	4618      	mov	r0, r3
    3822:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3826:	f000 f975 	bl	3b14 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    382a:	687b      	ldr	r3, [r7, #4]
    382c:	681b      	ldr	r3, [r3, #0]
    382e:	4618      	mov	r0, r3
    3830:	f04f 0100 	mov.w	r1, #0
    3834:	f04f 0201 	mov.w	r2, #1
    3838:	f04f 0301 	mov.w	r3, #1
    383c:	f000 f96e 	bl	3b1c <HW_set_8bit_reg_field>
}
    3840:	f107 0708 	add.w	r7, r7, #8
    3844:	46bd      	mov	sp, r7
    3846:	bd80      	pop	{r7, pc}

00003848 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    3848:	b480      	push	{r7}
    384a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    384c:	46bd      	mov	sp, r7
    384e:	bc80      	pop	{r7}
    3850:	4770      	bx	lr
    3852:	bf00      	nop

00003854 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    3854:	b580      	push	{r7, lr}
    3856:	b08a      	sub	sp, #40	; 0x28
    3858:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    385a:	f24a 037c 	movw	r3, #41084	; 0xa07c
    385e:	f2c0 0300 	movt	r3, #0
    3862:	46bc      	mov	ip, r7
    3864:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    3866:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    386a:	f242 0300 	movw	r3, #8192	; 0x2000
    386e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3872:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3874:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3878:	f003 0303 	and.w	r3, r3, #3
    387c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3880:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3884:	4413      	add	r3, r2
    3886:	f853 3c28 	ldr.w	r3, [r3, #-40]
    388a:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    388c:	f242 0300 	movw	r3, #8192	; 0x2000
    3890:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3894:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3896:	ea4f 1313 	mov.w	r3, r3, lsr #4
    389a:	f003 0303 	and.w	r3, r3, #3
    389e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
    38a6:	4413      	add	r3, r2
    38a8:	f853 3c28 	ldr.w	r3, [r3, #-40]
    38ac:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    38ae:	f242 0300 	movw	r3, #8192	; 0x2000
    38b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    38b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    38b8:	ea4f 1393 	mov.w	r3, r3, lsr #6
    38bc:	f003 0303 	and.w	r3, r3, #3
    38c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38c4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    38c8:	4413      	add	r3, r2
    38ca:	f853 3c28 	ldr.w	r3, [r3, #-40]
    38ce:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    38d0:	f242 0300 	movw	r3, #8192	; 0x2000
    38d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    38d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    38da:	ea4f 2313 	mov.w	r3, r3, lsr #8
    38de:	f003 031f 	and.w	r3, r3, #31
    38e2:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    38e4:	f242 0300 	movw	r3, #8192	; 0x2000
    38e8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    38ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    38ee:	ea4f 3353 	mov.w	r3, r3, lsr #13
    38f2:	f003 0301 	and.w	r3, r3, #1
    38f6:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    38f8:	6a3b      	ldr	r3, [r7, #32]
    38fa:	f103 0301 	add.w	r3, r3, #1
    38fe:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    3900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3902:	2b00      	cmp	r3, #0
    3904:	d003      	beq.n	390e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    3906:	69fb      	ldr	r3, [r7, #28]
    3908:	ea4f 0343 	mov.w	r3, r3, lsl #1
    390c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    390e:	f000 f849 	bl	39a4 <GetSystemClock>
    3912:	4602      	mov	r2, r0
    3914:	f240 0318 	movw	r3, #24
    3918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    391c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    391e:	f240 0318 	movw	r3, #24
    3922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3926:	681a      	ldr	r2, [r3, #0]
    3928:	693b      	ldr	r3, [r7, #16]
    392a:	fbb2 f2f3 	udiv	r2, r2, r3
    392e:	f240 031c 	movw	r3, #28
    3932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3936:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    3938:	f240 0318 	movw	r3, #24
    393c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3940:	681a      	ldr	r2, [r3, #0]
    3942:	697b      	ldr	r3, [r7, #20]
    3944:	fbb2 f2f3 	udiv	r2, r2, r3
    3948:	f240 0320 	movw	r3, #32
    394c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3950:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    3952:	f240 0318 	movw	r3, #24
    3956:	f2c2 0300 	movt	r3, #8192	; 0x2000
    395a:	681a      	ldr	r2, [r3, #0]
    395c:	69bb      	ldr	r3, [r7, #24]
    395e:	fbb2 f2f3 	udiv	r2, r2, r3
    3962:	f240 0324 	movw	r3, #36	; 0x24
    3966:	f2c2 0300 	movt	r3, #8192	; 0x2000
    396a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    396c:	f240 0318 	movw	r3, #24
    3970:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3974:	681a      	ldr	r2, [r3, #0]
    3976:	69fb      	ldr	r3, [r7, #28]
    3978:	fbb2 f2f3 	udiv	r2, r2, r3
    397c:	f240 0328 	movw	r3, #40	; 0x28
    3980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3984:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    3986:	f240 0318 	movw	r3, #24
    398a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    398e:	681a      	ldr	r2, [r3, #0]
    3990:	f240 0314 	movw	r3, #20
    3994:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3998:	601a      	str	r2, [r3, #0]
}
    399a:	f107 0728 	add.w	r7, r7, #40	; 0x28
    399e:	46bd      	mov	sp, r7
    39a0:	bd80      	pop	{r7, pc}
    39a2:	bf00      	nop

000039a4 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    39a4:	b480      	push	{r7}
    39a6:	b08b      	sub	sp, #44	; 0x2c
    39a8:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    39aa:	f04f 0300 	mov.w	r3, #0
    39ae:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    39b0:	f640 031c 	movw	r3, #2076	; 0x81c
    39b4:	f2c6 0308 	movt	r3, #24584	; 0x6008
    39b8:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    39ba:	f240 2330 	movw	r3, #560	; 0x230
    39be:	f2c6 0308 	movt	r3, #24584	; 0x6008
    39c2:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    39c4:	68fb      	ldr	r3, [r7, #12]
    39c6:	681b      	ldr	r3, [r3, #0]
    39c8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    39cc:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    39ce:	693a      	ldr	r2, [r7, #16]
    39d0:	f241 13cf 	movw	r3, #4559	; 0x11cf
    39d4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    39d8:	429a      	cmp	r2, r3
    39da:	d108      	bne.n	39ee <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    39dc:	f64e 732c 	movw	r3, #61228	; 0xef2c
    39e0:	f2c6 0301 	movt	r3, #24577	; 0x6001
    39e4:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    39e6:	697b      	ldr	r3, [r7, #20]
    39e8:	681b      	ldr	r3, [r3, #0]
    39ea:	607b      	str	r3, [r7, #4]
    39ec:	e03d      	b.n	3a6a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    39ee:	68bb      	ldr	r3, [r7, #8]
    39f0:	681a      	ldr	r2, [r3, #0]
    39f2:	f244 3341 	movw	r3, #17217	; 0x4341
    39f6:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    39fa:	429a      	cmp	r2, r3
    39fc:	d135      	bne.n	3a6a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    39fe:	f640 0340 	movw	r3, #2112	; 0x840
    3a02:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3a06:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    3a08:	69bb      	ldr	r3, [r7, #24]
    3a0a:	681b      	ldr	r3, [r3, #0]
    3a0c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    3a0e:	69fb      	ldr	r3, [r7, #28]
    3a10:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3a14:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    3a16:	69fa      	ldr	r2, [r7, #28]
    3a18:	f240 3300 	movw	r3, #768	; 0x300
    3a1c:	f2c0 0301 	movt	r3, #1
    3a20:	429a      	cmp	r2, r3
    3a22:	d922      	bls.n	3a6a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    3a24:	69fa      	ldr	r2, [r7, #28]
    3a26:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3a2a:	f2c0 0301 	movt	r3, #1
    3a2e:	429a      	cmp	r2, r3
    3a30:	d808      	bhi.n	3a44 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    3a32:	f241 632c 	movw	r3, #5676	; 0x162c
    3a36:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3a3a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    3a3c:	6a3b      	ldr	r3, [r7, #32]
    3a3e:	681b      	ldr	r3, [r3, #0]
    3a40:	607b      	str	r3, [r7, #4]
    3a42:	e012      	b.n	3a6a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    3a44:	69fa      	ldr	r2, [r7, #28]
    3a46:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3a4a:	f2c0 0302 	movt	r3, #2
    3a4e:	429a      	cmp	r2, r3
    3a50:	d808      	bhi.n	3a64 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    3a52:	f641 63ac 	movw	r3, #7852	; 0x1eac
    3a56:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3a5a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    3a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3a5e:	681b      	ldr	r3, [r3, #0]
    3a60:	607b      	str	r3, [r7, #4]
    3a62:	e002      	b.n	3a6a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    3a64:	f04f 0300 	mov.w	r3, #0
    3a68:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    3a6a:	687b      	ldr	r3, [r7, #4]
    3a6c:	2b00      	cmp	r3, #0
    3a6e:	d105      	bne.n	3a7c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    3a70:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    3a72:	f647 0340 	movw	r3, #30784	; 0x7840
    3a76:	f2c0 137d 	movt	r3, #381	; 0x17d
    3a7a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    3a7c:	687b      	ldr	r3, [r7, #4]
}
    3a7e:	4618      	mov	r0, r3
    3a80:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    3a84:	46bd      	mov	sp, r7
    3a86:	bc80      	pop	{r7}
    3a88:	4770      	bx	lr
    3a8a:	bf00      	nop

00003a8c <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    3a8c:	b480      	push	{r7}
    3a8e:	b087      	sub	sp, #28
    3a90:	af00      	add	r7, sp, #0
    3a92:	6078      	str	r0, [r7, #4]
    3a94:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    3a96:	687b      	ldr	r3, [r7, #4]
    3a98:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    3a9a:	683b      	ldr	r3, [r7, #0]
    3a9c:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    3a9e:	697b      	ldr	r3, [r7, #20]
    3aa0:	781b      	ldrb	r3, [r3, #0]
    3aa2:	b2db      	uxtb	r3, r3
    3aa4:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    3aa6:	693b      	ldr	r3, [r7, #16]
    3aa8:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    3aaa:	68bb      	ldr	r3, [r7, #8]
    3aac:	f103 0301 	add.w	r3, r3, #1
    3ab0:	60bb      	str	r3, [r7, #8]
    }
    3ab2:	e7f0      	b.n	3a96 <HAL_assert_fail+0xa>

00003ab4 <HW_set_32bit_reg>:
    3ab4:	6001      	str	r1, [r0, #0]
    3ab6:	4770      	bx	lr

00003ab8 <HW_get_32bit_reg>:
    3ab8:	6800      	ldr	r0, [r0, #0]
    3aba:	4770      	bx	lr

00003abc <HW_set_32bit_reg_field>:
    3abc:	b50e      	push	{r1, r2, r3, lr}
    3abe:	fa03 f301 	lsl.w	r3, r3, r1
    3ac2:	ea03 0302 	and.w	r3, r3, r2
    3ac6:	6801      	ldr	r1, [r0, #0]
    3ac8:	ea6f 0202 	mvn.w	r2, r2
    3acc:	ea01 0102 	and.w	r1, r1, r2
    3ad0:	ea41 0103 	orr.w	r1, r1, r3
    3ad4:	6001      	str	r1, [r0, #0]
    3ad6:	bd0e      	pop	{r1, r2, r3, pc}

00003ad8 <HW_get_32bit_reg_field>:
    3ad8:	6800      	ldr	r0, [r0, #0]
    3ada:	ea00 0002 	and.w	r0, r0, r2
    3ade:	fa20 f001 	lsr.w	r0, r0, r1
    3ae2:	4770      	bx	lr

00003ae4 <HW_set_16bit_reg>:
    3ae4:	8001      	strh	r1, [r0, #0]
    3ae6:	4770      	bx	lr

00003ae8 <HW_get_16bit_reg>:
    3ae8:	8800      	ldrh	r0, [r0, #0]
    3aea:	4770      	bx	lr

00003aec <HW_set_16bit_reg_field>:
    3aec:	b50e      	push	{r1, r2, r3, lr}
    3aee:	fa03 f301 	lsl.w	r3, r3, r1
    3af2:	ea03 0302 	and.w	r3, r3, r2
    3af6:	8801      	ldrh	r1, [r0, #0]
    3af8:	ea6f 0202 	mvn.w	r2, r2
    3afc:	ea01 0102 	and.w	r1, r1, r2
    3b00:	ea41 0103 	orr.w	r1, r1, r3
    3b04:	8001      	strh	r1, [r0, #0]
    3b06:	bd0e      	pop	{r1, r2, r3, pc}

00003b08 <HW_get_16bit_reg_field>:
    3b08:	8800      	ldrh	r0, [r0, #0]
    3b0a:	ea00 0002 	and.w	r0, r0, r2
    3b0e:	fa20 f001 	lsr.w	r0, r0, r1
    3b12:	4770      	bx	lr

00003b14 <HW_set_8bit_reg>:
    3b14:	7001      	strb	r1, [r0, #0]
    3b16:	4770      	bx	lr

00003b18 <HW_get_8bit_reg>:
    3b18:	7800      	ldrb	r0, [r0, #0]
    3b1a:	4770      	bx	lr

00003b1c <HW_set_8bit_reg_field>:
    3b1c:	b50e      	push	{r1, r2, r3, lr}
    3b1e:	fa03 f301 	lsl.w	r3, r3, r1
    3b22:	ea03 0302 	and.w	r3, r3, r2
    3b26:	7801      	ldrb	r1, [r0, #0]
    3b28:	ea6f 0202 	mvn.w	r2, r2
    3b2c:	ea01 0102 	and.w	r1, r1, r2
    3b30:	ea41 0103 	orr.w	r1, r1, r3
    3b34:	7001      	strb	r1, [r0, #0]
    3b36:	bd0e      	pop	{r1, r2, r3, pc}

00003b38 <HW_get_8bit_reg_field>:
    3b38:	7800      	ldrb	r0, [r0, #0]
    3b3a:	ea00 0002 	and.w	r0, r0, r2
    3b3e:	fa20 f001 	lsr.w	r0, r0, r1
    3b42:	4770      	bx	lr

00003b44 <__libc_init_array>:
    3b44:	b570      	push	{r4, r5, r6, lr}
    3b46:	f24a 26f0 	movw	r6, #41712	; 0xa2f0
    3b4a:	f24a 25f0 	movw	r5, #41712	; 0xa2f0
    3b4e:	f2c0 0600 	movt	r6, #0
    3b52:	f2c0 0500 	movt	r5, #0
    3b56:	1b76      	subs	r6, r6, r5
    3b58:	10b6      	asrs	r6, r6, #2
    3b5a:	d006      	beq.n	3b6a <__libc_init_array+0x26>
    3b5c:	2400      	movs	r4, #0
    3b5e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    3b62:	3401      	adds	r4, #1
    3b64:	4798      	blx	r3
    3b66:	42a6      	cmp	r6, r4
    3b68:	d8f9      	bhi.n	3b5e <__libc_init_array+0x1a>
    3b6a:	f24a 25f0 	movw	r5, #41712	; 0xa2f0
    3b6e:	f24a 26f4 	movw	r6, #41716	; 0xa2f4
    3b72:	f2c0 0500 	movt	r5, #0
    3b76:	f2c0 0600 	movt	r6, #0
    3b7a:	1b76      	subs	r6, r6, r5
    3b7c:	f006 fbac 	bl	a2d8 <_init>
    3b80:	10b6      	asrs	r6, r6, #2
    3b82:	d006      	beq.n	3b92 <__libc_init_array+0x4e>
    3b84:	2400      	movs	r4, #0
    3b86:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    3b8a:	3401      	adds	r4, #1
    3b8c:	4798      	blx	r3
    3b8e:	42a6      	cmp	r6, r4
    3b90:	d8f9      	bhi.n	3b86 <__libc_init_array+0x42>
    3b92:	bd70      	pop	{r4, r5, r6, pc}

00003b94 <memset>:
    3b94:	2a03      	cmp	r2, #3
    3b96:	b2c9      	uxtb	r1, r1
    3b98:	b430      	push	{r4, r5}
    3b9a:	d807      	bhi.n	3bac <memset+0x18>
    3b9c:	b122      	cbz	r2, 3ba8 <memset+0x14>
    3b9e:	2300      	movs	r3, #0
    3ba0:	54c1      	strb	r1, [r0, r3]
    3ba2:	3301      	adds	r3, #1
    3ba4:	4293      	cmp	r3, r2
    3ba6:	d1fb      	bne.n	3ba0 <memset+0xc>
    3ba8:	bc30      	pop	{r4, r5}
    3baa:	4770      	bx	lr
    3bac:	eb00 0c02 	add.w	ip, r0, r2
    3bb0:	4603      	mov	r3, r0
    3bb2:	e001      	b.n	3bb8 <memset+0x24>
    3bb4:	f803 1c01 	strb.w	r1, [r3, #-1]
    3bb8:	f003 0403 	and.w	r4, r3, #3
    3bbc:	461a      	mov	r2, r3
    3bbe:	3301      	adds	r3, #1
    3bc0:	2c00      	cmp	r4, #0
    3bc2:	d1f7      	bne.n	3bb4 <memset+0x20>
    3bc4:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    3bc8:	ebc2 040c 	rsb	r4, r2, ip
    3bcc:	fb03 f301 	mul.w	r3, r3, r1
    3bd0:	e01f      	b.n	3c12 <memset+0x7e>
    3bd2:	f842 3c40 	str.w	r3, [r2, #-64]
    3bd6:	f842 3c3c 	str.w	r3, [r2, #-60]
    3bda:	f842 3c38 	str.w	r3, [r2, #-56]
    3bde:	f842 3c34 	str.w	r3, [r2, #-52]
    3be2:	f842 3c30 	str.w	r3, [r2, #-48]
    3be6:	f842 3c2c 	str.w	r3, [r2, #-44]
    3bea:	f842 3c28 	str.w	r3, [r2, #-40]
    3bee:	f842 3c24 	str.w	r3, [r2, #-36]
    3bf2:	f842 3c20 	str.w	r3, [r2, #-32]
    3bf6:	f842 3c1c 	str.w	r3, [r2, #-28]
    3bfa:	f842 3c18 	str.w	r3, [r2, #-24]
    3bfe:	f842 3c14 	str.w	r3, [r2, #-20]
    3c02:	f842 3c10 	str.w	r3, [r2, #-16]
    3c06:	f842 3c0c 	str.w	r3, [r2, #-12]
    3c0a:	f842 3c08 	str.w	r3, [r2, #-8]
    3c0e:	f842 3c04 	str.w	r3, [r2, #-4]
    3c12:	4615      	mov	r5, r2
    3c14:	3240      	adds	r2, #64	; 0x40
    3c16:	2c3f      	cmp	r4, #63	; 0x3f
    3c18:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    3c1c:	dcd9      	bgt.n	3bd2 <memset+0x3e>
    3c1e:	462a      	mov	r2, r5
    3c20:	ebc5 040c 	rsb	r4, r5, ip
    3c24:	e007      	b.n	3c36 <memset+0xa2>
    3c26:	f842 3c10 	str.w	r3, [r2, #-16]
    3c2a:	f842 3c0c 	str.w	r3, [r2, #-12]
    3c2e:	f842 3c08 	str.w	r3, [r2, #-8]
    3c32:	f842 3c04 	str.w	r3, [r2, #-4]
    3c36:	4615      	mov	r5, r2
    3c38:	3210      	adds	r2, #16
    3c3a:	2c0f      	cmp	r4, #15
    3c3c:	f1a4 0410 	sub.w	r4, r4, #16
    3c40:	dcf1      	bgt.n	3c26 <memset+0x92>
    3c42:	462a      	mov	r2, r5
    3c44:	ebc5 050c 	rsb	r5, r5, ip
    3c48:	e001      	b.n	3c4e <memset+0xba>
    3c4a:	f842 3c04 	str.w	r3, [r2, #-4]
    3c4e:	4614      	mov	r4, r2
    3c50:	3204      	adds	r2, #4
    3c52:	2d03      	cmp	r5, #3
    3c54:	f1a5 0504 	sub.w	r5, r5, #4
    3c58:	dcf7      	bgt.n	3c4a <memset+0xb6>
    3c5a:	e001      	b.n	3c60 <memset+0xcc>
    3c5c:	f804 1b01 	strb.w	r1, [r4], #1
    3c60:	4564      	cmp	r4, ip
    3c62:	d3fb      	bcc.n	3c5c <memset+0xc8>
    3c64:	e7a0      	b.n	3ba8 <memset+0x14>
    3c66:	bf00      	nop

00003c68 <printf>:
    3c68:	b40f      	push	{r0, r1, r2, r3}
    3c6a:	f240 032c 	movw	r3, #44	; 0x2c
    3c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c72:	b510      	push	{r4, lr}
    3c74:	681c      	ldr	r4, [r3, #0]
    3c76:	b082      	sub	sp, #8
    3c78:	b124      	cbz	r4, 3c84 <printf+0x1c>
    3c7a:	69a3      	ldr	r3, [r4, #24]
    3c7c:	b913      	cbnz	r3, 3c84 <printf+0x1c>
    3c7e:	4620      	mov	r0, r4
    3c80:	f002 ff06 	bl	6a90 <__sinit>
    3c84:	4620      	mov	r0, r4
    3c86:	ac05      	add	r4, sp, #20
    3c88:	9a04      	ldr	r2, [sp, #16]
    3c8a:	4623      	mov	r3, r4
    3c8c:	6881      	ldr	r1, [r0, #8]
    3c8e:	9401      	str	r4, [sp, #4]
    3c90:	f000 f89e 	bl	3dd0 <_vfprintf_r>
    3c94:	b002      	add	sp, #8
    3c96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3c9a:	b004      	add	sp, #16
    3c9c:	4770      	bx	lr
    3c9e:	bf00      	nop

00003ca0 <_printf_r>:
    3ca0:	b40e      	push	{r1, r2, r3}
    3ca2:	b510      	push	{r4, lr}
    3ca4:	4604      	mov	r4, r0
    3ca6:	b083      	sub	sp, #12
    3ca8:	b118      	cbz	r0, 3cb2 <_printf_r+0x12>
    3caa:	6983      	ldr	r3, [r0, #24]
    3cac:	b90b      	cbnz	r3, 3cb2 <_printf_r+0x12>
    3cae:	f002 feef 	bl	6a90 <__sinit>
    3cb2:	4620      	mov	r0, r4
    3cb4:	ac06      	add	r4, sp, #24
    3cb6:	9a05      	ldr	r2, [sp, #20]
    3cb8:	4623      	mov	r3, r4
    3cba:	6881      	ldr	r1, [r0, #8]
    3cbc:	9401      	str	r4, [sp, #4]
    3cbe:	f000 f887 	bl	3dd0 <_vfprintf_r>
    3cc2:	b003      	add	sp, #12
    3cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3cc8:	b003      	add	sp, #12
    3cca:	4770      	bx	lr

00003ccc <_puts_r>:
    3ccc:	b530      	push	{r4, r5, lr}
    3cce:	4604      	mov	r4, r0
    3cd0:	b089      	sub	sp, #36	; 0x24
    3cd2:	4608      	mov	r0, r1
    3cd4:	460d      	mov	r5, r1
    3cd6:	f000 f83d 	bl	3d54 <strlen>
    3cda:	f24a 0394 	movw	r3, #41108	; 0xa094
    3cde:	9501      	str	r5, [sp, #4]
    3ce0:	f2c0 0300 	movt	r3, #0
    3ce4:	9303      	str	r3, [sp, #12]
    3ce6:	9002      	str	r0, [sp, #8]
    3ce8:	1c43      	adds	r3, r0, #1
    3cea:	9307      	str	r3, [sp, #28]
    3cec:	2301      	movs	r3, #1
    3cee:	9304      	str	r3, [sp, #16]
    3cf0:	ab01      	add	r3, sp, #4
    3cf2:	9305      	str	r3, [sp, #20]
    3cf4:	2302      	movs	r3, #2
    3cf6:	9306      	str	r3, [sp, #24]
    3cf8:	b10c      	cbz	r4, 3cfe <_puts_r+0x32>
    3cfa:	69a3      	ldr	r3, [r4, #24]
    3cfc:	b1eb      	cbz	r3, 3d3a <_puts_r+0x6e>
    3cfe:	f240 032c 	movw	r3, #44	; 0x2c
    3d02:	4620      	mov	r0, r4
    3d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d08:	681b      	ldr	r3, [r3, #0]
    3d0a:	689b      	ldr	r3, [r3, #8]
    3d0c:	899a      	ldrh	r2, [r3, #12]
    3d0e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    3d12:	bf01      	itttt	eq
    3d14:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    3d18:	819a      	strheq	r2, [r3, #12]
    3d1a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    3d1c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    3d20:	68a1      	ldr	r1, [r4, #8]
    3d22:	bf08      	it	eq
    3d24:	665a      	streq	r2, [r3, #100]	; 0x64
    3d26:	aa05      	add	r2, sp, #20
    3d28:	f003 f816 	bl	6d58 <__sfvwrite_r>
    3d2c:	2800      	cmp	r0, #0
    3d2e:	bf14      	ite	ne
    3d30:	f04f 30ff 	movne.w	r0, #4294967295
    3d34:	200a      	moveq	r0, #10
    3d36:	b009      	add	sp, #36	; 0x24
    3d38:	bd30      	pop	{r4, r5, pc}
    3d3a:	4620      	mov	r0, r4
    3d3c:	f002 fea8 	bl	6a90 <__sinit>
    3d40:	e7dd      	b.n	3cfe <_puts_r+0x32>
    3d42:	bf00      	nop

00003d44 <puts>:
    3d44:	f240 032c 	movw	r3, #44	; 0x2c
    3d48:	4601      	mov	r1, r0
    3d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d4e:	6818      	ldr	r0, [r3, #0]
    3d50:	e7bc      	b.n	3ccc <_puts_r>
    3d52:	bf00      	nop

00003d54 <strlen>:
    3d54:	f020 0103 	bic.w	r1, r0, #3
    3d58:	f010 0003 	ands.w	r0, r0, #3
    3d5c:	f1c0 0000 	rsb	r0, r0, #0
    3d60:	f851 3b04 	ldr.w	r3, [r1], #4
    3d64:	f100 0c04 	add.w	ip, r0, #4
    3d68:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    3d6c:	f06f 0200 	mvn.w	r2, #0
    3d70:	bf1c      	itt	ne
    3d72:	fa22 f20c 	lsrne.w	r2, r2, ip
    3d76:	4313      	orrne	r3, r2
    3d78:	f04f 0c01 	mov.w	ip, #1
    3d7c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    3d80:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    3d84:	eba3 020c 	sub.w	r2, r3, ip
    3d88:	ea22 0203 	bic.w	r2, r2, r3
    3d8c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    3d90:	bf04      	itt	eq
    3d92:	f851 3b04 	ldreq.w	r3, [r1], #4
    3d96:	3004      	addeq	r0, #4
    3d98:	d0f4      	beq.n	3d84 <strlen+0x30>
    3d9a:	f013 0fff 	tst.w	r3, #255	; 0xff
    3d9e:	bf1f      	itttt	ne
    3da0:	3001      	addne	r0, #1
    3da2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    3da6:	3001      	addne	r0, #1
    3da8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    3dac:	bf18      	it	ne
    3dae:	3001      	addne	r0, #1
    3db0:	4770      	bx	lr
    3db2:	bf00      	nop

00003db4 <__sprint_r>:
    3db4:	6893      	ldr	r3, [r2, #8]
    3db6:	b510      	push	{r4, lr}
    3db8:	4614      	mov	r4, r2
    3dba:	b913      	cbnz	r3, 3dc2 <__sprint_r+0xe>
    3dbc:	6053      	str	r3, [r2, #4]
    3dbe:	4618      	mov	r0, r3
    3dc0:	bd10      	pop	{r4, pc}
    3dc2:	f002 ffc9 	bl	6d58 <__sfvwrite_r>
    3dc6:	2300      	movs	r3, #0
    3dc8:	6063      	str	r3, [r4, #4]
    3dca:	60a3      	str	r3, [r4, #8]
    3dcc:	bd10      	pop	{r4, pc}
    3dce:	bf00      	nop

00003dd0 <_vfprintf_r>:
    3dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3dd4:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    3dd8:	b083      	sub	sp, #12
    3dda:	460e      	mov	r6, r1
    3ddc:	4615      	mov	r5, r2
    3dde:	469a      	mov	sl, r3
    3de0:	4681      	mov	r9, r0
    3de2:	f003 f9a9 	bl	7138 <_localeconv_r>
    3de6:	6800      	ldr	r0, [r0, #0]
    3de8:	901d      	str	r0, [sp, #116]	; 0x74
    3dea:	f1b9 0f00 	cmp.w	r9, #0
    3dee:	d004      	beq.n	3dfa <_vfprintf_r+0x2a>
    3df0:	f8d9 3018 	ldr.w	r3, [r9, #24]
    3df4:	2b00      	cmp	r3, #0
    3df6:	f000 815a 	beq.w	40ae <_vfprintf_r+0x2de>
    3dfa:	f24a 130c 	movw	r3, #41228	; 0xa10c
    3dfe:	f2c0 0300 	movt	r3, #0
    3e02:	429e      	cmp	r6, r3
    3e04:	bf08      	it	eq
    3e06:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    3e0a:	d010      	beq.n	3e2e <_vfprintf_r+0x5e>
    3e0c:	f24a 132c 	movw	r3, #41260	; 0xa12c
    3e10:	f2c0 0300 	movt	r3, #0
    3e14:	429e      	cmp	r6, r3
    3e16:	bf08      	it	eq
    3e18:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    3e1c:	d007      	beq.n	3e2e <_vfprintf_r+0x5e>
    3e1e:	f24a 134c 	movw	r3, #41292	; 0xa14c
    3e22:	f2c0 0300 	movt	r3, #0
    3e26:	429e      	cmp	r6, r3
    3e28:	bf08      	it	eq
    3e2a:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    3e2e:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    3e32:	fa1f f38c 	uxth.w	r3, ip
    3e36:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    3e3a:	d109      	bne.n	3e50 <_vfprintf_r+0x80>
    3e3c:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    3e40:	6e72      	ldr	r2, [r6, #100]	; 0x64
    3e42:	f8a6 c00c 	strh.w	ip, [r6, #12]
    3e46:	fa1f f38c 	uxth.w	r3, ip
    3e4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    3e4e:	6672      	str	r2, [r6, #100]	; 0x64
    3e50:	f013 0f08 	tst.w	r3, #8
    3e54:	f001 8301 	beq.w	545a <_vfprintf_r+0x168a>
    3e58:	6932      	ldr	r2, [r6, #16]
    3e5a:	2a00      	cmp	r2, #0
    3e5c:	f001 82fd 	beq.w	545a <_vfprintf_r+0x168a>
    3e60:	f003 031a 	and.w	r3, r3, #26
    3e64:	2b0a      	cmp	r3, #10
    3e66:	f000 80e0 	beq.w	402a <_vfprintf_r+0x25a>
    3e6a:	2200      	movs	r2, #0
    3e6c:	9212      	str	r2, [sp, #72]	; 0x48
    3e6e:	921a      	str	r2, [sp, #104]	; 0x68
    3e70:	2300      	movs	r3, #0
    3e72:	921c      	str	r2, [sp, #112]	; 0x70
    3e74:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3e78:	9211      	str	r2, [sp, #68]	; 0x44
    3e7a:	3404      	adds	r4, #4
    3e7c:	9219      	str	r2, [sp, #100]	; 0x64
    3e7e:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    3e82:	931b      	str	r3, [sp, #108]	; 0x6c
    3e84:	3204      	adds	r2, #4
    3e86:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    3e8a:	3228      	adds	r2, #40	; 0x28
    3e8c:	3303      	adds	r3, #3
    3e8e:	9218      	str	r2, [sp, #96]	; 0x60
    3e90:	9307      	str	r3, [sp, #28]
    3e92:	2300      	movs	r3, #0
    3e94:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    3e98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3e9c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3ea0:	782b      	ldrb	r3, [r5, #0]
    3ea2:	1e1a      	subs	r2, r3, #0
    3ea4:	bf18      	it	ne
    3ea6:	2201      	movne	r2, #1
    3ea8:	2b25      	cmp	r3, #37	; 0x25
    3eaa:	bf0c      	ite	eq
    3eac:	2200      	moveq	r2, #0
    3eae:	f002 0201 	andne.w	r2, r2, #1
    3eb2:	b332      	cbz	r2, 3f02 <_vfprintf_r+0x132>
    3eb4:	462f      	mov	r7, r5
    3eb6:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    3eba:	1e1a      	subs	r2, r3, #0
    3ebc:	bf18      	it	ne
    3ebe:	2201      	movne	r2, #1
    3ec0:	2b25      	cmp	r3, #37	; 0x25
    3ec2:	bf0c      	ite	eq
    3ec4:	2200      	moveq	r2, #0
    3ec6:	f002 0201 	andne.w	r2, r2, #1
    3eca:	2a00      	cmp	r2, #0
    3ecc:	d1f3      	bne.n	3eb6 <_vfprintf_r+0xe6>
    3ece:	ebb7 0805 	subs.w	r8, r7, r5
    3ed2:	bf08      	it	eq
    3ed4:	463d      	moveq	r5, r7
    3ed6:	d014      	beq.n	3f02 <_vfprintf_r+0x132>
    3ed8:	f8c4 8004 	str.w	r8, [r4, #4]
    3edc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3ee0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3ee4:	3301      	adds	r3, #1
    3ee6:	6025      	str	r5, [r4, #0]
    3ee8:	2b07      	cmp	r3, #7
    3eea:	4442      	add	r2, r8
    3eec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3ef0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3ef4:	dc78      	bgt.n	3fe8 <_vfprintf_r+0x218>
    3ef6:	3408      	adds	r4, #8
    3ef8:	9811      	ldr	r0, [sp, #68]	; 0x44
    3efa:	463d      	mov	r5, r7
    3efc:	4440      	add	r0, r8
    3efe:	9011      	str	r0, [sp, #68]	; 0x44
    3f00:	783b      	ldrb	r3, [r7, #0]
    3f02:	2b00      	cmp	r3, #0
    3f04:	d07c      	beq.n	4000 <_vfprintf_r+0x230>
    3f06:	1c6b      	adds	r3, r5, #1
    3f08:	f04f 37ff 	mov.w	r7, #4294967295
    3f0c:	202b      	movs	r0, #43	; 0x2b
    3f0e:	f04f 0c20 	mov.w	ip, #32
    3f12:	2100      	movs	r1, #0
    3f14:	f04f 0200 	mov.w	r2, #0
    3f18:	910f      	str	r1, [sp, #60]	; 0x3c
    3f1a:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    3f1e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    3f22:	786a      	ldrb	r2, [r5, #1]
    3f24:	910a      	str	r1, [sp, #40]	; 0x28
    3f26:	1c5d      	adds	r5, r3, #1
    3f28:	f1a2 0320 	sub.w	r3, r2, #32
    3f2c:	2b58      	cmp	r3, #88	; 0x58
    3f2e:	f200 8286 	bhi.w	443e <_vfprintf_r+0x66e>
    3f32:	e8df f013 	tbh	[pc, r3, lsl #1]
    3f36:	0298      	.short	0x0298
    3f38:	02840284 	.word	0x02840284
    3f3c:	028402a4 	.word	0x028402a4
    3f40:	02840284 	.word	0x02840284
    3f44:	02840284 	.word	0x02840284
    3f48:	02ad0284 	.word	0x02ad0284
    3f4c:	028402ba 	.word	0x028402ba
    3f50:	02ca02c1 	.word	0x02ca02c1
    3f54:	02e70284 	.word	0x02e70284
    3f58:	02f002f0 	.word	0x02f002f0
    3f5c:	02f002f0 	.word	0x02f002f0
    3f60:	02f002f0 	.word	0x02f002f0
    3f64:	02f002f0 	.word	0x02f002f0
    3f68:	028402f0 	.word	0x028402f0
    3f6c:	02840284 	.word	0x02840284
    3f70:	02840284 	.word	0x02840284
    3f74:	02840284 	.word	0x02840284
    3f78:	02840284 	.word	0x02840284
    3f7c:	03040284 	.word	0x03040284
    3f80:	02840326 	.word	0x02840326
    3f84:	02840326 	.word	0x02840326
    3f88:	02840284 	.word	0x02840284
    3f8c:	036a0284 	.word	0x036a0284
    3f90:	02840284 	.word	0x02840284
    3f94:	02840481 	.word	0x02840481
    3f98:	02840284 	.word	0x02840284
    3f9c:	02840284 	.word	0x02840284
    3fa0:	02840414 	.word	0x02840414
    3fa4:	042f0284 	.word	0x042f0284
    3fa8:	02840284 	.word	0x02840284
    3fac:	02840284 	.word	0x02840284
    3fb0:	02840284 	.word	0x02840284
    3fb4:	02840284 	.word	0x02840284
    3fb8:	02840284 	.word	0x02840284
    3fbc:	0465044f 	.word	0x0465044f
    3fc0:	03260326 	.word	0x03260326
    3fc4:	03730326 	.word	0x03730326
    3fc8:	02840465 	.word	0x02840465
    3fcc:	03790284 	.word	0x03790284
    3fd0:	03850284 	.word	0x03850284
    3fd4:	03ad0396 	.word	0x03ad0396
    3fd8:	0284040a 	.word	0x0284040a
    3fdc:	028403cc 	.word	0x028403cc
    3fe0:	028403f4 	.word	0x028403f4
    3fe4:	00c00284 	.word	0x00c00284
    3fe8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3fec:	4648      	mov	r0, r9
    3fee:	4631      	mov	r1, r6
    3ff0:	320c      	adds	r2, #12
    3ff2:	f7ff fedf 	bl	3db4 <__sprint_r>
    3ff6:	b958      	cbnz	r0, 4010 <_vfprintf_r+0x240>
    3ff8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3ffc:	3404      	adds	r4, #4
    3ffe:	e77b      	b.n	3ef8 <_vfprintf_r+0x128>
    4000:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4004:	2b00      	cmp	r3, #0
    4006:	f041 8192 	bne.w	532e <_vfprintf_r+0x155e>
    400a:	2300      	movs	r3, #0
    400c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4010:	89b3      	ldrh	r3, [r6, #12]
    4012:	f013 0f40 	tst.w	r3, #64	; 0x40
    4016:	d002      	beq.n	401e <_vfprintf_r+0x24e>
    4018:	f04f 30ff 	mov.w	r0, #4294967295
    401c:	9011      	str	r0, [sp, #68]	; 0x44
    401e:	9811      	ldr	r0, [sp, #68]	; 0x44
    4020:	b05f      	add	sp, #380	; 0x17c
    4022:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    4026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    402a:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    402e:	2b00      	cmp	r3, #0
    4030:	f6ff af1b 	blt.w	3e6a <_vfprintf_r+0x9a>
    4034:	6a37      	ldr	r7, [r6, #32]
    4036:	f02c 0c02 	bic.w	ip, ip, #2
    403a:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    403e:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    4042:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    4046:	340c      	adds	r4, #12
    4048:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    404c:	462a      	mov	r2, r5
    404e:	4653      	mov	r3, sl
    4050:	4648      	mov	r0, r9
    4052:	4621      	mov	r1, r4
    4054:	ad1f      	add	r5, sp, #124	; 0x7c
    4056:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    405a:	2700      	movs	r7, #0
    405c:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    4060:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    4064:	f44f 6580 	mov.w	r5, #1024	; 0x400
    4068:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    406c:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    4070:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    4074:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    4078:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    407c:	f7ff fea8 	bl	3dd0 <_vfprintf_r>
    4080:	2800      	cmp	r0, #0
    4082:	9011      	str	r0, [sp, #68]	; 0x44
    4084:	db09      	blt.n	409a <_vfprintf_r+0x2ca>
    4086:	4621      	mov	r1, r4
    4088:	4648      	mov	r0, r9
    408a:	f002 fb91 	bl	67b0 <_fflush_r>
    408e:	9911      	ldr	r1, [sp, #68]	; 0x44
    4090:	42b8      	cmp	r0, r7
    4092:	bf18      	it	ne
    4094:	f04f 31ff 	movne.w	r1, #4294967295
    4098:	9111      	str	r1, [sp, #68]	; 0x44
    409a:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    409e:	f013 0f40 	tst.w	r3, #64	; 0x40
    40a2:	d0bc      	beq.n	401e <_vfprintf_r+0x24e>
    40a4:	89b3      	ldrh	r3, [r6, #12]
    40a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    40aa:	81b3      	strh	r3, [r6, #12]
    40ac:	e7b7      	b.n	401e <_vfprintf_r+0x24e>
    40ae:	4648      	mov	r0, r9
    40b0:	f002 fcee 	bl	6a90 <__sinit>
    40b4:	e6a1      	b.n	3dfa <_vfprintf_r+0x2a>
    40b6:	980a      	ldr	r0, [sp, #40]	; 0x28
    40b8:	f24a 0cdc 	movw	ip, #41180	; 0xa0dc
    40bc:	f2c0 0c00 	movt	ip, #0
    40c0:	9216      	str	r2, [sp, #88]	; 0x58
    40c2:	f010 0f20 	tst.w	r0, #32
    40c6:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    40ca:	f000 836e 	beq.w	47aa <_vfprintf_r+0x9da>
    40ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
    40d0:	1dcb      	adds	r3, r1, #7
    40d2:	f023 0307 	bic.w	r3, r3, #7
    40d6:	f103 0208 	add.w	r2, r3, #8
    40da:	920b      	str	r2, [sp, #44]	; 0x2c
    40dc:	e9d3 ab00 	ldrd	sl, fp, [r3]
    40e0:	ea5a 020b 	orrs.w	r2, sl, fp
    40e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    40e6:	bf0c      	ite	eq
    40e8:	2200      	moveq	r2, #0
    40ea:	2201      	movne	r2, #1
    40ec:	4213      	tst	r3, r2
    40ee:	f040 866b 	bne.w	4dc8 <_vfprintf_r+0xff8>
    40f2:	2302      	movs	r3, #2
    40f4:	f04f 0100 	mov.w	r1, #0
    40f8:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    40fc:	2f00      	cmp	r7, #0
    40fe:	bfa2      	ittt	ge
    4100:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    4104:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    4108:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    410c:	2f00      	cmp	r7, #0
    410e:	bf18      	it	ne
    4110:	f042 0201 	orrne.w	r2, r2, #1
    4114:	2a00      	cmp	r2, #0
    4116:	f000 841e 	beq.w	4956 <_vfprintf_r+0xb86>
    411a:	2b01      	cmp	r3, #1
    411c:	f000 85de 	beq.w	4cdc <_vfprintf_r+0xf0c>
    4120:	2b02      	cmp	r3, #2
    4122:	f000 85c1 	beq.w	4ca8 <_vfprintf_r+0xed8>
    4126:	9918      	ldr	r1, [sp, #96]	; 0x60
    4128:	9113      	str	r1, [sp, #76]	; 0x4c
    412a:	ea4f 08da 	mov.w	r8, sl, lsr #3
    412e:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    4132:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    4136:	f00a 0007 	and.w	r0, sl, #7
    413a:	46e3      	mov	fp, ip
    413c:	46c2      	mov	sl, r8
    413e:	3030      	adds	r0, #48	; 0x30
    4140:	ea5a 020b 	orrs.w	r2, sl, fp
    4144:	f801 0d01 	strb.w	r0, [r1, #-1]!
    4148:	d1ef      	bne.n	412a <_vfprintf_r+0x35a>
    414a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    414e:	9113      	str	r1, [sp, #76]	; 0x4c
    4150:	f01c 0f01 	tst.w	ip, #1
    4154:	f040 868c 	bne.w	4e70 <_vfprintf_r+0x10a0>
    4158:	9818      	ldr	r0, [sp, #96]	; 0x60
    415a:	1a40      	subs	r0, r0, r1
    415c:	9010      	str	r0, [sp, #64]	; 0x40
    415e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4162:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4164:	9717      	str	r7, [sp, #92]	; 0x5c
    4166:	42ba      	cmp	r2, r7
    4168:	bfb8      	it	lt
    416a:	463a      	movlt	r2, r7
    416c:	920c      	str	r2, [sp, #48]	; 0x30
    416e:	b113      	cbz	r3, 4176 <_vfprintf_r+0x3a6>
    4170:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4172:	3201      	adds	r2, #1
    4174:	920c      	str	r2, [sp, #48]	; 0x30
    4176:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4178:	980a      	ldr	r0, [sp, #40]	; 0x28
    417a:	f013 0302 	ands.w	r3, r3, #2
    417e:	9315      	str	r3, [sp, #84]	; 0x54
    4180:	bf1e      	ittt	ne
    4182:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    4186:	f10c 0c02 	addne.w	ip, ip, #2
    418a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    418e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    4192:	9014      	str	r0, [sp, #80]	; 0x50
    4194:	d14d      	bne.n	4232 <_vfprintf_r+0x462>
    4196:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4198:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    419a:	1a8f      	subs	r7, r1, r2
    419c:	2f00      	cmp	r7, #0
    419e:	dd48      	ble.n	4232 <_vfprintf_r+0x462>
    41a0:	2f10      	cmp	r7, #16
    41a2:	f24a 0898 	movw	r8, #41112	; 0xa098
    41a6:	bfd8      	it	le
    41a8:	f2c0 0800 	movtle	r8, #0
    41ac:	dd30      	ble.n	4210 <_vfprintf_r+0x440>
    41ae:	f2c0 0800 	movt	r8, #0
    41b2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    41b6:	4643      	mov	r3, r8
    41b8:	f04f 0a10 	mov.w	sl, #16
    41bc:	46a8      	mov	r8, r5
    41be:	f10b 0b0c 	add.w	fp, fp, #12
    41c2:	461d      	mov	r5, r3
    41c4:	e002      	b.n	41cc <_vfprintf_r+0x3fc>
    41c6:	3f10      	subs	r7, #16
    41c8:	2f10      	cmp	r7, #16
    41ca:	dd1e      	ble.n	420a <_vfprintf_r+0x43a>
    41cc:	f8c4 a004 	str.w	sl, [r4, #4]
    41d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    41d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    41d8:	3301      	adds	r3, #1
    41da:	6025      	str	r5, [r4, #0]
    41dc:	3210      	adds	r2, #16
    41de:	2b07      	cmp	r3, #7
    41e0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    41e4:	f104 0408 	add.w	r4, r4, #8
    41e8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    41ec:	ddeb      	ble.n	41c6 <_vfprintf_r+0x3f6>
    41ee:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    41f2:	4648      	mov	r0, r9
    41f4:	4631      	mov	r1, r6
    41f6:	465a      	mov	r2, fp
    41f8:	3404      	adds	r4, #4
    41fa:	f7ff fddb 	bl	3db4 <__sprint_r>
    41fe:	2800      	cmp	r0, #0
    4200:	f47f af06 	bne.w	4010 <_vfprintf_r+0x240>
    4204:	3f10      	subs	r7, #16
    4206:	2f10      	cmp	r7, #16
    4208:	dce0      	bgt.n	41cc <_vfprintf_r+0x3fc>
    420a:	462b      	mov	r3, r5
    420c:	4645      	mov	r5, r8
    420e:	4698      	mov	r8, r3
    4210:	6067      	str	r7, [r4, #4]
    4212:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4216:	f8c4 8000 	str.w	r8, [r4]
    421a:	1c5a      	adds	r2, r3, #1
    421c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4220:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4224:	19db      	adds	r3, r3, r7
    4226:	2a07      	cmp	r2, #7
    4228:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    422c:	f300 858a 	bgt.w	4d44 <_vfprintf_r+0xf74>
    4230:	3408      	adds	r4, #8
    4232:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4236:	b19b      	cbz	r3, 4260 <_vfprintf_r+0x490>
    4238:	2301      	movs	r3, #1
    423a:	6063      	str	r3, [r4, #4]
    423c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4240:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    4244:	3207      	adds	r2, #7
    4246:	6022      	str	r2, [r4, #0]
    4248:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    424c:	3301      	adds	r3, #1
    424e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4252:	3201      	adds	r2, #1
    4254:	2b07      	cmp	r3, #7
    4256:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    425a:	f300 84b6 	bgt.w	4bca <_vfprintf_r+0xdfa>
    425e:	3408      	adds	r4, #8
    4260:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4262:	b19b      	cbz	r3, 428c <_vfprintf_r+0x4bc>
    4264:	2302      	movs	r3, #2
    4266:	6063      	str	r3, [r4, #4]
    4268:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    426c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    4270:	3204      	adds	r2, #4
    4272:	6022      	str	r2, [r4, #0]
    4274:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4278:	3301      	adds	r3, #1
    427a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    427e:	3202      	adds	r2, #2
    4280:	2b07      	cmp	r3, #7
    4282:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4286:	f300 84af 	bgt.w	4be8 <_vfprintf_r+0xe18>
    428a:	3408      	adds	r4, #8
    428c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    4290:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    4294:	f000 8376 	beq.w	4984 <_vfprintf_r+0xbb4>
    4298:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    429a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    429c:	1a9f      	subs	r7, r3, r2
    429e:	2f00      	cmp	r7, #0
    42a0:	dd43      	ble.n	432a <_vfprintf_r+0x55a>
    42a2:	2f10      	cmp	r7, #16
    42a4:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 4e34 <_vfprintf_r+0x1064>
    42a8:	dd2e      	ble.n	4308 <_vfprintf_r+0x538>
    42aa:	4643      	mov	r3, r8
    42ac:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    42b0:	46a8      	mov	r8, r5
    42b2:	f04f 0a10 	mov.w	sl, #16
    42b6:	f10b 0b0c 	add.w	fp, fp, #12
    42ba:	461d      	mov	r5, r3
    42bc:	e002      	b.n	42c4 <_vfprintf_r+0x4f4>
    42be:	3f10      	subs	r7, #16
    42c0:	2f10      	cmp	r7, #16
    42c2:	dd1e      	ble.n	4302 <_vfprintf_r+0x532>
    42c4:	f8c4 a004 	str.w	sl, [r4, #4]
    42c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    42cc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    42d0:	3301      	adds	r3, #1
    42d2:	6025      	str	r5, [r4, #0]
    42d4:	3210      	adds	r2, #16
    42d6:	2b07      	cmp	r3, #7
    42d8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    42dc:	f104 0408 	add.w	r4, r4, #8
    42e0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    42e4:	ddeb      	ble.n	42be <_vfprintf_r+0x4ee>
    42e6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    42ea:	4648      	mov	r0, r9
    42ec:	4631      	mov	r1, r6
    42ee:	465a      	mov	r2, fp
    42f0:	3404      	adds	r4, #4
    42f2:	f7ff fd5f 	bl	3db4 <__sprint_r>
    42f6:	2800      	cmp	r0, #0
    42f8:	f47f ae8a 	bne.w	4010 <_vfprintf_r+0x240>
    42fc:	3f10      	subs	r7, #16
    42fe:	2f10      	cmp	r7, #16
    4300:	dce0      	bgt.n	42c4 <_vfprintf_r+0x4f4>
    4302:	462b      	mov	r3, r5
    4304:	4645      	mov	r5, r8
    4306:	4698      	mov	r8, r3
    4308:	6067      	str	r7, [r4, #4]
    430a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    430e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4312:	3301      	adds	r3, #1
    4314:	f8c4 8000 	str.w	r8, [r4]
    4318:	19d2      	adds	r2, r2, r7
    431a:	2b07      	cmp	r3, #7
    431c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4320:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4324:	f300 8442 	bgt.w	4bac <_vfprintf_r+0xddc>
    4328:	3408      	adds	r4, #8
    432a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    432e:	f41c 7f80 	tst.w	ip, #256	; 0x100
    4332:	f040 829d 	bne.w	4870 <_vfprintf_r+0xaa0>
    4336:	9810      	ldr	r0, [sp, #64]	; 0x40
    4338:	9913      	ldr	r1, [sp, #76]	; 0x4c
    433a:	6060      	str	r0, [r4, #4]
    433c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4340:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4344:	3301      	adds	r3, #1
    4346:	6021      	str	r1, [r4, #0]
    4348:	1812      	adds	r2, r2, r0
    434a:	2b07      	cmp	r3, #7
    434c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4350:	bfd8      	it	le
    4352:	f104 0308 	addle.w	r3, r4, #8
    4356:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    435a:	f300 839b 	bgt.w	4a94 <_vfprintf_r+0xcc4>
    435e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4360:	f011 0f04 	tst.w	r1, #4
    4364:	d055      	beq.n	4412 <_vfprintf_r+0x642>
    4366:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4368:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    436c:	ebcc 0702 	rsb	r7, ip, r2
    4370:	2f00      	cmp	r7, #0
    4372:	dd4e      	ble.n	4412 <_vfprintf_r+0x642>
    4374:	2f10      	cmp	r7, #16
    4376:	f24a 0898 	movw	r8, #41112	; 0xa098
    437a:	bfd8      	it	le
    437c:	f2c0 0800 	movtle	r8, #0
    4380:	dd2e      	ble.n	43e0 <_vfprintf_r+0x610>
    4382:	f2c0 0800 	movt	r8, #0
    4386:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    438a:	4642      	mov	r2, r8
    438c:	2410      	movs	r4, #16
    438e:	46a8      	mov	r8, r5
    4390:	f10a 0a0c 	add.w	sl, sl, #12
    4394:	4615      	mov	r5, r2
    4396:	e002      	b.n	439e <_vfprintf_r+0x5ce>
    4398:	3f10      	subs	r7, #16
    439a:	2f10      	cmp	r7, #16
    439c:	dd1d      	ble.n	43da <_vfprintf_r+0x60a>
    439e:	605c      	str	r4, [r3, #4]
    43a0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    43a4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    43a8:	3201      	adds	r2, #1
    43aa:	601d      	str	r5, [r3, #0]
    43ac:	3110      	adds	r1, #16
    43ae:	2a07      	cmp	r2, #7
    43b0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    43b4:	f103 0308 	add.w	r3, r3, #8
    43b8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    43bc:	ddec      	ble.n	4398 <_vfprintf_r+0x5c8>
    43be:	4648      	mov	r0, r9
    43c0:	4631      	mov	r1, r6
    43c2:	4652      	mov	r2, sl
    43c4:	f7ff fcf6 	bl	3db4 <__sprint_r>
    43c8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    43cc:	3304      	adds	r3, #4
    43ce:	2800      	cmp	r0, #0
    43d0:	f47f ae1e 	bne.w	4010 <_vfprintf_r+0x240>
    43d4:	3f10      	subs	r7, #16
    43d6:	2f10      	cmp	r7, #16
    43d8:	dce1      	bgt.n	439e <_vfprintf_r+0x5ce>
    43da:	462a      	mov	r2, r5
    43dc:	4645      	mov	r5, r8
    43de:	4690      	mov	r8, r2
    43e0:	605f      	str	r7, [r3, #4]
    43e2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    43e6:	f8c3 8000 	str.w	r8, [r3]
    43ea:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    43ee:	3201      	adds	r2, #1
    43f0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    43f4:	18fb      	adds	r3, r7, r3
    43f6:	2a07      	cmp	r2, #7
    43f8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    43fc:	dd0b      	ble.n	4416 <_vfprintf_r+0x646>
    43fe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4402:	4648      	mov	r0, r9
    4404:	4631      	mov	r1, r6
    4406:	320c      	adds	r2, #12
    4408:	f7ff fcd4 	bl	3db4 <__sprint_r>
    440c:	2800      	cmp	r0, #0
    440e:	f47f adff 	bne.w	4010 <_vfprintf_r+0x240>
    4412:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4416:	9811      	ldr	r0, [sp, #68]	; 0x44
    4418:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    441a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    441c:	428a      	cmp	r2, r1
    441e:	bfac      	ite	ge
    4420:	1880      	addge	r0, r0, r2
    4422:	1840      	addlt	r0, r0, r1
    4424:	9011      	str	r0, [sp, #68]	; 0x44
    4426:	2b00      	cmp	r3, #0
    4428:	f040 8342 	bne.w	4ab0 <_vfprintf_r+0xce0>
    442c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4430:	2300      	movs	r3, #0
    4432:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    4436:	3404      	adds	r4, #4
    4438:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    443c:	e530      	b.n	3ea0 <_vfprintf_r+0xd0>
    443e:	9216      	str	r2, [sp, #88]	; 0x58
    4440:	2a00      	cmp	r2, #0
    4442:	f43f addd 	beq.w	4000 <_vfprintf_r+0x230>
    4446:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    444a:	2301      	movs	r3, #1
    444c:	f04f 0c00 	mov.w	ip, #0
    4450:	3004      	adds	r0, #4
    4452:	930c      	str	r3, [sp, #48]	; 0x30
    4454:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    4458:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    445c:	9013      	str	r0, [sp, #76]	; 0x4c
    445e:	9310      	str	r3, [sp, #64]	; 0x40
    4460:	2100      	movs	r1, #0
    4462:	9117      	str	r1, [sp, #92]	; 0x5c
    4464:	e687      	b.n	4176 <_vfprintf_r+0x3a6>
    4466:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    446a:	2b00      	cmp	r3, #0
    446c:	f040 852b 	bne.w	4ec6 <_vfprintf_r+0x10f6>
    4470:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4472:	462b      	mov	r3, r5
    4474:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    4478:	782a      	ldrb	r2, [r5, #0]
    447a:	910b      	str	r1, [sp, #44]	; 0x2c
    447c:	e553      	b.n	3f26 <_vfprintf_r+0x156>
    447e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4482:	f043 0301 	orr.w	r3, r3, #1
    4486:	930a      	str	r3, [sp, #40]	; 0x28
    4488:	462b      	mov	r3, r5
    448a:	782a      	ldrb	r2, [r5, #0]
    448c:	910b      	str	r1, [sp, #44]	; 0x2c
    448e:	e54a      	b.n	3f26 <_vfprintf_r+0x156>
    4490:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4492:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4494:	6809      	ldr	r1, [r1, #0]
    4496:	910f      	str	r1, [sp, #60]	; 0x3c
    4498:	1d11      	adds	r1, r2, #4
    449a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    449c:	2b00      	cmp	r3, #0
    449e:	f2c0 8780 	blt.w	53a2 <_vfprintf_r+0x15d2>
    44a2:	782a      	ldrb	r2, [r5, #0]
    44a4:	462b      	mov	r3, r5
    44a6:	910b      	str	r1, [sp, #44]	; 0x2c
    44a8:	e53d      	b.n	3f26 <_vfprintf_r+0x156>
    44aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    44ac:	462b      	mov	r3, r5
    44ae:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    44b2:	782a      	ldrb	r2, [r5, #0]
    44b4:	910b      	str	r1, [sp, #44]	; 0x2c
    44b6:	e536      	b.n	3f26 <_vfprintf_r+0x156>
    44b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    44ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    44bc:	f043 0304 	orr.w	r3, r3, #4
    44c0:	930a      	str	r3, [sp, #40]	; 0x28
    44c2:	462b      	mov	r3, r5
    44c4:	782a      	ldrb	r2, [r5, #0]
    44c6:	910b      	str	r1, [sp, #44]	; 0x2c
    44c8:	e52d      	b.n	3f26 <_vfprintf_r+0x156>
    44ca:	462b      	mov	r3, r5
    44cc:	f813 2b01 	ldrb.w	r2, [r3], #1
    44d0:	2a2a      	cmp	r2, #42	; 0x2a
    44d2:	f001 80cd 	beq.w	5670 <_vfprintf_r+0x18a0>
    44d6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    44da:	2909      	cmp	r1, #9
    44dc:	f201 8037 	bhi.w	554e <_vfprintf_r+0x177e>
    44e0:	3502      	adds	r5, #2
    44e2:	2700      	movs	r7, #0
    44e4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    44e8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    44ec:	462b      	mov	r3, r5
    44ee:	3501      	adds	r5, #1
    44f0:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    44f4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    44f8:	2909      	cmp	r1, #9
    44fa:	d9f3      	bls.n	44e4 <_vfprintf_r+0x714>
    44fc:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    4500:	461d      	mov	r5, r3
    4502:	e511      	b.n	3f28 <_vfprintf_r+0x158>
    4504:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4506:	462b      	mov	r3, r5
    4508:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    450a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    450e:	920a      	str	r2, [sp, #40]	; 0x28
    4510:	782a      	ldrb	r2, [r5, #0]
    4512:	910b      	str	r1, [sp, #44]	; 0x2c
    4514:	e507      	b.n	3f26 <_vfprintf_r+0x156>
    4516:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    451a:	f04f 0800 	mov.w	r8, #0
    451e:	462b      	mov	r3, r5
    4520:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    4524:	f813 2b01 	ldrb.w	r2, [r3], #1
    4528:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    452c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4530:	461d      	mov	r5, r3
    4532:	2909      	cmp	r1, #9
    4534:	d9f3      	bls.n	451e <_vfprintf_r+0x74e>
    4536:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    453a:	461d      	mov	r5, r3
    453c:	e4f4      	b.n	3f28 <_vfprintf_r+0x158>
    453e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4540:	9216      	str	r2, [sp, #88]	; 0x58
    4542:	f043 0310 	orr.w	r3, r3, #16
    4546:	930a      	str	r3, [sp, #40]	; 0x28
    4548:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    454c:	f01c 0f20 	tst.w	ip, #32
    4550:	f000 815d 	beq.w	480e <_vfprintf_r+0xa3e>
    4554:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4556:	1dc3      	adds	r3, r0, #7
    4558:	f023 0307 	bic.w	r3, r3, #7
    455c:	f103 0108 	add.w	r1, r3, #8
    4560:	910b      	str	r1, [sp, #44]	; 0x2c
    4562:	e9d3 ab00 	ldrd	sl, fp, [r3]
    4566:	f1ba 0f00 	cmp.w	sl, #0
    456a:	f17b 0200 	sbcs.w	r2, fp, #0
    456e:	f2c0 849b 	blt.w	4ea8 <_vfprintf_r+0x10d8>
    4572:	ea5a 030b 	orrs.w	r3, sl, fp
    4576:	f04f 0301 	mov.w	r3, #1
    457a:	bf0c      	ite	eq
    457c:	2200      	moveq	r2, #0
    457e:	2201      	movne	r2, #1
    4580:	e5bc      	b.n	40fc <_vfprintf_r+0x32c>
    4582:	980a      	ldr	r0, [sp, #40]	; 0x28
    4584:	9216      	str	r2, [sp, #88]	; 0x58
    4586:	f010 0f08 	tst.w	r0, #8
    458a:	f000 84ed 	beq.w	4f68 <_vfprintf_r+0x1198>
    458e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4590:	1dcb      	adds	r3, r1, #7
    4592:	f023 0307 	bic.w	r3, r3, #7
    4596:	f103 0208 	add.w	r2, r3, #8
    459a:	920b      	str	r2, [sp, #44]	; 0x2c
    459c:	f8d3 8004 	ldr.w	r8, [r3, #4]
    45a0:	f8d3 a000 	ldr.w	sl, [r3]
    45a4:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    45a8:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    45ac:	4650      	mov	r0, sl
    45ae:	4641      	mov	r1, r8
    45b0:	f004 f92e 	bl	8810 <__isinfd>
    45b4:	4683      	mov	fp, r0
    45b6:	2800      	cmp	r0, #0
    45b8:	f000 8599 	beq.w	50ee <_vfprintf_r+0x131e>
    45bc:	4650      	mov	r0, sl
    45be:	2200      	movs	r2, #0
    45c0:	2300      	movs	r3, #0
    45c2:	4641      	mov	r1, r8
    45c4:	f005 f8f4 	bl	97b0 <__aeabi_dcmplt>
    45c8:	2800      	cmp	r0, #0
    45ca:	f040 850b 	bne.w	4fe4 <_vfprintf_r+0x1214>
    45ce:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    45d2:	f24a 01d0 	movw	r1, #41168	; 0xa0d0
    45d6:	f24a 02cc 	movw	r2, #41164	; 0xa0cc
    45da:	9816      	ldr	r0, [sp, #88]	; 0x58
    45dc:	f2c0 0100 	movt	r1, #0
    45e0:	f2c0 0200 	movt	r2, #0
    45e4:	f04f 0c03 	mov.w	ip, #3
    45e8:	2847      	cmp	r0, #71	; 0x47
    45ea:	bfd8      	it	le
    45ec:	4611      	movle	r1, r2
    45ee:	9113      	str	r1, [sp, #76]	; 0x4c
    45f0:	990a      	ldr	r1, [sp, #40]	; 0x28
    45f2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    45f6:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    45fa:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    45fe:	910a      	str	r1, [sp, #40]	; 0x28
    4600:	f04f 0c00 	mov.w	ip, #0
    4604:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    4608:	e5b1      	b.n	416e <_vfprintf_r+0x39e>
    460a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    460c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    460e:	f043 0308 	orr.w	r3, r3, #8
    4612:	930a      	str	r3, [sp, #40]	; 0x28
    4614:	462b      	mov	r3, r5
    4616:	782a      	ldrb	r2, [r5, #0]
    4618:	910b      	str	r1, [sp, #44]	; 0x2c
    461a:	e484      	b.n	3f26 <_vfprintf_r+0x156>
    461c:	990a      	ldr	r1, [sp, #40]	; 0x28
    461e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    4622:	910a      	str	r1, [sp, #40]	; 0x28
    4624:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4626:	e73c      	b.n	44a2 <_vfprintf_r+0x6d2>
    4628:	782a      	ldrb	r2, [r5, #0]
    462a:	2a6c      	cmp	r2, #108	; 0x6c
    462c:	f000 8555 	beq.w	50da <_vfprintf_r+0x130a>
    4630:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4634:	910b      	str	r1, [sp, #44]	; 0x2c
    4636:	f043 0310 	orr.w	r3, r3, #16
    463a:	930a      	str	r3, [sp, #40]	; 0x28
    463c:	462b      	mov	r3, r5
    463e:	e472      	b.n	3f26 <_vfprintf_r+0x156>
    4640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4642:	f012 0f20 	tst.w	r2, #32
    4646:	f000 8482 	beq.w	4f4e <_vfprintf_r+0x117e>
    464a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    464c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    464e:	6803      	ldr	r3, [r0, #0]
    4650:	4610      	mov	r0, r2
    4652:	ea4f 71e0 	mov.w	r1, r0, asr #31
    4656:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4658:	e9c3 0100 	strd	r0, r1, [r3]
    465c:	f102 0a04 	add.w	sl, r2, #4
    4660:	e41e      	b.n	3ea0 <_vfprintf_r+0xd0>
    4662:	9216      	str	r2, [sp, #88]	; 0x58
    4664:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4666:	f012 0320 	ands.w	r3, r2, #32
    466a:	f000 80ef 	beq.w	484c <_vfprintf_r+0xa7c>
    466e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4670:	1dda      	adds	r2, r3, #7
    4672:	2300      	movs	r3, #0
    4674:	f022 0207 	bic.w	r2, r2, #7
    4678:	f102 0c08 	add.w	ip, r2, #8
    467c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4680:	e9d2 ab00 	ldrd	sl, fp, [r2]
    4684:	ea5a 000b 	orrs.w	r0, sl, fp
    4688:	bf0c      	ite	eq
    468a:	2200      	moveq	r2, #0
    468c:	2201      	movne	r2, #1
    468e:	e531      	b.n	40f4 <_vfprintf_r+0x324>
    4690:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4692:	2178      	movs	r1, #120	; 0x78
    4694:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4698:	9116      	str	r1, [sp, #88]	; 0x58
    469a:	6803      	ldr	r3, [r0, #0]
    469c:	f24a 00dc 	movw	r0, #41180	; 0xa0dc
    46a0:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    46a4:	2130      	movs	r1, #48	; 0x30
    46a6:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    46aa:	f04c 0c02 	orr.w	ip, ip, #2
    46ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
    46b0:	1e1a      	subs	r2, r3, #0
    46b2:	bf18      	it	ne
    46b4:	2201      	movne	r2, #1
    46b6:	f2c0 0000 	movt	r0, #0
    46ba:	469a      	mov	sl, r3
    46bc:	f04f 0b00 	mov.w	fp, #0
    46c0:	3104      	adds	r1, #4
    46c2:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    46c6:	9019      	str	r0, [sp, #100]	; 0x64
    46c8:	2302      	movs	r3, #2
    46ca:	910b      	str	r1, [sp, #44]	; 0x2c
    46cc:	e512      	b.n	40f4 <_vfprintf_r+0x324>
    46ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    46d0:	9216      	str	r2, [sp, #88]	; 0x58
    46d2:	f04f 0200 	mov.w	r2, #0
    46d6:	1d18      	adds	r0, r3, #4
    46d8:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    46dc:	681b      	ldr	r3, [r3, #0]
    46de:	900b      	str	r0, [sp, #44]	; 0x2c
    46e0:	9313      	str	r3, [sp, #76]	; 0x4c
    46e2:	2b00      	cmp	r3, #0
    46e4:	f000 86c6 	beq.w	5474 <_vfprintf_r+0x16a4>
    46e8:	2f00      	cmp	r7, #0
    46ea:	9813      	ldr	r0, [sp, #76]	; 0x4c
    46ec:	f2c0 868f 	blt.w	540e <_vfprintf_r+0x163e>
    46f0:	2100      	movs	r1, #0
    46f2:	463a      	mov	r2, r7
    46f4:	f003 f8a4 	bl	7840 <memchr>
    46f8:	4603      	mov	r3, r0
    46fa:	2800      	cmp	r0, #0
    46fc:	f000 86f5 	beq.w	54ea <_vfprintf_r+0x171a>
    4700:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4702:	1a1b      	subs	r3, r3, r0
    4704:	9310      	str	r3, [sp, #64]	; 0x40
    4706:	42bb      	cmp	r3, r7
    4708:	f340 85be 	ble.w	5288 <_vfprintf_r+0x14b8>
    470c:	9710      	str	r7, [sp, #64]	; 0x40
    470e:	2100      	movs	r1, #0
    4710:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    4714:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4718:	970c      	str	r7, [sp, #48]	; 0x30
    471a:	9117      	str	r1, [sp, #92]	; 0x5c
    471c:	e527      	b.n	416e <_vfprintf_r+0x39e>
    471e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4722:	9216      	str	r2, [sp, #88]	; 0x58
    4724:	f01c 0f20 	tst.w	ip, #32
    4728:	d023      	beq.n	4772 <_vfprintf_r+0x9a2>
    472a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    472c:	2301      	movs	r3, #1
    472e:	1dc2      	adds	r2, r0, #7
    4730:	f022 0207 	bic.w	r2, r2, #7
    4734:	f102 0108 	add.w	r1, r2, #8
    4738:	910b      	str	r1, [sp, #44]	; 0x2c
    473a:	e9d2 ab00 	ldrd	sl, fp, [r2]
    473e:	ea5a 020b 	orrs.w	r2, sl, fp
    4742:	bf0c      	ite	eq
    4744:	2200      	moveq	r2, #0
    4746:	2201      	movne	r2, #1
    4748:	e4d4      	b.n	40f4 <_vfprintf_r+0x324>
    474a:	990a      	ldr	r1, [sp, #40]	; 0x28
    474c:	462b      	mov	r3, r5
    474e:	f041 0120 	orr.w	r1, r1, #32
    4752:	910a      	str	r1, [sp, #40]	; 0x28
    4754:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4756:	782a      	ldrb	r2, [r5, #0]
    4758:	910b      	str	r1, [sp, #44]	; 0x2c
    475a:	f7ff bbe4 	b.w	3f26 <_vfprintf_r+0x156>
    475e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4760:	9216      	str	r2, [sp, #88]	; 0x58
    4762:	f043 0310 	orr.w	r3, r3, #16
    4766:	930a      	str	r3, [sp, #40]	; 0x28
    4768:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    476c:	f01c 0f20 	tst.w	ip, #32
    4770:	d1db      	bne.n	472a <_vfprintf_r+0x95a>
    4772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4774:	f013 0f10 	tst.w	r3, #16
    4778:	f000 83d5 	beq.w	4f26 <_vfprintf_r+0x1156>
    477c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    477e:	2301      	movs	r3, #1
    4780:	1d02      	adds	r2, r0, #4
    4782:	920b      	str	r2, [sp, #44]	; 0x2c
    4784:	6801      	ldr	r1, [r0, #0]
    4786:	1e0a      	subs	r2, r1, #0
    4788:	bf18      	it	ne
    478a:	2201      	movne	r2, #1
    478c:	468a      	mov	sl, r1
    478e:	f04f 0b00 	mov.w	fp, #0
    4792:	e4af      	b.n	40f4 <_vfprintf_r+0x324>
    4794:	980a      	ldr	r0, [sp, #40]	; 0x28
    4796:	9216      	str	r2, [sp, #88]	; 0x58
    4798:	f24a 02b8 	movw	r2, #41144	; 0xa0b8
    479c:	f010 0f20 	tst.w	r0, #32
    47a0:	f2c0 0200 	movt	r2, #0
    47a4:	9219      	str	r2, [sp, #100]	; 0x64
    47a6:	f47f ac92 	bne.w	40ce <_vfprintf_r+0x2fe>
    47aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    47ac:	f013 0f10 	tst.w	r3, #16
    47b0:	f040 831a 	bne.w	4de8 <_vfprintf_r+0x1018>
    47b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    47b6:	f012 0f40 	tst.w	r2, #64	; 0x40
    47ba:	f000 8315 	beq.w	4de8 <_vfprintf_r+0x1018>
    47be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    47c0:	f103 0c04 	add.w	ip, r3, #4
    47c4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    47c8:	f8b3 a000 	ldrh.w	sl, [r3]
    47cc:	46d2      	mov	sl, sl
    47ce:	f04f 0b00 	mov.w	fp, #0
    47d2:	e485      	b.n	40e0 <_vfprintf_r+0x310>
    47d4:	9216      	str	r2, [sp, #88]	; 0x58
    47d6:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    47da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    47dc:	f04f 0c01 	mov.w	ip, #1
    47e0:	f04f 0000 	mov.w	r0, #0
    47e4:	3104      	adds	r1, #4
    47e6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    47ea:	6813      	ldr	r3, [r2, #0]
    47ec:	3204      	adds	r2, #4
    47ee:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    47f2:	920b      	str	r2, [sp, #44]	; 0x2c
    47f4:	9113      	str	r1, [sp, #76]	; 0x4c
    47f6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    47fa:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    47fe:	e62f      	b.n	4460 <_vfprintf_r+0x690>
    4800:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4804:	9216      	str	r2, [sp, #88]	; 0x58
    4806:	f01c 0f20 	tst.w	ip, #32
    480a:	f47f aea3 	bne.w	4554 <_vfprintf_r+0x784>
    480e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4810:	f012 0f10 	tst.w	r2, #16
    4814:	f040 82f1 	bne.w	4dfa <_vfprintf_r+0x102a>
    4818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    481a:	f012 0f40 	tst.w	r2, #64	; 0x40
    481e:	f000 82ec 	beq.w	4dfa <_vfprintf_r+0x102a>
    4822:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4824:	f103 0c04 	add.w	ip, r3, #4
    4828:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    482c:	f9b3 a000 	ldrsh.w	sl, [r3]
    4830:	46d2      	mov	sl, sl
    4832:	ea4f 7bea 	mov.w	fp, sl, asr #31
    4836:	e696      	b.n	4566 <_vfprintf_r+0x796>
    4838:	990a      	ldr	r1, [sp, #40]	; 0x28
    483a:	9216      	str	r2, [sp, #88]	; 0x58
    483c:	f041 0110 	orr.w	r1, r1, #16
    4840:	910a      	str	r1, [sp, #40]	; 0x28
    4842:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4844:	f012 0320 	ands.w	r3, r2, #32
    4848:	f47f af11 	bne.w	466e <_vfprintf_r+0x89e>
    484c:	990a      	ldr	r1, [sp, #40]	; 0x28
    484e:	f011 0210 	ands.w	r2, r1, #16
    4852:	f000 8354 	beq.w	4efe <_vfprintf_r+0x112e>
    4856:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4858:	f102 0c04 	add.w	ip, r2, #4
    485c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4860:	6811      	ldr	r1, [r2, #0]
    4862:	1e0a      	subs	r2, r1, #0
    4864:	bf18      	it	ne
    4866:	2201      	movne	r2, #1
    4868:	468a      	mov	sl, r1
    486a:	f04f 0b00 	mov.w	fp, #0
    486e:	e441      	b.n	40f4 <_vfprintf_r+0x324>
    4870:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4872:	2a65      	cmp	r2, #101	; 0x65
    4874:	f340 8128 	ble.w	4ac8 <_vfprintf_r+0xcf8>
    4878:	9812      	ldr	r0, [sp, #72]	; 0x48
    487a:	2200      	movs	r2, #0
    487c:	2300      	movs	r3, #0
    487e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4880:	f004 ff8c 	bl	979c <__aeabi_dcmpeq>
    4884:	2800      	cmp	r0, #0
    4886:	f000 81be 	beq.w	4c06 <_vfprintf_r+0xe36>
    488a:	2301      	movs	r3, #1
    488c:	6063      	str	r3, [r4, #4]
    488e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4892:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
    4896:	f2c0 0300 	movt	r3, #0
    489a:	6023      	str	r3, [r4, #0]
    489c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    48a0:	3201      	adds	r2, #1
    48a2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    48a6:	3301      	adds	r3, #1
    48a8:	2a07      	cmp	r2, #7
    48aa:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    48ae:	bfd8      	it	le
    48b0:	f104 0308 	addle.w	r3, r4, #8
    48b4:	f300 839b 	bgt.w	4fee <_vfprintf_r+0x121e>
    48b8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    48bc:	981a      	ldr	r0, [sp, #104]	; 0x68
    48be:	4282      	cmp	r2, r0
    48c0:	db04      	blt.n	48cc <_vfprintf_r+0xafc>
    48c2:	990a      	ldr	r1, [sp, #40]	; 0x28
    48c4:	f011 0f01 	tst.w	r1, #1
    48c8:	f43f ad49 	beq.w	435e <_vfprintf_r+0x58e>
    48cc:	2201      	movs	r2, #1
    48ce:	605a      	str	r2, [r3, #4]
    48d0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    48d4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    48d8:	3201      	adds	r2, #1
    48da:	981d      	ldr	r0, [sp, #116]	; 0x74
    48dc:	3101      	adds	r1, #1
    48de:	2a07      	cmp	r2, #7
    48e0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    48e4:	6018      	str	r0, [r3, #0]
    48e6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    48ea:	f300 855f 	bgt.w	53ac <_vfprintf_r+0x15dc>
    48ee:	3308      	adds	r3, #8
    48f0:	991a      	ldr	r1, [sp, #104]	; 0x68
    48f2:	1e4f      	subs	r7, r1, #1
    48f4:	2f00      	cmp	r7, #0
    48f6:	f77f ad32 	ble.w	435e <_vfprintf_r+0x58e>
    48fa:	2f10      	cmp	r7, #16
    48fc:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 4e34 <_vfprintf_r+0x1064>
    4900:	f340 82ea 	ble.w	4ed8 <_vfprintf_r+0x1108>
    4904:	4642      	mov	r2, r8
    4906:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    490a:	46a8      	mov	r8, r5
    490c:	2410      	movs	r4, #16
    490e:	f10a 0a0c 	add.w	sl, sl, #12
    4912:	4615      	mov	r5, r2
    4914:	e003      	b.n	491e <_vfprintf_r+0xb4e>
    4916:	3f10      	subs	r7, #16
    4918:	2f10      	cmp	r7, #16
    491a:	f340 82da 	ble.w	4ed2 <_vfprintf_r+0x1102>
    491e:	605c      	str	r4, [r3, #4]
    4920:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4924:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4928:	3201      	adds	r2, #1
    492a:	601d      	str	r5, [r3, #0]
    492c:	3110      	adds	r1, #16
    492e:	2a07      	cmp	r2, #7
    4930:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4934:	f103 0308 	add.w	r3, r3, #8
    4938:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    493c:	ddeb      	ble.n	4916 <_vfprintf_r+0xb46>
    493e:	4648      	mov	r0, r9
    4940:	4631      	mov	r1, r6
    4942:	4652      	mov	r2, sl
    4944:	f7ff fa36 	bl	3db4 <__sprint_r>
    4948:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    494c:	3304      	adds	r3, #4
    494e:	2800      	cmp	r0, #0
    4950:	d0e1      	beq.n	4916 <_vfprintf_r+0xb46>
    4952:	f7ff bb5d 	b.w	4010 <_vfprintf_r+0x240>
    4956:	b97b      	cbnz	r3, 4978 <_vfprintf_r+0xba8>
    4958:	990a      	ldr	r1, [sp, #40]	; 0x28
    495a:	f011 0f01 	tst.w	r1, #1
    495e:	d00b      	beq.n	4978 <_vfprintf_r+0xba8>
    4960:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    4964:	2330      	movs	r3, #48	; 0x30
    4966:	3204      	adds	r2, #4
    4968:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    496c:	3227      	adds	r2, #39	; 0x27
    496e:	2301      	movs	r3, #1
    4970:	9213      	str	r2, [sp, #76]	; 0x4c
    4972:	9310      	str	r3, [sp, #64]	; 0x40
    4974:	f7ff bbf3 	b.w	415e <_vfprintf_r+0x38e>
    4978:	9818      	ldr	r0, [sp, #96]	; 0x60
    497a:	2100      	movs	r1, #0
    497c:	9110      	str	r1, [sp, #64]	; 0x40
    497e:	9013      	str	r0, [sp, #76]	; 0x4c
    4980:	f7ff bbed 	b.w	415e <_vfprintf_r+0x38e>
    4984:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4986:	990c      	ldr	r1, [sp, #48]	; 0x30
    4988:	1a47      	subs	r7, r0, r1
    498a:	2f00      	cmp	r7, #0
    498c:	f77f ac84 	ble.w	4298 <_vfprintf_r+0x4c8>
    4990:	2f10      	cmp	r7, #16
    4992:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 4e34 <_vfprintf_r+0x1064>
    4996:	dd2e      	ble.n	49f6 <_vfprintf_r+0xc26>
    4998:	4643      	mov	r3, r8
    499a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    499e:	46a8      	mov	r8, r5
    49a0:	f04f 0a10 	mov.w	sl, #16
    49a4:	f10b 0b0c 	add.w	fp, fp, #12
    49a8:	461d      	mov	r5, r3
    49aa:	e002      	b.n	49b2 <_vfprintf_r+0xbe2>
    49ac:	3f10      	subs	r7, #16
    49ae:	2f10      	cmp	r7, #16
    49b0:	dd1e      	ble.n	49f0 <_vfprintf_r+0xc20>
    49b2:	f8c4 a004 	str.w	sl, [r4, #4]
    49b6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    49ba:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    49be:	3301      	adds	r3, #1
    49c0:	6025      	str	r5, [r4, #0]
    49c2:	3210      	adds	r2, #16
    49c4:	2b07      	cmp	r3, #7
    49c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    49ca:	f104 0408 	add.w	r4, r4, #8
    49ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    49d2:	ddeb      	ble.n	49ac <_vfprintf_r+0xbdc>
    49d4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    49d8:	4648      	mov	r0, r9
    49da:	4631      	mov	r1, r6
    49dc:	465a      	mov	r2, fp
    49de:	3404      	adds	r4, #4
    49e0:	f7ff f9e8 	bl	3db4 <__sprint_r>
    49e4:	2800      	cmp	r0, #0
    49e6:	f47f ab13 	bne.w	4010 <_vfprintf_r+0x240>
    49ea:	3f10      	subs	r7, #16
    49ec:	2f10      	cmp	r7, #16
    49ee:	dce0      	bgt.n	49b2 <_vfprintf_r+0xbe2>
    49f0:	462b      	mov	r3, r5
    49f2:	4645      	mov	r5, r8
    49f4:	4698      	mov	r8, r3
    49f6:	6067      	str	r7, [r4, #4]
    49f8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    49fc:	f8c4 8000 	str.w	r8, [r4]
    4a00:	1c5a      	adds	r2, r3, #1
    4a02:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4a06:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4a0a:	19db      	adds	r3, r3, r7
    4a0c:	2a07      	cmp	r2, #7
    4a0e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4a12:	f300 823a 	bgt.w	4e8a <_vfprintf_r+0x10ba>
    4a16:	3408      	adds	r4, #8
    4a18:	e43e      	b.n	4298 <_vfprintf_r+0x4c8>
    4a1a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4a1c:	6063      	str	r3, [r4, #4]
    4a1e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4a22:	6021      	str	r1, [r4, #0]
    4a24:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4a28:	3201      	adds	r2, #1
    4a2a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4a2e:	18cb      	adds	r3, r1, r3
    4a30:	2a07      	cmp	r2, #7
    4a32:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4a36:	f300 8549 	bgt.w	54cc <_vfprintf_r+0x16fc>
    4a3a:	3408      	adds	r4, #8
    4a3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    4a3e:	2301      	movs	r3, #1
    4a40:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    4a44:	6063      	str	r3, [r4, #4]
    4a46:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4a4a:	6022      	str	r2, [r4, #0]
    4a4c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4a50:	3301      	adds	r3, #1
    4a52:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4a56:	3201      	adds	r2, #1
    4a58:	2b07      	cmp	r3, #7
    4a5a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4a5e:	bfd8      	it	le
    4a60:	f104 0308 	addle.w	r3, r4, #8
    4a64:	f300 8523 	bgt.w	54ae <_vfprintf_r+0x16de>
    4a68:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4a6a:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    4a6e:	19c7      	adds	r7, r0, r7
    4a70:	981a      	ldr	r0, [sp, #104]	; 0x68
    4a72:	601f      	str	r7, [r3, #0]
    4a74:	1a81      	subs	r1, r0, r2
    4a76:	6059      	str	r1, [r3, #4]
    4a78:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4a7c:	1a8a      	subs	r2, r1, r2
    4a7e:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    4a82:	1812      	adds	r2, r2, r0
    4a84:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4a88:	3101      	adds	r1, #1
    4a8a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    4a8e:	2907      	cmp	r1, #7
    4a90:	f340 8232 	ble.w	4ef8 <_vfprintf_r+0x1128>
    4a94:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4a98:	4648      	mov	r0, r9
    4a9a:	4631      	mov	r1, r6
    4a9c:	320c      	adds	r2, #12
    4a9e:	f7ff f989 	bl	3db4 <__sprint_r>
    4aa2:	2800      	cmp	r0, #0
    4aa4:	f47f aab4 	bne.w	4010 <_vfprintf_r+0x240>
    4aa8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4aac:	3304      	adds	r3, #4
    4aae:	e456      	b.n	435e <_vfprintf_r+0x58e>
    4ab0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4ab4:	4648      	mov	r0, r9
    4ab6:	4631      	mov	r1, r6
    4ab8:	320c      	adds	r2, #12
    4aba:	f7ff f97b 	bl	3db4 <__sprint_r>
    4abe:	2800      	cmp	r0, #0
    4ac0:	f43f acb4 	beq.w	442c <_vfprintf_r+0x65c>
    4ac4:	f7ff baa4 	b.w	4010 <_vfprintf_r+0x240>
    4ac8:	991a      	ldr	r1, [sp, #104]	; 0x68
    4aca:	2901      	cmp	r1, #1
    4acc:	dd4c      	ble.n	4b68 <_vfprintf_r+0xd98>
    4ace:	2301      	movs	r3, #1
    4ad0:	6063      	str	r3, [r4, #4]
    4ad2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4ad6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4ada:	3301      	adds	r3, #1
    4adc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4ade:	3201      	adds	r2, #1
    4ae0:	2b07      	cmp	r3, #7
    4ae2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4ae6:	6020      	str	r0, [r4, #0]
    4ae8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4aec:	f300 81b2 	bgt.w	4e54 <_vfprintf_r+0x1084>
    4af0:	3408      	adds	r4, #8
    4af2:	2301      	movs	r3, #1
    4af4:	6063      	str	r3, [r4, #4]
    4af6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4afa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4afe:	3301      	adds	r3, #1
    4b00:	991d      	ldr	r1, [sp, #116]	; 0x74
    4b02:	3201      	adds	r2, #1
    4b04:	2b07      	cmp	r3, #7
    4b06:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4b0a:	6021      	str	r1, [r4, #0]
    4b0c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4b10:	f300 8192 	bgt.w	4e38 <_vfprintf_r+0x1068>
    4b14:	3408      	adds	r4, #8
    4b16:	9812      	ldr	r0, [sp, #72]	; 0x48
    4b18:	2200      	movs	r2, #0
    4b1a:	2300      	movs	r3, #0
    4b1c:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4b1e:	f004 fe3d 	bl	979c <__aeabi_dcmpeq>
    4b22:	2800      	cmp	r0, #0
    4b24:	f040 811d 	bne.w	4d62 <_vfprintf_r+0xf92>
    4b28:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    4b2a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4b2c:	1e5a      	subs	r2, r3, #1
    4b2e:	6062      	str	r2, [r4, #4]
    4b30:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4b34:	1c41      	adds	r1, r0, #1
    4b36:	6021      	str	r1, [r4, #0]
    4b38:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4b3c:	3301      	adds	r3, #1
    4b3e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4b42:	188a      	adds	r2, r1, r2
    4b44:	2b07      	cmp	r3, #7
    4b46:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4b4a:	dc21      	bgt.n	4b90 <_vfprintf_r+0xdc0>
    4b4c:	3408      	adds	r4, #8
    4b4e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    4b50:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    4b54:	981c      	ldr	r0, [sp, #112]	; 0x70
    4b56:	6022      	str	r2, [r4, #0]
    4b58:	6063      	str	r3, [r4, #4]
    4b5a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4b5e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4b62:	3301      	adds	r3, #1
    4b64:	f7ff bbf0 	b.w	4348 <_vfprintf_r+0x578>
    4b68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4b6a:	f012 0f01 	tst.w	r2, #1
    4b6e:	d1ae      	bne.n	4ace <_vfprintf_r+0xcfe>
    4b70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4b72:	2301      	movs	r3, #1
    4b74:	6063      	str	r3, [r4, #4]
    4b76:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4b7a:	6022      	str	r2, [r4, #0]
    4b7c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4b80:	3301      	adds	r3, #1
    4b82:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4b86:	3201      	adds	r2, #1
    4b88:	2b07      	cmp	r3, #7
    4b8a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4b8e:	dddd      	ble.n	4b4c <_vfprintf_r+0xd7c>
    4b90:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4b94:	4648      	mov	r0, r9
    4b96:	4631      	mov	r1, r6
    4b98:	320c      	adds	r2, #12
    4b9a:	f7ff f90b 	bl	3db4 <__sprint_r>
    4b9e:	2800      	cmp	r0, #0
    4ba0:	f47f aa36 	bne.w	4010 <_vfprintf_r+0x240>
    4ba4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4ba8:	3404      	adds	r4, #4
    4baa:	e7d0      	b.n	4b4e <_vfprintf_r+0xd7e>
    4bac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4bb0:	4648      	mov	r0, r9
    4bb2:	4631      	mov	r1, r6
    4bb4:	320c      	adds	r2, #12
    4bb6:	f7ff f8fd 	bl	3db4 <__sprint_r>
    4bba:	2800      	cmp	r0, #0
    4bbc:	f47f aa28 	bne.w	4010 <_vfprintf_r+0x240>
    4bc0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4bc4:	3404      	adds	r4, #4
    4bc6:	f7ff bbb0 	b.w	432a <_vfprintf_r+0x55a>
    4bca:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4bce:	4648      	mov	r0, r9
    4bd0:	4631      	mov	r1, r6
    4bd2:	320c      	adds	r2, #12
    4bd4:	f7ff f8ee 	bl	3db4 <__sprint_r>
    4bd8:	2800      	cmp	r0, #0
    4bda:	f47f aa19 	bne.w	4010 <_vfprintf_r+0x240>
    4bde:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4be2:	3404      	adds	r4, #4
    4be4:	f7ff bb3c 	b.w	4260 <_vfprintf_r+0x490>
    4be8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4bec:	4648      	mov	r0, r9
    4bee:	4631      	mov	r1, r6
    4bf0:	320c      	adds	r2, #12
    4bf2:	f7ff f8df 	bl	3db4 <__sprint_r>
    4bf6:	2800      	cmp	r0, #0
    4bf8:	f47f aa0a 	bne.w	4010 <_vfprintf_r+0x240>
    4bfc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4c00:	3404      	adds	r4, #4
    4c02:	f7ff bb43 	b.w	428c <_vfprintf_r+0x4bc>
    4c06:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    4c0a:	2b00      	cmp	r3, #0
    4c0c:	f340 81fd 	ble.w	500a <_vfprintf_r+0x123a>
    4c10:	991a      	ldr	r1, [sp, #104]	; 0x68
    4c12:	428b      	cmp	r3, r1
    4c14:	f6ff af01 	blt.w	4a1a <_vfprintf_r+0xc4a>
    4c18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4c1a:	6061      	str	r1, [r4, #4]
    4c1c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4c20:	6022      	str	r2, [r4, #0]
    4c22:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4c26:	3301      	adds	r3, #1
    4c28:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4c2c:	1852      	adds	r2, r2, r1
    4c2e:	2b07      	cmp	r3, #7
    4c30:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4c34:	bfd8      	it	le
    4c36:	f104 0308 	addle.w	r3, r4, #8
    4c3a:	f300 8429 	bgt.w	5490 <_vfprintf_r+0x16c0>
    4c3e:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    4c42:	981a      	ldr	r0, [sp, #104]	; 0x68
    4c44:	1a24      	subs	r4, r4, r0
    4c46:	2c00      	cmp	r4, #0
    4c48:	f340 81b3 	ble.w	4fb2 <_vfprintf_r+0x11e2>
    4c4c:	2c10      	cmp	r4, #16
    4c4e:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 4e34 <_vfprintf_r+0x1064>
    4c52:	f340 819d 	ble.w	4f90 <_vfprintf_r+0x11c0>
    4c56:	4642      	mov	r2, r8
    4c58:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    4c5c:	46a8      	mov	r8, r5
    4c5e:	2710      	movs	r7, #16
    4c60:	f10a 0a0c 	add.w	sl, sl, #12
    4c64:	4615      	mov	r5, r2
    4c66:	e003      	b.n	4c70 <_vfprintf_r+0xea0>
    4c68:	3c10      	subs	r4, #16
    4c6a:	2c10      	cmp	r4, #16
    4c6c:	f340 818d 	ble.w	4f8a <_vfprintf_r+0x11ba>
    4c70:	605f      	str	r7, [r3, #4]
    4c72:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4c76:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4c7a:	3201      	adds	r2, #1
    4c7c:	601d      	str	r5, [r3, #0]
    4c7e:	3110      	adds	r1, #16
    4c80:	2a07      	cmp	r2, #7
    4c82:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4c86:	f103 0308 	add.w	r3, r3, #8
    4c8a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4c8e:	ddeb      	ble.n	4c68 <_vfprintf_r+0xe98>
    4c90:	4648      	mov	r0, r9
    4c92:	4631      	mov	r1, r6
    4c94:	4652      	mov	r2, sl
    4c96:	f7ff f88d 	bl	3db4 <__sprint_r>
    4c9a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4c9e:	3304      	adds	r3, #4
    4ca0:	2800      	cmp	r0, #0
    4ca2:	d0e1      	beq.n	4c68 <_vfprintf_r+0xe98>
    4ca4:	f7ff b9b4 	b.w	4010 <_vfprintf_r+0x240>
    4ca8:	9a18      	ldr	r2, [sp, #96]	; 0x60
    4caa:	9819      	ldr	r0, [sp, #100]	; 0x64
    4cac:	4613      	mov	r3, r2
    4cae:	9213      	str	r2, [sp, #76]	; 0x4c
    4cb0:	f00a 020f 	and.w	r2, sl, #15
    4cb4:	ea4f 111a 	mov.w	r1, sl, lsr #4
    4cb8:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    4cbc:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    4cc0:	5c82      	ldrb	r2, [r0, r2]
    4cc2:	468a      	mov	sl, r1
    4cc4:	46e3      	mov	fp, ip
    4cc6:	ea5a 0c0b 	orrs.w	ip, sl, fp
    4cca:	f803 2d01 	strb.w	r2, [r3, #-1]!
    4cce:	d1ef      	bne.n	4cb0 <_vfprintf_r+0xee0>
    4cd0:	9818      	ldr	r0, [sp, #96]	; 0x60
    4cd2:	9313      	str	r3, [sp, #76]	; 0x4c
    4cd4:	1ac0      	subs	r0, r0, r3
    4cd6:	9010      	str	r0, [sp, #64]	; 0x40
    4cd8:	f7ff ba41 	b.w	415e <_vfprintf_r+0x38e>
    4cdc:	2209      	movs	r2, #9
    4cde:	2300      	movs	r3, #0
    4ce0:	4552      	cmp	r2, sl
    4ce2:	eb73 000b 	sbcs.w	r0, r3, fp
    4ce6:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    4cea:	d21f      	bcs.n	4d2c <_vfprintf_r+0xf5c>
    4cec:	4623      	mov	r3, r4
    4cee:	4644      	mov	r4, r8
    4cf0:	46b8      	mov	r8, r7
    4cf2:	461f      	mov	r7, r3
    4cf4:	4650      	mov	r0, sl
    4cf6:	4659      	mov	r1, fp
    4cf8:	220a      	movs	r2, #10
    4cfa:	2300      	movs	r3, #0
    4cfc:	f004 fda8 	bl	9850 <__aeabi_uldivmod>
    4d00:	2300      	movs	r3, #0
    4d02:	4650      	mov	r0, sl
    4d04:	4659      	mov	r1, fp
    4d06:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    4d0a:	220a      	movs	r2, #10
    4d0c:	f804 cd01 	strb.w	ip, [r4, #-1]!
    4d10:	f004 fd9e 	bl	9850 <__aeabi_uldivmod>
    4d14:	2209      	movs	r2, #9
    4d16:	2300      	movs	r3, #0
    4d18:	4682      	mov	sl, r0
    4d1a:	468b      	mov	fp, r1
    4d1c:	4552      	cmp	r2, sl
    4d1e:	eb73 030b 	sbcs.w	r3, r3, fp
    4d22:	d3e7      	bcc.n	4cf4 <_vfprintf_r+0xf24>
    4d24:	463b      	mov	r3, r7
    4d26:	4647      	mov	r7, r8
    4d28:	46a0      	mov	r8, r4
    4d2a:	461c      	mov	r4, r3
    4d2c:	f108 30ff 	add.w	r0, r8, #4294967295
    4d30:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    4d34:	9013      	str	r0, [sp, #76]	; 0x4c
    4d36:	f808 ac01 	strb.w	sl, [r8, #-1]
    4d3a:	9918      	ldr	r1, [sp, #96]	; 0x60
    4d3c:	1a09      	subs	r1, r1, r0
    4d3e:	9110      	str	r1, [sp, #64]	; 0x40
    4d40:	f7ff ba0d 	b.w	415e <_vfprintf_r+0x38e>
    4d44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4d48:	4648      	mov	r0, r9
    4d4a:	4631      	mov	r1, r6
    4d4c:	320c      	adds	r2, #12
    4d4e:	f7ff f831 	bl	3db4 <__sprint_r>
    4d52:	2800      	cmp	r0, #0
    4d54:	f47f a95c 	bne.w	4010 <_vfprintf_r+0x240>
    4d58:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4d5c:	3404      	adds	r4, #4
    4d5e:	f7ff ba68 	b.w	4232 <_vfprintf_r+0x462>
    4d62:	991a      	ldr	r1, [sp, #104]	; 0x68
    4d64:	1e4f      	subs	r7, r1, #1
    4d66:	2f00      	cmp	r7, #0
    4d68:	f77f aef1 	ble.w	4b4e <_vfprintf_r+0xd7e>
    4d6c:	2f10      	cmp	r7, #16
    4d6e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 4e34 <_vfprintf_r+0x1064>
    4d72:	dd4e      	ble.n	4e12 <_vfprintf_r+0x1042>
    4d74:	4643      	mov	r3, r8
    4d76:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    4d7a:	46a8      	mov	r8, r5
    4d7c:	f04f 0a10 	mov.w	sl, #16
    4d80:	f10b 0b0c 	add.w	fp, fp, #12
    4d84:	461d      	mov	r5, r3
    4d86:	e002      	b.n	4d8e <_vfprintf_r+0xfbe>
    4d88:	3f10      	subs	r7, #16
    4d8a:	2f10      	cmp	r7, #16
    4d8c:	dd3e      	ble.n	4e0c <_vfprintf_r+0x103c>
    4d8e:	f8c4 a004 	str.w	sl, [r4, #4]
    4d92:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4d96:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4d9a:	3301      	adds	r3, #1
    4d9c:	6025      	str	r5, [r4, #0]
    4d9e:	3210      	adds	r2, #16
    4da0:	2b07      	cmp	r3, #7
    4da2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4da6:	f104 0408 	add.w	r4, r4, #8
    4daa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4dae:	ddeb      	ble.n	4d88 <_vfprintf_r+0xfb8>
    4db0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4db4:	4648      	mov	r0, r9
    4db6:	4631      	mov	r1, r6
    4db8:	465a      	mov	r2, fp
    4dba:	3404      	adds	r4, #4
    4dbc:	f7fe fffa 	bl	3db4 <__sprint_r>
    4dc0:	2800      	cmp	r0, #0
    4dc2:	d0e1      	beq.n	4d88 <_vfprintf_r+0xfb8>
    4dc4:	f7ff b924 	b.w	4010 <_vfprintf_r+0x240>
    4dc8:	9816      	ldr	r0, [sp, #88]	; 0x58
    4dca:	2130      	movs	r1, #48	; 0x30
    4dcc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4dd0:	2201      	movs	r2, #1
    4dd2:	2302      	movs	r3, #2
    4dd4:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    4dd8:	f04c 0c02 	orr.w	ip, ip, #2
    4ddc:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    4de0:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    4de4:	f7ff b986 	b.w	40f4 <_vfprintf_r+0x324>
    4de8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4dea:	1d01      	adds	r1, r0, #4
    4dec:	6803      	ldr	r3, [r0, #0]
    4dee:	910b      	str	r1, [sp, #44]	; 0x2c
    4df0:	469a      	mov	sl, r3
    4df2:	f04f 0b00 	mov.w	fp, #0
    4df6:	f7ff b973 	b.w	40e0 <_vfprintf_r+0x310>
    4dfa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4dfc:	1d01      	adds	r1, r0, #4
    4dfe:	6803      	ldr	r3, [r0, #0]
    4e00:	910b      	str	r1, [sp, #44]	; 0x2c
    4e02:	469a      	mov	sl, r3
    4e04:	ea4f 7bea 	mov.w	fp, sl, asr #31
    4e08:	f7ff bbad 	b.w	4566 <_vfprintf_r+0x796>
    4e0c:	462b      	mov	r3, r5
    4e0e:	4645      	mov	r5, r8
    4e10:	4698      	mov	r8, r3
    4e12:	6067      	str	r7, [r4, #4]
    4e14:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4e18:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4e1c:	3301      	adds	r3, #1
    4e1e:	f8c4 8000 	str.w	r8, [r4]
    4e22:	19d2      	adds	r2, r2, r7
    4e24:	2b07      	cmp	r3, #7
    4e26:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4e2a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4e2e:	f77f ae8d 	ble.w	4b4c <_vfprintf_r+0xd7c>
    4e32:	e6ad      	b.n	4b90 <_vfprintf_r+0xdc0>
    4e34:	0000a0a8 	.word	0x0000a0a8
    4e38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4e3c:	4648      	mov	r0, r9
    4e3e:	4631      	mov	r1, r6
    4e40:	320c      	adds	r2, #12
    4e42:	f7fe ffb7 	bl	3db4 <__sprint_r>
    4e46:	2800      	cmp	r0, #0
    4e48:	f47f a8e2 	bne.w	4010 <_vfprintf_r+0x240>
    4e4c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4e50:	3404      	adds	r4, #4
    4e52:	e660      	b.n	4b16 <_vfprintf_r+0xd46>
    4e54:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4e58:	4648      	mov	r0, r9
    4e5a:	4631      	mov	r1, r6
    4e5c:	320c      	adds	r2, #12
    4e5e:	f7fe ffa9 	bl	3db4 <__sprint_r>
    4e62:	2800      	cmp	r0, #0
    4e64:	f47f a8d4 	bne.w	4010 <_vfprintf_r+0x240>
    4e68:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4e6c:	3404      	adds	r4, #4
    4e6e:	e640      	b.n	4af2 <_vfprintf_r+0xd22>
    4e70:	2830      	cmp	r0, #48	; 0x30
    4e72:	f000 82ec 	beq.w	544e <_vfprintf_r+0x167e>
    4e76:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4e78:	2330      	movs	r3, #48	; 0x30
    4e7a:	f800 3d01 	strb.w	r3, [r0, #-1]!
    4e7e:	9918      	ldr	r1, [sp, #96]	; 0x60
    4e80:	9013      	str	r0, [sp, #76]	; 0x4c
    4e82:	1a09      	subs	r1, r1, r0
    4e84:	9110      	str	r1, [sp, #64]	; 0x40
    4e86:	f7ff b96a 	b.w	415e <_vfprintf_r+0x38e>
    4e8a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4e8e:	4648      	mov	r0, r9
    4e90:	4631      	mov	r1, r6
    4e92:	320c      	adds	r2, #12
    4e94:	f7fe ff8e 	bl	3db4 <__sprint_r>
    4e98:	2800      	cmp	r0, #0
    4e9a:	f47f a8b9 	bne.w	4010 <_vfprintf_r+0x240>
    4e9e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4ea2:	3404      	adds	r4, #4
    4ea4:	f7ff b9f8 	b.w	4298 <_vfprintf_r+0x4c8>
    4ea8:	f1da 0a00 	rsbs	sl, sl, #0
    4eac:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    4eb0:	232d      	movs	r3, #45	; 0x2d
    4eb2:	ea5a 0c0b 	orrs.w	ip, sl, fp
    4eb6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    4eba:	bf0c      	ite	eq
    4ebc:	2200      	moveq	r2, #0
    4ebe:	2201      	movne	r2, #1
    4ec0:	2301      	movs	r3, #1
    4ec2:	f7ff b91b 	b.w	40fc <_vfprintf_r+0x32c>
    4ec6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4ec8:	462b      	mov	r3, r5
    4eca:	782a      	ldrb	r2, [r5, #0]
    4ecc:	910b      	str	r1, [sp, #44]	; 0x2c
    4ece:	f7ff b82a 	b.w	3f26 <_vfprintf_r+0x156>
    4ed2:	462a      	mov	r2, r5
    4ed4:	4645      	mov	r5, r8
    4ed6:	4690      	mov	r8, r2
    4ed8:	605f      	str	r7, [r3, #4]
    4eda:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4ede:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4ee2:	3201      	adds	r2, #1
    4ee4:	f8c3 8000 	str.w	r8, [r3]
    4ee8:	19c9      	adds	r1, r1, r7
    4eea:	2a07      	cmp	r2, #7
    4eec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4ef0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4ef4:	f73f adce 	bgt.w	4a94 <_vfprintf_r+0xcc4>
    4ef8:	3308      	adds	r3, #8
    4efa:	f7ff ba30 	b.w	435e <_vfprintf_r+0x58e>
    4efe:	980a      	ldr	r0, [sp, #40]	; 0x28
    4f00:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    4f04:	f000 81ed 	beq.w	52e2 <_vfprintf_r+0x1512>
    4f08:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4f0a:	4613      	mov	r3, r2
    4f0c:	1d0a      	adds	r2, r1, #4
    4f0e:	920b      	str	r2, [sp, #44]	; 0x2c
    4f10:	f8b1 a000 	ldrh.w	sl, [r1]
    4f14:	f1ba 0200 	subs.w	r2, sl, #0
    4f18:	bf18      	it	ne
    4f1a:	2201      	movne	r2, #1
    4f1c:	46d2      	mov	sl, sl
    4f1e:	f04f 0b00 	mov.w	fp, #0
    4f22:	f7ff b8e7 	b.w	40f4 <_vfprintf_r+0x324>
    4f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4f28:	f013 0f40 	tst.w	r3, #64	; 0x40
    4f2c:	f000 81cc 	beq.w	52c8 <_vfprintf_r+0x14f8>
    4f30:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4f32:	2301      	movs	r3, #1
    4f34:	1d01      	adds	r1, r0, #4
    4f36:	910b      	str	r1, [sp, #44]	; 0x2c
    4f38:	f8b0 a000 	ldrh.w	sl, [r0]
    4f3c:	f1ba 0200 	subs.w	r2, sl, #0
    4f40:	bf18      	it	ne
    4f42:	2201      	movne	r2, #1
    4f44:	46d2      	mov	sl, sl
    4f46:	f04f 0b00 	mov.w	fp, #0
    4f4a:	f7ff b8d3 	b.w	40f4 <_vfprintf_r+0x324>
    4f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4f50:	f013 0f10 	tst.w	r3, #16
    4f54:	f000 81a4 	beq.w	52a0 <_vfprintf_r+0x14d0>
    4f58:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4f5a:	9911      	ldr	r1, [sp, #68]	; 0x44
    4f5c:	f100 0a04 	add.w	sl, r0, #4
    4f60:	6803      	ldr	r3, [r0, #0]
    4f62:	6019      	str	r1, [r3, #0]
    4f64:	f7fe bf9c 	b.w	3ea0 <_vfprintf_r+0xd0>
    4f68:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4f6a:	1dc3      	adds	r3, r0, #7
    4f6c:	f023 0307 	bic.w	r3, r3, #7
    4f70:	f103 0108 	add.w	r1, r3, #8
    4f74:	910b      	str	r1, [sp, #44]	; 0x2c
    4f76:	f8d3 8004 	ldr.w	r8, [r3, #4]
    4f7a:	f8d3 a000 	ldr.w	sl, [r3]
    4f7e:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    4f82:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    4f86:	f7ff bb11 	b.w	45ac <_vfprintf_r+0x7dc>
    4f8a:	462a      	mov	r2, r5
    4f8c:	4645      	mov	r5, r8
    4f8e:	4690      	mov	r8, r2
    4f90:	605c      	str	r4, [r3, #4]
    4f92:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4f96:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4f9a:	3201      	adds	r2, #1
    4f9c:	f8c3 8000 	str.w	r8, [r3]
    4fa0:	1909      	adds	r1, r1, r4
    4fa2:	2a07      	cmp	r2, #7
    4fa4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4fa8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4fac:	f300 82ea 	bgt.w	5584 <_vfprintf_r+0x17b4>
    4fb0:	3308      	adds	r3, #8
    4fb2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4fb4:	f011 0f01 	tst.w	r1, #1
    4fb8:	f43f a9d1 	beq.w	435e <_vfprintf_r+0x58e>
    4fbc:	2201      	movs	r2, #1
    4fbe:	605a      	str	r2, [r3, #4]
    4fc0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4fc4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4fc8:	3201      	adds	r2, #1
    4fca:	981d      	ldr	r0, [sp, #116]	; 0x74
    4fcc:	3101      	adds	r1, #1
    4fce:	2a07      	cmp	r2, #7
    4fd0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4fd4:	6018      	str	r0, [r3, #0]
    4fd6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4fda:	f73f ad5b 	bgt.w	4a94 <_vfprintf_r+0xcc4>
    4fde:	3308      	adds	r3, #8
    4fe0:	f7ff b9bd 	b.w	435e <_vfprintf_r+0x58e>
    4fe4:	232d      	movs	r3, #45	; 0x2d
    4fe6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    4fea:	f7ff baf2 	b.w	45d2 <_vfprintf_r+0x802>
    4fee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4ff2:	4648      	mov	r0, r9
    4ff4:	4631      	mov	r1, r6
    4ff6:	320c      	adds	r2, #12
    4ff8:	f7fe fedc 	bl	3db4 <__sprint_r>
    4ffc:	2800      	cmp	r0, #0
    4ffe:	f47f a807 	bne.w	4010 <_vfprintf_r+0x240>
    5002:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5006:	3304      	adds	r3, #4
    5008:	e456      	b.n	48b8 <_vfprintf_r+0xae8>
    500a:	2301      	movs	r3, #1
    500c:	6063      	str	r3, [r4, #4]
    500e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5012:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
    5016:	f2c0 0300 	movt	r3, #0
    501a:	6023      	str	r3, [r4, #0]
    501c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5020:	3201      	adds	r2, #1
    5022:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5026:	3301      	adds	r3, #1
    5028:	2a07      	cmp	r2, #7
    502a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    502e:	bfd8      	it	le
    5030:	f104 0308 	addle.w	r3, r4, #8
    5034:	f300 8187 	bgt.w	5346 <_vfprintf_r+0x1576>
    5038:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    503c:	b93a      	cbnz	r2, 504e <_vfprintf_r+0x127e>
    503e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    5040:	b92a      	cbnz	r2, 504e <_vfprintf_r+0x127e>
    5042:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5046:	f01c 0f01 	tst.w	ip, #1
    504a:	f43f a988 	beq.w	435e <_vfprintf_r+0x58e>
    504e:	2201      	movs	r2, #1
    5050:	605a      	str	r2, [r3, #4]
    5052:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5056:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    505a:	3201      	adds	r2, #1
    505c:	981d      	ldr	r0, [sp, #116]	; 0x74
    505e:	3101      	adds	r1, #1
    5060:	2a07      	cmp	r2, #7
    5062:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5066:	6018      	str	r0, [r3, #0]
    5068:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    506c:	f300 8179 	bgt.w	5362 <_vfprintf_r+0x1592>
    5070:	3308      	adds	r3, #8
    5072:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    5076:	427f      	negs	r7, r7
    5078:	2f00      	cmp	r7, #0
    507a:	f340 81b3 	ble.w	53e4 <_vfprintf_r+0x1614>
    507e:	2f10      	cmp	r7, #16
    5080:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 56d4 <_vfprintf_r+0x1904>
    5084:	f340 81d2 	ble.w	542c <_vfprintf_r+0x165c>
    5088:	4642      	mov	r2, r8
    508a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    508e:	46a8      	mov	r8, r5
    5090:	2410      	movs	r4, #16
    5092:	f10a 0a0c 	add.w	sl, sl, #12
    5096:	4615      	mov	r5, r2
    5098:	e003      	b.n	50a2 <_vfprintf_r+0x12d2>
    509a:	3f10      	subs	r7, #16
    509c:	2f10      	cmp	r7, #16
    509e:	f340 81c2 	ble.w	5426 <_vfprintf_r+0x1656>
    50a2:	605c      	str	r4, [r3, #4]
    50a4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    50a8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    50ac:	3201      	adds	r2, #1
    50ae:	601d      	str	r5, [r3, #0]
    50b0:	3110      	adds	r1, #16
    50b2:	2a07      	cmp	r2, #7
    50b4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    50b8:	f103 0308 	add.w	r3, r3, #8
    50bc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    50c0:	ddeb      	ble.n	509a <_vfprintf_r+0x12ca>
    50c2:	4648      	mov	r0, r9
    50c4:	4631      	mov	r1, r6
    50c6:	4652      	mov	r2, sl
    50c8:	f7fe fe74 	bl	3db4 <__sprint_r>
    50cc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    50d0:	3304      	adds	r3, #4
    50d2:	2800      	cmp	r0, #0
    50d4:	d0e1      	beq.n	509a <_vfprintf_r+0x12ca>
    50d6:	f7fe bf9b 	b.w	4010 <_vfprintf_r+0x240>
    50da:	990b      	ldr	r1, [sp, #44]	; 0x2c
    50dc:	1c6b      	adds	r3, r5, #1
    50de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    50e0:	f042 0220 	orr.w	r2, r2, #32
    50e4:	920a      	str	r2, [sp, #40]	; 0x28
    50e6:	786a      	ldrb	r2, [r5, #1]
    50e8:	910b      	str	r1, [sp, #44]	; 0x2c
    50ea:	f7fe bf1c 	b.w	3f26 <_vfprintf_r+0x156>
    50ee:	4650      	mov	r0, sl
    50f0:	4641      	mov	r1, r8
    50f2:	f003 fb9f 	bl	8834 <__isnand>
    50f6:	2800      	cmp	r0, #0
    50f8:	f040 80ff 	bne.w	52fa <_vfprintf_r+0x152a>
    50fc:	f1b7 3fff 	cmp.w	r7, #4294967295
    5100:	f000 8251 	beq.w	55a6 <_vfprintf_r+0x17d6>
    5104:	9816      	ldr	r0, [sp, #88]	; 0x58
    5106:	2867      	cmp	r0, #103	; 0x67
    5108:	bf14      	ite	ne
    510a:	2300      	movne	r3, #0
    510c:	2301      	moveq	r3, #1
    510e:	2847      	cmp	r0, #71	; 0x47
    5110:	bf08      	it	eq
    5112:	f043 0301 	orreq.w	r3, r3, #1
    5116:	b113      	cbz	r3, 511e <_vfprintf_r+0x134e>
    5118:	2f00      	cmp	r7, #0
    511a:	bf08      	it	eq
    511c:	2701      	moveq	r7, #1
    511e:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    5122:	4643      	mov	r3, r8
    5124:	4652      	mov	r2, sl
    5126:	990a      	ldr	r1, [sp, #40]	; 0x28
    5128:	e9c0 2300 	strd	r2, r3, [r0]
    512c:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    5130:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    5134:	910a      	str	r1, [sp, #40]	; 0x28
    5136:	2b00      	cmp	r3, #0
    5138:	f2c0 8264 	blt.w	5604 <_vfprintf_r+0x1834>
    513c:	2100      	movs	r1, #0
    513e:	9117      	str	r1, [sp, #92]	; 0x5c
    5140:	9816      	ldr	r0, [sp, #88]	; 0x58
    5142:	2866      	cmp	r0, #102	; 0x66
    5144:	bf14      	ite	ne
    5146:	2300      	movne	r3, #0
    5148:	2301      	moveq	r3, #1
    514a:	2846      	cmp	r0, #70	; 0x46
    514c:	bf08      	it	eq
    514e:	f043 0301 	orreq.w	r3, r3, #1
    5152:	9310      	str	r3, [sp, #64]	; 0x40
    5154:	2b00      	cmp	r3, #0
    5156:	f000 81d1 	beq.w	54fc <_vfprintf_r+0x172c>
    515a:	46bc      	mov	ip, r7
    515c:	2303      	movs	r3, #3
    515e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    5162:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    5166:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    516a:	4648      	mov	r0, r9
    516c:	9300      	str	r3, [sp, #0]
    516e:	9102      	str	r1, [sp, #8]
    5170:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    5174:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5178:	310c      	adds	r1, #12
    517a:	f8cd c004 	str.w	ip, [sp, #4]
    517e:	9103      	str	r1, [sp, #12]
    5180:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    5184:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    5188:	9104      	str	r1, [sp, #16]
    518a:	f000 fbc5 	bl	5918 <_dtoa_r>
    518e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5190:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    5194:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    5198:	bf18      	it	ne
    519a:	2301      	movne	r3, #1
    519c:	2a47      	cmp	r2, #71	; 0x47
    519e:	bf0c      	ite	eq
    51a0:	2300      	moveq	r3, #0
    51a2:	f003 0301 	andne.w	r3, r3, #1
    51a6:	9013      	str	r0, [sp, #76]	; 0x4c
    51a8:	b933      	cbnz	r3, 51b8 <_vfprintf_r+0x13e8>
    51aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    51ac:	f013 0f01 	tst.w	r3, #1
    51b0:	bf08      	it	eq
    51b2:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    51b6:	d016      	beq.n	51e6 <_vfprintf_r+0x1416>
    51b8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    51ba:	9910      	ldr	r1, [sp, #64]	; 0x40
    51bc:	eb00 0b0c 	add.w	fp, r0, ip
    51c0:	b131      	cbz	r1, 51d0 <_vfprintf_r+0x1400>
    51c2:	7803      	ldrb	r3, [r0, #0]
    51c4:	2b30      	cmp	r3, #48	; 0x30
    51c6:	f000 80da 	beq.w	537e <_vfprintf_r+0x15ae>
    51ca:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    51ce:	449b      	add	fp, r3
    51d0:	4650      	mov	r0, sl
    51d2:	2200      	movs	r2, #0
    51d4:	2300      	movs	r3, #0
    51d6:	4641      	mov	r1, r8
    51d8:	f004 fae0 	bl	979c <__aeabi_dcmpeq>
    51dc:	2800      	cmp	r0, #0
    51de:	f000 81c2 	beq.w	5566 <_vfprintf_r+0x1796>
    51e2:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    51e6:	9a16      	ldr	r2, [sp, #88]	; 0x58
    51e8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    51ea:	2a67      	cmp	r2, #103	; 0x67
    51ec:	bf14      	ite	ne
    51ee:	2300      	movne	r3, #0
    51f0:	2301      	moveq	r3, #1
    51f2:	2a47      	cmp	r2, #71	; 0x47
    51f4:	bf08      	it	eq
    51f6:	f043 0301 	orreq.w	r3, r3, #1
    51fa:	ebc0 000b 	rsb	r0, r0, fp
    51fe:	901a      	str	r0, [sp, #104]	; 0x68
    5200:	2b00      	cmp	r3, #0
    5202:	f000 818a 	beq.w	551a <_vfprintf_r+0x174a>
    5206:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    520a:	f111 0f03 	cmn.w	r1, #3
    520e:	9110      	str	r1, [sp, #64]	; 0x40
    5210:	db02      	blt.n	5218 <_vfprintf_r+0x1448>
    5212:	428f      	cmp	r7, r1
    5214:	f280 818c 	bge.w	5530 <_vfprintf_r+0x1760>
    5218:	9a16      	ldr	r2, [sp, #88]	; 0x58
    521a:	3a02      	subs	r2, #2
    521c:	9216      	str	r2, [sp, #88]	; 0x58
    521e:	9910      	ldr	r1, [sp, #64]	; 0x40
    5220:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5222:	1e4b      	subs	r3, r1, #1
    5224:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    5228:	2b00      	cmp	r3, #0
    522a:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    522e:	f2c0 8234 	blt.w	569a <_vfprintf_r+0x18ca>
    5232:	222b      	movs	r2, #43	; 0x2b
    5234:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    5238:	2b09      	cmp	r3, #9
    523a:	f300 81b6 	bgt.w	55aa <_vfprintf_r+0x17da>
    523e:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    5242:	3330      	adds	r3, #48	; 0x30
    5244:	3204      	adds	r2, #4
    5246:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    524a:	2330      	movs	r3, #48	; 0x30
    524c:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    5250:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    5254:	981a      	ldr	r0, [sp, #104]	; 0x68
    5256:	991a      	ldr	r1, [sp, #104]	; 0x68
    5258:	1ad3      	subs	r3, r2, r3
    525a:	1818      	adds	r0, r3, r0
    525c:	931c      	str	r3, [sp, #112]	; 0x70
    525e:	2901      	cmp	r1, #1
    5260:	9010      	str	r0, [sp, #64]	; 0x40
    5262:	f340 8210 	ble.w	5686 <_vfprintf_r+0x18b6>
    5266:	9810      	ldr	r0, [sp, #64]	; 0x40
    5268:	3001      	adds	r0, #1
    526a:	9010      	str	r0, [sp, #64]	; 0x40
    526c:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    5270:	910c      	str	r1, [sp, #48]	; 0x30
    5272:	9817      	ldr	r0, [sp, #92]	; 0x5c
    5274:	2800      	cmp	r0, #0
    5276:	f000 816e 	beq.w	5556 <_vfprintf_r+0x1786>
    527a:	232d      	movs	r3, #45	; 0x2d
    527c:	2100      	movs	r1, #0
    527e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    5282:	9117      	str	r1, [sp, #92]	; 0x5c
    5284:	f7fe bf74 	b.w	4170 <_vfprintf_r+0x3a0>
    5288:	9a10      	ldr	r2, [sp, #64]	; 0x40
    528a:	f04f 0c00 	mov.w	ip, #0
    528e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5292:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    5296:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    529a:	920c      	str	r2, [sp, #48]	; 0x30
    529c:	f7fe bf67 	b.w	416e <_vfprintf_r+0x39e>
    52a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    52a2:	f012 0f40 	tst.w	r2, #64	; 0x40
    52a6:	bf17      	itett	ne
    52a8:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    52aa:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    52ac:	9911      	ldrne	r1, [sp, #68]	; 0x44
    52ae:	f100 0a04 	addne.w	sl, r0, #4
    52b2:	bf11      	iteee	ne
    52b4:	6803      	ldrne	r3, [r0, #0]
    52b6:	f102 0a04 	addeq.w	sl, r2, #4
    52ba:	6813      	ldreq	r3, [r2, #0]
    52bc:	9811      	ldreq	r0, [sp, #68]	; 0x44
    52be:	bf14      	ite	ne
    52c0:	8019      	strhne	r1, [r3, #0]
    52c2:	6018      	streq	r0, [r3, #0]
    52c4:	f7fe bdec 	b.w	3ea0 <_vfprintf_r+0xd0>
    52c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    52ca:	1d13      	adds	r3, r2, #4
    52cc:	930b      	str	r3, [sp, #44]	; 0x2c
    52ce:	6811      	ldr	r1, [r2, #0]
    52d0:	2301      	movs	r3, #1
    52d2:	1e0a      	subs	r2, r1, #0
    52d4:	bf18      	it	ne
    52d6:	2201      	movne	r2, #1
    52d8:	468a      	mov	sl, r1
    52da:	f04f 0b00 	mov.w	fp, #0
    52de:	f7fe bf09 	b.w	40f4 <_vfprintf_r+0x324>
    52e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    52e4:	1d02      	adds	r2, r0, #4
    52e6:	920b      	str	r2, [sp, #44]	; 0x2c
    52e8:	6801      	ldr	r1, [r0, #0]
    52ea:	1e0a      	subs	r2, r1, #0
    52ec:	bf18      	it	ne
    52ee:	2201      	movne	r2, #1
    52f0:	468a      	mov	sl, r1
    52f2:	f04f 0b00 	mov.w	fp, #0
    52f6:	f7fe befd 	b.w	40f4 <_vfprintf_r+0x324>
    52fa:	f24a 02d8 	movw	r2, #41176	; 0xa0d8
    52fe:	f24a 03d4 	movw	r3, #41172	; 0xa0d4
    5302:	9916      	ldr	r1, [sp, #88]	; 0x58
    5304:	f2c0 0300 	movt	r3, #0
    5308:	f2c0 0200 	movt	r2, #0
    530c:	2003      	movs	r0, #3
    530e:	2947      	cmp	r1, #71	; 0x47
    5310:	bfd8      	it	le
    5312:	461a      	movle	r2, r3
    5314:	9213      	str	r2, [sp, #76]	; 0x4c
    5316:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5318:	900c      	str	r0, [sp, #48]	; 0x30
    531a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    531e:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    5322:	920a      	str	r2, [sp, #40]	; 0x28
    5324:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5328:	9010      	str	r0, [sp, #64]	; 0x40
    532a:	f7fe bf20 	b.w	416e <_vfprintf_r+0x39e>
    532e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5332:	4648      	mov	r0, r9
    5334:	4631      	mov	r1, r6
    5336:	320c      	adds	r2, #12
    5338:	f7fe fd3c 	bl	3db4 <__sprint_r>
    533c:	2800      	cmp	r0, #0
    533e:	f47e ae67 	bne.w	4010 <_vfprintf_r+0x240>
    5342:	f7fe be62 	b.w	400a <_vfprintf_r+0x23a>
    5346:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    534a:	4648      	mov	r0, r9
    534c:	4631      	mov	r1, r6
    534e:	320c      	adds	r2, #12
    5350:	f7fe fd30 	bl	3db4 <__sprint_r>
    5354:	2800      	cmp	r0, #0
    5356:	f47e ae5b 	bne.w	4010 <_vfprintf_r+0x240>
    535a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    535e:	3304      	adds	r3, #4
    5360:	e66a      	b.n	5038 <_vfprintf_r+0x1268>
    5362:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5366:	4648      	mov	r0, r9
    5368:	4631      	mov	r1, r6
    536a:	320c      	adds	r2, #12
    536c:	f7fe fd22 	bl	3db4 <__sprint_r>
    5370:	2800      	cmp	r0, #0
    5372:	f47e ae4d 	bne.w	4010 <_vfprintf_r+0x240>
    5376:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    537a:	3304      	adds	r3, #4
    537c:	e679      	b.n	5072 <_vfprintf_r+0x12a2>
    537e:	4650      	mov	r0, sl
    5380:	2200      	movs	r2, #0
    5382:	2300      	movs	r3, #0
    5384:	4641      	mov	r1, r8
    5386:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    538a:	f004 fa07 	bl	979c <__aeabi_dcmpeq>
    538e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    5392:	2800      	cmp	r0, #0
    5394:	f47f af19 	bne.w	51ca <_vfprintf_r+0x13fa>
    5398:	f1cc 0301 	rsb	r3, ip, #1
    539c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    53a0:	e715      	b.n	51ce <_vfprintf_r+0x13fe>
    53a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    53a4:	4252      	negs	r2, r2
    53a6:	920f      	str	r2, [sp, #60]	; 0x3c
    53a8:	f7ff b887 	b.w	44ba <_vfprintf_r+0x6ea>
    53ac:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    53b0:	4648      	mov	r0, r9
    53b2:	4631      	mov	r1, r6
    53b4:	320c      	adds	r2, #12
    53b6:	f7fe fcfd 	bl	3db4 <__sprint_r>
    53ba:	2800      	cmp	r0, #0
    53bc:	f47e ae28 	bne.w	4010 <_vfprintf_r+0x240>
    53c0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    53c4:	3304      	adds	r3, #4
    53c6:	f7ff ba93 	b.w	48f0 <_vfprintf_r+0xb20>
    53ca:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    53ce:	4648      	mov	r0, r9
    53d0:	4631      	mov	r1, r6
    53d2:	320c      	adds	r2, #12
    53d4:	f7fe fcee 	bl	3db4 <__sprint_r>
    53d8:	2800      	cmp	r0, #0
    53da:	f47e ae19 	bne.w	4010 <_vfprintf_r+0x240>
    53de:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    53e2:	3304      	adds	r3, #4
    53e4:	991a      	ldr	r1, [sp, #104]	; 0x68
    53e6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    53e8:	6059      	str	r1, [r3, #4]
    53ea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    53ee:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    53f2:	6018      	str	r0, [r3, #0]
    53f4:	3201      	adds	r2, #1
    53f6:	981a      	ldr	r0, [sp, #104]	; 0x68
    53f8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    53fc:	1809      	adds	r1, r1, r0
    53fe:	2a07      	cmp	r2, #7
    5400:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5404:	f73f ab46 	bgt.w	4a94 <_vfprintf_r+0xcc4>
    5408:	3308      	adds	r3, #8
    540a:	f7fe bfa8 	b.w	435e <_vfprintf_r+0x58e>
    540e:	2100      	movs	r1, #0
    5410:	9117      	str	r1, [sp, #92]	; 0x5c
    5412:	f7fe fc9f 	bl	3d54 <strlen>
    5416:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    541a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    541e:	9010      	str	r0, [sp, #64]	; 0x40
    5420:	920c      	str	r2, [sp, #48]	; 0x30
    5422:	f7fe bea4 	b.w	416e <_vfprintf_r+0x39e>
    5426:	462a      	mov	r2, r5
    5428:	4645      	mov	r5, r8
    542a:	4690      	mov	r8, r2
    542c:	605f      	str	r7, [r3, #4]
    542e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5432:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5436:	3201      	adds	r2, #1
    5438:	f8c3 8000 	str.w	r8, [r3]
    543c:	19c9      	adds	r1, r1, r7
    543e:	2a07      	cmp	r2, #7
    5440:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5444:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5448:	dcbf      	bgt.n	53ca <_vfprintf_r+0x15fa>
    544a:	3308      	adds	r3, #8
    544c:	e7ca      	b.n	53e4 <_vfprintf_r+0x1614>
    544e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    5450:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5452:	1a51      	subs	r1, r2, r1
    5454:	9110      	str	r1, [sp, #64]	; 0x40
    5456:	f7fe be82 	b.w	415e <_vfprintf_r+0x38e>
    545a:	4648      	mov	r0, r9
    545c:	4631      	mov	r1, r6
    545e:	f000 f949 	bl	56f4 <__swsetup_r>
    5462:	2800      	cmp	r0, #0
    5464:	f47e add8 	bne.w	4018 <_vfprintf_r+0x248>
    5468:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    546c:	fa1f f38c 	uxth.w	r3, ip
    5470:	f7fe bcf6 	b.w	3e60 <_vfprintf_r+0x90>
    5474:	2f06      	cmp	r7, #6
    5476:	bf28      	it	cs
    5478:	2706      	movcs	r7, #6
    547a:	f24a 01f0 	movw	r1, #41200	; 0xa0f0
    547e:	f2c0 0100 	movt	r1, #0
    5482:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    5486:	9710      	str	r7, [sp, #64]	; 0x40
    5488:	9113      	str	r1, [sp, #76]	; 0x4c
    548a:	920c      	str	r2, [sp, #48]	; 0x30
    548c:	f7fe bfe8 	b.w	4460 <_vfprintf_r+0x690>
    5490:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5494:	4648      	mov	r0, r9
    5496:	4631      	mov	r1, r6
    5498:	320c      	adds	r2, #12
    549a:	f7fe fc8b 	bl	3db4 <__sprint_r>
    549e:	2800      	cmp	r0, #0
    54a0:	f47e adb6 	bne.w	4010 <_vfprintf_r+0x240>
    54a4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    54a8:	3304      	adds	r3, #4
    54aa:	f7ff bbc8 	b.w	4c3e <_vfprintf_r+0xe6e>
    54ae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    54b2:	4648      	mov	r0, r9
    54b4:	4631      	mov	r1, r6
    54b6:	320c      	adds	r2, #12
    54b8:	f7fe fc7c 	bl	3db4 <__sprint_r>
    54bc:	2800      	cmp	r0, #0
    54be:	f47e ada7 	bne.w	4010 <_vfprintf_r+0x240>
    54c2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    54c6:	3304      	adds	r3, #4
    54c8:	f7ff bace 	b.w	4a68 <_vfprintf_r+0xc98>
    54cc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    54d0:	4648      	mov	r0, r9
    54d2:	4631      	mov	r1, r6
    54d4:	320c      	adds	r2, #12
    54d6:	f7fe fc6d 	bl	3db4 <__sprint_r>
    54da:	2800      	cmp	r0, #0
    54dc:	f47e ad98 	bne.w	4010 <_vfprintf_r+0x240>
    54e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    54e4:	3404      	adds	r4, #4
    54e6:	f7ff baa9 	b.w	4a3c <_vfprintf_r+0xc6c>
    54ea:	9710      	str	r7, [sp, #64]	; 0x40
    54ec:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    54f0:	9017      	str	r0, [sp, #92]	; 0x5c
    54f2:	970c      	str	r7, [sp, #48]	; 0x30
    54f4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    54f8:	f7fe be39 	b.w	416e <_vfprintf_r+0x39e>
    54fc:	9916      	ldr	r1, [sp, #88]	; 0x58
    54fe:	2965      	cmp	r1, #101	; 0x65
    5500:	bf14      	ite	ne
    5502:	2300      	movne	r3, #0
    5504:	2301      	moveq	r3, #1
    5506:	2945      	cmp	r1, #69	; 0x45
    5508:	bf08      	it	eq
    550a:	f043 0301 	orreq.w	r3, r3, #1
    550e:	2b00      	cmp	r3, #0
    5510:	d046      	beq.n	55a0 <_vfprintf_r+0x17d0>
    5512:	f107 0c01 	add.w	ip, r7, #1
    5516:	2302      	movs	r3, #2
    5518:	e621      	b.n	515e <_vfprintf_r+0x138e>
    551a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    551c:	2b65      	cmp	r3, #101	; 0x65
    551e:	dd76      	ble.n	560e <_vfprintf_r+0x183e>
    5520:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5522:	2a66      	cmp	r2, #102	; 0x66
    5524:	bf1c      	itt	ne
    5526:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    552a:	9310      	strne	r3, [sp, #64]	; 0x40
    552c:	f000 8083 	beq.w	5636 <_vfprintf_r+0x1866>
    5530:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    5532:	9810      	ldr	r0, [sp, #64]	; 0x40
    5534:	4283      	cmp	r3, r0
    5536:	dc6e      	bgt.n	5616 <_vfprintf_r+0x1846>
    5538:	990a      	ldr	r1, [sp, #40]	; 0x28
    553a:	f011 0f01 	tst.w	r1, #1
    553e:	f040 808e 	bne.w	565e <_vfprintf_r+0x188e>
    5542:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    5546:	2367      	movs	r3, #103	; 0x67
    5548:	920c      	str	r2, [sp, #48]	; 0x30
    554a:	9316      	str	r3, [sp, #88]	; 0x58
    554c:	e691      	b.n	5272 <_vfprintf_r+0x14a2>
    554e:	2700      	movs	r7, #0
    5550:	461d      	mov	r5, r3
    5552:	f7fe bce9 	b.w	3f28 <_vfprintf_r+0x158>
    5556:	9910      	ldr	r1, [sp, #64]	; 0x40
    5558:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    555c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    5560:	910c      	str	r1, [sp, #48]	; 0x30
    5562:	f7fe be04 	b.w	416e <_vfprintf_r+0x39e>
    5566:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    556a:	459b      	cmp	fp, r3
    556c:	bf98      	it	ls
    556e:	469b      	movls	fp, r3
    5570:	f67f ae39 	bls.w	51e6 <_vfprintf_r+0x1416>
    5574:	2230      	movs	r2, #48	; 0x30
    5576:	f803 2b01 	strb.w	r2, [r3], #1
    557a:	459b      	cmp	fp, r3
    557c:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    5580:	d8f9      	bhi.n	5576 <_vfprintf_r+0x17a6>
    5582:	e630      	b.n	51e6 <_vfprintf_r+0x1416>
    5584:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5588:	4648      	mov	r0, r9
    558a:	4631      	mov	r1, r6
    558c:	320c      	adds	r2, #12
    558e:	f7fe fc11 	bl	3db4 <__sprint_r>
    5592:	2800      	cmp	r0, #0
    5594:	f47e ad3c 	bne.w	4010 <_vfprintf_r+0x240>
    5598:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    559c:	3304      	adds	r3, #4
    559e:	e508      	b.n	4fb2 <_vfprintf_r+0x11e2>
    55a0:	46bc      	mov	ip, r7
    55a2:	3302      	adds	r3, #2
    55a4:	e5db      	b.n	515e <_vfprintf_r+0x138e>
    55a6:	3707      	adds	r7, #7
    55a8:	e5b9      	b.n	511e <_vfprintf_r+0x134e>
    55aa:	f246 6c67 	movw	ip, #26215	; 0x6667
    55ae:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    55b2:	3103      	adds	r1, #3
    55b4:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    55b8:	fb8c 2003 	smull	r2, r0, ip, r3
    55bc:	17da      	asrs	r2, r3, #31
    55be:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    55c2:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    55c6:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    55ca:	4613      	mov	r3, r2
    55cc:	3030      	adds	r0, #48	; 0x30
    55ce:	2a09      	cmp	r2, #9
    55d0:	f801 0d01 	strb.w	r0, [r1, #-1]!
    55d4:	dcf0      	bgt.n	55b8 <_vfprintf_r+0x17e8>
    55d6:	3330      	adds	r3, #48	; 0x30
    55d8:	1e48      	subs	r0, r1, #1
    55da:	b2da      	uxtb	r2, r3
    55dc:	f801 2c01 	strb.w	r2, [r1, #-1]
    55e0:	9b07      	ldr	r3, [sp, #28]
    55e2:	4283      	cmp	r3, r0
    55e4:	d96a      	bls.n	56bc <_vfprintf_r+0x18ec>
    55e6:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    55ea:	3303      	adds	r3, #3
    55ec:	e001      	b.n	55f2 <_vfprintf_r+0x1822>
    55ee:	f811 2b01 	ldrb.w	r2, [r1], #1
    55f2:	f803 2c01 	strb.w	r2, [r3, #-1]
    55f6:	461a      	mov	r2, r3
    55f8:	f8dd c01c 	ldr.w	ip, [sp, #28]
    55fc:	3301      	adds	r3, #1
    55fe:	458c      	cmp	ip, r1
    5600:	d8f5      	bhi.n	55ee <_vfprintf_r+0x181e>
    5602:	e625      	b.n	5250 <_vfprintf_r+0x1480>
    5604:	222d      	movs	r2, #45	; 0x2d
    5606:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    560a:	9217      	str	r2, [sp, #92]	; 0x5c
    560c:	e598      	b.n	5140 <_vfprintf_r+0x1370>
    560e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    5612:	9010      	str	r0, [sp, #64]	; 0x40
    5614:	e603      	b.n	521e <_vfprintf_r+0x144e>
    5616:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5618:	991a      	ldr	r1, [sp, #104]	; 0x68
    561a:	2b00      	cmp	r3, #0
    561c:	bfda      	itte	le
    561e:	9810      	ldrle	r0, [sp, #64]	; 0x40
    5620:	f1c0 0302 	rsble	r3, r0, #2
    5624:	2301      	movgt	r3, #1
    5626:	185b      	adds	r3, r3, r1
    5628:	2267      	movs	r2, #103	; 0x67
    562a:	9310      	str	r3, [sp, #64]	; 0x40
    562c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    5630:	9216      	str	r2, [sp, #88]	; 0x58
    5632:	930c      	str	r3, [sp, #48]	; 0x30
    5634:	e61d      	b.n	5272 <_vfprintf_r+0x14a2>
    5636:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    563a:	2800      	cmp	r0, #0
    563c:	9010      	str	r0, [sp, #64]	; 0x40
    563e:	dd31      	ble.n	56a4 <_vfprintf_r+0x18d4>
    5640:	b91f      	cbnz	r7, 564a <_vfprintf_r+0x187a>
    5642:	990a      	ldr	r1, [sp, #40]	; 0x28
    5644:	f011 0f01 	tst.w	r1, #1
    5648:	d00e      	beq.n	5668 <_vfprintf_r+0x1898>
    564a:	9810      	ldr	r0, [sp, #64]	; 0x40
    564c:	2166      	movs	r1, #102	; 0x66
    564e:	9116      	str	r1, [sp, #88]	; 0x58
    5650:	1c43      	adds	r3, r0, #1
    5652:	19db      	adds	r3, r3, r7
    5654:	9310      	str	r3, [sp, #64]	; 0x40
    5656:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    565a:	920c      	str	r2, [sp, #48]	; 0x30
    565c:	e609      	b.n	5272 <_vfprintf_r+0x14a2>
    565e:	9810      	ldr	r0, [sp, #64]	; 0x40
    5660:	2167      	movs	r1, #103	; 0x67
    5662:	9116      	str	r1, [sp, #88]	; 0x58
    5664:	3001      	adds	r0, #1
    5666:	9010      	str	r0, [sp, #64]	; 0x40
    5668:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    566c:	920c      	str	r2, [sp, #48]	; 0x30
    566e:	e600      	b.n	5272 <_vfprintf_r+0x14a2>
    5670:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5672:	781a      	ldrb	r2, [r3, #0]
    5674:	680f      	ldr	r7, [r1, #0]
    5676:	3104      	adds	r1, #4
    5678:	910b      	str	r1, [sp, #44]	; 0x2c
    567a:	2f00      	cmp	r7, #0
    567c:	bfb8      	it	lt
    567e:	f04f 37ff 	movlt.w	r7, #4294967295
    5682:	f7fe bc50 	b.w	3f26 <_vfprintf_r+0x156>
    5686:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5688:	f012 0f01 	tst.w	r2, #1
    568c:	bf04      	itt	eq
    568e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    5692:	930c      	streq	r3, [sp, #48]	; 0x30
    5694:	f43f aded 	beq.w	5272 <_vfprintf_r+0x14a2>
    5698:	e5e5      	b.n	5266 <_vfprintf_r+0x1496>
    569a:	222d      	movs	r2, #45	; 0x2d
    569c:	425b      	negs	r3, r3
    569e:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    56a2:	e5c9      	b.n	5238 <_vfprintf_r+0x1468>
    56a4:	b977      	cbnz	r7, 56c4 <_vfprintf_r+0x18f4>
    56a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    56a8:	f013 0f01 	tst.w	r3, #1
    56ac:	d10a      	bne.n	56c4 <_vfprintf_r+0x18f4>
    56ae:	f04f 0c01 	mov.w	ip, #1
    56b2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    56b6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    56ba:	e5da      	b.n	5272 <_vfprintf_r+0x14a2>
    56bc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    56c0:	3202      	adds	r2, #2
    56c2:	e5c5      	b.n	5250 <_vfprintf_r+0x1480>
    56c4:	3702      	adds	r7, #2
    56c6:	2166      	movs	r1, #102	; 0x66
    56c8:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    56cc:	9710      	str	r7, [sp, #64]	; 0x40
    56ce:	9116      	str	r1, [sp, #88]	; 0x58
    56d0:	920c      	str	r2, [sp, #48]	; 0x30
    56d2:	e5ce      	b.n	5272 <_vfprintf_r+0x14a2>
    56d4:	0000a0a8 	.word	0x0000a0a8

000056d8 <vfprintf>:
    56d8:	b410      	push	{r4}
    56da:	f240 042c 	movw	r4, #44	; 0x2c
    56de:	f2c2 0400 	movt	r4, #8192	; 0x2000
    56e2:	468c      	mov	ip, r1
    56e4:	4613      	mov	r3, r2
    56e6:	4601      	mov	r1, r0
    56e8:	4662      	mov	r2, ip
    56ea:	6820      	ldr	r0, [r4, #0]
    56ec:	bc10      	pop	{r4}
    56ee:	f7fe bb6f 	b.w	3dd0 <_vfprintf_r>
    56f2:	bf00      	nop

000056f4 <__swsetup_r>:
    56f4:	b570      	push	{r4, r5, r6, lr}
    56f6:	f240 052c 	movw	r5, #44	; 0x2c
    56fa:	f2c2 0500 	movt	r5, #8192	; 0x2000
    56fe:	4606      	mov	r6, r0
    5700:	460c      	mov	r4, r1
    5702:	6828      	ldr	r0, [r5, #0]
    5704:	b110      	cbz	r0, 570c <__swsetup_r+0x18>
    5706:	6983      	ldr	r3, [r0, #24]
    5708:	2b00      	cmp	r3, #0
    570a:	d036      	beq.n	577a <__swsetup_r+0x86>
    570c:	f24a 130c 	movw	r3, #41228	; 0xa10c
    5710:	f2c0 0300 	movt	r3, #0
    5714:	429c      	cmp	r4, r3
    5716:	d038      	beq.n	578a <__swsetup_r+0x96>
    5718:	f24a 132c 	movw	r3, #41260	; 0xa12c
    571c:	f2c0 0300 	movt	r3, #0
    5720:	429c      	cmp	r4, r3
    5722:	d041      	beq.n	57a8 <__swsetup_r+0xb4>
    5724:	f24a 134c 	movw	r3, #41292	; 0xa14c
    5728:	f2c0 0300 	movt	r3, #0
    572c:	429c      	cmp	r4, r3
    572e:	bf04      	itt	eq
    5730:	682b      	ldreq	r3, [r5, #0]
    5732:	68dc      	ldreq	r4, [r3, #12]
    5734:	89a2      	ldrh	r2, [r4, #12]
    5736:	4611      	mov	r1, r2
    5738:	b293      	uxth	r3, r2
    573a:	f013 0f08 	tst.w	r3, #8
    573e:	4618      	mov	r0, r3
    5740:	bf18      	it	ne
    5742:	6922      	ldrne	r2, [r4, #16]
    5744:	d033      	beq.n	57ae <__swsetup_r+0xba>
    5746:	b31a      	cbz	r2, 5790 <__swsetup_r+0x9c>
    5748:	f013 0101 	ands.w	r1, r3, #1
    574c:	d007      	beq.n	575e <__swsetup_r+0x6a>
    574e:	6963      	ldr	r3, [r4, #20]
    5750:	2100      	movs	r1, #0
    5752:	60a1      	str	r1, [r4, #8]
    5754:	425b      	negs	r3, r3
    5756:	61a3      	str	r3, [r4, #24]
    5758:	b142      	cbz	r2, 576c <__swsetup_r+0x78>
    575a:	2000      	movs	r0, #0
    575c:	bd70      	pop	{r4, r5, r6, pc}
    575e:	f013 0f02 	tst.w	r3, #2
    5762:	bf08      	it	eq
    5764:	6961      	ldreq	r1, [r4, #20]
    5766:	60a1      	str	r1, [r4, #8]
    5768:	2a00      	cmp	r2, #0
    576a:	d1f6      	bne.n	575a <__swsetup_r+0x66>
    576c:	89a3      	ldrh	r3, [r4, #12]
    576e:	f013 0f80 	tst.w	r3, #128	; 0x80
    5772:	d0f2      	beq.n	575a <__swsetup_r+0x66>
    5774:	f04f 30ff 	mov.w	r0, #4294967295
    5778:	bd70      	pop	{r4, r5, r6, pc}
    577a:	f001 f989 	bl	6a90 <__sinit>
    577e:	f24a 130c 	movw	r3, #41228	; 0xa10c
    5782:	f2c0 0300 	movt	r3, #0
    5786:	429c      	cmp	r4, r3
    5788:	d1c6      	bne.n	5718 <__swsetup_r+0x24>
    578a:	682b      	ldr	r3, [r5, #0]
    578c:	685c      	ldr	r4, [r3, #4]
    578e:	e7d1      	b.n	5734 <__swsetup_r+0x40>
    5790:	f403 7120 	and.w	r1, r3, #640	; 0x280
    5794:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    5798:	d0d6      	beq.n	5748 <__swsetup_r+0x54>
    579a:	4630      	mov	r0, r6
    579c:	4621      	mov	r1, r4
    579e:	f001 fcff 	bl	71a0 <__smakebuf_r>
    57a2:	89a3      	ldrh	r3, [r4, #12]
    57a4:	6922      	ldr	r2, [r4, #16]
    57a6:	e7cf      	b.n	5748 <__swsetup_r+0x54>
    57a8:	682b      	ldr	r3, [r5, #0]
    57aa:	689c      	ldr	r4, [r3, #8]
    57ac:	e7c2      	b.n	5734 <__swsetup_r+0x40>
    57ae:	f013 0f10 	tst.w	r3, #16
    57b2:	d0df      	beq.n	5774 <__swsetup_r+0x80>
    57b4:	f013 0f04 	tst.w	r3, #4
    57b8:	bf08      	it	eq
    57ba:	6922      	ldreq	r2, [r4, #16]
    57bc:	d017      	beq.n	57ee <__swsetup_r+0xfa>
    57be:	6b61      	ldr	r1, [r4, #52]	; 0x34
    57c0:	b151      	cbz	r1, 57d8 <__swsetup_r+0xe4>
    57c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
    57c6:	4299      	cmp	r1, r3
    57c8:	d003      	beq.n	57d2 <__swsetup_r+0xde>
    57ca:	4630      	mov	r0, r6
    57cc:	f001 f9e4 	bl	6b98 <_free_r>
    57d0:	89a2      	ldrh	r2, [r4, #12]
    57d2:	b290      	uxth	r0, r2
    57d4:	2300      	movs	r3, #0
    57d6:	6363      	str	r3, [r4, #52]	; 0x34
    57d8:	6922      	ldr	r2, [r4, #16]
    57da:	f64f 71db 	movw	r1, #65499	; 0xffdb
    57de:	f2c0 0100 	movt	r1, #0
    57e2:	2300      	movs	r3, #0
    57e4:	ea00 0101 	and.w	r1, r0, r1
    57e8:	6063      	str	r3, [r4, #4]
    57ea:	81a1      	strh	r1, [r4, #12]
    57ec:	6022      	str	r2, [r4, #0]
    57ee:	f041 0308 	orr.w	r3, r1, #8
    57f2:	81a3      	strh	r3, [r4, #12]
    57f4:	b29b      	uxth	r3, r3
    57f6:	e7a6      	b.n	5746 <__swsetup_r+0x52>

000057f8 <quorem>:
    57f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    57fc:	6903      	ldr	r3, [r0, #16]
    57fe:	690e      	ldr	r6, [r1, #16]
    5800:	4682      	mov	sl, r0
    5802:	4689      	mov	r9, r1
    5804:	429e      	cmp	r6, r3
    5806:	f300 8083 	bgt.w	5910 <quorem+0x118>
    580a:	1cf2      	adds	r2, r6, #3
    580c:	f101 0514 	add.w	r5, r1, #20
    5810:	f100 0414 	add.w	r4, r0, #20
    5814:	3e01      	subs	r6, #1
    5816:	0092      	lsls	r2, r2, #2
    5818:	188b      	adds	r3, r1, r2
    581a:	1812      	adds	r2, r2, r0
    581c:	f103 0804 	add.w	r8, r3, #4
    5820:	6859      	ldr	r1, [r3, #4]
    5822:	6850      	ldr	r0, [r2, #4]
    5824:	3101      	adds	r1, #1
    5826:	f003 fa5b 	bl	8ce0 <__aeabi_uidiv>
    582a:	4607      	mov	r7, r0
    582c:	2800      	cmp	r0, #0
    582e:	d039      	beq.n	58a4 <quorem+0xac>
    5830:	2300      	movs	r3, #0
    5832:	469c      	mov	ip, r3
    5834:	461a      	mov	r2, r3
    5836:	58e9      	ldr	r1, [r5, r3]
    5838:	58e0      	ldr	r0, [r4, r3]
    583a:	fa1f fe81 	uxth.w	lr, r1
    583e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    5842:	b281      	uxth	r1, r0
    5844:	fb0e ce07 	mla	lr, lr, r7, ip
    5848:	1851      	adds	r1, r2, r1
    584a:	fb0b fc07 	mul.w	ip, fp, r7
    584e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    5852:	fa1f fe8e 	uxth.w	lr, lr
    5856:	ebce 0101 	rsb	r1, lr, r1
    585a:	fa1f f28c 	uxth.w	r2, ip
    585e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    5862:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    5866:	fa1f fe81 	uxth.w	lr, r1
    586a:	eb02 4221 	add.w	r2, r2, r1, asr #16
    586e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    5872:	50e1      	str	r1, [r4, r3]
    5874:	3304      	adds	r3, #4
    5876:	1412      	asrs	r2, r2, #16
    5878:	1959      	adds	r1, r3, r5
    587a:	4588      	cmp	r8, r1
    587c:	d2db      	bcs.n	5836 <quorem+0x3e>
    587e:	1d32      	adds	r2, r6, #4
    5880:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    5884:	6859      	ldr	r1, [r3, #4]
    5886:	b969      	cbnz	r1, 58a4 <quorem+0xac>
    5888:	429c      	cmp	r4, r3
    588a:	d209      	bcs.n	58a0 <quorem+0xa8>
    588c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    5890:	b112      	cbz	r2, 5898 <quorem+0xa0>
    5892:	e005      	b.n	58a0 <quorem+0xa8>
    5894:	681a      	ldr	r2, [r3, #0]
    5896:	b91a      	cbnz	r2, 58a0 <quorem+0xa8>
    5898:	3b04      	subs	r3, #4
    589a:	3e01      	subs	r6, #1
    589c:	429c      	cmp	r4, r3
    589e:	d3f9      	bcc.n	5894 <quorem+0x9c>
    58a0:	f8ca 6010 	str.w	r6, [sl, #16]
    58a4:	4649      	mov	r1, r9
    58a6:	4650      	mov	r0, sl
    58a8:	f002 f97e 	bl	7ba8 <__mcmp>
    58ac:	2800      	cmp	r0, #0
    58ae:	db2c      	blt.n	590a <quorem+0x112>
    58b0:	2300      	movs	r3, #0
    58b2:	3701      	adds	r7, #1
    58b4:	469c      	mov	ip, r3
    58b6:	58ea      	ldr	r2, [r5, r3]
    58b8:	58e0      	ldr	r0, [r4, r3]
    58ba:	b291      	uxth	r1, r2
    58bc:	0c12      	lsrs	r2, r2, #16
    58be:	fa1f f980 	uxth.w	r9, r0
    58c2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    58c6:	ebc1 0109 	rsb	r1, r1, r9
    58ca:	4461      	add	r1, ip
    58cc:	eb02 4221 	add.w	r2, r2, r1, asr #16
    58d0:	b289      	uxth	r1, r1
    58d2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    58d6:	50e1      	str	r1, [r4, r3]
    58d8:	3304      	adds	r3, #4
    58da:	ea4f 4c22 	mov.w	ip, r2, asr #16
    58de:	195a      	adds	r2, r3, r5
    58e0:	4590      	cmp	r8, r2
    58e2:	d2e8      	bcs.n	58b6 <quorem+0xbe>
    58e4:	1d32      	adds	r2, r6, #4
    58e6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    58ea:	6859      	ldr	r1, [r3, #4]
    58ec:	b969      	cbnz	r1, 590a <quorem+0x112>
    58ee:	429c      	cmp	r4, r3
    58f0:	d209      	bcs.n	5906 <quorem+0x10e>
    58f2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    58f6:	b112      	cbz	r2, 58fe <quorem+0x106>
    58f8:	e005      	b.n	5906 <quorem+0x10e>
    58fa:	681a      	ldr	r2, [r3, #0]
    58fc:	b91a      	cbnz	r2, 5906 <quorem+0x10e>
    58fe:	3b04      	subs	r3, #4
    5900:	3e01      	subs	r6, #1
    5902:	429c      	cmp	r4, r3
    5904:	d3f9      	bcc.n	58fa <quorem+0x102>
    5906:	f8ca 6010 	str.w	r6, [sl, #16]
    590a:	4638      	mov	r0, r7
    590c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5910:	2000      	movs	r0, #0
    5912:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5916:	bf00      	nop

00005918 <_dtoa_r>:
    5918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    591c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    591e:	b0a1      	sub	sp, #132	; 0x84
    5920:	4604      	mov	r4, r0
    5922:	4690      	mov	r8, r2
    5924:	4699      	mov	r9, r3
    5926:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    5928:	2e00      	cmp	r6, #0
    592a:	f000 8423 	beq.w	6174 <_dtoa_r+0x85c>
    592e:	6832      	ldr	r2, [r6, #0]
    5930:	b182      	cbz	r2, 5954 <_dtoa_r+0x3c>
    5932:	6a61      	ldr	r1, [r4, #36]	; 0x24
    5934:	f04f 0c01 	mov.w	ip, #1
    5938:	6876      	ldr	r6, [r6, #4]
    593a:	4620      	mov	r0, r4
    593c:	680b      	ldr	r3, [r1, #0]
    593e:	6056      	str	r6, [r2, #4]
    5940:	684a      	ldr	r2, [r1, #4]
    5942:	4619      	mov	r1, r3
    5944:	fa0c f202 	lsl.w	r2, ip, r2
    5948:	609a      	str	r2, [r3, #8]
    594a:	f002 fa67 	bl	7e1c <_Bfree>
    594e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5950:	2200      	movs	r2, #0
    5952:	601a      	str	r2, [r3, #0]
    5954:	f1b9 0600 	subs.w	r6, r9, #0
    5958:	db38      	blt.n	59cc <_dtoa_r+0xb4>
    595a:	2300      	movs	r3, #0
    595c:	602b      	str	r3, [r5, #0]
    595e:	f240 0300 	movw	r3, #0
    5962:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    5966:	461a      	mov	r2, r3
    5968:	ea06 0303 	and.w	r3, r6, r3
    596c:	4293      	cmp	r3, r2
    596e:	d017      	beq.n	59a0 <_dtoa_r+0x88>
    5970:	2200      	movs	r2, #0
    5972:	2300      	movs	r3, #0
    5974:	4640      	mov	r0, r8
    5976:	4649      	mov	r1, r9
    5978:	e9cd 8906 	strd	r8, r9, [sp, #24]
    597c:	f003 ff0e 	bl	979c <__aeabi_dcmpeq>
    5980:	2800      	cmp	r0, #0
    5982:	d029      	beq.n	59d8 <_dtoa_r+0xc0>
    5984:	982c      	ldr	r0, [sp, #176]	; 0xb0
    5986:	2301      	movs	r3, #1
    5988:	992e      	ldr	r1, [sp, #184]	; 0xb8
    598a:	6003      	str	r3, [r0, #0]
    598c:	2900      	cmp	r1, #0
    598e:	f000 80d0 	beq.w	5b32 <_dtoa_r+0x21a>
    5992:	4b79      	ldr	r3, [pc, #484]	; (5b78 <_dtoa_r+0x260>)
    5994:	1e58      	subs	r0, r3, #1
    5996:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    5998:	6013      	str	r3, [r2, #0]
    599a:	b021      	add	sp, #132	; 0x84
    599c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    59a0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    59a2:	f242 730f 	movw	r3, #9999	; 0x270f
    59a6:	6003      	str	r3, [r0, #0]
    59a8:	f1b8 0f00 	cmp.w	r8, #0
    59ac:	f000 8095 	beq.w	5ada <_dtoa_r+0x1c2>
    59b0:	f24a 1008 	movw	r0, #41224	; 0xa108
    59b4:	f2c0 0000 	movt	r0, #0
    59b8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    59ba:	2900      	cmp	r1, #0
    59bc:	d0ed      	beq.n	599a <_dtoa_r+0x82>
    59be:	78c2      	ldrb	r2, [r0, #3]
    59c0:	1cc3      	adds	r3, r0, #3
    59c2:	2a00      	cmp	r2, #0
    59c4:	d0e7      	beq.n	5996 <_dtoa_r+0x7e>
    59c6:	f100 0308 	add.w	r3, r0, #8
    59ca:	e7e4      	b.n	5996 <_dtoa_r+0x7e>
    59cc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    59d0:	2301      	movs	r3, #1
    59d2:	46b1      	mov	r9, r6
    59d4:	602b      	str	r3, [r5, #0]
    59d6:	e7c2      	b.n	595e <_dtoa_r+0x46>
    59d8:	4620      	mov	r0, r4
    59da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    59de:	a91e      	add	r1, sp, #120	; 0x78
    59e0:	9100      	str	r1, [sp, #0]
    59e2:	a91f      	add	r1, sp, #124	; 0x7c
    59e4:	9101      	str	r1, [sp, #4]
    59e6:	f002 fa6b 	bl	7ec0 <__d2b>
    59ea:	f3c6 550a 	ubfx	r5, r6, #20, #11
    59ee:	4683      	mov	fp, r0
    59f0:	2d00      	cmp	r5, #0
    59f2:	d07e      	beq.n	5af2 <_dtoa_r+0x1da>
    59f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    59f8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    59fc:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    59fe:	3d07      	subs	r5, #7
    5a00:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    5a04:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5a08:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    5a0c:	2300      	movs	r3, #0
    5a0e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    5a12:	9319      	str	r3, [sp, #100]	; 0x64
    5a14:	f240 0300 	movw	r3, #0
    5a18:	2200      	movs	r2, #0
    5a1a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    5a1e:	f003 faa1 	bl	8f64 <__aeabi_dsub>
    5a22:	a34f      	add	r3, pc, #316	; (adr r3, 5b60 <_dtoa_r+0x248>)
    5a24:	e9d3 2300 	ldrd	r2, r3, [r3]
    5a28:	f003 fc50 	bl	92cc <__aeabi_dmul>
    5a2c:	a34e      	add	r3, pc, #312	; (adr r3, 5b68 <_dtoa_r+0x250>)
    5a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
    5a32:	f003 fa99 	bl	8f68 <__adddf3>
    5a36:	e9cd 0108 	strd	r0, r1, [sp, #32]
    5a3a:	4628      	mov	r0, r5
    5a3c:	f003 fbe0 	bl	9200 <__aeabi_i2d>
    5a40:	a34b      	add	r3, pc, #300	; (adr r3, 5b70 <_dtoa_r+0x258>)
    5a42:	e9d3 2300 	ldrd	r2, r3, [r3]
    5a46:	f003 fc41 	bl	92cc <__aeabi_dmul>
    5a4a:	4602      	mov	r2, r0
    5a4c:	460b      	mov	r3, r1
    5a4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    5a52:	f003 fa89 	bl	8f68 <__adddf3>
    5a56:	e9cd 0108 	strd	r0, r1, [sp, #32]
    5a5a:	f003 fed1 	bl	9800 <__aeabi_d2iz>
    5a5e:	2200      	movs	r2, #0
    5a60:	2300      	movs	r3, #0
    5a62:	4606      	mov	r6, r0
    5a64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    5a68:	f003 fea2 	bl	97b0 <__aeabi_dcmplt>
    5a6c:	b140      	cbz	r0, 5a80 <_dtoa_r+0x168>
    5a6e:	4630      	mov	r0, r6
    5a70:	f003 fbc6 	bl	9200 <__aeabi_i2d>
    5a74:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    5a78:	f003 fe90 	bl	979c <__aeabi_dcmpeq>
    5a7c:	b900      	cbnz	r0, 5a80 <_dtoa_r+0x168>
    5a7e:	3e01      	subs	r6, #1
    5a80:	2e16      	cmp	r6, #22
    5a82:	d95b      	bls.n	5b3c <_dtoa_r+0x224>
    5a84:	2301      	movs	r3, #1
    5a86:	9318      	str	r3, [sp, #96]	; 0x60
    5a88:	3f01      	subs	r7, #1
    5a8a:	ebb7 0a05 	subs.w	sl, r7, r5
    5a8e:	bf42      	ittt	mi
    5a90:	f1ca 0a00 	rsbmi	sl, sl, #0
    5a94:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    5a98:	f04f 0a00 	movmi.w	sl, #0
    5a9c:	d401      	bmi.n	5aa2 <_dtoa_r+0x18a>
    5a9e:	2200      	movs	r2, #0
    5aa0:	920f      	str	r2, [sp, #60]	; 0x3c
    5aa2:	2e00      	cmp	r6, #0
    5aa4:	f2c0 8371 	blt.w	618a <_dtoa_r+0x872>
    5aa8:	44b2      	add	sl, r6
    5aaa:	2300      	movs	r3, #0
    5aac:	9617      	str	r6, [sp, #92]	; 0x5c
    5aae:	9315      	str	r3, [sp, #84]	; 0x54
    5ab0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    5ab2:	2b09      	cmp	r3, #9
    5ab4:	d862      	bhi.n	5b7c <_dtoa_r+0x264>
    5ab6:	2b05      	cmp	r3, #5
    5ab8:	f340 8677 	ble.w	67aa <_dtoa_r+0xe92>
    5abc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    5abe:	2700      	movs	r7, #0
    5ac0:	3804      	subs	r0, #4
    5ac2:	902a      	str	r0, [sp, #168]	; 0xa8
    5ac4:	992a      	ldr	r1, [sp, #168]	; 0xa8
    5ac6:	1e8b      	subs	r3, r1, #2
    5ac8:	2b03      	cmp	r3, #3
    5aca:	f200 83dd 	bhi.w	6288 <_dtoa_r+0x970>
    5ace:	e8df f013 	tbh	[pc, r3, lsl #1]
    5ad2:	03a5      	.short	0x03a5
    5ad4:	03d503d8 	.word	0x03d503d8
    5ad8:	03c4      	.short	0x03c4
    5ada:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    5ade:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    5ae2:	2e00      	cmp	r6, #0
    5ae4:	f47f af64 	bne.w	59b0 <_dtoa_r+0x98>
    5ae8:	f24a 00fc 	movw	r0, #41212	; 0xa0fc
    5aec:	f2c0 0000 	movt	r0, #0
    5af0:	e762      	b.n	59b8 <_dtoa_r+0xa0>
    5af2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    5af4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    5af6:	18fb      	adds	r3, r7, r3
    5af8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    5afc:	1c9d      	adds	r5, r3, #2
    5afe:	2d20      	cmp	r5, #32
    5b00:	bfdc      	itt	le
    5b02:	f1c5 0020 	rsble	r0, r5, #32
    5b06:	fa08 f000 	lslle.w	r0, r8, r0
    5b0a:	dd08      	ble.n	5b1e <_dtoa_r+0x206>
    5b0c:	3b1e      	subs	r3, #30
    5b0e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    5b12:	fa16 f202 	lsls.w	r2, r6, r2
    5b16:	fa28 f303 	lsr.w	r3, r8, r3
    5b1a:	ea42 0003 	orr.w	r0, r2, r3
    5b1e:	f003 fb5f 	bl	91e0 <__aeabi_ui2d>
    5b22:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    5b26:	2201      	movs	r2, #1
    5b28:	3d03      	subs	r5, #3
    5b2a:	9219      	str	r2, [sp, #100]	; 0x64
    5b2c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    5b30:	e770      	b.n	5a14 <_dtoa_r+0xfc>
    5b32:	f24a 00f8 	movw	r0, #41208	; 0xa0f8
    5b36:	f2c0 0000 	movt	r0, #0
    5b3a:	e72e      	b.n	599a <_dtoa_r+0x82>
    5b3c:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
    5b40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5b44:	f2c0 0300 	movt	r3, #0
    5b48:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    5b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
    5b50:	f003 fe2e 	bl	97b0 <__aeabi_dcmplt>
    5b54:	2800      	cmp	r0, #0
    5b56:	f040 8320 	bne.w	619a <_dtoa_r+0x882>
    5b5a:	9018      	str	r0, [sp, #96]	; 0x60
    5b5c:	e794      	b.n	5a88 <_dtoa_r+0x170>
    5b5e:	bf00      	nop
    5b60:	636f4361 	.word	0x636f4361
    5b64:	3fd287a7 	.word	0x3fd287a7
    5b68:	8b60c8b3 	.word	0x8b60c8b3
    5b6c:	3fc68a28 	.word	0x3fc68a28
    5b70:	509f79fb 	.word	0x509f79fb
    5b74:	3fd34413 	.word	0x3fd34413
    5b78:	0000a0f9 	.word	0x0000a0f9
    5b7c:	2300      	movs	r3, #0
    5b7e:	f04f 30ff 	mov.w	r0, #4294967295
    5b82:	461f      	mov	r7, r3
    5b84:	2101      	movs	r1, #1
    5b86:	932a      	str	r3, [sp, #168]	; 0xa8
    5b88:	9011      	str	r0, [sp, #68]	; 0x44
    5b8a:	9116      	str	r1, [sp, #88]	; 0x58
    5b8c:	9008      	str	r0, [sp, #32]
    5b8e:	932b      	str	r3, [sp, #172]	; 0xac
    5b90:	6a65      	ldr	r5, [r4, #36]	; 0x24
    5b92:	2300      	movs	r3, #0
    5b94:	606b      	str	r3, [r5, #4]
    5b96:	4620      	mov	r0, r4
    5b98:	6869      	ldr	r1, [r5, #4]
    5b9a:	f002 f95b 	bl	7e54 <_Balloc>
    5b9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5ba0:	6028      	str	r0, [r5, #0]
    5ba2:	681b      	ldr	r3, [r3, #0]
    5ba4:	9310      	str	r3, [sp, #64]	; 0x40
    5ba6:	2f00      	cmp	r7, #0
    5ba8:	f000 815b 	beq.w	5e62 <_dtoa_r+0x54a>
    5bac:	2e00      	cmp	r6, #0
    5bae:	f340 842a 	ble.w	6406 <_dtoa_r+0xaee>
    5bb2:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
    5bb6:	f006 020f 	and.w	r2, r6, #15
    5bba:	f2c0 0300 	movt	r3, #0
    5bbe:	1135      	asrs	r5, r6, #4
    5bc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    5bc4:	f015 0f10 	tst.w	r5, #16
    5bc8:	e9d3 0100 	ldrd	r0, r1, [r3]
    5bcc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5bd0:	f000 82e7 	beq.w	61a2 <_dtoa_r+0x88a>
    5bd4:	f24a 2388 	movw	r3, #41608	; 0xa288
    5bd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5bdc:	f2c0 0300 	movt	r3, #0
    5be0:	f005 050f 	and.w	r5, r5, #15
    5be4:	f04f 0803 	mov.w	r8, #3
    5be8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    5bec:	f003 fc98 	bl	9520 <__aeabi_ddiv>
    5bf0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    5bf4:	b1bd      	cbz	r5, 5c26 <_dtoa_r+0x30e>
    5bf6:	f24a 2788 	movw	r7, #41608	; 0xa288
    5bfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5bfe:	f2c0 0700 	movt	r7, #0
    5c02:	f015 0f01 	tst.w	r5, #1
    5c06:	4610      	mov	r0, r2
    5c08:	4619      	mov	r1, r3
    5c0a:	d007      	beq.n	5c1c <_dtoa_r+0x304>
    5c0c:	e9d7 2300 	ldrd	r2, r3, [r7]
    5c10:	f108 0801 	add.w	r8, r8, #1
    5c14:	f003 fb5a 	bl	92cc <__aeabi_dmul>
    5c18:	4602      	mov	r2, r0
    5c1a:	460b      	mov	r3, r1
    5c1c:	3708      	adds	r7, #8
    5c1e:	106d      	asrs	r5, r5, #1
    5c20:	d1ef      	bne.n	5c02 <_dtoa_r+0x2ea>
    5c22:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    5c26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5c2a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    5c2e:	f003 fc77 	bl	9520 <__aeabi_ddiv>
    5c32:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5c36:	9918      	ldr	r1, [sp, #96]	; 0x60
    5c38:	2900      	cmp	r1, #0
    5c3a:	f000 80de 	beq.w	5dfa <_dtoa_r+0x4e2>
    5c3e:	f240 0300 	movw	r3, #0
    5c42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5c46:	2200      	movs	r2, #0
    5c48:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    5c4c:	f04f 0500 	mov.w	r5, #0
    5c50:	f003 fdae 	bl	97b0 <__aeabi_dcmplt>
    5c54:	b108      	cbz	r0, 5c5a <_dtoa_r+0x342>
    5c56:	f04f 0501 	mov.w	r5, #1
    5c5a:	9a08      	ldr	r2, [sp, #32]
    5c5c:	2a00      	cmp	r2, #0
    5c5e:	bfd4      	ite	le
    5c60:	2500      	movle	r5, #0
    5c62:	f005 0501 	andgt.w	r5, r5, #1
    5c66:	2d00      	cmp	r5, #0
    5c68:	f000 80c7 	beq.w	5dfa <_dtoa_r+0x4e2>
    5c6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5c6e:	2b00      	cmp	r3, #0
    5c70:	f340 80f5 	ble.w	5e5e <_dtoa_r+0x546>
    5c74:	f240 0300 	movw	r3, #0
    5c78:	2200      	movs	r2, #0
    5c7a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5c7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5c82:	f003 fb23 	bl	92cc <__aeabi_dmul>
    5c86:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5c8a:	f108 0001 	add.w	r0, r8, #1
    5c8e:	1e71      	subs	r1, r6, #1
    5c90:	9112      	str	r1, [sp, #72]	; 0x48
    5c92:	f003 fab5 	bl	9200 <__aeabi_i2d>
    5c96:	4602      	mov	r2, r0
    5c98:	460b      	mov	r3, r1
    5c9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5c9e:	f003 fb15 	bl	92cc <__aeabi_dmul>
    5ca2:	f240 0300 	movw	r3, #0
    5ca6:	2200      	movs	r2, #0
    5ca8:	f2c4 031c 	movt	r3, #16412	; 0x401c
    5cac:	f003 f95c 	bl	8f68 <__adddf3>
    5cb0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    5cb4:	4680      	mov	r8, r0
    5cb6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    5cba:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5cbc:	2b00      	cmp	r3, #0
    5cbe:	f000 83ad 	beq.w	641c <_dtoa_r+0xb04>
    5cc2:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
    5cc6:	f240 0100 	movw	r1, #0
    5cca:	f2c0 0300 	movt	r3, #0
    5cce:	2000      	movs	r0, #0
    5cd0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    5cd4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    5cd8:	f8cd c00c 	str.w	ip, [sp, #12]
    5cdc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    5ce0:	f003 fc1e 	bl	9520 <__aeabi_ddiv>
    5ce4:	4642      	mov	r2, r8
    5ce6:	464b      	mov	r3, r9
    5ce8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5cea:	f003 f93b 	bl	8f64 <__aeabi_dsub>
    5cee:	4680      	mov	r8, r0
    5cf0:	4689      	mov	r9, r1
    5cf2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5cf6:	f003 fd83 	bl	9800 <__aeabi_d2iz>
    5cfa:	4607      	mov	r7, r0
    5cfc:	f003 fa80 	bl	9200 <__aeabi_i2d>
    5d00:	4602      	mov	r2, r0
    5d02:	460b      	mov	r3, r1
    5d04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5d08:	f003 f92c 	bl	8f64 <__aeabi_dsub>
    5d0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    5d10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5d14:	4640      	mov	r0, r8
    5d16:	f805 3b01 	strb.w	r3, [r5], #1
    5d1a:	4649      	mov	r1, r9
    5d1c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5d20:	f003 fd64 	bl	97ec <__aeabi_dcmpgt>
    5d24:	2800      	cmp	r0, #0
    5d26:	f040 8213 	bne.w	6150 <_dtoa_r+0x838>
    5d2a:	f240 0100 	movw	r1, #0
    5d2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5d32:	2000      	movs	r0, #0
    5d34:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    5d38:	f003 f914 	bl	8f64 <__aeabi_dsub>
    5d3c:	4602      	mov	r2, r0
    5d3e:	460b      	mov	r3, r1
    5d40:	4640      	mov	r0, r8
    5d42:	4649      	mov	r1, r9
    5d44:	f003 fd52 	bl	97ec <__aeabi_dcmpgt>
    5d48:	f8dd c00c 	ldr.w	ip, [sp, #12]
    5d4c:	2800      	cmp	r0, #0
    5d4e:	f040 83e7 	bne.w	6520 <_dtoa_r+0xc08>
    5d52:	f1bc 0f01 	cmp.w	ip, #1
    5d56:	f340 8082 	ble.w	5e5e <_dtoa_r+0x546>
    5d5a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    5d5e:	2701      	movs	r7, #1
    5d60:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    5d64:	961d      	str	r6, [sp, #116]	; 0x74
    5d66:	4666      	mov	r6, ip
    5d68:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    5d6c:	940c      	str	r4, [sp, #48]	; 0x30
    5d6e:	e010      	b.n	5d92 <_dtoa_r+0x47a>
    5d70:	f240 0100 	movw	r1, #0
    5d74:	2000      	movs	r0, #0
    5d76:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    5d7a:	f003 f8f3 	bl	8f64 <__aeabi_dsub>
    5d7e:	4642      	mov	r2, r8
    5d80:	464b      	mov	r3, r9
    5d82:	f003 fd15 	bl	97b0 <__aeabi_dcmplt>
    5d86:	2800      	cmp	r0, #0
    5d88:	f040 83c7 	bne.w	651a <_dtoa_r+0xc02>
    5d8c:	42b7      	cmp	r7, r6
    5d8e:	f280 848b 	bge.w	66a8 <_dtoa_r+0xd90>
    5d92:	f240 0300 	movw	r3, #0
    5d96:	4640      	mov	r0, r8
    5d98:	4649      	mov	r1, r9
    5d9a:	2200      	movs	r2, #0
    5d9c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5da0:	3501      	adds	r5, #1
    5da2:	f003 fa93 	bl	92cc <__aeabi_dmul>
    5da6:	f240 0300 	movw	r3, #0
    5daa:	2200      	movs	r2, #0
    5dac:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5db0:	4680      	mov	r8, r0
    5db2:	4689      	mov	r9, r1
    5db4:	4650      	mov	r0, sl
    5db6:	4659      	mov	r1, fp
    5db8:	f003 fa88 	bl	92cc <__aeabi_dmul>
    5dbc:	468b      	mov	fp, r1
    5dbe:	4682      	mov	sl, r0
    5dc0:	f003 fd1e 	bl	9800 <__aeabi_d2iz>
    5dc4:	4604      	mov	r4, r0
    5dc6:	f003 fa1b 	bl	9200 <__aeabi_i2d>
    5dca:	3430      	adds	r4, #48	; 0x30
    5dcc:	4602      	mov	r2, r0
    5dce:	460b      	mov	r3, r1
    5dd0:	4650      	mov	r0, sl
    5dd2:	4659      	mov	r1, fp
    5dd4:	f003 f8c6 	bl	8f64 <__aeabi_dsub>
    5dd8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5dda:	464b      	mov	r3, r9
    5ddc:	55d4      	strb	r4, [r2, r7]
    5dde:	4642      	mov	r2, r8
    5de0:	3701      	adds	r7, #1
    5de2:	4682      	mov	sl, r0
    5de4:	468b      	mov	fp, r1
    5de6:	f003 fce3 	bl	97b0 <__aeabi_dcmplt>
    5dea:	4652      	mov	r2, sl
    5dec:	465b      	mov	r3, fp
    5dee:	2800      	cmp	r0, #0
    5df0:	d0be      	beq.n	5d70 <_dtoa_r+0x458>
    5df2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    5df6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5df8:	e1aa      	b.n	6150 <_dtoa_r+0x838>
    5dfa:	4640      	mov	r0, r8
    5dfc:	f003 fa00 	bl	9200 <__aeabi_i2d>
    5e00:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5e04:	f003 fa62 	bl	92cc <__aeabi_dmul>
    5e08:	f240 0300 	movw	r3, #0
    5e0c:	2200      	movs	r2, #0
    5e0e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    5e12:	f003 f8a9 	bl	8f68 <__adddf3>
    5e16:	9a08      	ldr	r2, [sp, #32]
    5e18:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    5e1c:	4680      	mov	r8, r0
    5e1e:	46a9      	mov	r9, r5
    5e20:	2a00      	cmp	r2, #0
    5e22:	f040 82ec 	bne.w	63fe <_dtoa_r+0xae6>
    5e26:	f240 0300 	movw	r3, #0
    5e2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5e2e:	2200      	movs	r2, #0
    5e30:	f2c4 0314 	movt	r3, #16404	; 0x4014
    5e34:	f003 f896 	bl	8f64 <__aeabi_dsub>
    5e38:	4642      	mov	r2, r8
    5e3a:	462b      	mov	r3, r5
    5e3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5e40:	f003 fcd4 	bl	97ec <__aeabi_dcmpgt>
    5e44:	2800      	cmp	r0, #0
    5e46:	f040 824a 	bne.w	62de <_dtoa_r+0x9c6>
    5e4a:	4642      	mov	r2, r8
    5e4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5e50:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    5e54:	f003 fcac 	bl	97b0 <__aeabi_dcmplt>
    5e58:	2800      	cmp	r0, #0
    5e5a:	f040 81d5 	bne.w	6208 <_dtoa_r+0x8f0>
    5e5e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    5e62:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    5e64:	ea6f 0703 	mvn.w	r7, r3
    5e68:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    5e6c:	2e0e      	cmp	r6, #14
    5e6e:	bfcc      	ite	gt
    5e70:	2700      	movgt	r7, #0
    5e72:	f007 0701 	andle.w	r7, r7, #1
    5e76:	2f00      	cmp	r7, #0
    5e78:	f000 80b7 	beq.w	5fea <_dtoa_r+0x6d2>
    5e7c:	982b      	ldr	r0, [sp, #172]	; 0xac
    5e7e:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
    5e82:	f2c0 0300 	movt	r3, #0
    5e86:	9908      	ldr	r1, [sp, #32]
    5e88:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    5e8c:	0fc2      	lsrs	r2, r0, #31
    5e8e:	2900      	cmp	r1, #0
    5e90:	bfcc      	ite	gt
    5e92:	2200      	movgt	r2, #0
    5e94:	f002 0201 	andle.w	r2, r2, #1
    5e98:	e9d3 0100 	ldrd	r0, r1, [r3]
    5e9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    5ea0:	2a00      	cmp	r2, #0
    5ea2:	f040 81a0 	bne.w	61e6 <_dtoa_r+0x8ce>
    5ea6:	4602      	mov	r2, r0
    5ea8:	460b      	mov	r3, r1
    5eaa:	4640      	mov	r0, r8
    5eac:	4649      	mov	r1, r9
    5eae:	f003 fb37 	bl	9520 <__aeabi_ddiv>
    5eb2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5eb4:	f003 fca4 	bl	9800 <__aeabi_d2iz>
    5eb8:	4682      	mov	sl, r0
    5eba:	f003 f9a1 	bl	9200 <__aeabi_i2d>
    5ebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5ec2:	f003 fa03 	bl	92cc <__aeabi_dmul>
    5ec6:	4602      	mov	r2, r0
    5ec8:	460b      	mov	r3, r1
    5eca:	4640      	mov	r0, r8
    5ecc:	4649      	mov	r1, r9
    5ece:	f003 f849 	bl	8f64 <__aeabi_dsub>
    5ed2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    5ed6:	f805 3b01 	strb.w	r3, [r5], #1
    5eda:	9a08      	ldr	r2, [sp, #32]
    5edc:	2a01      	cmp	r2, #1
    5ede:	4680      	mov	r8, r0
    5ee0:	4689      	mov	r9, r1
    5ee2:	d052      	beq.n	5f8a <_dtoa_r+0x672>
    5ee4:	f240 0300 	movw	r3, #0
    5ee8:	2200      	movs	r2, #0
    5eea:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5eee:	f003 f9ed 	bl	92cc <__aeabi_dmul>
    5ef2:	2200      	movs	r2, #0
    5ef4:	2300      	movs	r3, #0
    5ef6:	e9cd 0106 	strd	r0, r1, [sp, #24]
    5efa:	f003 fc4f 	bl	979c <__aeabi_dcmpeq>
    5efe:	2800      	cmp	r0, #0
    5f00:	f040 81eb 	bne.w	62da <_dtoa_r+0x9c2>
    5f04:	9810      	ldr	r0, [sp, #64]	; 0x40
    5f06:	f04f 0801 	mov.w	r8, #1
    5f0a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    5f0e:	46a3      	mov	fp, r4
    5f10:	1c87      	adds	r7, r0, #2
    5f12:	960f      	str	r6, [sp, #60]	; 0x3c
    5f14:	f8dd 9020 	ldr.w	r9, [sp, #32]
    5f18:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    5f1c:	e00a      	b.n	5f34 <_dtoa_r+0x61c>
    5f1e:	f003 f9d5 	bl	92cc <__aeabi_dmul>
    5f22:	2200      	movs	r2, #0
    5f24:	2300      	movs	r3, #0
    5f26:	4604      	mov	r4, r0
    5f28:	460d      	mov	r5, r1
    5f2a:	f003 fc37 	bl	979c <__aeabi_dcmpeq>
    5f2e:	2800      	cmp	r0, #0
    5f30:	f040 81ce 	bne.w	62d0 <_dtoa_r+0x9b8>
    5f34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5f38:	4620      	mov	r0, r4
    5f3a:	4629      	mov	r1, r5
    5f3c:	f108 0801 	add.w	r8, r8, #1
    5f40:	f003 faee 	bl	9520 <__aeabi_ddiv>
    5f44:	463e      	mov	r6, r7
    5f46:	f003 fc5b 	bl	9800 <__aeabi_d2iz>
    5f4a:	4682      	mov	sl, r0
    5f4c:	f003 f958 	bl	9200 <__aeabi_i2d>
    5f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5f54:	f003 f9ba 	bl	92cc <__aeabi_dmul>
    5f58:	4602      	mov	r2, r0
    5f5a:	460b      	mov	r3, r1
    5f5c:	4620      	mov	r0, r4
    5f5e:	4629      	mov	r1, r5
    5f60:	f003 f800 	bl	8f64 <__aeabi_dsub>
    5f64:	2200      	movs	r2, #0
    5f66:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    5f6a:	f807 cc01 	strb.w	ip, [r7, #-1]
    5f6e:	3701      	adds	r7, #1
    5f70:	45c1      	cmp	r9, r8
    5f72:	f240 0300 	movw	r3, #0
    5f76:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5f7a:	d1d0      	bne.n	5f1e <_dtoa_r+0x606>
    5f7c:	4635      	mov	r5, r6
    5f7e:	465c      	mov	r4, fp
    5f80:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    5f82:	4680      	mov	r8, r0
    5f84:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    5f88:	4689      	mov	r9, r1
    5f8a:	4642      	mov	r2, r8
    5f8c:	464b      	mov	r3, r9
    5f8e:	4640      	mov	r0, r8
    5f90:	4649      	mov	r1, r9
    5f92:	f002 ffe9 	bl	8f68 <__adddf3>
    5f96:	4680      	mov	r8, r0
    5f98:	4689      	mov	r9, r1
    5f9a:	4642      	mov	r2, r8
    5f9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    5fa0:	464b      	mov	r3, r9
    5fa2:	f003 fc05 	bl	97b0 <__aeabi_dcmplt>
    5fa6:	b960      	cbnz	r0, 5fc2 <_dtoa_r+0x6aa>
    5fa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    5fac:	4642      	mov	r2, r8
    5fae:	464b      	mov	r3, r9
    5fb0:	f003 fbf4 	bl	979c <__aeabi_dcmpeq>
    5fb4:	2800      	cmp	r0, #0
    5fb6:	f000 8190 	beq.w	62da <_dtoa_r+0x9c2>
    5fba:	f01a 0f01 	tst.w	sl, #1
    5fbe:	f000 818c 	beq.w	62da <_dtoa_r+0x9c2>
    5fc2:	9910      	ldr	r1, [sp, #64]	; 0x40
    5fc4:	e000      	b.n	5fc8 <_dtoa_r+0x6b0>
    5fc6:	461d      	mov	r5, r3
    5fc8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5fcc:	1e6b      	subs	r3, r5, #1
    5fce:	2a39      	cmp	r2, #57	; 0x39
    5fd0:	f040 8367 	bne.w	66a2 <_dtoa_r+0xd8a>
    5fd4:	428b      	cmp	r3, r1
    5fd6:	d1f6      	bne.n	5fc6 <_dtoa_r+0x6ae>
    5fd8:	9910      	ldr	r1, [sp, #64]	; 0x40
    5fda:	2330      	movs	r3, #48	; 0x30
    5fdc:	3601      	adds	r6, #1
    5fde:	2231      	movs	r2, #49	; 0x31
    5fe0:	700b      	strb	r3, [r1, #0]
    5fe2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5fe4:	701a      	strb	r2, [r3, #0]
    5fe6:	9612      	str	r6, [sp, #72]	; 0x48
    5fe8:	e0b2      	b.n	6150 <_dtoa_r+0x838>
    5fea:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5fec:	2a00      	cmp	r2, #0
    5fee:	f040 80df 	bne.w	61b0 <_dtoa_r+0x898>
    5ff2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    5ff4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5ff6:	920c      	str	r2, [sp, #48]	; 0x30
    5ff8:	2d00      	cmp	r5, #0
    5ffa:	bfd4      	ite	le
    5ffc:	2300      	movle	r3, #0
    5ffe:	2301      	movgt	r3, #1
    6000:	f1ba 0f00 	cmp.w	sl, #0
    6004:	bfd4      	ite	le
    6006:	2300      	movle	r3, #0
    6008:	f003 0301 	andgt.w	r3, r3, #1
    600c:	b14b      	cbz	r3, 6022 <_dtoa_r+0x70a>
    600e:	45aa      	cmp	sl, r5
    6010:	bfb4      	ite	lt
    6012:	4653      	movlt	r3, sl
    6014:	462b      	movge	r3, r5
    6016:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6018:	ebc3 0a0a 	rsb	sl, r3, sl
    601c:	1aed      	subs	r5, r5, r3
    601e:	1ac0      	subs	r0, r0, r3
    6020:	900f      	str	r0, [sp, #60]	; 0x3c
    6022:	9915      	ldr	r1, [sp, #84]	; 0x54
    6024:	2900      	cmp	r1, #0
    6026:	dd1c      	ble.n	6062 <_dtoa_r+0x74a>
    6028:	9a16      	ldr	r2, [sp, #88]	; 0x58
    602a:	2a00      	cmp	r2, #0
    602c:	f000 82e9 	beq.w	6602 <_dtoa_r+0xcea>
    6030:	2f00      	cmp	r7, #0
    6032:	dd12      	ble.n	605a <_dtoa_r+0x742>
    6034:	990c      	ldr	r1, [sp, #48]	; 0x30
    6036:	463a      	mov	r2, r7
    6038:	4620      	mov	r0, r4
    603a:	f002 f96b 	bl	8314 <__pow5mult>
    603e:	465a      	mov	r2, fp
    6040:	900c      	str	r0, [sp, #48]	; 0x30
    6042:	4620      	mov	r0, r4
    6044:	990c      	ldr	r1, [sp, #48]	; 0x30
    6046:	f002 f87d 	bl	8144 <__multiply>
    604a:	4659      	mov	r1, fp
    604c:	4603      	mov	r3, r0
    604e:	4620      	mov	r0, r4
    6050:	9303      	str	r3, [sp, #12]
    6052:	f001 fee3 	bl	7e1c <_Bfree>
    6056:	9b03      	ldr	r3, [sp, #12]
    6058:	469b      	mov	fp, r3
    605a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    605c:	1bda      	subs	r2, r3, r7
    605e:	f040 8311 	bne.w	6684 <_dtoa_r+0xd6c>
    6062:	2101      	movs	r1, #1
    6064:	4620      	mov	r0, r4
    6066:	f002 f907 	bl	8278 <__i2b>
    606a:	9006      	str	r0, [sp, #24]
    606c:	9817      	ldr	r0, [sp, #92]	; 0x5c
    606e:	2800      	cmp	r0, #0
    6070:	dd05      	ble.n	607e <_dtoa_r+0x766>
    6072:	9906      	ldr	r1, [sp, #24]
    6074:	4620      	mov	r0, r4
    6076:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    6078:	f002 f94c 	bl	8314 <__pow5mult>
    607c:	9006      	str	r0, [sp, #24]
    607e:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6080:	2901      	cmp	r1, #1
    6082:	f340 810a 	ble.w	629a <_dtoa_r+0x982>
    6086:	2700      	movs	r7, #0
    6088:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    608a:	2b00      	cmp	r3, #0
    608c:	f040 8261 	bne.w	6552 <_dtoa_r+0xc3a>
    6090:	2301      	movs	r3, #1
    6092:	4453      	add	r3, sl
    6094:	f013 031f 	ands.w	r3, r3, #31
    6098:	f040 812a 	bne.w	62f0 <_dtoa_r+0x9d8>
    609c:	231c      	movs	r3, #28
    609e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    60a0:	449a      	add	sl, r3
    60a2:	18ed      	adds	r5, r5, r3
    60a4:	18d2      	adds	r2, r2, r3
    60a6:	920f      	str	r2, [sp, #60]	; 0x3c
    60a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    60aa:	2b00      	cmp	r3, #0
    60ac:	dd05      	ble.n	60ba <_dtoa_r+0x7a2>
    60ae:	4659      	mov	r1, fp
    60b0:	461a      	mov	r2, r3
    60b2:	4620      	mov	r0, r4
    60b4:	f001 ffe8 	bl	8088 <__lshift>
    60b8:	4683      	mov	fp, r0
    60ba:	f1ba 0f00 	cmp.w	sl, #0
    60be:	dd05      	ble.n	60cc <_dtoa_r+0x7b4>
    60c0:	9906      	ldr	r1, [sp, #24]
    60c2:	4652      	mov	r2, sl
    60c4:	4620      	mov	r0, r4
    60c6:	f001 ffdf 	bl	8088 <__lshift>
    60ca:	9006      	str	r0, [sp, #24]
    60cc:	9818      	ldr	r0, [sp, #96]	; 0x60
    60ce:	2800      	cmp	r0, #0
    60d0:	f040 8229 	bne.w	6526 <_dtoa_r+0xc0e>
    60d4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    60d6:	9908      	ldr	r1, [sp, #32]
    60d8:	2802      	cmp	r0, #2
    60da:	bfd4      	ite	le
    60dc:	2300      	movle	r3, #0
    60de:	2301      	movgt	r3, #1
    60e0:	2900      	cmp	r1, #0
    60e2:	bfcc      	ite	gt
    60e4:	2300      	movgt	r3, #0
    60e6:	f003 0301 	andle.w	r3, r3, #1
    60ea:	2b00      	cmp	r3, #0
    60ec:	f000 810c 	beq.w	6308 <_dtoa_r+0x9f0>
    60f0:	2900      	cmp	r1, #0
    60f2:	f040 808c 	bne.w	620e <_dtoa_r+0x8f6>
    60f6:	2205      	movs	r2, #5
    60f8:	9906      	ldr	r1, [sp, #24]
    60fa:	9b08      	ldr	r3, [sp, #32]
    60fc:	4620      	mov	r0, r4
    60fe:	f002 f8c5 	bl	828c <__multadd>
    6102:	9006      	str	r0, [sp, #24]
    6104:	4658      	mov	r0, fp
    6106:	9906      	ldr	r1, [sp, #24]
    6108:	f001 fd4e 	bl	7ba8 <__mcmp>
    610c:	2800      	cmp	r0, #0
    610e:	dd7e      	ble.n	620e <_dtoa_r+0x8f6>
    6110:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6112:	3601      	adds	r6, #1
    6114:	2700      	movs	r7, #0
    6116:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    611a:	2331      	movs	r3, #49	; 0x31
    611c:	f805 3b01 	strb.w	r3, [r5], #1
    6120:	9906      	ldr	r1, [sp, #24]
    6122:	4620      	mov	r0, r4
    6124:	f001 fe7a 	bl	7e1c <_Bfree>
    6128:	f1ba 0f00 	cmp.w	sl, #0
    612c:	f000 80d5 	beq.w	62da <_dtoa_r+0x9c2>
    6130:	1e3b      	subs	r3, r7, #0
    6132:	bf18      	it	ne
    6134:	2301      	movne	r3, #1
    6136:	4557      	cmp	r7, sl
    6138:	bf0c      	ite	eq
    613a:	2300      	moveq	r3, #0
    613c:	f003 0301 	andne.w	r3, r3, #1
    6140:	2b00      	cmp	r3, #0
    6142:	f040 80d0 	bne.w	62e6 <_dtoa_r+0x9ce>
    6146:	4651      	mov	r1, sl
    6148:	4620      	mov	r0, r4
    614a:	f001 fe67 	bl	7e1c <_Bfree>
    614e:	9612      	str	r6, [sp, #72]	; 0x48
    6150:	4620      	mov	r0, r4
    6152:	4659      	mov	r1, fp
    6154:	f001 fe62 	bl	7e1c <_Bfree>
    6158:	9a12      	ldr	r2, [sp, #72]	; 0x48
    615a:	1c53      	adds	r3, r2, #1
    615c:	2200      	movs	r2, #0
    615e:	702a      	strb	r2, [r5, #0]
    6160:	982c      	ldr	r0, [sp, #176]	; 0xb0
    6162:	992e      	ldr	r1, [sp, #184]	; 0xb8
    6164:	6003      	str	r3, [r0, #0]
    6166:	2900      	cmp	r1, #0
    6168:	f000 81d4 	beq.w	6514 <_dtoa_r+0xbfc>
    616c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    616e:	9810      	ldr	r0, [sp, #64]	; 0x40
    6170:	6015      	str	r5, [r2, #0]
    6172:	e412      	b.n	599a <_dtoa_r+0x82>
    6174:	2010      	movs	r0, #16
    6176:	f001 f889 	bl	728c <malloc>
    617a:	60c6      	str	r6, [r0, #12]
    617c:	6046      	str	r6, [r0, #4]
    617e:	6086      	str	r6, [r0, #8]
    6180:	6006      	str	r6, [r0, #0]
    6182:	4606      	mov	r6, r0
    6184:	6260      	str	r0, [r4, #36]	; 0x24
    6186:	f7ff bbd2 	b.w	592e <_dtoa_r+0x16>
    618a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    618c:	4271      	negs	r1, r6
    618e:	2200      	movs	r2, #0
    6190:	9115      	str	r1, [sp, #84]	; 0x54
    6192:	1b80      	subs	r0, r0, r6
    6194:	9217      	str	r2, [sp, #92]	; 0x5c
    6196:	900f      	str	r0, [sp, #60]	; 0x3c
    6198:	e48a      	b.n	5ab0 <_dtoa_r+0x198>
    619a:	2100      	movs	r1, #0
    619c:	3e01      	subs	r6, #1
    619e:	9118      	str	r1, [sp, #96]	; 0x60
    61a0:	e472      	b.n	5a88 <_dtoa_r+0x170>
    61a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    61a6:	f04f 0802 	mov.w	r8, #2
    61aa:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    61ae:	e521      	b.n	5bf4 <_dtoa_r+0x2dc>
    61b0:	982a      	ldr	r0, [sp, #168]	; 0xa8
    61b2:	2801      	cmp	r0, #1
    61b4:	f340 826c 	ble.w	6690 <_dtoa_r+0xd78>
    61b8:	9a08      	ldr	r2, [sp, #32]
    61ba:	9815      	ldr	r0, [sp, #84]	; 0x54
    61bc:	1e53      	subs	r3, r2, #1
    61be:	4298      	cmp	r0, r3
    61c0:	f2c0 8258 	blt.w	6674 <_dtoa_r+0xd5c>
    61c4:	1ac7      	subs	r7, r0, r3
    61c6:	9b08      	ldr	r3, [sp, #32]
    61c8:	2b00      	cmp	r3, #0
    61ca:	bfa8      	it	ge
    61cc:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    61ce:	f2c0 8273 	blt.w	66b8 <_dtoa_r+0xda0>
    61d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    61d4:	4620      	mov	r0, r4
    61d6:	2101      	movs	r1, #1
    61d8:	449a      	add	sl, r3
    61da:	18d2      	adds	r2, r2, r3
    61dc:	920f      	str	r2, [sp, #60]	; 0x3c
    61de:	f002 f84b 	bl	8278 <__i2b>
    61e2:	900c      	str	r0, [sp, #48]	; 0x30
    61e4:	e708      	b.n	5ff8 <_dtoa_r+0x6e0>
    61e6:	9b08      	ldr	r3, [sp, #32]
    61e8:	b973      	cbnz	r3, 6208 <_dtoa_r+0x8f0>
    61ea:	f240 0300 	movw	r3, #0
    61ee:	2200      	movs	r2, #0
    61f0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    61f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    61f8:	f003 f868 	bl	92cc <__aeabi_dmul>
    61fc:	4642      	mov	r2, r8
    61fe:	464b      	mov	r3, r9
    6200:	f003 faea 	bl	97d8 <__aeabi_dcmpge>
    6204:	2800      	cmp	r0, #0
    6206:	d06a      	beq.n	62de <_dtoa_r+0x9c6>
    6208:	2200      	movs	r2, #0
    620a:	9206      	str	r2, [sp, #24]
    620c:	920c      	str	r2, [sp, #48]	; 0x30
    620e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    6210:	2700      	movs	r7, #0
    6212:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    6216:	43de      	mvns	r6, r3
    6218:	9d10      	ldr	r5, [sp, #64]	; 0x40
    621a:	e781      	b.n	6120 <_dtoa_r+0x808>
    621c:	2100      	movs	r1, #0
    621e:	9116      	str	r1, [sp, #88]	; 0x58
    6220:	982b      	ldr	r0, [sp, #172]	; 0xac
    6222:	2800      	cmp	r0, #0
    6224:	f340 819f 	ble.w	6566 <_dtoa_r+0xc4e>
    6228:	982b      	ldr	r0, [sp, #172]	; 0xac
    622a:	4601      	mov	r1, r0
    622c:	9011      	str	r0, [sp, #68]	; 0x44
    622e:	9008      	str	r0, [sp, #32]
    6230:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6232:	2200      	movs	r2, #0
    6234:	2917      	cmp	r1, #23
    6236:	606a      	str	r2, [r5, #4]
    6238:	f240 82ab 	bls.w	6792 <_dtoa_r+0xe7a>
    623c:	2304      	movs	r3, #4
    623e:	005b      	lsls	r3, r3, #1
    6240:	3201      	adds	r2, #1
    6242:	f103 0014 	add.w	r0, r3, #20
    6246:	4288      	cmp	r0, r1
    6248:	d9f9      	bls.n	623e <_dtoa_r+0x926>
    624a:	9b08      	ldr	r3, [sp, #32]
    624c:	606a      	str	r2, [r5, #4]
    624e:	2b0e      	cmp	r3, #14
    6250:	bf8c      	ite	hi
    6252:	2700      	movhi	r7, #0
    6254:	f007 0701 	andls.w	r7, r7, #1
    6258:	e49d      	b.n	5b96 <_dtoa_r+0x27e>
    625a:	2201      	movs	r2, #1
    625c:	9216      	str	r2, [sp, #88]	; 0x58
    625e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    6260:	18f3      	adds	r3, r6, r3
    6262:	9311      	str	r3, [sp, #68]	; 0x44
    6264:	1c59      	adds	r1, r3, #1
    6266:	2900      	cmp	r1, #0
    6268:	bfc8      	it	gt
    626a:	9108      	strgt	r1, [sp, #32]
    626c:	dce0      	bgt.n	6230 <_dtoa_r+0x918>
    626e:	290e      	cmp	r1, #14
    6270:	bf8c      	ite	hi
    6272:	2700      	movhi	r7, #0
    6274:	f007 0701 	andls.w	r7, r7, #1
    6278:	9108      	str	r1, [sp, #32]
    627a:	e489      	b.n	5b90 <_dtoa_r+0x278>
    627c:	2301      	movs	r3, #1
    627e:	9316      	str	r3, [sp, #88]	; 0x58
    6280:	e7ce      	b.n	6220 <_dtoa_r+0x908>
    6282:	2200      	movs	r2, #0
    6284:	9216      	str	r2, [sp, #88]	; 0x58
    6286:	e7ea      	b.n	625e <_dtoa_r+0x946>
    6288:	f04f 33ff 	mov.w	r3, #4294967295
    628c:	2700      	movs	r7, #0
    628e:	2001      	movs	r0, #1
    6290:	9311      	str	r3, [sp, #68]	; 0x44
    6292:	9016      	str	r0, [sp, #88]	; 0x58
    6294:	9308      	str	r3, [sp, #32]
    6296:	972b      	str	r7, [sp, #172]	; 0xac
    6298:	e47a      	b.n	5b90 <_dtoa_r+0x278>
    629a:	f1b8 0f00 	cmp.w	r8, #0
    629e:	f47f aef2 	bne.w	6086 <_dtoa_r+0x76e>
    62a2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    62a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    62aa:	2b00      	cmp	r3, #0
    62ac:	f47f aeeb 	bne.w	6086 <_dtoa_r+0x76e>
    62b0:	f240 0300 	movw	r3, #0
    62b4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    62b8:	ea09 0303 	and.w	r3, r9, r3
    62bc:	2b00      	cmp	r3, #0
    62be:	f43f aee2 	beq.w	6086 <_dtoa_r+0x76e>
    62c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    62c4:	f10a 0a01 	add.w	sl, sl, #1
    62c8:	2701      	movs	r7, #1
    62ca:	3201      	adds	r2, #1
    62cc:	920f      	str	r2, [sp, #60]	; 0x3c
    62ce:	e6db      	b.n	6088 <_dtoa_r+0x770>
    62d0:	4635      	mov	r5, r6
    62d2:	465c      	mov	r4, fp
    62d4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    62d6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    62da:	9612      	str	r6, [sp, #72]	; 0x48
    62dc:	e738      	b.n	6150 <_dtoa_r+0x838>
    62de:	2000      	movs	r0, #0
    62e0:	9006      	str	r0, [sp, #24]
    62e2:	900c      	str	r0, [sp, #48]	; 0x30
    62e4:	e714      	b.n	6110 <_dtoa_r+0x7f8>
    62e6:	4639      	mov	r1, r7
    62e8:	4620      	mov	r0, r4
    62ea:	f001 fd97 	bl	7e1c <_Bfree>
    62ee:	e72a      	b.n	6146 <_dtoa_r+0x82e>
    62f0:	f1c3 0320 	rsb	r3, r3, #32
    62f4:	2b04      	cmp	r3, #4
    62f6:	f340 8254 	ble.w	67a2 <_dtoa_r+0xe8a>
    62fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
    62fc:	3b04      	subs	r3, #4
    62fe:	449a      	add	sl, r3
    6300:	18ed      	adds	r5, r5, r3
    6302:	18c9      	adds	r1, r1, r3
    6304:	910f      	str	r1, [sp, #60]	; 0x3c
    6306:	e6cf      	b.n	60a8 <_dtoa_r+0x790>
    6308:	9916      	ldr	r1, [sp, #88]	; 0x58
    630a:	2900      	cmp	r1, #0
    630c:	f000 8131 	beq.w	6572 <_dtoa_r+0xc5a>
    6310:	2d00      	cmp	r5, #0
    6312:	dd05      	ble.n	6320 <_dtoa_r+0xa08>
    6314:	990c      	ldr	r1, [sp, #48]	; 0x30
    6316:	462a      	mov	r2, r5
    6318:	4620      	mov	r0, r4
    631a:	f001 feb5 	bl	8088 <__lshift>
    631e:	900c      	str	r0, [sp, #48]	; 0x30
    6320:	2f00      	cmp	r7, #0
    6322:	f040 81ea 	bne.w	66fa <_dtoa_r+0xde2>
    6326:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    632a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    632c:	2301      	movs	r3, #1
    632e:	f008 0001 	and.w	r0, r8, #1
    6332:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6334:	9011      	str	r0, [sp, #68]	; 0x44
    6336:	950f      	str	r5, [sp, #60]	; 0x3c
    6338:	461d      	mov	r5, r3
    633a:	960c      	str	r6, [sp, #48]	; 0x30
    633c:	9906      	ldr	r1, [sp, #24]
    633e:	4658      	mov	r0, fp
    6340:	f7ff fa5a 	bl	57f8 <quorem>
    6344:	4639      	mov	r1, r7
    6346:	3030      	adds	r0, #48	; 0x30
    6348:	900b      	str	r0, [sp, #44]	; 0x2c
    634a:	4658      	mov	r0, fp
    634c:	f001 fc2c 	bl	7ba8 <__mcmp>
    6350:	9906      	ldr	r1, [sp, #24]
    6352:	4652      	mov	r2, sl
    6354:	4606      	mov	r6, r0
    6356:	4620      	mov	r0, r4
    6358:	f001 fe1a 	bl	7f90 <__mdiff>
    635c:	68c3      	ldr	r3, [r0, #12]
    635e:	4680      	mov	r8, r0
    6360:	2b00      	cmp	r3, #0
    6362:	d03d      	beq.n	63e0 <_dtoa_r+0xac8>
    6364:	f04f 0901 	mov.w	r9, #1
    6368:	4641      	mov	r1, r8
    636a:	4620      	mov	r0, r4
    636c:	f001 fd56 	bl	7e1c <_Bfree>
    6370:	992a      	ldr	r1, [sp, #168]	; 0xa8
    6372:	ea59 0101 	orrs.w	r1, r9, r1
    6376:	d103      	bne.n	6380 <_dtoa_r+0xa68>
    6378:	9a11      	ldr	r2, [sp, #68]	; 0x44
    637a:	2a00      	cmp	r2, #0
    637c:	f000 81eb 	beq.w	6756 <_dtoa_r+0xe3e>
    6380:	2e00      	cmp	r6, #0
    6382:	f2c0 819e 	blt.w	66c2 <_dtoa_r+0xdaa>
    6386:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    6388:	4332      	orrs	r2, r6
    638a:	d103      	bne.n	6394 <_dtoa_r+0xa7c>
    638c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    638e:	2b00      	cmp	r3, #0
    6390:	f000 8197 	beq.w	66c2 <_dtoa_r+0xdaa>
    6394:	f1b9 0f00 	cmp.w	r9, #0
    6398:	f300 81ce 	bgt.w	6738 <_dtoa_r+0xe20>
    639c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    639e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    63a0:	f801 2b01 	strb.w	r2, [r1], #1
    63a4:	9b08      	ldr	r3, [sp, #32]
    63a6:	910f      	str	r1, [sp, #60]	; 0x3c
    63a8:	429d      	cmp	r5, r3
    63aa:	f000 81c2 	beq.w	6732 <_dtoa_r+0xe1a>
    63ae:	4659      	mov	r1, fp
    63b0:	220a      	movs	r2, #10
    63b2:	2300      	movs	r3, #0
    63b4:	4620      	mov	r0, r4
    63b6:	f001 ff69 	bl	828c <__multadd>
    63ba:	4557      	cmp	r7, sl
    63bc:	4639      	mov	r1, r7
    63be:	4683      	mov	fp, r0
    63c0:	d014      	beq.n	63ec <_dtoa_r+0xad4>
    63c2:	220a      	movs	r2, #10
    63c4:	2300      	movs	r3, #0
    63c6:	4620      	mov	r0, r4
    63c8:	3501      	adds	r5, #1
    63ca:	f001 ff5f 	bl	828c <__multadd>
    63ce:	4651      	mov	r1, sl
    63d0:	220a      	movs	r2, #10
    63d2:	2300      	movs	r3, #0
    63d4:	4607      	mov	r7, r0
    63d6:	4620      	mov	r0, r4
    63d8:	f001 ff58 	bl	828c <__multadd>
    63dc:	4682      	mov	sl, r0
    63de:	e7ad      	b.n	633c <_dtoa_r+0xa24>
    63e0:	4658      	mov	r0, fp
    63e2:	4641      	mov	r1, r8
    63e4:	f001 fbe0 	bl	7ba8 <__mcmp>
    63e8:	4681      	mov	r9, r0
    63ea:	e7bd      	b.n	6368 <_dtoa_r+0xa50>
    63ec:	4620      	mov	r0, r4
    63ee:	220a      	movs	r2, #10
    63f0:	2300      	movs	r3, #0
    63f2:	3501      	adds	r5, #1
    63f4:	f001 ff4a 	bl	828c <__multadd>
    63f8:	4607      	mov	r7, r0
    63fa:	4682      	mov	sl, r0
    63fc:	e79e      	b.n	633c <_dtoa_r+0xa24>
    63fe:	9612      	str	r6, [sp, #72]	; 0x48
    6400:	f8dd c020 	ldr.w	ip, [sp, #32]
    6404:	e459      	b.n	5cba <_dtoa_r+0x3a2>
    6406:	4275      	negs	r5, r6
    6408:	2d00      	cmp	r5, #0
    640a:	f040 8101 	bne.w	6610 <_dtoa_r+0xcf8>
    640e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6412:	f04f 0802 	mov.w	r8, #2
    6416:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    641a:	e40c      	b.n	5c36 <_dtoa_r+0x31e>
    641c:	f24a 11b0 	movw	r1, #41392	; 0xa1b0
    6420:	4642      	mov	r2, r8
    6422:	f2c0 0100 	movt	r1, #0
    6426:	464b      	mov	r3, r9
    6428:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    642c:	f8cd c00c 	str.w	ip, [sp, #12]
    6430:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6432:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    6436:	f002 ff49 	bl	92cc <__aeabi_dmul>
    643a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    643e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6442:	f003 f9dd 	bl	9800 <__aeabi_d2iz>
    6446:	4607      	mov	r7, r0
    6448:	f002 feda 	bl	9200 <__aeabi_i2d>
    644c:	460b      	mov	r3, r1
    644e:	4602      	mov	r2, r0
    6450:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6454:	f002 fd86 	bl	8f64 <__aeabi_dsub>
    6458:	f107 0330 	add.w	r3, r7, #48	; 0x30
    645c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6460:	f805 3b01 	strb.w	r3, [r5], #1
    6464:	f8dd c00c 	ldr.w	ip, [sp, #12]
    6468:	f1bc 0f01 	cmp.w	ip, #1
    646c:	d029      	beq.n	64c2 <_dtoa_r+0xbaa>
    646e:	46d1      	mov	r9, sl
    6470:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6474:	46b2      	mov	sl, r6
    6476:	9e10      	ldr	r6, [sp, #64]	; 0x40
    6478:	951c      	str	r5, [sp, #112]	; 0x70
    647a:	2701      	movs	r7, #1
    647c:	4665      	mov	r5, ip
    647e:	46a0      	mov	r8, r4
    6480:	f240 0300 	movw	r3, #0
    6484:	2200      	movs	r2, #0
    6486:	f2c4 0324 	movt	r3, #16420	; 0x4024
    648a:	f002 ff1f 	bl	92cc <__aeabi_dmul>
    648e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6492:	f003 f9b5 	bl	9800 <__aeabi_d2iz>
    6496:	4604      	mov	r4, r0
    6498:	f002 feb2 	bl	9200 <__aeabi_i2d>
    649c:	3430      	adds	r4, #48	; 0x30
    649e:	4602      	mov	r2, r0
    64a0:	460b      	mov	r3, r1
    64a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    64a6:	f002 fd5d 	bl	8f64 <__aeabi_dsub>
    64aa:	55f4      	strb	r4, [r6, r7]
    64ac:	3701      	adds	r7, #1
    64ae:	42af      	cmp	r7, r5
    64b0:	d1e6      	bne.n	6480 <_dtoa_r+0xb68>
    64b2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    64b4:	3f01      	subs	r7, #1
    64b6:	4656      	mov	r6, sl
    64b8:	4644      	mov	r4, r8
    64ba:	46ca      	mov	sl, r9
    64bc:	19ed      	adds	r5, r5, r7
    64be:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    64c2:	f240 0300 	movw	r3, #0
    64c6:	2200      	movs	r2, #0
    64c8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    64cc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    64d0:	f002 fd4a 	bl	8f68 <__adddf3>
    64d4:	4602      	mov	r2, r0
    64d6:	460b      	mov	r3, r1
    64d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    64dc:	f003 f986 	bl	97ec <__aeabi_dcmpgt>
    64e0:	b9f0      	cbnz	r0, 6520 <_dtoa_r+0xc08>
    64e2:	f240 0100 	movw	r1, #0
    64e6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    64ea:	2000      	movs	r0, #0
    64ec:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    64f0:	f002 fd38 	bl	8f64 <__aeabi_dsub>
    64f4:	4602      	mov	r2, r0
    64f6:	460b      	mov	r3, r1
    64f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    64fc:	f003 f958 	bl	97b0 <__aeabi_dcmplt>
    6500:	2800      	cmp	r0, #0
    6502:	f43f acac 	beq.w	5e5e <_dtoa_r+0x546>
    6506:	462b      	mov	r3, r5
    6508:	461d      	mov	r5, r3
    650a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    650e:	2a30      	cmp	r2, #48	; 0x30
    6510:	d0fa      	beq.n	6508 <_dtoa_r+0xbf0>
    6512:	e61d      	b.n	6150 <_dtoa_r+0x838>
    6514:	9810      	ldr	r0, [sp, #64]	; 0x40
    6516:	f7ff ba40 	b.w	599a <_dtoa_r+0x82>
    651a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    651e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6520:	9e12      	ldr	r6, [sp, #72]	; 0x48
    6522:	9910      	ldr	r1, [sp, #64]	; 0x40
    6524:	e550      	b.n	5fc8 <_dtoa_r+0x6b0>
    6526:	4658      	mov	r0, fp
    6528:	9906      	ldr	r1, [sp, #24]
    652a:	f001 fb3d 	bl	7ba8 <__mcmp>
    652e:	2800      	cmp	r0, #0
    6530:	f6bf add0 	bge.w	60d4 <_dtoa_r+0x7bc>
    6534:	4659      	mov	r1, fp
    6536:	4620      	mov	r0, r4
    6538:	220a      	movs	r2, #10
    653a:	2300      	movs	r3, #0
    653c:	f001 fea6 	bl	828c <__multadd>
    6540:	9916      	ldr	r1, [sp, #88]	; 0x58
    6542:	3e01      	subs	r6, #1
    6544:	4683      	mov	fp, r0
    6546:	2900      	cmp	r1, #0
    6548:	f040 8119 	bne.w	677e <_dtoa_r+0xe66>
    654c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    654e:	9208      	str	r2, [sp, #32]
    6550:	e5c0      	b.n	60d4 <_dtoa_r+0x7bc>
    6552:	9806      	ldr	r0, [sp, #24]
    6554:	6903      	ldr	r3, [r0, #16]
    6556:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    655a:	6918      	ldr	r0, [r3, #16]
    655c:	f001 fad2 	bl	7b04 <__hi0bits>
    6560:	f1c0 0320 	rsb	r3, r0, #32
    6564:	e595      	b.n	6092 <_dtoa_r+0x77a>
    6566:	2101      	movs	r1, #1
    6568:	9111      	str	r1, [sp, #68]	; 0x44
    656a:	9108      	str	r1, [sp, #32]
    656c:	912b      	str	r1, [sp, #172]	; 0xac
    656e:	f7ff bb0f 	b.w	5b90 <_dtoa_r+0x278>
    6572:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6574:	46b1      	mov	r9, r6
    6576:	9f16      	ldr	r7, [sp, #88]	; 0x58
    6578:	46aa      	mov	sl, r5
    657a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    657e:	9e08      	ldr	r6, [sp, #32]
    6580:	e002      	b.n	6588 <_dtoa_r+0xc70>
    6582:	f001 fe83 	bl	828c <__multadd>
    6586:	4683      	mov	fp, r0
    6588:	4641      	mov	r1, r8
    658a:	4658      	mov	r0, fp
    658c:	f7ff f934 	bl	57f8 <quorem>
    6590:	3501      	adds	r5, #1
    6592:	220a      	movs	r2, #10
    6594:	2300      	movs	r3, #0
    6596:	4659      	mov	r1, fp
    6598:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    659c:	f80a c007 	strb.w	ip, [sl, r7]
    65a0:	3701      	adds	r7, #1
    65a2:	4620      	mov	r0, r4
    65a4:	42be      	cmp	r6, r7
    65a6:	dcec      	bgt.n	6582 <_dtoa_r+0xc6a>
    65a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    65ac:	464e      	mov	r6, r9
    65ae:	2700      	movs	r7, #0
    65b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    65b4:	4659      	mov	r1, fp
    65b6:	2201      	movs	r2, #1
    65b8:	4620      	mov	r0, r4
    65ba:	f001 fd65 	bl	8088 <__lshift>
    65be:	9906      	ldr	r1, [sp, #24]
    65c0:	4683      	mov	fp, r0
    65c2:	f001 faf1 	bl	7ba8 <__mcmp>
    65c6:	2800      	cmp	r0, #0
    65c8:	dd0f      	ble.n	65ea <_dtoa_r+0xcd2>
    65ca:	9910      	ldr	r1, [sp, #64]	; 0x40
    65cc:	e000      	b.n	65d0 <_dtoa_r+0xcb8>
    65ce:	461d      	mov	r5, r3
    65d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    65d4:	1e6b      	subs	r3, r5, #1
    65d6:	2a39      	cmp	r2, #57	; 0x39
    65d8:	f040 808c 	bne.w	66f4 <_dtoa_r+0xddc>
    65dc:	428b      	cmp	r3, r1
    65de:	d1f6      	bne.n	65ce <_dtoa_r+0xcb6>
    65e0:	9910      	ldr	r1, [sp, #64]	; 0x40
    65e2:	2331      	movs	r3, #49	; 0x31
    65e4:	3601      	adds	r6, #1
    65e6:	700b      	strb	r3, [r1, #0]
    65e8:	e59a      	b.n	6120 <_dtoa_r+0x808>
    65ea:	d103      	bne.n	65f4 <_dtoa_r+0xcdc>
    65ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    65ee:	f010 0f01 	tst.w	r0, #1
    65f2:	d1ea      	bne.n	65ca <_dtoa_r+0xcb2>
    65f4:	462b      	mov	r3, r5
    65f6:	461d      	mov	r5, r3
    65f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    65fc:	2a30      	cmp	r2, #48	; 0x30
    65fe:	d0fa      	beq.n	65f6 <_dtoa_r+0xcde>
    6600:	e58e      	b.n	6120 <_dtoa_r+0x808>
    6602:	4659      	mov	r1, fp
    6604:	9a15      	ldr	r2, [sp, #84]	; 0x54
    6606:	4620      	mov	r0, r4
    6608:	f001 fe84 	bl	8314 <__pow5mult>
    660c:	4683      	mov	fp, r0
    660e:	e528      	b.n	6062 <_dtoa_r+0x74a>
    6610:	f005 030f 	and.w	r3, r5, #15
    6614:	f24a 12b0 	movw	r2, #41392	; 0xa1b0
    6618:	f2c0 0200 	movt	r2, #0
    661c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6620:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6624:	e9d3 2300 	ldrd	r2, r3, [r3]
    6628:	f002 fe50 	bl	92cc <__aeabi_dmul>
    662c:	112d      	asrs	r5, r5, #4
    662e:	bf08      	it	eq
    6630:	f04f 0802 	moveq.w	r8, #2
    6634:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6638:	f43f aafd 	beq.w	5c36 <_dtoa_r+0x31e>
    663c:	f24a 2788 	movw	r7, #41608	; 0xa288
    6640:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6644:	f04f 0802 	mov.w	r8, #2
    6648:	f2c0 0700 	movt	r7, #0
    664c:	f015 0f01 	tst.w	r5, #1
    6650:	4610      	mov	r0, r2
    6652:	4619      	mov	r1, r3
    6654:	d007      	beq.n	6666 <_dtoa_r+0xd4e>
    6656:	e9d7 2300 	ldrd	r2, r3, [r7]
    665a:	f108 0801 	add.w	r8, r8, #1
    665e:	f002 fe35 	bl	92cc <__aeabi_dmul>
    6662:	4602      	mov	r2, r0
    6664:	460b      	mov	r3, r1
    6666:	3708      	adds	r7, #8
    6668:	106d      	asrs	r5, r5, #1
    666a:	d1ef      	bne.n	664c <_dtoa_r+0xd34>
    666c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    6670:	f7ff bae1 	b.w	5c36 <_dtoa_r+0x31e>
    6674:	9915      	ldr	r1, [sp, #84]	; 0x54
    6676:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    6678:	1a5b      	subs	r3, r3, r1
    667a:	18c9      	adds	r1, r1, r3
    667c:	18d2      	adds	r2, r2, r3
    667e:	9115      	str	r1, [sp, #84]	; 0x54
    6680:	9217      	str	r2, [sp, #92]	; 0x5c
    6682:	e5a0      	b.n	61c6 <_dtoa_r+0x8ae>
    6684:	4659      	mov	r1, fp
    6686:	4620      	mov	r0, r4
    6688:	f001 fe44 	bl	8314 <__pow5mult>
    668c:	4683      	mov	fp, r0
    668e:	e4e8      	b.n	6062 <_dtoa_r+0x74a>
    6690:	9919      	ldr	r1, [sp, #100]	; 0x64
    6692:	2900      	cmp	r1, #0
    6694:	d047      	beq.n	6726 <_dtoa_r+0xe0e>
    6696:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    669a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    669c:	3303      	adds	r3, #3
    669e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    66a0:	e597      	b.n	61d2 <_dtoa_r+0x8ba>
    66a2:	3201      	adds	r2, #1
    66a4:	b2d2      	uxtb	r2, r2
    66a6:	e49d      	b.n	5fe4 <_dtoa_r+0x6cc>
    66a8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    66ac:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    66b0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    66b2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    66b4:	f7ff bbd3 	b.w	5e5e <_dtoa_r+0x546>
    66b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    66ba:	2300      	movs	r3, #0
    66bc:	9808      	ldr	r0, [sp, #32]
    66be:	1a0d      	subs	r5, r1, r0
    66c0:	e587      	b.n	61d2 <_dtoa_r+0x8ba>
    66c2:	f1b9 0f00 	cmp.w	r9, #0
    66c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    66c8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    66ca:	dd0f      	ble.n	66ec <_dtoa_r+0xdd4>
    66cc:	4659      	mov	r1, fp
    66ce:	2201      	movs	r2, #1
    66d0:	4620      	mov	r0, r4
    66d2:	f001 fcd9 	bl	8088 <__lshift>
    66d6:	9906      	ldr	r1, [sp, #24]
    66d8:	4683      	mov	fp, r0
    66da:	f001 fa65 	bl	7ba8 <__mcmp>
    66de:	2800      	cmp	r0, #0
    66e0:	dd47      	ble.n	6772 <_dtoa_r+0xe5a>
    66e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    66e4:	2939      	cmp	r1, #57	; 0x39
    66e6:	d031      	beq.n	674c <_dtoa_r+0xe34>
    66e8:	3101      	adds	r1, #1
    66ea:	910b      	str	r1, [sp, #44]	; 0x2c
    66ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    66ee:	f805 2b01 	strb.w	r2, [r5], #1
    66f2:	e515      	b.n	6120 <_dtoa_r+0x808>
    66f4:	3201      	adds	r2, #1
    66f6:	701a      	strb	r2, [r3, #0]
    66f8:	e512      	b.n	6120 <_dtoa_r+0x808>
    66fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    66fc:	4620      	mov	r0, r4
    66fe:	6851      	ldr	r1, [r2, #4]
    6700:	f001 fba8 	bl	7e54 <_Balloc>
    6704:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6706:	f103 010c 	add.w	r1, r3, #12
    670a:	691a      	ldr	r2, [r3, #16]
    670c:	3202      	adds	r2, #2
    670e:	0092      	lsls	r2, r2, #2
    6710:	4605      	mov	r5, r0
    6712:	300c      	adds	r0, #12
    6714:	f001 f8ce 	bl	78b4 <memcpy>
    6718:	4620      	mov	r0, r4
    671a:	4629      	mov	r1, r5
    671c:	2201      	movs	r2, #1
    671e:	f001 fcb3 	bl	8088 <__lshift>
    6722:	4682      	mov	sl, r0
    6724:	e601      	b.n	632a <_dtoa_r+0xa12>
    6726:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    6728:	9f15      	ldr	r7, [sp, #84]	; 0x54
    672a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    672c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    6730:	e54f      	b.n	61d2 <_dtoa_r+0x8ba>
    6732:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6734:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6736:	e73d      	b.n	65b4 <_dtoa_r+0xc9c>
    6738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    673a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    673c:	2b39      	cmp	r3, #57	; 0x39
    673e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6740:	d004      	beq.n	674c <_dtoa_r+0xe34>
    6742:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6744:	1c43      	adds	r3, r0, #1
    6746:	f805 3b01 	strb.w	r3, [r5], #1
    674a:	e4e9      	b.n	6120 <_dtoa_r+0x808>
    674c:	2339      	movs	r3, #57	; 0x39
    674e:	f805 3b01 	strb.w	r3, [r5], #1
    6752:	9910      	ldr	r1, [sp, #64]	; 0x40
    6754:	e73c      	b.n	65d0 <_dtoa_r+0xcb8>
    6756:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6758:	4633      	mov	r3, r6
    675a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    675c:	2839      	cmp	r0, #57	; 0x39
    675e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6760:	d0f4      	beq.n	674c <_dtoa_r+0xe34>
    6762:	2b00      	cmp	r3, #0
    6764:	dd01      	ble.n	676a <_dtoa_r+0xe52>
    6766:	3001      	adds	r0, #1
    6768:	900b      	str	r0, [sp, #44]	; 0x2c
    676a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    676c:	f805 1b01 	strb.w	r1, [r5], #1
    6770:	e4d6      	b.n	6120 <_dtoa_r+0x808>
    6772:	d1bb      	bne.n	66ec <_dtoa_r+0xdd4>
    6774:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6776:	f010 0f01 	tst.w	r0, #1
    677a:	d0b7      	beq.n	66ec <_dtoa_r+0xdd4>
    677c:	e7b1      	b.n	66e2 <_dtoa_r+0xdca>
    677e:	2300      	movs	r3, #0
    6780:	990c      	ldr	r1, [sp, #48]	; 0x30
    6782:	4620      	mov	r0, r4
    6784:	220a      	movs	r2, #10
    6786:	f001 fd81 	bl	828c <__multadd>
    678a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    678c:	9308      	str	r3, [sp, #32]
    678e:	900c      	str	r0, [sp, #48]	; 0x30
    6790:	e4a0      	b.n	60d4 <_dtoa_r+0x7bc>
    6792:	9908      	ldr	r1, [sp, #32]
    6794:	290e      	cmp	r1, #14
    6796:	bf8c      	ite	hi
    6798:	2700      	movhi	r7, #0
    679a:	f007 0701 	andls.w	r7, r7, #1
    679e:	f7ff b9fa 	b.w	5b96 <_dtoa_r+0x27e>
    67a2:	f43f ac81 	beq.w	60a8 <_dtoa_r+0x790>
    67a6:	331c      	adds	r3, #28
    67a8:	e479      	b.n	609e <_dtoa_r+0x786>
    67aa:	2701      	movs	r7, #1
    67ac:	f7ff b98a 	b.w	5ac4 <_dtoa_r+0x1ac>

000067b0 <_fflush_r>:
    67b0:	690b      	ldr	r3, [r1, #16]
    67b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    67b6:	460c      	mov	r4, r1
    67b8:	4680      	mov	r8, r0
    67ba:	2b00      	cmp	r3, #0
    67bc:	d071      	beq.n	68a2 <_fflush_r+0xf2>
    67be:	b110      	cbz	r0, 67c6 <_fflush_r+0x16>
    67c0:	6983      	ldr	r3, [r0, #24]
    67c2:	2b00      	cmp	r3, #0
    67c4:	d078      	beq.n	68b8 <_fflush_r+0x108>
    67c6:	f24a 130c 	movw	r3, #41228	; 0xa10c
    67ca:	f2c0 0300 	movt	r3, #0
    67ce:	429c      	cmp	r4, r3
    67d0:	bf08      	it	eq
    67d2:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    67d6:	d010      	beq.n	67fa <_fflush_r+0x4a>
    67d8:	f24a 132c 	movw	r3, #41260	; 0xa12c
    67dc:	f2c0 0300 	movt	r3, #0
    67e0:	429c      	cmp	r4, r3
    67e2:	bf08      	it	eq
    67e4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    67e8:	d007      	beq.n	67fa <_fflush_r+0x4a>
    67ea:	f24a 134c 	movw	r3, #41292	; 0xa14c
    67ee:	f2c0 0300 	movt	r3, #0
    67f2:	429c      	cmp	r4, r3
    67f4:	bf08      	it	eq
    67f6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    67fa:	89a3      	ldrh	r3, [r4, #12]
    67fc:	b21a      	sxth	r2, r3
    67fe:	f012 0f08 	tst.w	r2, #8
    6802:	d135      	bne.n	6870 <_fflush_r+0xc0>
    6804:	6862      	ldr	r2, [r4, #4]
    6806:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    680a:	81a3      	strh	r3, [r4, #12]
    680c:	2a00      	cmp	r2, #0
    680e:	dd5e      	ble.n	68ce <_fflush_r+0x11e>
    6810:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    6812:	2e00      	cmp	r6, #0
    6814:	d045      	beq.n	68a2 <_fflush_r+0xf2>
    6816:	b29b      	uxth	r3, r3
    6818:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    681c:	bf18      	it	ne
    681e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    6820:	d059      	beq.n	68d6 <_fflush_r+0x126>
    6822:	f013 0f04 	tst.w	r3, #4
    6826:	d14a      	bne.n	68be <_fflush_r+0x10e>
    6828:	2300      	movs	r3, #0
    682a:	4640      	mov	r0, r8
    682c:	6a21      	ldr	r1, [r4, #32]
    682e:	462a      	mov	r2, r5
    6830:	47b0      	blx	r6
    6832:	4285      	cmp	r5, r0
    6834:	d138      	bne.n	68a8 <_fflush_r+0xf8>
    6836:	89a1      	ldrh	r1, [r4, #12]
    6838:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    683c:	6922      	ldr	r2, [r4, #16]
    683e:	f2c0 0300 	movt	r3, #0
    6842:	ea01 0303 	and.w	r3, r1, r3
    6846:	2100      	movs	r1, #0
    6848:	6061      	str	r1, [r4, #4]
    684a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    684e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6850:	81a3      	strh	r3, [r4, #12]
    6852:	6022      	str	r2, [r4, #0]
    6854:	bf18      	it	ne
    6856:	6565      	strne	r5, [r4, #84]	; 0x54
    6858:	b319      	cbz	r1, 68a2 <_fflush_r+0xf2>
    685a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    685e:	4299      	cmp	r1, r3
    6860:	d002      	beq.n	6868 <_fflush_r+0xb8>
    6862:	4640      	mov	r0, r8
    6864:	f000 f998 	bl	6b98 <_free_r>
    6868:	2000      	movs	r0, #0
    686a:	6360      	str	r0, [r4, #52]	; 0x34
    686c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6870:	6926      	ldr	r6, [r4, #16]
    6872:	b1b6      	cbz	r6, 68a2 <_fflush_r+0xf2>
    6874:	6825      	ldr	r5, [r4, #0]
    6876:	6026      	str	r6, [r4, #0]
    6878:	1bad      	subs	r5, r5, r6
    687a:	f012 0f03 	tst.w	r2, #3
    687e:	bf0c      	ite	eq
    6880:	6963      	ldreq	r3, [r4, #20]
    6882:	2300      	movne	r3, #0
    6884:	60a3      	str	r3, [r4, #8]
    6886:	e00a      	b.n	689e <_fflush_r+0xee>
    6888:	4632      	mov	r2, r6
    688a:	462b      	mov	r3, r5
    688c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    688e:	4640      	mov	r0, r8
    6890:	6a21      	ldr	r1, [r4, #32]
    6892:	47b8      	blx	r7
    6894:	2800      	cmp	r0, #0
    6896:	ebc0 0505 	rsb	r5, r0, r5
    689a:	4406      	add	r6, r0
    689c:	dd04      	ble.n	68a8 <_fflush_r+0xf8>
    689e:	2d00      	cmp	r5, #0
    68a0:	dcf2      	bgt.n	6888 <_fflush_r+0xd8>
    68a2:	2000      	movs	r0, #0
    68a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    68a8:	89a3      	ldrh	r3, [r4, #12]
    68aa:	f04f 30ff 	mov.w	r0, #4294967295
    68ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    68b2:	81a3      	strh	r3, [r4, #12]
    68b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    68b8:	f000 f8ea 	bl	6a90 <__sinit>
    68bc:	e783      	b.n	67c6 <_fflush_r+0x16>
    68be:	6862      	ldr	r2, [r4, #4]
    68c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    68c2:	1aad      	subs	r5, r5, r2
    68c4:	2b00      	cmp	r3, #0
    68c6:	d0af      	beq.n	6828 <_fflush_r+0x78>
    68c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    68ca:	1aed      	subs	r5, r5, r3
    68cc:	e7ac      	b.n	6828 <_fflush_r+0x78>
    68ce:	6c22      	ldr	r2, [r4, #64]	; 0x40
    68d0:	2a00      	cmp	r2, #0
    68d2:	dc9d      	bgt.n	6810 <_fflush_r+0x60>
    68d4:	e7e5      	b.n	68a2 <_fflush_r+0xf2>
    68d6:	2301      	movs	r3, #1
    68d8:	4640      	mov	r0, r8
    68da:	6a21      	ldr	r1, [r4, #32]
    68dc:	47b0      	blx	r6
    68de:	f1b0 3fff 	cmp.w	r0, #4294967295
    68e2:	4605      	mov	r5, r0
    68e4:	d002      	beq.n	68ec <_fflush_r+0x13c>
    68e6:	89a3      	ldrh	r3, [r4, #12]
    68e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    68ea:	e79a      	b.n	6822 <_fflush_r+0x72>
    68ec:	f8d8 3000 	ldr.w	r3, [r8]
    68f0:	2b1d      	cmp	r3, #29
    68f2:	d0d6      	beq.n	68a2 <_fflush_r+0xf2>
    68f4:	89a3      	ldrh	r3, [r4, #12]
    68f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    68fa:	81a3      	strh	r3, [r4, #12]
    68fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006900 <fflush>:
    6900:	4601      	mov	r1, r0
    6902:	b128      	cbz	r0, 6910 <fflush+0x10>
    6904:	f240 032c 	movw	r3, #44	; 0x2c
    6908:	f2c2 0300 	movt	r3, #8192	; 0x2000
    690c:	6818      	ldr	r0, [r3, #0]
    690e:	e74f      	b.n	67b0 <_fflush_r>
    6910:	f24a 038c 	movw	r3, #41100	; 0xa08c
    6914:	f246 71b1 	movw	r1, #26545	; 0x67b1
    6918:	f2c0 0300 	movt	r3, #0
    691c:	f2c0 0100 	movt	r1, #0
    6920:	6818      	ldr	r0, [r3, #0]
    6922:	f000 bbb3 	b.w	708c <_fwalk_reent>
    6926:	bf00      	nop

00006928 <__sfp_lock_acquire>:
    6928:	4770      	bx	lr
    692a:	bf00      	nop

0000692c <__sfp_lock_release>:
    692c:	4770      	bx	lr
    692e:	bf00      	nop

00006930 <__sinit_lock_acquire>:
    6930:	4770      	bx	lr
    6932:	bf00      	nop

00006934 <__sinit_lock_release>:
    6934:	4770      	bx	lr
    6936:	bf00      	nop

00006938 <__fp_lock>:
    6938:	2000      	movs	r0, #0
    693a:	4770      	bx	lr

0000693c <__fp_unlock>:
    693c:	2000      	movs	r0, #0
    693e:	4770      	bx	lr

00006940 <__fp_unlock_all>:
    6940:	f240 032c 	movw	r3, #44	; 0x2c
    6944:	f646 113d 	movw	r1, #26941	; 0x693d
    6948:	f2c2 0300 	movt	r3, #8192	; 0x2000
    694c:	f2c0 0100 	movt	r1, #0
    6950:	6818      	ldr	r0, [r3, #0]
    6952:	f000 bbc5 	b.w	70e0 <_fwalk>
    6956:	bf00      	nop

00006958 <__fp_lock_all>:
    6958:	f240 032c 	movw	r3, #44	; 0x2c
    695c:	f646 1139 	movw	r1, #26937	; 0x6939
    6960:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6964:	f2c0 0100 	movt	r1, #0
    6968:	6818      	ldr	r0, [r3, #0]
    696a:	f000 bbb9 	b.w	70e0 <_fwalk>
    696e:	bf00      	nop

00006970 <_cleanup_r>:
    6970:	f648 4125 	movw	r1, #35877	; 0x8c25
    6974:	f2c0 0100 	movt	r1, #0
    6978:	f000 bbb2 	b.w	70e0 <_fwalk>

0000697c <_cleanup>:
    697c:	f24a 038c 	movw	r3, #41100	; 0xa08c
    6980:	f2c0 0300 	movt	r3, #0
    6984:	6818      	ldr	r0, [r3, #0]
    6986:	e7f3      	b.n	6970 <_cleanup_r>

00006988 <std>:
    6988:	b510      	push	{r4, lr}
    698a:	4604      	mov	r4, r0
    698c:	2300      	movs	r3, #0
    698e:	305c      	adds	r0, #92	; 0x5c
    6990:	81a1      	strh	r1, [r4, #12]
    6992:	4619      	mov	r1, r3
    6994:	81e2      	strh	r2, [r4, #14]
    6996:	2208      	movs	r2, #8
    6998:	6023      	str	r3, [r4, #0]
    699a:	6063      	str	r3, [r4, #4]
    699c:	60a3      	str	r3, [r4, #8]
    699e:	6663      	str	r3, [r4, #100]	; 0x64
    69a0:	6123      	str	r3, [r4, #16]
    69a2:	6163      	str	r3, [r4, #20]
    69a4:	61a3      	str	r3, [r4, #24]
    69a6:	f7fd f8f5 	bl	3b94 <memset>
    69aa:	f648 00e5 	movw	r0, #35045	; 0x88e5
    69ae:	f648 01a9 	movw	r1, #34985	; 0x88a9
    69b2:	f648 0281 	movw	r2, #34945	; 0x8881
    69b6:	f648 0379 	movw	r3, #34937	; 0x8879
    69ba:	f2c0 0000 	movt	r0, #0
    69be:	f2c0 0100 	movt	r1, #0
    69c2:	f2c0 0200 	movt	r2, #0
    69c6:	f2c0 0300 	movt	r3, #0
    69ca:	6260      	str	r0, [r4, #36]	; 0x24
    69cc:	62a1      	str	r1, [r4, #40]	; 0x28
    69ce:	62e2      	str	r2, [r4, #44]	; 0x2c
    69d0:	6323      	str	r3, [r4, #48]	; 0x30
    69d2:	6224      	str	r4, [r4, #32]
    69d4:	bd10      	pop	{r4, pc}
    69d6:	bf00      	nop

000069d8 <__sfmoreglue>:
    69d8:	b570      	push	{r4, r5, r6, lr}
    69da:	2568      	movs	r5, #104	; 0x68
    69dc:	460e      	mov	r6, r1
    69de:	fb05 f501 	mul.w	r5, r5, r1
    69e2:	f105 010c 	add.w	r1, r5, #12
    69e6:	f000 fc59 	bl	729c <_malloc_r>
    69ea:	4604      	mov	r4, r0
    69ec:	b148      	cbz	r0, 6a02 <__sfmoreglue+0x2a>
    69ee:	f100 030c 	add.w	r3, r0, #12
    69f2:	2100      	movs	r1, #0
    69f4:	6046      	str	r6, [r0, #4]
    69f6:	462a      	mov	r2, r5
    69f8:	4618      	mov	r0, r3
    69fa:	6021      	str	r1, [r4, #0]
    69fc:	60a3      	str	r3, [r4, #8]
    69fe:	f7fd f8c9 	bl	3b94 <memset>
    6a02:	4620      	mov	r0, r4
    6a04:	bd70      	pop	{r4, r5, r6, pc}
    6a06:	bf00      	nop

00006a08 <__sfp>:
    6a08:	f24a 038c 	movw	r3, #41100	; 0xa08c
    6a0c:	f2c0 0300 	movt	r3, #0
    6a10:	b570      	push	{r4, r5, r6, lr}
    6a12:	681d      	ldr	r5, [r3, #0]
    6a14:	4606      	mov	r6, r0
    6a16:	69ab      	ldr	r3, [r5, #24]
    6a18:	2b00      	cmp	r3, #0
    6a1a:	d02a      	beq.n	6a72 <__sfp+0x6a>
    6a1c:	35d8      	adds	r5, #216	; 0xd8
    6a1e:	686b      	ldr	r3, [r5, #4]
    6a20:	68ac      	ldr	r4, [r5, #8]
    6a22:	3b01      	subs	r3, #1
    6a24:	d503      	bpl.n	6a2e <__sfp+0x26>
    6a26:	e020      	b.n	6a6a <__sfp+0x62>
    6a28:	3468      	adds	r4, #104	; 0x68
    6a2a:	3b01      	subs	r3, #1
    6a2c:	d41d      	bmi.n	6a6a <__sfp+0x62>
    6a2e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    6a32:	2a00      	cmp	r2, #0
    6a34:	d1f8      	bne.n	6a28 <__sfp+0x20>
    6a36:	2500      	movs	r5, #0
    6a38:	f04f 33ff 	mov.w	r3, #4294967295
    6a3c:	6665      	str	r5, [r4, #100]	; 0x64
    6a3e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    6a42:	81e3      	strh	r3, [r4, #14]
    6a44:	4629      	mov	r1, r5
    6a46:	f04f 0301 	mov.w	r3, #1
    6a4a:	6025      	str	r5, [r4, #0]
    6a4c:	81a3      	strh	r3, [r4, #12]
    6a4e:	2208      	movs	r2, #8
    6a50:	60a5      	str	r5, [r4, #8]
    6a52:	6065      	str	r5, [r4, #4]
    6a54:	6125      	str	r5, [r4, #16]
    6a56:	6165      	str	r5, [r4, #20]
    6a58:	61a5      	str	r5, [r4, #24]
    6a5a:	f7fd f89b 	bl	3b94 <memset>
    6a5e:	64e5      	str	r5, [r4, #76]	; 0x4c
    6a60:	6365      	str	r5, [r4, #52]	; 0x34
    6a62:	63a5      	str	r5, [r4, #56]	; 0x38
    6a64:	64a5      	str	r5, [r4, #72]	; 0x48
    6a66:	4620      	mov	r0, r4
    6a68:	bd70      	pop	{r4, r5, r6, pc}
    6a6a:	6828      	ldr	r0, [r5, #0]
    6a6c:	b128      	cbz	r0, 6a7a <__sfp+0x72>
    6a6e:	4605      	mov	r5, r0
    6a70:	e7d5      	b.n	6a1e <__sfp+0x16>
    6a72:	4628      	mov	r0, r5
    6a74:	f000 f80c 	bl	6a90 <__sinit>
    6a78:	e7d0      	b.n	6a1c <__sfp+0x14>
    6a7a:	4630      	mov	r0, r6
    6a7c:	2104      	movs	r1, #4
    6a7e:	f7ff ffab 	bl	69d8 <__sfmoreglue>
    6a82:	6028      	str	r0, [r5, #0]
    6a84:	2800      	cmp	r0, #0
    6a86:	d1f2      	bne.n	6a6e <__sfp+0x66>
    6a88:	230c      	movs	r3, #12
    6a8a:	4604      	mov	r4, r0
    6a8c:	6033      	str	r3, [r6, #0]
    6a8e:	e7ea      	b.n	6a66 <__sfp+0x5e>

00006a90 <__sinit>:
    6a90:	b570      	push	{r4, r5, r6, lr}
    6a92:	6986      	ldr	r6, [r0, #24]
    6a94:	4604      	mov	r4, r0
    6a96:	b106      	cbz	r6, 6a9a <__sinit+0xa>
    6a98:	bd70      	pop	{r4, r5, r6, pc}
    6a9a:	f646 1371 	movw	r3, #26993	; 0x6971
    6a9e:	2501      	movs	r5, #1
    6aa0:	f2c0 0300 	movt	r3, #0
    6aa4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    6aa8:	6283      	str	r3, [r0, #40]	; 0x28
    6aaa:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    6aae:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    6ab2:	6185      	str	r5, [r0, #24]
    6ab4:	f7ff ffa8 	bl	6a08 <__sfp>
    6ab8:	6060      	str	r0, [r4, #4]
    6aba:	4620      	mov	r0, r4
    6abc:	f7ff ffa4 	bl	6a08 <__sfp>
    6ac0:	60a0      	str	r0, [r4, #8]
    6ac2:	4620      	mov	r0, r4
    6ac4:	f7ff ffa0 	bl	6a08 <__sfp>
    6ac8:	4632      	mov	r2, r6
    6aca:	2104      	movs	r1, #4
    6acc:	4623      	mov	r3, r4
    6ace:	60e0      	str	r0, [r4, #12]
    6ad0:	6860      	ldr	r0, [r4, #4]
    6ad2:	f7ff ff59 	bl	6988 <std>
    6ad6:	462a      	mov	r2, r5
    6ad8:	68a0      	ldr	r0, [r4, #8]
    6ada:	2109      	movs	r1, #9
    6adc:	4623      	mov	r3, r4
    6ade:	f7ff ff53 	bl	6988 <std>
    6ae2:	4623      	mov	r3, r4
    6ae4:	68e0      	ldr	r0, [r4, #12]
    6ae6:	2112      	movs	r1, #18
    6ae8:	2202      	movs	r2, #2
    6aea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6aee:	e74b      	b.n	6988 <std>

00006af0 <_malloc_trim_r>:
    6af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6af2:	f240 1420 	movw	r4, #288	; 0x120
    6af6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6afa:	460f      	mov	r7, r1
    6afc:	4605      	mov	r5, r0
    6afe:	f000 fffd 	bl	7afc <__malloc_lock>
    6b02:	68a3      	ldr	r3, [r4, #8]
    6b04:	685e      	ldr	r6, [r3, #4]
    6b06:	f026 0603 	bic.w	r6, r6, #3
    6b0a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    6b0e:	330f      	adds	r3, #15
    6b10:	1bdf      	subs	r7, r3, r7
    6b12:	0b3f      	lsrs	r7, r7, #12
    6b14:	3f01      	subs	r7, #1
    6b16:	033f      	lsls	r7, r7, #12
    6b18:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    6b1c:	db07      	blt.n	6b2e <_malloc_trim_r+0x3e>
    6b1e:	2100      	movs	r1, #0
    6b20:	4628      	mov	r0, r5
    6b22:	f001 fe95 	bl	8850 <_sbrk_r>
    6b26:	68a3      	ldr	r3, [r4, #8]
    6b28:	18f3      	adds	r3, r6, r3
    6b2a:	4283      	cmp	r3, r0
    6b2c:	d004      	beq.n	6b38 <_malloc_trim_r+0x48>
    6b2e:	4628      	mov	r0, r5
    6b30:	f000 ffe6 	bl	7b00 <__malloc_unlock>
    6b34:	2000      	movs	r0, #0
    6b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6b38:	4279      	negs	r1, r7
    6b3a:	4628      	mov	r0, r5
    6b3c:	f001 fe88 	bl	8850 <_sbrk_r>
    6b40:	f1b0 3fff 	cmp.w	r0, #4294967295
    6b44:	d010      	beq.n	6b68 <_malloc_trim_r+0x78>
    6b46:	68a2      	ldr	r2, [r4, #8]
    6b48:	f240 5340 	movw	r3, #1344	; 0x540
    6b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b50:	1bf6      	subs	r6, r6, r7
    6b52:	f046 0601 	orr.w	r6, r6, #1
    6b56:	4628      	mov	r0, r5
    6b58:	6056      	str	r6, [r2, #4]
    6b5a:	681a      	ldr	r2, [r3, #0]
    6b5c:	1bd7      	subs	r7, r2, r7
    6b5e:	601f      	str	r7, [r3, #0]
    6b60:	f000 ffce 	bl	7b00 <__malloc_unlock>
    6b64:	2001      	movs	r0, #1
    6b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6b68:	2100      	movs	r1, #0
    6b6a:	4628      	mov	r0, r5
    6b6c:	f001 fe70 	bl	8850 <_sbrk_r>
    6b70:	68a3      	ldr	r3, [r4, #8]
    6b72:	1ac2      	subs	r2, r0, r3
    6b74:	2a0f      	cmp	r2, #15
    6b76:	ddda      	ble.n	6b2e <_malloc_trim_r+0x3e>
    6b78:	f240 5428 	movw	r4, #1320	; 0x528
    6b7c:	f240 5140 	movw	r1, #1344	; 0x540
    6b80:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6b84:	f2c2 0100 	movt	r1, #8192	; 0x2000
    6b88:	f042 0201 	orr.w	r2, r2, #1
    6b8c:	6824      	ldr	r4, [r4, #0]
    6b8e:	1b00      	subs	r0, r0, r4
    6b90:	6008      	str	r0, [r1, #0]
    6b92:	605a      	str	r2, [r3, #4]
    6b94:	e7cb      	b.n	6b2e <_malloc_trim_r+0x3e>
    6b96:	bf00      	nop

00006b98 <_free_r>:
    6b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6b9c:	4605      	mov	r5, r0
    6b9e:	460c      	mov	r4, r1
    6ba0:	2900      	cmp	r1, #0
    6ba2:	f000 8088 	beq.w	6cb6 <_free_r+0x11e>
    6ba6:	f000 ffa9 	bl	7afc <__malloc_lock>
    6baa:	f1a4 0208 	sub.w	r2, r4, #8
    6bae:	f240 1020 	movw	r0, #288	; 0x120
    6bb2:	6856      	ldr	r6, [r2, #4]
    6bb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6bb8:	f026 0301 	bic.w	r3, r6, #1
    6bbc:	f8d0 c008 	ldr.w	ip, [r0, #8]
    6bc0:	18d1      	adds	r1, r2, r3
    6bc2:	458c      	cmp	ip, r1
    6bc4:	684f      	ldr	r7, [r1, #4]
    6bc6:	f027 0703 	bic.w	r7, r7, #3
    6bca:	f000 8095 	beq.w	6cf8 <_free_r+0x160>
    6bce:	f016 0601 	ands.w	r6, r6, #1
    6bd2:	604f      	str	r7, [r1, #4]
    6bd4:	d05f      	beq.n	6c96 <_free_r+0xfe>
    6bd6:	2600      	movs	r6, #0
    6bd8:	19cc      	adds	r4, r1, r7
    6bda:	6864      	ldr	r4, [r4, #4]
    6bdc:	f014 0f01 	tst.w	r4, #1
    6be0:	d106      	bne.n	6bf0 <_free_r+0x58>
    6be2:	19db      	adds	r3, r3, r7
    6be4:	2e00      	cmp	r6, #0
    6be6:	d07a      	beq.n	6cde <_free_r+0x146>
    6be8:	688c      	ldr	r4, [r1, #8]
    6bea:	68c9      	ldr	r1, [r1, #12]
    6bec:	608c      	str	r4, [r1, #8]
    6bee:	60e1      	str	r1, [r4, #12]
    6bf0:	f043 0101 	orr.w	r1, r3, #1
    6bf4:	50d3      	str	r3, [r2, r3]
    6bf6:	6051      	str	r1, [r2, #4]
    6bf8:	2e00      	cmp	r6, #0
    6bfa:	d147      	bne.n	6c8c <_free_r+0xf4>
    6bfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    6c00:	d35b      	bcc.n	6cba <_free_r+0x122>
    6c02:	0a59      	lsrs	r1, r3, #9
    6c04:	2904      	cmp	r1, #4
    6c06:	bf9e      	ittt	ls
    6c08:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    6c0c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    6c10:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6c14:	d928      	bls.n	6c68 <_free_r+0xd0>
    6c16:	2914      	cmp	r1, #20
    6c18:	bf9c      	itt	ls
    6c1a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    6c1e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6c22:	d921      	bls.n	6c68 <_free_r+0xd0>
    6c24:	2954      	cmp	r1, #84	; 0x54
    6c26:	bf9e      	ittt	ls
    6c28:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    6c2c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    6c30:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6c34:	d918      	bls.n	6c68 <_free_r+0xd0>
    6c36:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    6c3a:	bf9e      	ittt	ls
    6c3c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    6c40:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    6c44:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6c48:	d90e      	bls.n	6c68 <_free_r+0xd0>
    6c4a:	f240 5c54 	movw	ip, #1364	; 0x554
    6c4e:	4561      	cmp	r1, ip
    6c50:	bf95      	itete	ls
    6c52:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    6c56:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    6c5a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    6c5e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    6c62:	bf98      	it	ls
    6c64:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6c68:	1904      	adds	r4, r0, r4
    6c6a:	68a1      	ldr	r1, [r4, #8]
    6c6c:	42a1      	cmp	r1, r4
    6c6e:	d103      	bne.n	6c78 <_free_r+0xe0>
    6c70:	e064      	b.n	6d3c <_free_r+0x1a4>
    6c72:	6889      	ldr	r1, [r1, #8]
    6c74:	428c      	cmp	r4, r1
    6c76:	d004      	beq.n	6c82 <_free_r+0xea>
    6c78:	6848      	ldr	r0, [r1, #4]
    6c7a:	f020 0003 	bic.w	r0, r0, #3
    6c7e:	4283      	cmp	r3, r0
    6c80:	d3f7      	bcc.n	6c72 <_free_r+0xda>
    6c82:	68cb      	ldr	r3, [r1, #12]
    6c84:	60d3      	str	r3, [r2, #12]
    6c86:	6091      	str	r1, [r2, #8]
    6c88:	60ca      	str	r2, [r1, #12]
    6c8a:	609a      	str	r2, [r3, #8]
    6c8c:	4628      	mov	r0, r5
    6c8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6c92:	f000 bf35 	b.w	7b00 <__malloc_unlock>
    6c96:	f854 4c08 	ldr.w	r4, [r4, #-8]
    6c9a:	f100 0c08 	add.w	ip, r0, #8
    6c9e:	1b12      	subs	r2, r2, r4
    6ca0:	191b      	adds	r3, r3, r4
    6ca2:	6894      	ldr	r4, [r2, #8]
    6ca4:	4564      	cmp	r4, ip
    6ca6:	d047      	beq.n	6d38 <_free_r+0x1a0>
    6ca8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    6cac:	f8cc 4008 	str.w	r4, [ip, #8]
    6cb0:	f8c4 c00c 	str.w	ip, [r4, #12]
    6cb4:	e790      	b.n	6bd8 <_free_r+0x40>
    6cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6cba:	08db      	lsrs	r3, r3, #3
    6cbc:	f04f 0c01 	mov.w	ip, #1
    6cc0:	6846      	ldr	r6, [r0, #4]
    6cc2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    6cc6:	109b      	asrs	r3, r3, #2
    6cc8:	fa0c f303 	lsl.w	r3, ip, r3
    6ccc:	60d1      	str	r1, [r2, #12]
    6cce:	688c      	ldr	r4, [r1, #8]
    6cd0:	ea46 0303 	orr.w	r3, r6, r3
    6cd4:	6043      	str	r3, [r0, #4]
    6cd6:	6094      	str	r4, [r2, #8]
    6cd8:	60e2      	str	r2, [r4, #12]
    6cda:	608a      	str	r2, [r1, #8]
    6cdc:	e7d6      	b.n	6c8c <_free_r+0xf4>
    6cde:	688c      	ldr	r4, [r1, #8]
    6ce0:	4f1c      	ldr	r7, [pc, #112]	; (6d54 <_free_r+0x1bc>)
    6ce2:	42bc      	cmp	r4, r7
    6ce4:	d181      	bne.n	6bea <_free_r+0x52>
    6ce6:	50d3      	str	r3, [r2, r3]
    6ce8:	f043 0301 	orr.w	r3, r3, #1
    6cec:	60e2      	str	r2, [r4, #12]
    6cee:	60a2      	str	r2, [r4, #8]
    6cf0:	6053      	str	r3, [r2, #4]
    6cf2:	6094      	str	r4, [r2, #8]
    6cf4:	60d4      	str	r4, [r2, #12]
    6cf6:	e7c9      	b.n	6c8c <_free_r+0xf4>
    6cf8:	18fb      	adds	r3, r7, r3
    6cfa:	f016 0f01 	tst.w	r6, #1
    6cfe:	d107      	bne.n	6d10 <_free_r+0x178>
    6d00:	f854 1c08 	ldr.w	r1, [r4, #-8]
    6d04:	1a52      	subs	r2, r2, r1
    6d06:	185b      	adds	r3, r3, r1
    6d08:	68d4      	ldr	r4, [r2, #12]
    6d0a:	6891      	ldr	r1, [r2, #8]
    6d0c:	60a1      	str	r1, [r4, #8]
    6d0e:	60cc      	str	r4, [r1, #12]
    6d10:	f240 512c 	movw	r1, #1324	; 0x52c
    6d14:	6082      	str	r2, [r0, #8]
    6d16:	f2c2 0100 	movt	r1, #8192	; 0x2000
    6d1a:	f043 0001 	orr.w	r0, r3, #1
    6d1e:	6050      	str	r0, [r2, #4]
    6d20:	680a      	ldr	r2, [r1, #0]
    6d22:	4293      	cmp	r3, r2
    6d24:	d3b2      	bcc.n	6c8c <_free_r+0xf4>
    6d26:	f240 533c 	movw	r3, #1340	; 0x53c
    6d2a:	4628      	mov	r0, r5
    6d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d30:	6819      	ldr	r1, [r3, #0]
    6d32:	f7ff fedd 	bl	6af0 <_malloc_trim_r>
    6d36:	e7a9      	b.n	6c8c <_free_r+0xf4>
    6d38:	2601      	movs	r6, #1
    6d3a:	e74d      	b.n	6bd8 <_free_r+0x40>
    6d3c:	2601      	movs	r6, #1
    6d3e:	6844      	ldr	r4, [r0, #4]
    6d40:	ea4f 0cac 	mov.w	ip, ip, asr #2
    6d44:	460b      	mov	r3, r1
    6d46:	fa06 fc0c 	lsl.w	ip, r6, ip
    6d4a:	ea44 040c 	orr.w	r4, r4, ip
    6d4e:	6044      	str	r4, [r0, #4]
    6d50:	e798      	b.n	6c84 <_free_r+0xec>
    6d52:	bf00      	nop
    6d54:	20000128 	.word	0x20000128

00006d58 <__sfvwrite_r>:
    6d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6d5c:	6893      	ldr	r3, [r2, #8]
    6d5e:	b085      	sub	sp, #20
    6d60:	4690      	mov	r8, r2
    6d62:	460c      	mov	r4, r1
    6d64:	9003      	str	r0, [sp, #12]
    6d66:	2b00      	cmp	r3, #0
    6d68:	d064      	beq.n	6e34 <__sfvwrite_r+0xdc>
    6d6a:	8988      	ldrh	r0, [r1, #12]
    6d6c:	fa1f fa80 	uxth.w	sl, r0
    6d70:	f01a 0f08 	tst.w	sl, #8
    6d74:	f000 80a0 	beq.w	6eb8 <__sfvwrite_r+0x160>
    6d78:	690b      	ldr	r3, [r1, #16]
    6d7a:	2b00      	cmp	r3, #0
    6d7c:	f000 809c 	beq.w	6eb8 <__sfvwrite_r+0x160>
    6d80:	f01a 0b02 	ands.w	fp, sl, #2
    6d84:	f8d8 5000 	ldr.w	r5, [r8]
    6d88:	bf1c      	itt	ne
    6d8a:	f04f 0a00 	movne.w	sl, #0
    6d8e:	4657      	movne	r7, sl
    6d90:	d136      	bne.n	6e00 <__sfvwrite_r+0xa8>
    6d92:	f01a 0a01 	ands.w	sl, sl, #1
    6d96:	bf1d      	ittte	ne
    6d98:	46dc      	movne	ip, fp
    6d9a:	46d9      	movne	r9, fp
    6d9c:	465f      	movne	r7, fp
    6d9e:	4656      	moveq	r6, sl
    6da0:	d152      	bne.n	6e48 <__sfvwrite_r+0xf0>
    6da2:	b326      	cbz	r6, 6dee <__sfvwrite_r+0x96>
    6da4:	b280      	uxth	r0, r0
    6da6:	68a7      	ldr	r7, [r4, #8]
    6da8:	f410 7f00 	tst.w	r0, #512	; 0x200
    6dac:	f000 808f 	beq.w	6ece <__sfvwrite_r+0x176>
    6db0:	42be      	cmp	r6, r7
    6db2:	46bb      	mov	fp, r7
    6db4:	f080 80a7 	bcs.w	6f06 <__sfvwrite_r+0x1ae>
    6db8:	6820      	ldr	r0, [r4, #0]
    6dba:	4637      	mov	r7, r6
    6dbc:	46b3      	mov	fp, r6
    6dbe:	465a      	mov	r2, fp
    6dc0:	4651      	mov	r1, sl
    6dc2:	f000 fe3f 	bl	7a44 <memmove>
    6dc6:	68a2      	ldr	r2, [r4, #8]
    6dc8:	6823      	ldr	r3, [r4, #0]
    6dca:	46b1      	mov	r9, r6
    6dcc:	1bd7      	subs	r7, r2, r7
    6dce:	60a7      	str	r7, [r4, #8]
    6dd0:	4637      	mov	r7, r6
    6dd2:	445b      	add	r3, fp
    6dd4:	6023      	str	r3, [r4, #0]
    6dd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    6dda:	ebc9 0606 	rsb	r6, r9, r6
    6dde:	44ca      	add	sl, r9
    6de0:	1bdf      	subs	r7, r3, r7
    6de2:	f8c8 7008 	str.w	r7, [r8, #8]
    6de6:	b32f      	cbz	r7, 6e34 <__sfvwrite_r+0xdc>
    6de8:	89a0      	ldrh	r0, [r4, #12]
    6dea:	2e00      	cmp	r6, #0
    6dec:	d1da      	bne.n	6da4 <__sfvwrite_r+0x4c>
    6dee:	f8d5 a000 	ldr.w	sl, [r5]
    6df2:	686e      	ldr	r6, [r5, #4]
    6df4:	3508      	adds	r5, #8
    6df6:	e7d4      	b.n	6da2 <__sfvwrite_r+0x4a>
    6df8:	f8d5 a000 	ldr.w	sl, [r5]
    6dfc:	686f      	ldr	r7, [r5, #4]
    6dfe:	3508      	adds	r5, #8
    6e00:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    6e04:	bf34      	ite	cc
    6e06:	463b      	movcc	r3, r7
    6e08:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    6e0c:	4652      	mov	r2, sl
    6e0e:	9803      	ldr	r0, [sp, #12]
    6e10:	2f00      	cmp	r7, #0
    6e12:	d0f1      	beq.n	6df8 <__sfvwrite_r+0xa0>
    6e14:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6e16:	6a21      	ldr	r1, [r4, #32]
    6e18:	47b0      	blx	r6
    6e1a:	2800      	cmp	r0, #0
    6e1c:	4482      	add	sl, r0
    6e1e:	ebc0 0707 	rsb	r7, r0, r7
    6e22:	f340 80ec 	ble.w	6ffe <__sfvwrite_r+0x2a6>
    6e26:	f8d8 3008 	ldr.w	r3, [r8, #8]
    6e2a:	1a18      	subs	r0, r3, r0
    6e2c:	f8c8 0008 	str.w	r0, [r8, #8]
    6e30:	2800      	cmp	r0, #0
    6e32:	d1e5      	bne.n	6e00 <__sfvwrite_r+0xa8>
    6e34:	2000      	movs	r0, #0
    6e36:	b005      	add	sp, #20
    6e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6e3c:	f8d5 9000 	ldr.w	r9, [r5]
    6e40:	f04f 0c00 	mov.w	ip, #0
    6e44:	686f      	ldr	r7, [r5, #4]
    6e46:	3508      	adds	r5, #8
    6e48:	2f00      	cmp	r7, #0
    6e4a:	d0f7      	beq.n	6e3c <__sfvwrite_r+0xe4>
    6e4c:	f1bc 0f00 	cmp.w	ip, #0
    6e50:	f000 80b5 	beq.w	6fbe <__sfvwrite_r+0x266>
    6e54:	6963      	ldr	r3, [r4, #20]
    6e56:	45bb      	cmp	fp, r7
    6e58:	bf34      	ite	cc
    6e5a:	46da      	movcc	sl, fp
    6e5c:	46ba      	movcs	sl, r7
    6e5e:	68a6      	ldr	r6, [r4, #8]
    6e60:	6820      	ldr	r0, [r4, #0]
    6e62:	6922      	ldr	r2, [r4, #16]
    6e64:	199e      	adds	r6, r3, r6
    6e66:	4290      	cmp	r0, r2
    6e68:	bf94      	ite	ls
    6e6a:	2200      	movls	r2, #0
    6e6c:	2201      	movhi	r2, #1
    6e6e:	45b2      	cmp	sl, r6
    6e70:	bfd4      	ite	le
    6e72:	2200      	movle	r2, #0
    6e74:	f002 0201 	andgt.w	r2, r2, #1
    6e78:	2a00      	cmp	r2, #0
    6e7a:	f040 80ae 	bne.w	6fda <__sfvwrite_r+0x282>
    6e7e:	459a      	cmp	sl, r3
    6e80:	f2c0 8082 	blt.w	6f88 <__sfvwrite_r+0x230>
    6e84:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6e86:	464a      	mov	r2, r9
    6e88:	f8cd c004 	str.w	ip, [sp, #4]
    6e8c:	9803      	ldr	r0, [sp, #12]
    6e8e:	6a21      	ldr	r1, [r4, #32]
    6e90:	47b0      	blx	r6
    6e92:	f8dd c004 	ldr.w	ip, [sp, #4]
    6e96:	1e06      	subs	r6, r0, #0
    6e98:	f340 80b1 	ble.w	6ffe <__sfvwrite_r+0x2a6>
    6e9c:	ebbb 0b06 	subs.w	fp, fp, r6
    6ea0:	f000 8086 	beq.w	6fb0 <__sfvwrite_r+0x258>
    6ea4:	f8d8 3008 	ldr.w	r3, [r8, #8]
    6ea8:	44b1      	add	r9, r6
    6eaa:	1bbf      	subs	r7, r7, r6
    6eac:	1b9e      	subs	r6, r3, r6
    6eae:	f8c8 6008 	str.w	r6, [r8, #8]
    6eb2:	2e00      	cmp	r6, #0
    6eb4:	d1c8      	bne.n	6e48 <__sfvwrite_r+0xf0>
    6eb6:	e7bd      	b.n	6e34 <__sfvwrite_r+0xdc>
    6eb8:	9803      	ldr	r0, [sp, #12]
    6eba:	4621      	mov	r1, r4
    6ebc:	f7fe fc1a 	bl	56f4 <__swsetup_r>
    6ec0:	2800      	cmp	r0, #0
    6ec2:	f040 80d4 	bne.w	706e <__sfvwrite_r+0x316>
    6ec6:	89a0      	ldrh	r0, [r4, #12]
    6ec8:	fa1f fa80 	uxth.w	sl, r0
    6ecc:	e758      	b.n	6d80 <__sfvwrite_r+0x28>
    6ece:	6820      	ldr	r0, [r4, #0]
    6ed0:	46b9      	mov	r9, r7
    6ed2:	6923      	ldr	r3, [r4, #16]
    6ed4:	4298      	cmp	r0, r3
    6ed6:	bf94      	ite	ls
    6ed8:	2300      	movls	r3, #0
    6eda:	2301      	movhi	r3, #1
    6edc:	42b7      	cmp	r7, r6
    6ede:	bf2c      	ite	cs
    6ee0:	2300      	movcs	r3, #0
    6ee2:	f003 0301 	andcc.w	r3, r3, #1
    6ee6:	2b00      	cmp	r3, #0
    6ee8:	f040 809d 	bne.w	7026 <__sfvwrite_r+0x2ce>
    6eec:	6963      	ldr	r3, [r4, #20]
    6eee:	429e      	cmp	r6, r3
    6ef0:	f0c0 808c 	bcc.w	700c <__sfvwrite_r+0x2b4>
    6ef4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6ef6:	4652      	mov	r2, sl
    6ef8:	9803      	ldr	r0, [sp, #12]
    6efa:	6a21      	ldr	r1, [r4, #32]
    6efc:	47b8      	blx	r7
    6efe:	1e07      	subs	r7, r0, #0
    6f00:	dd7d      	ble.n	6ffe <__sfvwrite_r+0x2a6>
    6f02:	46b9      	mov	r9, r7
    6f04:	e767      	b.n	6dd6 <__sfvwrite_r+0x7e>
    6f06:	f410 6f90 	tst.w	r0, #1152	; 0x480
    6f0a:	bf08      	it	eq
    6f0c:	6820      	ldreq	r0, [r4, #0]
    6f0e:	f43f af56 	beq.w	6dbe <__sfvwrite_r+0x66>
    6f12:	6962      	ldr	r2, [r4, #20]
    6f14:	6921      	ldr	r1, [r4, #16]
    6f16:	6823      	ldr	r3, [r4, #0]
    6f18:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    6f1c:	1a5b      	subs	r3, r3, r1
    6f1e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    6f22:	f103 0c01 	add.w	ip, r3, #1
    6f26:	44b4      	add	ip, r6
    6f28:	ea4f 0969 	mov.w	r9, r9, asr #1
    6f2c:	45e1      	cmp	r9, ip
    6f2e:	464a      	mov	r2, r9
    6f30:	bf3c      	itt	cc
    6f32:	46e1      	movcc	r9, ip
    6f34:	464a      	movcc	r2, r9
    6f36:	f410 6f80 	tst.w	r0, #1024	; 0x400
    6f3a:	f000 8083 	beq.w	7044 <__sfvwrite_r+0x2ec>
    6f3e:	4611      	mov	r1, r2
    6f40:	9803      	ldr	r0, [sp, #12]
    6f42:	9302      	str	r3, [sp, #8]
    6f44:	f000 f9aa 	bl	729c <_malloc_r>
    6f48:	9b02      	ldr	r3, [sp, #8]
    6f4a:	2800      	cmp	r0, #0
    6f4c:	f000 8099 	beq.w	7082 <__sfvwrite_r+0x32a>
    6f50:	461a      	mov	r2, r3
    6f52:	6921      	ldr	r1, [r4, #16]
    6f54:	9302      	str	r3, [sp, #8]
    6f56:	9001      	str	r0, [sp, #4]
    6f58:	f000 fcac 	bl	78b4 <memcpy>
    6f5c:	89a2      	ldrh	r2, [r4, #12]
    6f5e:	9b02      	ldr	r3, [sp, #8]
    6f60:	f8dd c004 	ldr.w	ip, [sp, #4]
    6f64:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    6f68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    6f6c:	81a2      	strh	r2, [r4, #12]
    6f6e:	ebc3 0209 	rsb	r2, r3, r9
    6f72:	eb0c 0003 	add.w	r0, ip, r3
    6f76:	4637      	mov	r7, r6
    6f78:	46b3      	mov	fp, r6
    6f7a:	60a2      	str	r2, [r4, #8]
    6f7c:	f8c4 c010 	str.w	ip, [r4, #16]
    6f80:	6020      	str	r0, [r4, #0]
    6f82:	f8c4 9014 	str.w	r9, [r4, #20]
    6f86:	e71a      	b.n	6dbe <__sfvwrite_r+0x66>
    6f88:	4652      	mov	r2, sl
    6f8a:	4649      	mov	r1, r9
    6f8c:	4656      	mov	r6, sl
    6f8e:	f8cd c004 	str.w	ip, [sp, #4]
    6f92:	f000 fd57 	bl	7a44 <memmove>
    6f96:	68a2      	ldr	r2, [r4, #8]
    6f98:	6823      	ldr	r3, [r4, #0]
    6f9a:	ebbb 0b06 	subs.w	fp, fp, r6
    6f9e:	ebca 0202 	rsb	r2, sl, r2
    6fa2:	f8dd c004 	ldr.w	ip, [sp, #4]
    6fa6:	4453      	add	r3, sl
    6fa8:	60a2      	str	r2, [r4, #8]
    6faa:	6023      	str	r3, [r4, #0]
    6fac:	f47f af7a 	bne.w	6ea4 <__sfvwrite_r+0x14c>
    6fb0:	9803      	ldr	r0, [sp, #12]
    6fb2:	4621      	mov	r1, r4
    6fb4:	f7ff fbfc 	bl	67b0 <_fflush_r>
    6fb8:	bb08      	cbnz	r0, 6ffe <__sfvwrite_r+0x2a6>
    6fba:	46dc      	mov	ip, fp
    6fbc:	e772      	b.n	6ea4 <__sfvwrite_r+0x14c>
    6fbe:	4648      	mov	r0, r9
    6fc0:	210a      	movs	r1, #10
    6fc2:	463a      	mov	r2, r7
    6fc4:	f000 fc3c 	bl	7840 <memchr>
    6fc8:	2800      	cmp	r0, #0
    6fca:	d04b      	beq.n	7064 <__sfvwrite_r+0x30c>
    6fcc:	f100 0b01 	add.w	fp, r0, #1
    6fd0:	f04f 0c01 	mov.w	ip, #1
    6fd4:	ebc9 0b0b 	rsb	fp, r9, fp
    6fd8:	e73c      	b.n	6e54 <__sfvwrite_r+0xfc>
    6fda:	4649      	mov	r1, r9
    6fdc:	4632      	mov	r2, r6
    6fde:	f8cd c004 	str.w	ip, [sp, #4]
    6fe2:	f000 fd2f 	bl	7a44 <memmove>
    6fe6:	6823      	ldr	r3, [r4, #0]
    6fe8:	4621      	mov	r1, r4
    6fea:	9803      	ldr	r0, [sp, #12]
    6fec:	199b      	adds	r3, r3, r6
    6fee:	6023      	str	r3, [r4, #0]
    6ff0:	f7ff fbde 	bl	67b0 <_fflush_r>
    6ff4:	f8dd c004 	ldr.w	ip, [sp, #4]
    6ff8:	2800      	cmp	r0, #0
    6ffa:	f43f af4f 	beq.w	6e9c <__sfvwrite_r+0x144>
    6ffe:	89a3      	ldrh	r3, [r4, #12]
    7000:	f04f 30ff 	mov.w	r0, #4294967295
    7004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7008:	81a3      	strh	r3, [r4, #12]
    700a:	e714      	b.n	6e36 <__sfvwrite_r+0xde>
    700c:	4632      	mov	r2, r6
    700e:	4651      	mov	r1, sl
    7010:	f000 fd18 	bl	7a44 <memmove>
    7014:	68a2      	ldr	r2, [r4, #8]
    7016:	6823      	ldr	r3, [r4, #0]
    7018:	4637      	mov	r7, r6
    701a:	1b92      	subs	r2, r2, r6
    701c:	46b1      	mov	r9, r6
    701e:	199b      	adds	r3, r3, r6
    7020:	60a2      	str	r2, [r4, #8]
    7022:	6023      	str	r3, [r4, #0]
    7024:	e6d7      	b.n	6dd6 <__sfvwrite_r+0x7e>
    7026:	4651      	mov	r1, sl
    7028:	463a      	mov	r2, r7
    702a:	f000 fd0b 	bl	7a44 <memmove>
    702e:	6823      	ldr	r3, [r4, #0]
    7030:	9803      	ldr	r0, [sp, #12]
    7032:	4621      	mov	r1, r4
    7034:	19db      	adds	r3, r3, r7
    7036:	6023      	str	r3, [r4, #0]
    7038:	f7ff fbba 	bl	67b0 <_fflush_r>
    703c:	2800      	cmp	r0, #0
    703e:	f43f aeca 	beq.w	6dd6 <__sfvwrite_r+0x7e>
    7042:	e7dc      	b.n	6ffe <__sfvwrite_r+0x2a6>
    7044:	9803      	ldr	r0, [sp, #12]
    7046:	9302      	str	r3, [sp, #8]
    7048:	f001 fa08 	bl	845c <_realloc_r>
    704c:	9b02      	ldr	r3, [sp, #8]
    704e:	4684      	mov	ip, r0
    7050:	2800      	cmp	r0, #0
    7052:	d18c      	bne.n	6f6e <__sfvwrite_r+0x216>
    7054:	6921      	ldr	r1, [r4, #16]
    7056:	9803      	ldr	r0, [sp, #12]
    7058:	f7ff fd9e 	bl	6b98 <_free_r>
    705c:	9903      	ldr	r1, [sp, #12]
    705e:	230c      	movs	r3, #12
    7060:	600b      	str	r3, [r1, #0]
    7062:	e7cc      	b.n	6ffe <__sfvwrite_r+0x2a6>
    7064:	f107 0b01 	add.w	fp, r7, #1
    7068:	f04f 0c01 	mov.w	ip, #1
    706c:	e6f2      	b.n	6e54 <__sfvwrite_r+0xfc>
    706e:	9903      	ldr	r1, [sp, #12]
    7070:	2209      	movs	r2, #9
    7072:	89a3      	ldrh	r3, [r4, #12]
    7074:	f04f 30ff 	mov.w	r0, #4294967295
    7078:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    707c:	600a      	str	r2, [r1, #0]
    707e:	81a3      	strh	r3, [r4, #12]
    7080:	e6d9      	b.n	6e36 <__sfvwrite_r+0xde>
    7082:	9a03      	ldr	r2, [sp, #12]
    7084:	230c      	movs	r3, #12
    7086:	6013      	str	r3, [r2, #0]
    7088:	e7b9      	b.n	6ffe <__sfvwrite_r+0x2a6>
    708a:	bf00      	nop

0000708c <_fwalk_reent>:
    708c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    7090:	4607      	mov	r7, r0
    7092:	468a      	mov	sl, r1
    7094:	f7ff fc48 	bl	6928 <__sfp_lock_acquire>
    7098:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    709c:	bf08      	it	eq
    709e:	46b0      	moveq	r8, r6
    70a0:	d018      	beq.n	70d4 <_fwalk_reent+0x48>
    70a2:	f04f 0800 	mov.w	r8, #0
    70a6:	6875      	ldr	r5, [r6, #4]
    70a8:	68b4      	ldr	r4, [r6, #8]
    70aa:	3d01      	subs	r5, #1
    70ac:	d40f      	bmi.n	70ce <_fwalk_reent+0x42>
    70ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    70b2:	b14b      	cbz	r3, 70c8 <_fwalk_reent+0x3c>
    70b4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    70b8:	4621      	mov	r1, r4
    70ba:	4638      	mov	r0, r7
    70bc:	f1b3 3fff 	cmp.w	r3, #4294967295
    70c0:	d002      	beq.n	70c8 <_fwalk_reent+0x3c>
    70c2:	47d0      	blx	sl
    70c4:	ea48 0800 	orr.w	r8, r8, r0
    70c8:	3468      	adds	r4, #104	; 0x68
    70ca:	3d01      	subs	r5, #1
    70cc:	d5ef      	bpl.n	70ae <_fwalk_reent+0x22>
    70ce:	6836      	ldr	r6, [r6, #0]
    70d0:	2e00      	cmp	r6, #0
    70d2:	d1e8      	bne.n	70a6 <_fwalk_reent+0x1a>
    70d4:	f7ff fc2a 	bl	692c <__sfp_lock_release>
    70d8:	4640      	mov	r0, r8
    70da:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    70de:	bf00      	nop

000070e0 <_fwalk>:
    70e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    70e4:	4606      	mov	r6, r0
    70e6:	4688      	mov	r8, r1
    70e8:	f7ff fc1e 	bl	6928 <__sfp_lock_acquire>
    70ec:	36d8      	adds	r6, #216	; 0xd8
    70ee:	bf08      	it	eq
    70f0:	4637      	moveq	r7, r6
    70f2:	d015      	beq.n	7120 <_fwalk+0x40>
    70f4:	2700      	movs	r7, #0
    70f6:	6875      	ldr	r5, [r6, #4]
    70f8:	68b4      	ldr	r4, [r6, #8]
    70fa:	3d01      	subs	r5, #1
    70fc:	d40d      	bmi.n	711a <_fwalk+0x3a>
    70fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7102:	b13b      	cbz	r3, 7114 <_fwalk+0x34>
    7104:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7108:	4620      	mov	r0, r4
    710a:	f1b3 3fff 	cmp.w	r3, #4294967295
    710e:	d001      	beq.n	7114 <_fwalk+0x34>
    7110:	47c0      	blx	r8
    7112:	4307      	orrs	r7, r0
    7114:	3468      	adds	r4, #104	; 0x68
    7116:	3d01      	subs	r5, #1
    7118:	d5f1      	bpl.n	70fe <_fwalk+0x1e>
    711a:	6836      	ldr	r6, [r6, #0]
    711c:	2e00      	cmp	r6, #0
    711e:	d1ea      	bne.n	70f6 <_fwalk+0x16>
    7120:	f7ff fc04 	bl	692c <__sfp_lock_release>
    7124:	4638      	mov	r0, r7
    7126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    712a:	bf00      	nop

0000712c <__locale_charset>:
    712c:	f24a 136c 	movw	r3, #41324	; 0xa16c
    7130:	f2c0 0300 	movt	r3, #0
    7134:	6818      	ldr	r0, [r3, #0]
    7136:	4770      	bx	lr

00007138 <_localeconv_r>:
    7138:	4800      	ldr	r0, [pc, #0]	; (713c <_localeconv_r+0x4>)
    713a:	4770      	bx	lr
    713c:	0000a170 	.word	0x0000a170

00007140 <localeconv>:
    7140:	4800      	ldr	r0, [pc, #0]	; (7144 <localeconv+0x4>)
    7142:	4770      	bx	lr
    7144:	0000a170 	.word	0x0000a170

00007148 <_setlocale_r>:
    7148:	b570      	push	{r4, r5, r6, lr}
    714a:	4605      	mov	r5, r0
    714c:	460e      	mov	r6, r1
    714e:	4614      	mov	r4, r2
    7150:	b172      	cbz	r2, 7170 <_setlocale_r+0x28>
    7152:	f24a 0190 	movw	r1, #41104	; 0xa090
    7156:	4610      	mov	r0, r2
    7158:	f2c0 0100 	movt	r1, #0
    715c:	f001 fbd4 	bl	8908 <strcmp>
    7160:	b958      	cbnz	r0, 717a <_setlocale_r+0x32>
    7162:	f24a 0090 	movw	r0, #41104	; 0xa090
    7166:	622c      	str	r4, [r5, #32]
    7168:	f2c0 0000 	movt	r0, #0
    716c:	61ee      	str	r6, [r5, #28]
    716e:	bd70      	pop	{r4, r5, r6, pc}
    7170:	f24a 0090 	movw	r0, #41104	; 0xa090
    7174:	f2c0 0000 	movt	r0, #0
    7178:	bd70      	pop	{r4, r5, r6, pc}
    717a:	f24a 01c8 	movw	r1, #41160	; 0xa0c8
    717e:	4620      	mov	r0, r4
    7180:	f2c0 0100 	movt	r1, #0
    7184:	f001 fbc0 	bl	8908 <strcmp>
    7188:	2800      	cmp	r0, #0
    718a:	d0ea      	beq.n	7162 <_setlocale_r+0x1a>
    718c:	2000      	movs	r0, #0
    718e:	bd70      	pop	{r4, r5, r6, pc}

00007190 <setlocale>:
    7190:	f240 032c 	movw	r3, #44	; 0x2c
    7194:	460a      	mov	r2, r1
    7196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    719a:	4601      	mov	r1, r0
    719c:	6818      	ldr	r0, [r3, #0]
    719e:	e7d3      	b.n	7148 <_setlocale_r>

000071a0 <__smakebuf_r>:
    71a0:	898b      	ldrh	r3, [r1, #12]
    71a2:	b5f0      	push	{r4, r5, r6, r7, lr}
    71a4:	460c      	mov	r4, r1
    71a6:	b29a      	uxth	r2, r3
    71a8:	b091      	sub	sp, #68	; 0x44
    71aa:	f012 0f02 	tst.w	r2, #2
    71ae:	4605      	mov	r5, r0
    71b0:	d141      	bne.n	7236 <__smakebuf_r+0x96>
    71b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    71b6:	2900      	cmp	r1, #0
    71b8:	db18      	blt.n	71ec <__smakebuf_r+0x4c>
    71ba:	aa01      	add	r2, sp, #4
    71bc:	f001 fd3a 	bl	8c34 <_fstat_r>
    71c0:	2800      	cmp	r0, #0
    71c2:	db11      	blt.n	71e8 <__smakebuf_r+0x48>
    71c4:	9b02      	ldr	r3, [sp, #8]
    71c6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    71ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    71ce:	bf14      	ite	ne
    71d0:	2700      	movne	r7, #0
    71d2:	2701      	moveq	r7, #1
    71d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    71d8:	d040      	beq.n	725c <__smakebuf_r+0xbc>
    71da:	89a3      	ldrh	r3, [r4, #12]
    71dc:	f44f 6680 	mov.w	r6, #1024	; 0x400
    71e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    71e4:	81a3      	strh	r3, [r4, #12]
    71e6:	e00b      	b.n	7200 <__smakebuf_r+0x60>
    71e8:	89a3      	ldrh	r3, [r4, #12]
    71ea:	b29a      	uxth	r2, r3
    71ec:	f012 0f80 	tst.w	r2, #128	; 0x80
    71f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    71f4:	bf0c      	ite	eq
    71f6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    71fa:	2640      	movne	r6, #64	; 0x40
    71fc:	2700      	movs	r7, #0
    71fe:	81a3      	strh	r3, [r4, #12]
    7200:	4628      	mov	r0, r5
    7202:	4631      	mov	r1, r6
    7204:	f000 f84a 	bl	729c <_malloc_r>
    7208:	b170      	cbz	r0, 7228 <__smakebuf_r+0x88>
    720a:	89a1      	ldrh	r1, [r4, #12]
    720c:	f646 1271 	movw	r2, #26993	; 0x6971
    7210:	f2c0 0200 	movt	r2, #0
    7214:	6120      	str	r0, [r4, #16]
    7216:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    721a:	6166      	str	r6, [r4, #20]
    721c:	62aa      	str	r2, [r5, #40]	; 0x28
    721e:	81a1      	strh	r1, [r4, #12]
    7220:	6020      	str	r0, [r4, #0]
    7222:	b97f      	cbnz	r7, 7244 <__smakebuf_r+0xa4>
    7224:	b011      	add	sp, #68	; 0x44
    7226:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7228:	89a3      	ldrh	r3, [r4, #12]
    722a:	f413 7f00 	tst.w	r3, #512	; 0x200
    722e:	d1f9      	bne.n	7224 <__smakebuf_r+0x84>
    7230:	f043 0302 	orr.w	r3, r3, #2
    7234:	81a3      	strh	r3, [r4, #12]
    7236:	f104 0347 	add.w	r3, r4, #71	; 0x47
    723a:	6123      	str	r3, [r4, #16]
    723c:	6023      	str	r3, [r4, #0]
    723e:	2301      	movs	r3, #1
    7240:	6163      	str	r3, [r4, #20]
    7242:	e7ef      	b.n	7224 <__smakebuf_r+0x84>
    7244:	4628      	mov	r0, r5
    7246:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    724a:	f001 fd09 	bl	8c60 <_isatty_r>
    724e:	2800      	cmp	r0, #0
    7250:	d0e8      	beq.n	7224 <__smakebuf_r+0x84>
    7252:	89a3      	ldrh	r3, [r4, #12]
    7254:	f043 0301 	orr.w	r3, r3, #1
    7258:	81a3      	strh	r3, [r4, #12]
    725a:	e7e3      	b.n	7224 <__smakebuf_r+0x84>
    725c:	f648 0381 	movw	r3, #34945	; 0x8881
    7260:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    7262:	f2c0 0300 	movt	r3, #0
    7266:	429a      	cmp	r2, r3
    7268:	d1b7      	bne.n	71da <__smakebuf_r+0x3a>
    726a:	89a2      	ldrh	r2, [r4, #12]
    726c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    7270:	461e      	mov	r6, r3
    7272:	6523      	str	r3, [r4, #80]	; 0x50
    7274:	ea42 0303 	orr.w	r3, r2, r3
    7278:	81a3      	strh	r3, [r4, #12]
    727a:	e7c1      	b.n	7200 <__smakebuf_r+0x60>

0000727c <free>:
    727c:	f240 032c 	movw	r3, #44	; 0x2c
    7280:	4601      	mov	r1, r0
    7282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7286:	6818      	ldr	r0, [r3, #0]
    7288:	f7ff bc86 	b.w	6b98 <_free_r>

0000728c <malloc>:
    728c:	f240 032c 	movw	r3, #44	; 0x2c
    7290:	4601      	mov	r1, r0
    7292:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7296:	6818      	ldr	r0, [r3, #0]
    7298:	f000 b800 	b.w	729c <_malloc_r>

0000729c <_malloc_r>:
    729c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    72a0:	f101 040b 	add.w	r4, r1, #11
    72a4:	2c16      	cmp	r4, #22
    72a6:	b083      	sub	sp, #12
    72a8:	4606      	mov	r6, r0
    72aa:	d82f      	bhi.n	730c <_malloc_r+0x70>
    72ac:	2300      	movs	r3, #0
    72ae:	2410      	movs	r4, #16
    72b0:	428c      	cmp	r4, r1
    72b2:	bf2c      	ite	cs
    72b4:	4619      	movcs	r1, r3
    72b6:	f043 0101 	orrcc.w	r1, r3, #1
    72ba:	2900      	cmp	r1, #0
    72bc:	d130      	bne.n	7320 <_malloc_r+0x84>
    72be:	4630      	mov	r0, r6
    72c0:	f000 fc1c 	bl	7afc <__malloc_lock>
    72c4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    72c8:	d22e      	bcs.n	7328 <_malloc_r+0x8c>
    72ca:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    72ce:	f240 1520 	movw	r5, #288	; 0x120
    72d2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    72d6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    72da:	68d3      	ldr	r3, [r2, #12]
    72dc:	4293      	cmp	r3, r2
    72de:	f000 8206 	beq.w	76ee <_malloc_r+0x452>
    72e2:	685a      	ldr	r2, [r3, #4]
    72e4:	f103 0508 	add.w	r5, r3, #8
    72e8:	68d9      	ldr	r1, [r3, #12]
    72ea:	4630      	mov	r0, r6
    72ec:	f022 0c03 	bic.w	ip, r2, #3
    72f0:	689a      	ldr	r2, [r3, #8]
    72f2:	4463      	add	r3, ip
    72f4:	685c      	ldr	r4, [r3, #4]
    72f6:	608a      	str	r2, [r1, #8]
    72f8:	f044 0401 	orr.w	r4, r4, #1
    72fc:	60d1      	str	r1, [r2, #12]
    72fe:	605c      	str	r4, [r3, #4]
    7300:	f000 fbfe 	bl	7b00 <__malloc_unlock>
    7304:	4628      	mov	r0, r5
    7306:	b003      	add	sp, #12
    7308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    730c:	f024 0407 	bic.w	r4, r4, #7
    7310:	0fe3      	lsrs	r3, r4, #31
    7312:	428c      	cmp	r4, r1
    7314:	bf2c      	ite	cs
    7316:	4619      	movcs	r1, r3
    7318:	f043 0101 	orrcc.w	r1, r3, #1
    731c:	2900      	cmp	r1, #0
    731e:	d0ce      	beq.n	72be <_malloc_r+0x22>
    7320:	230c      	movs	r3, #12
    7322:	2500      	movs	r5, #0
    7324:	6033      	str	r3, [r6, #0]
    7326:	e7ed      	b.n	7304 <_malloc_r+0x68>
    7328:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    732c:	bf04      	itt	eq
    732e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    7332:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    7336:	f040 8090 	bne.w	745a <_malloc_r+0x1be>
    733a:	f240 1520 	movw	r5, #288	; 0x120
    733e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    7342:	1828      	adds	r0, r5, r0
    7344:	68c3      	ldr	r3, [r0, #12]
    7346:	4298      	cmp	r0, r3
    7348:	d106      	bne.n	7358 <_malloc_r+0xbc>
    734a:	e00d      	b.n	7368 <_malloc_r+0xcc>
    734c:	2a00      	cmp	r2, #0
    734e:	f280 816f 	bge.w	7630 <_malloc_r+0x394>
    7352:	68db      	ldr	r3, [r3, #12]
    7354:	4298      	cmp	r0, r3
    7356:	d007      	beq.n	7368 <_malloc_r+0xcc>
    7358:	6859      	ldr	r1, [r3, #4]
    735a:	f021 0103 	bic.w	r1, r1, #3
    735e:	1b0a      	subs	r2, r1, r4
    7360:	2a0f      	cmp	r2, #15
    7362:	ddf3      	ble.n	734c <_malloc_r+0xb0>
    7364:	f10e 3eff 	add.w	lr, lr, #4294967295
    7368:	f10e 0e01 	add.w	lr, lr, #1
    736c:	f240 1720 	movw	r7, #288	; 0x120
    7370:	f2c2 0700 	movt	r7, #8192	; 0x2000
    7374:	f107 0108 	add.w	r1, r7, #8
    7378:	688b      	ldr	r3, [r1, #8]
    737a:	4299      	cmp	r1, r3
    737c:	bf08      	it	eq
    737e:	687a      	ldreq	r2, [r7, #4]
    7380:	d026      	beq.n	73d0 <_malloc_r+0x134>
    7382:	685a      	ldr	r2, [r3, #4]
    7384:	f022 0c03 	bic.w	ip, r2, #3
    7388:	ebc4 020c 	rsb	r2, r4, ip
    738c:	2a0f      	cmp	r2, #15
    738e:	f300 8194 	bgt.w	76ba <_malloc_r+0x41e>
    7392:	2a00      	cmp	r2, #0
    7394:	60c9      	str	r1, [r1, #12]
    7396:	6089      	str	r1, [r1, #8]
    7398:	f280 8099 	bge.w	74ce <_malloc_r+0x232>
    739c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    73a0:	f080 8165 	bcs.w	766e <_malloc_r+0x3d2>
    73a4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    73a8:	f04f 0a01 	mov.w	sl, #1
    73ac:	687a      	ldr	r2, [r7, #4]
    73ae:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    73b2:	ea4f 0cac 	mov.w	ip, ip, asr #2
    73b6:	fa0a fc0c 	lsl.w	ip, sl, ip
    73ba:	60d8      	str	r0, [r3, #12]
    73bc:	f8d0 8008 	ldr.w	r8, [r0, #8]
    73c0:	ea4c 0202 	orr.w	r2, ip, r2
    73c4:	607a      	str	r2, [r7, #4]
    73c6:	f8c3 8008 	str.w	r8, [r3, #8]
    73ca:	f8c8 300c 	str.w	r3, [r8, #12]
    73ce:	6083      	str	r3, [r0, #8]
    73d0:	f04f 0c01 	mov.w	ip, #1
    73d4:	ea4f 03ae 	mov.w	r3, lr, asr #2
    73d8:	fa0c fc03 	lsl.w	ip, ip, r3
    73dc:	4594      	cmp	ip, r2
    73de:	f200 8082 	bhi.w	74e6 <_malloc_r+0x24a>
    73e2:	ea12 0f0c 	tst.w	r2, ip
    73e6:	d108      	bne.n	73fa <_malloc_r+0x15e>
    73e8:	f02e 0e03 	bic.w	lr, lr, #3
    73ec:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    73f0:	f10e 0e04 	add.w	lr, lr, #4
    73f4:	ea12 0f0c 	tst.w	r2, ip
    73f8:	d0f8      	beq.n	73ec <_malloc_r+0x150>
    73fa:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    73fe:	46f2      	mov	sl, lr
    7400:	46c8      	mov	r8, r9
    7402:	f8d8 300c 	ldr.w	r3, [r8, #12]
    7406:	4598      	cmp	r8, r3
    7408:	d107      	bne.n	741a <_malloc_r+0x17e>
    740a:	e168      	b.n	76de <_malloc_r+0x442>
    740c:	2a00      	cmp	r2, #0
    740e:	f280 8178 	bge.w	7702 <_malloc_r+0x466>
    7412:	68db      	ldr	r3, [r3, #12]
    7414:	4598      	cmp	r8, r3
    7416:	f000 8162 	beq.w	76de <_malloc_r+0x442>
    741a:	6858      	ldr	r0, [r3, #4]
    741c:	f020 0003 	bic.w	r0, r0, #3
    7420:	1b02      	subs	r2, r0, r4
    7422:	2a0f      	cmp	r2, #15
    7424:	ddf2      	ble.n	740c <_malloc_r+0x170>
    7426:	461d      	mov	r5, r3
    7428:	191f      	adds	r7, r3, r4
    742a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    742e:	f044 0e01 	orr.w	lr, r4, #1
    7432:	f855 4f08 	ldr.w	r4, [r5, #8]!
    7436:	4630      	mov	r0, r6
    7438:	50ba      	str	r2, [r7, r2]
    743a:	f042 0201 	orr.w	r2, r2, #1
    743e:	f8c3 e004 	str.w	lr, [r3, #4]
    7442:	f8cc 4008 	str.w	r4, [ip, #8]
    7446:	f8c4 c00c 	str.w	ip, [r4, #12]
    744a:	608f      	str	r7, [r1, #8]
    744c:	60cf      	str	r7, [r1, #12]
    744e:	607a      	str	r2, [r7, #4]
    7450:	60b9      	str	r1, [r7, #8]
    7452:	60f9      	str	r1, [r7, #12]
    7454:	f000 fb54 	bl	7b00 <__malloc_unlock>
    7458:	e754      	b.n	7304 <_malloc_r+0x68>
    745a:	f1be 0f04 	cmp.w	lr, #4
    745e:	bf9e      	ittt	ls
    7460:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    7464:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    7468:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    746c:	f67f af65 	bls.w	733a <_malloc_r+0x9e>
    7470:	f1be 0f14 	cmp.w	lr, #20
    7474:	bf9c      	itt	ls
    7476:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    747a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    747e:	f67f af5c 	bls.w	733a <_malloc_r+0x9e>
    7482:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    7486:	bf9e      	ittt	ls
    7488:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    748c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    7490:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    7494:	f67f af51 	bls.w	733a <_malloc_r+0x9e>
    7498:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    749c:	bf9e      	ittt	ls
    749e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    74a2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    74a6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    74aa:	f67f af46 	bls.w	733a <_malloc_r+0x9e>
    74ae:	f240 5354 	movw	r3, #1364	; 0x554
    74b2:	459e      	cmp	lr, r3
    74b4:	bf95      	itete	ls
    74b6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    74ba:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    74be:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    74c2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    74c6:	bf98      	it	ls
    74c8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    74cc:	e735      	b.n	733a <_malloc_r+0x9e>
    74ce:	eb03 020c 	add.w	r2, r3, ip
    74d2:	f103 0508 	add.w	r5, r3, #8
    74d6:	4630      	mov	r0, r6
    74d8:	6853      	ldr	r3, [r2, #4]
    74da:	f043 0301 	orr.w	r3, r3, #1
    74de:	6053      	str	r3, [r2, #4]
    74e0:	f000 fb0e 	bl	7b00 <__malloc_unlock>
    74e4:	e70e      	b.n	7304 <_malloc_r+0x68>
    74e6:	f8d7 8008 	ldr.w	r8, [r7, #8]
    74ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
    74ee:	f023 0903 	bic.w	r9, r3, #3
    74f2:	ebc4 0209 	rsb	r2, r4, r9
    74f6:	454c      	cmp	r4, r9
    74f8:	bf94      	ite	ls
    74fa:	2300      	movls	r3, #0
    74fc:	2301      	movhi	r3, #1
    74fe:	2a0f      	cmp	r2, #15
    7500:	bfd8      	it	le
    7502:	f043 0301 	orrle.w	r3, r3, #1
    7506:	2b00      	cmp	r3, #0
    7508:	f000 80a1 	beq.w	764e <_malloc_r+0x3b2>
    750c:	f240 5b3c 	movw	fp, #1340	; 0x53c
    7510:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    7514:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    7518:	f8db 3000 	ldr.w	r3, [fp]
    751c:	3310      	adds	r3, #16
    751e:	191b      	adds	r3, r3, r4
    7520:	f1b2 3fff 	cmp.w	r2, #4294967295
    7524:	d006      	beq.n	7534 <_malloc_r+0x298>
    7526:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    752a:	331f      	adds	r3, #31
    752c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    7530:	f023 031f 	bic.w	r3, r3, #31
    7534:	4619      	mov	r1, r3
    7536:	4630      	mov	r0, r6
    7538:	9301      	str	r3, [sp, #4]
    753a:	f001 f989 	bl	8850 <_sbrk_r>
    753e:	9b01      	ldr	r3, [sp, #4]
    7540:	f1b0 3fff 	cmp.w	r0, #4294967295
    7544:	4682      	mov	sl, r0
    7546:	f000 80f4 	beq.w	7732 <_malloc_r+0x496>
    754a:	eb08 0109 	add.w	r1, r8, r9
    754e:	4281      	cmp	r1, r0
    7550:	f200 80ec 	bhi.w	772c <_malloc_r+0x490>
    7554:	f8db 2004 	ldr.w	r2, [fp, #4]
    7558:	189a      	adds	r2, r3, r2
    755a:	4551      	cmp	r1, sl
    755c:	f8cb 2004 	str.w	r2, [fp, #4]
    7560:	f000 8145 	beq.w	77ee <_malloc_r+0x552>
    7564:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    7568:	f240 1020 	movw	r0, #288	; 0x120
    756c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7570:	f1b5 3fff 	cmp.w	r5, #4294967295
    7574:	bf08      	it	eq
    7576:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    757a:	d003      	beq.n	7584 <_malloc_r+0x2e8>
    757c:	4452      	add	r2, sl
    757e:	1a51      	subs	r1, r2, r1
    7580:	f8cb 1004 	str.w	r1, [fp, #4]
    7584:	f01a 0507 	ands.w	r5, sl, #7
    7588:	4630      	mov	r0, r6
    758a:	bf17      	itett	ne
    758c:	f1c5 0508 	rsbne	r5, r5, #8
    7590:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    7594:	44aa      	addne	sl, r5
    7596:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    759a:	4453      	add	r3, sl
    759c:	051b      	lsls	r3, r3, #20
    759e:	0d1b      	lsrs	r3, r3, #20
    75a0:	1aed      	subs	r5, r5, r3
    75a2:	4629      	mov	r1, r5
    75a4:	f001 f954 	bl	8850 <_sbrk_r>
    75a8:	f1b0 3fff 	cmp.w	r0, #4294967295
    75ac:	f000 812c 	beq.w	7808 <_malloc_r+0x56c>
    75b0:	ebca 0100 	rsb	r1, sl, r0
    75b4:	1949      	adds	r1, r1, r5
    75b6:	f041 0101 	orr.w	r1, r1, #1
    75ba:	f8db 2004 	ldr.w	r2, [fp, #4]
    75be:	f240 533c 	movw	r3, #1340	; 0x53c
    75c2:	f8c7 a008 	str.w	sl, [r7, #8]
    75c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75ca:	18aa      	adds	r2, r5, r2
    75cc:	45b8      	cmp	r8, r7
    75ce:	f8cb 2004 	str.w	r2, [fp, #4]
    75d2:	f8ca 1004 	str.w	r1, [sl, #4]
    75d6:	d017      	beq.n	7608 <_malloc_r+0x36c>
    75d8:	f1b9 0f0f 	cmp.w	r9, #15
    75dc:	f240 80df 	bls.w	779e <_malloc_r+0x502>
    75e0:	f1a9 010c 	sub.w	r1, r9, #12
    75e4:	2505      	movs	r5, #5
    75e6:	f021 0107 	bic.w	r1, r1, #7
    75ea:	eb08 0001 	add.w	r0, r8, r1
    75ee:	290f      	cmp	r1, #15
    75f0:	6085      	str	r5, [r0, #8]
    75f2:	6045      	str	r5, [r0, #4]
    75f4:	f8d8 0004 	ldr.w	r0, [r8, #4]
    75f8:	f000 0001 	and.w	r0, r0, #1
    75fc:	ea41 0000 	orr.w	r0, r1, r0
    7600:	f8c8 0004 	str.w	r0, [r8, #4]
    7604:	f200 80ac 	bhi.w	7760 <_malloc_r+0x4c4>
    7608:	46d0      	mov	r8, sl
    760a:	f240 533c 	movw	r3, #1340	; 0x53c
    760e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    7612:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7616:	428a      	cmp	r2, r1
    7618:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    761c:	bf88      	it	hi
    761e:	62da      	strhi	r2, [r3, #44]	; 0x2c
    7620:	f240 533c 	movw	r3, #1340	; 0x53c
    7624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7628:	428a      	cmp	r2, r1
    762a:	bf88      	it	hi
    762c:	631a      	strhi	r2, [r3, #48]	; 0x30
    762e:	e082      	b.n	7736 <_malloc_r+0x49a>
    7630:	185c      	adds	r4, r3, r1
    7632:	689a      	ldr	r2, [r3, #8]
    7634:	68d9      	ldr	r1, [r3, #12]
    7636:	4630      	mov	r0, r6
    7638:	6866      	ldr	r6, [r4, #4]
    763a:	f103 0508 	add.w	r5, r3, #8
    763e:	608a      	str	r2, [r1, #8]
    7640:	f046 0301 	orr.w	r3, r6, #1
    7644:	60d1      	str	r1, [r2, #12]
    7646:	6063      	str	r3, [r4, #4]
    7648:	f000 fa5a 	bl	7b00 <__malloc_unlock>
    764c:	e65a      	b.n	7304 <_malloc_r+0x68>
    764e:	eb08 0304 	add.w	r3, r8, r4
    7652:	f042 0201 	orr.w	r2, r2, #1
    7656:	f044 0401 	orr.w	r4, r4, #1
    765a:	4630      	mov	r0, r6
    765c:	f8c8 4004 	str.w	r4, [r8, #4]
    7660:	f108 0508 	add.w	r5, r8, #8
    7664:	605a      	str	r2, [r3, #4]
    7666:	60bb      	str	r3, [r7, #8]
    7668:	f000 fa4a 	bl	7b00 <__malloc_unlock>
    766c:	e64a      	b.n	7304 <_malloc_r+0x68>
    766e:	ea4f 225c 	mov.w	r2, ip, lsr #9
    7672:	2a04      	cmp	r2, #4
    7674:	d954      	bls.n	7720 <_malloc_r+0x484>
    7676:	2a14      	cmp	r2, #20
    7678:	f200 8089 	bhi.w	778e <_malloc_r+0x4f2>
    767c:	325b      	adds	r2, #91	; 0x5b
    767e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    7682:	44a8      	add	r8, r5
    7684:	f240 1720 	movw	r7, #288	; 0x120
    7688:	f2c2 0700 	movt	r7, #8192	; 0x2000
    768c:	f8d8 0008 	ldr.w	r0, [r8, #8]
    7690:	4540      	cmp	r0, r8
    7692:	d103      	bne.n	769c <_malloc_r+0x400>
    7694:	e06f      	b.n	7776 <_malloc_r+0x4da>
    7696:	6880      	ldr	r0, [r0, #8]
    7698:	4580      	cmp	r8, r0
    769a:	d004      	beq.n	76a6 <_malloc_r+0x40a>
    769c:	6842      	ldr	r2, [r0, #4]
    769e:	f022 0203 	bic.w	r2, r2, #3
    76a2:	4594      	cmp	ip, r2
    76a4:	d3f7      	bcc.n	7696 <_malloc_r+0x3fa>
    76a6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    76aa:	f8c3 c00c 	str.w	ip, [r3, #12]
    76ae:	6098      	str	r0, [r3, #8]
    76b0:	687a      	ldr	r2, [r7, #4]
    76b2:	60c3      	str	r3, [r0, #12]
    76b4:	f8cc 3008 	str.w	r3, [ip, #8]
    76b8:	e68a      	b.n	73d0 <_malloc_r+0x134>
    76ba:	191f      	adds	r7, r3, r4
    76bc:	4630      	mov	r0, r6
    76be:	f044 0401 	orr.w	r4, r4, #1
    76c2:	60cf      	str	r7, [r1, #12]
    76c4:	605c      	str	r4, [r3, #4]
    76c6:	f103 0508 	add.w	r5, r3, #8
    76ca:	50ba      	str	r2, [r7, r2]
    76cc:	f042 0201 	orr.w	r2, r2, #1
    76d0:	608f      	str	r7, [r1, #8]
    76d2:	607a      	str	r2, [r7, #4]
    76d4:	60b9      	str	r1, [r7, #8]
    76d6:	60f9      	str	r1, [r7, #12]
    76d8:	f000 fa12 	bl	7b00 <__malloc_unlock>
    76dc:	e612      	b.n	7304 <_malloc_r+0x68>
    76de:	f10a 0a01 	add.w	sl, sl, #1
    76e2:	f01a 0f03 	tst.w	sl, #3
    76e6:	d05f      	beq.n	77a8 <_malloc_r+0x50c>
    76e8:	f103 0808 	add.w	r8, r3, #8
    76ec:	e689      	b.n	7402 <_malloc_r+0x166>
    76ee:	f103 0208 	add.w	r2, r3, #8
    76f2:	68d3      	ldr	r3, [r2, #12]
    76f4:	429a      	cmp	r2, r3
    76f6:	bf08      	it	eq
    76f8:	f10e 0e02 	addeq.w	lr, lr, #2
    76fc:	f43f ae36 	beq.w	736c <_malloc_r+0xd0>
    7700:	e5ef      	b.n	72e2 <_malloc_r+0x46>
    7702:	461d      	mov	r5, r3
    7704:	1819      	adds	r1, r3, r0
    7706:	68da      	ldr	r2, [r3, #12]
    7708:	4630      	mov	r0, r6
    770a:	f855 3f08 	ldr.w	r3, [r5, #8]!
    770e:	684c      	ldr	r4, [r1, #4]
    7710:	6093      	str	r3, [r2, #8]
    7712:	f044 0401 	orr.w	r4, r4, #1
    7716:	60da      	str	r2, [r3, #12]
    7718:	604c      	str	r4, [r1, #4]
    771a:	f000 f9f1 	bl	7b00 <__malloc_unlock>
    771e:	e5f1      	b.n	7304 <_malloc_r+0x68>
    7720:	ea4f 129c 	mov.w	r2, ip, lsr #6
    7724:	3238      	adds	r2, #56	; 0x38
    7726:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    772a:	e7aa      	b.n	7682 <_malloc_r+0x3e6>
    772c:	45b8      	cmp	r8, r7
    772e:	f43f af11 	beq.w	7554 <_malloc_r+0x2b8>
    7732:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7736:	f8d8 2004 	ldr.w	r2, [r8, #4]
    773a:	f022 0203 	bic.w	r2, r2, #3
    773e:	4294      	cmp	r4, r2
    7740:	bf94      	ite	ls
    7742:	2300      	movls	r3, #0
    7744:	2301      	movhi	r3, #1
    7746:	1b12      	subs	r2, r2, r4
    7748:	2a0f      	cmp	r2, #15
    774a:	bfd8      	it	le
    774c:	f043 0301 	orrle.w	r3, r3, #1
    7750:	2b00      	cmp	r3, #0
    7752:	f43f af7c 	beq.w	764e <_malloc_r+0x3b2>
    7756:	4630      	mov	r0, r6
    7758:	2500      	movs	r5, #0
    775a:	f000 f9d1 	bl	7b00 <__malloc_unlock>
    775e:	e5d1      	b.n	7304 <_malloc_r+0x68>
    7760:	f108 0108 	add.w	r1, r8, #8
    7764:	4630      	mov	r0, r6
    7766:	9301      	str	r3, [sp, #4]
    7768:	f7ff fa16 	bl	6b98 <_free_r>
    776c:	9b01      	ldr	r3, [sp, #4]
    776e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7772:	685a      	ldr	r2, [r3, #4]
    7774:	e749      	b.n	760a <_malloc_r+0x36e>
    7776:	f04f 0a01 	mov.w	sl, #1
    777a:	f8d7 8004 	ldr.w	r8, [r7, #4]
    777e:	1092      	asrs	r2, r2, #2
    7780:	4684      	mov	ip, r0
    7782:	fa0a f202 	lsl.w	r2, sl, r2
    7786:	ea48 0202 	orr.w	r2, r8, r2
    778a:	607a      	str	r2, [r7, #4]
    778c:	e78d      	b.n	76aa <_malloc_r+0x40e>
    778e:	2a54      	cmp	r2, #84	; 0x54
    7790:	d824      	bhi.n	77dc <_malloc_r+0x540>
    7792:	ea4f 321c 	mov.w	r2, ip, lsr #12
    7796:	326e      	adds	r2, #110	; 0x6e
    7798:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    779c:	e771      	b.n	7682 <_malloc_r+0x3e6>
    779e:	2301      	movs	r3, #1
    77a0:	46d0      	mov	r8, sl
    77a2:	f8ca 3004 	str.w	r3, [sl, #4]
    77a6:	e7c6      	b.n	7736 <_malloc_r+0x49a>
    77a8:	464a      	mov	r2, r9
    77aa:	f01e 0f03 	tst.w	lr, #3
    77ae:	4613      	mov	r3, r2
    77b0:	f10e 3eff 	add.w	lr, lr, #4294967295
    77b4:	d033      	beq.n	781e <_malloc_r+0x582>
    77b6:	f853 2908 	ldr.w	r2, [r3], #-8
    77ba:	429a      	cmp	r2, r3
    77bc:	d0f5      	beq.n	77aa <_malloc_r+0x50e>
    77be:	687b      	ldr	r3, [r7, #4]
    77c0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    77c4:	459c      	cmp	ip, r3
    77c6:	f63f ae8e 	bhi.w	74e6 <_malloc_r+0x24a>
    77ca:	f1bc 0f00 	cmp.w	ip, #0
    77ce:	f43f ae8a 	beq.w	74e6 <_malloc_r+0x24a>
    77d2:	ea1c 0f03 	tst.w	ip, r3
    77d6:	d027      	beq.n	7828 <_malloc_r+0x58c>
    77d8:	46d6      	mov	lr, sl
    77da:	e60e      	b.n	73fa <_malloc_r+0x15e>
    77dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    77e0:	d815      	bhi.n	780e <_malloc_r+0x572>
    77e2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    77e6:	3277      	adds	r2, #119	; 0x77
    77e8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    77ec:	e749      	b.n	7682 <_malloc_r+0x3e6>
    77ee:	0508      	lsls	r0, r1, #20
    77f0:	0d00      	lsrs	r0, r0, #20
    77f2:	2800      	cmp	r0, #0
    77f4:	f47f aeb6 	bne.w	7564 <_malloc_r+0x2c8>
    77f8:	f8d7 8008 	ldr.w	r8, [r7, #8]
    77fc:	444b      	add	r3, r9
    77fe:	f043 0301 	orr.w	r3, r3, #1
    7802:	f8c8 3004 	str.w	r3, [r8, #4]
    7806:	e700      	b.n	760a <_malloc_r+0x36e>
    7808:	2101      	movs	r1, #1
    780a:	2500      	movs	r5, #0
    780c:	e6d5      	b.n	75ba <_malloc_r+0x31e>
    780e:	f240 5054 	movw	r0, #1364	; 0x554
    7812:	4282      	cmp	r2, r0
    7814:	d90d      	bls.n	7832 <_malloc_r+0x596>
    7816:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    781a:	227e      	movs	r2, #126	; 0x7e
    781c:	e731      	b.n	7682 <_malloc_r+0x3e6>
    781e:	687b      	ldr	r3, [r7, #4]
    7820:	ea23 030c 	bic.w	r3, r3, ip
    7824:	607b      	str	r3, [r7, #4]
    7826:	e7cb      	b.n	77c0 <_malloc_r+0x524>
    7828:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    782c:	f10a 0a04 	add.w	sl, sl, #4
    7830:	e7cf      	b.n	77d2 <_malloc_r+0x536>
    7832:	ea4f 429c 	mov.w	r2, ip, lsr #18
    7836:	327c      	adds	r2, #124	; 0x7c
    7838:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    783c:	e721      	b.n	7682 <_malloc_r+0x3e6>
    783e:	bf00      	nop

00007840 <memchr>:
    7840:	f010 0f03 	tst.w	r0, #3
    7844:	b2c9      	uxtb	r1, r1
    7846:	b410      	push	{r4}
    7848:	d010      	beq.n	786c <memchr+0x2c>
    784a:	2a00      	cmp	r2, #0
    784c:	d02f      	beq.n	78ae <memchr+0x6e>
    784e:	7803      	ldrb	r3, [r0, #0]
    7850:	428b      	cmp	r3, r1
    7852:	d02a      	beq.n	78aa <memchr+0x6a>
    7854:	3a01      	subs	r2, #1
    7856:	e005      	b.n	7864 <memchr+0x24>
    7858:	2a00      	cmp	r2, #0
    785a:	d028      	beq.n	78ae <memchr+0x6e>
    785c:	7803      	ldrb	r3, [r0, #0]
    785e:	3a01      	subs	r2, #1
    7860:	428b      	cmp	r3, r1
    7862:	d022      	beq.n	78aa <memchr+0x6a>
    7864:	3001      	adds	r0, #1
    7866:	f010 0f03 	tst.w	r0, #3
    786a:	d1f5      	bne.n	7858 <memchr+0x18>
    786c:	2a03      	cmp	r2, #3
    786e:	d911      	bls.n	7894 <memchr+0x54>
    7870:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    7874:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    7878:	6803      	ldr	r3, [r0, #0]
    787a:	ea84 0303 	eor.w	r3, r4, r3
    787e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    7882:	ea2c 0303 	bic.w	r3, ip, r3
    7886:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    788a:	d103      	bne.n	7894 <memchr+0x54>
    788c:	3a04      	subs	r2, #4
    788e:	3004      	adds	r0, #4
    7890:	2a03      	cmp	r2, #3
    7892:	d8f1      	bhi.n	7878 <memchr+0x38>
    7894:	b15a      	cbz	r2, 78ae <memchr+0x6e>
    7896:	7803      	ldrb	r3, [r0, #0]
    7898:	428b      	cmp	r3, r1
    789a:	d006      	beq.n	78aa <memchr+0x6a>
    789c:	3a01      	subs	r2, #1
    789e:	b132      	cbz	r2, 78ae <memchr+0x6e>
    78a0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    78a4:	3a01      	subs	r2, #1
    78a6:	428b      	cmp	r3, r1
    78a8:	d1f9      	bne.n	789e <memchr+0x5e>
    78aa:	bc10      	pop	{r4}
    78ac:	4770      	bx	lr
    78ae:	2000      	movs	r0, #0
    78b0:	e7fb      	b.n	78aa <memchr+0x6a>
    78b2:	bf00      	nop

000078b4 <memcpy>:
    78b4:	2a03      	cmp	r2, #3
    78b6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    78ba:	d80b      	bhi.n	78d4 <memcpy+0x20>
    78bc:	b13a      	cbz	r2, 78ce <memcpy+0x1a>
    78be:	2300      	movs	r3, #0
    78c0:	f811 c003 	ldrb.w	ip, [r1, r3]
    78c4:	f800 c003 	strb.w	ip, [r0, r3]
    78c8:	3301      	adds	r3, #1
    78ca:	4293      	cmp	r3, r2
    78cc:	d1f8      	bne.n	78c0 <memcpy+0xc>
    78ce:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    78d2:	4770      	bx	lr
    78d4:	1882      	adds	r2, r0, r2
    78d6:	460c      	mov	r4, r1
    78d8:	4603      	mov	r3, r0
    78da:	e003      	b.n	78e4 <memcpy+0x30>
    78dc:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    78e0:	f803 1c01 	strb.w	r1, [r3, #-1]
    78e4:	f003 0603 	and.w	r6, r3, #3
    78e8:	4619      	mov	r1, r3
    78ea:	46a4      	mov	ip, r4
    78ec:	3301      	adds	r3, #1
    78ee:	3401      	adds	r4, #1
    78f0:	2e00      	cmp	r6, #0
    78f2:	d1f3      	bne.n	78dc <memcpy+0x28>
    78f4:	f01c 0403 	ands.w	r4, ip, #3
    78f8:	4663      	mov	r3, ip
    78fa:	bf08      	it	eq
    78fc:	ebc1 0c02 	rsbeq	ip, r1, r2
    7900:	d068      	beq.n	79d4 <memcpy+0x120>
    7902:	4265      	negs	r5, r4
    7904:	f1c4 0a04 	rsb	sl, r4, #4
    7908:	eb0c 0705 	add.w	r7, ip, r5
    790c:	4633      	mov	r3, r6
    790e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    7912:	f85c 6005 	ldr.w	r6, [ip, r5]
    7916:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    791a:	1a55      	subs	r5, r2, r1
    791c:	e008      	b.n	7930 <memcpy+0x7c>
    791e:	f857 4f04 	ldr.w	r4, [r7, #4]!
    7922:	4626      	mov	r6, r4
    7924:	fa04 f40a 	lsl.w	r4, r4, sl
    7928:	ea49 0404 	orr.w	r4, r9, r4
    792c:	50cc      	str	r4, [r1, r3]
    792e:	3304      	adds	r3, #4
    7930:	185c      	adds	r4, r3, r1
    7932:	2d03      	cmp	r5, #3
    7934:	fa26 f908 	lsr.w	r9, r6, r8
    7938:	f1a5 0504 	sub.w	r5, r5, #4
    793c:	eb0c 0603 	add.w	r6, ip, r3
    7940:	dced      	bgt.n	791e <memcpy+0x6a>
    7942:	2300      	movs	r3, #0
    7944:	e002      	b.n	794c <memcpy+0x98>
    7946:	5cf1      	ldrb	r1, [r6, r3]
    7948:	54e1      	strb	r1, [r4, r3]
    794a:	3301      	adds	r3, #1
    794c:	1919      	adds	r1, r3, r4
    794e:	4291      	cmp	r1, r2
    7950:	d3f9      	bcc.n	7946 <memcpy+0x92>
    7952:	e7bc      	b.n	78ce <memcpy+0x1a>
    7954:	f853 4c40 	ldr.w	r4, [r3, #-64]
    7958:	f841 4c40 	str.w	r4, [r1, #-64]
    795c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    7960:	f841 4c3c 	str.w	r4, [r1, #-60]
    7964:	f853 4c38 	ldr.w	r4, [r3, #-56]
    7968:	f841 4c38 	str.w	r4, [r1, #-56]
    796c:	f853 4c34 	ldr.w	r4, [r3, #-52]
    7970:	f841 4c34 	str.w	r4, [r1, #-52]
    7974:	f853 4c30 	ldr.w	r4, [r3, #-48]
    7978:	f841 4c30 	str.w	r4, [r1, #-48]
    797c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    7980:	f841 4c2c 	str.w	r4, [r1, #-44]
    7984:	f853 4c28 	ldr.w	r4, [r3, #-40]
    7988:	f841 4c28 	str.w	r4, [r1, #-40]
    798c:	f853 4c24 	ldr.w	r4, [r3, #-36]
    7990:	f841 4c24 	str.w	r4, [r1, #-36]
    7994:	f853 4c20 	ldr.w	r4, [r3, #-32]
    7998:	f841 4c20 	str.w	r4, [r1, #-32]
    799c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    79a0:	f841 4c1c 	str.w	r4, [r1, #-28]
    79a4:	f853 4c18 	ldr.w	r4, [r3, #-24]
    79a8:	f841 4c18 	str.w	r4, [r1, #-24]
    79ac:	f853 4c14 	ldr.w	r4, [r3, #-20]
    79b0:	f841 4c14 	str.w	r4, [r1, #-20]
    79b4:	f853 4c10 	ldr.w	r4, [r3, #-16]
    79b8:	f841 4c10 	str.w	r4, [r1, #-16]
    79bc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    79c0:	f841 4c0c 	str.w	r4, [r1, #-12]
    79c4:	f853 4c08 	ldr.w	r4, [r3, #-8]
    79c8:	f841 4c08 	str.w	r4, [r1, #-8]
    79cc:	f853 4c04 	ldr.w	r4, [r3, #-4]
    79d0:	f841 4c04 	str.w	r4, [r1, #-4]
    79d4:	461c      	mov	r4, r3
    79d6:	460d      	mov	r5, r1
    79d8:	3340      	adds	r3, #64	; 0x40
    79da:	3140      	adds	r1, #64	; 0x40
    79dc:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    79e0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    79e4:	dcb6      	bgt.n	7954 <memcpy+0xa0>
    79e6:	4621      	mov	r1, r4
    79e8:	462b      	mov	r3, r5
    79ea:	1b54      	subs	r4, r2, r5
    79ec:	e00f      	b.n	7a0e <memcpy+0x15a>
    79ee:	f851 5c10 	ldr.w	r5, [r1, #-16]
    79f2:	f843 5c10 	str.w	r5, [r3, #-16]
    79f6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    79fa:	f843 5c0c 	str.w	r5, [r3, #-12]
    79fe:	f851 5c08 	ldr.w	r5, [r1, #-8]
    7a02:	f843 5c08 	str.w	r5, [r3, #-8]
    7a06:	f851 5c04 	ldr.w	r5, [r1, #-4]
    7a0a:	f843 5c04 	str.w	r5, [r3, #-4]
    7a0e:	2c0f      	cmp	r4, #15
    7a10:	460d      	mov	r5, r1
    7a12:	469c      	mov	ip, r3
    7a14:	f101 0110 	add.w	r1, r1, #16
    7a18:	f103 0310 	add.w	r3, r3, #16
    7a1c:	f1a4 0410 	sub.w	r4, r4, #16
    7a20:	dce5      	bgt.n	79ee <memcpy+0x13a>
    7a22:	ebcc 0102 	rsb	r1, ip, r2
    7a26:	2300      	movs	r3, #0
    7a28:	e003      	b.n	7a32 <memcpy+0x17e>
    7a2a:	58ec      	ldr	r4, [r5, r3]
    7a2c:	f84c 4003 	str.w	r4, [ip, r3]
    7a30:	3304      	adds	r3, #4
    7a32:	195e      	adds	r6, r3, r5
    7a34:	2903      	cmp	r1, #3
    7a36:	eb03 040c 	add.w	r4, r3, ip
    7a3a:	f1a1 0104 	sub.w	r1, r1, #4
    7a3e:	dcf4      	bgt.n	7a2a <memcpy+0x176>
    7a40:	e77f      	b.n	7942 <memcpy+0x8e>
    7a42:	bf00      	nop

00007a44 <memmove>:
    7a44:	4288      	cmp	r0, r1
    7a46:	468c      	mov	ip, r1
    7a48:	b470      	push	{r4, r5, r6}
    7a4a:	4605      	mov	r5, r0
    7a4c:	4614      	mov	r4, r2
    7a4e:	d90e      	bls.n	7a6e <memmove+0x2a>
    7a50:	188b      	adds	r3, r1, r2
    7a52:	4298      	cmp	r0, r3
    7a54:	d20b      	bcs.n	7a6e <memmove+0x2a>
    7a56:	b142      	cbz	r2, 7a6a <memmove+0x26>
    7a58:	ebc2 0c03 	rsb	ip, r2, r3
    7a5c:	4601      	mov	r1, r0
    7a5e:	1e53      	subs	r3, r2, #1
    7a60:	f81c 2003 	ldrb.w	r2, [ip, r3]
    7a64:	54ca      	strb	r2, [r1, r3]
    7a66:	3b01      	subs	r3, #1
    7a68:	d2fa      	bcs.n	7a60 <memmove+0x1c>
    7a6a:	bc70      	pop	{r4, r5, r6}
    7a6c:	4770      	bx	lr
    7a6e:	2a0f      	cmp	r2, #15
    7a70:	d809      	bhi.n	7a86 <memmove+0x42>
    7a72:	2c00      	cmp	r4, #0
    7a74:	d0f9      	beq.n	7a6a <memmove+0x26>
    7a76:	2300      	movs	r3, #0
    7a78:	f81c 2003 	ldrb.w	r2, [ip, r3]
    7a7c:	54ea      	strb	r2, [r5, r3]
    7a7e:	3301      	adds	r3, #1
    7a80:	42a3      	cmp	r3, r4
    7a82:	d1f9      	bne.n	7a78 <memmove+0x34>
    7a84:	e7f1      	b.n	7a6a <memmove+0x26>
    7a86:	ea41 0300 	orr.w	r3, r1, r0
    7a8a:	f013 0f03 	tst.w	r3, #3
    7a8e:	d1f0      	bne.n	7a72 <memmove+0x2e>
    7a90:	4694      	mov	ip, r2
    7a92:	460c      	mov	r4, r1
    7a94:	4603      	mov	r3, r0
    7a96:	6825      	ldr	r5, [r4, #0]
    7a98:	f1ac 0c10 	sub.w	ip, ip, #16
    7a9c:	601d      	str	r5, [r3, #0]
    7a9e:	6865      	ldr	r5, [r4, #4]
    7aa0:	605d      	str	r5, [r3, #4]
    7aa2:	68a5      	ldr	r5, [r4, #8]
    7aa4:	609d      	str	r5, [r3, #8]
    7aa6:	68e5      	ldr	r5, [r4, #12]
    7aa8:	3410      	adds	r4, #16
    7aaa:	60dd      	str	r5, [r3, #12]
    7aac:	3310      	adds	r3, #16
    7aae:	f1bc 0f0f 	cmp.w	ip, #15
    7ab2:	d8f0      	bhi.n	7a96 <memmove+0x52>
    7ab4:	3a10      	subs	r2, #16
    7ab6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    7aba:	f10c 0501 	add.w	r5, ip, #1
    7abe:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    7ac2:	012d      	lsls	r5, r5, #4
    7ac4:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    7ac8:	eb01 0c05 	add.w	ip, r1, r5
    7acc:	1945      	adds	r5, r0, r5
    7ace:	2e03      	cmp	r6, #3
    7ad0:	4634      	mov	r4, r6
    7ad2:	d9ce      	bls.n	7a72 <memmove+0x2e>
    7ad4:	2300      	movs	r3, #0
    7ad6:	f85c 2003 	ldr.w	r2, [ip, r3]
    7ada:	50ea      	str	r2, [r5, r3]
    7adc:	3304      	adds	r3, #4
    7ade:	1af2      	subs	r2, r6, r3
    7ae0:	2a03      	cmp	r2, #3
    7ae2:	d8f8      	bhi.n	7ad6 <memmove+0x92>
    7ae4:	3e04      	subs	r6, #4
    7ae6:	08b3      	lsrs	r3, r6, #2
    7ae8:	1c5a      	adds	r2, r3, #1
    7aea:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    7aee:	0092      	lsls	r2, r2, #2
    7af0:	4494      	add	ip, r2
    7af2:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    7af6:	18ad      	adds	r5, r5, r2
    7af8:	e7bb      	b.n	7a72 <memmove+0x2e>
    7afa:	bf00      	nop

00007afc <__malloc_lock>:
    7afc:	4770      	bx	lr
    7afe:	bf00      	nop

00007b00 <__malloc_unlock>:
    7b00:	4770      	bx	lr
    7b02:	bf00      	nop

00007b04 <__hi0bits>:
    7b04:	0c02      	lsrs	r2, r0, #16
    7b06:	4603      	mov	r3, r0
    7b08:	0412      	lsls	r2, r2, #16
    7b0a:	b1b2      	cbz	r2, 7b3a <__hi0bits+0x36>
    7b0c:	2000      	movs	r0, #0
    7b0e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    7b12:	d101      	bne.n	7b18 <__hi0bits+0x14>
    7b14:	3008      	adds	r0, #8
    7b16:	021b      	lsls	r3, r3, #8
    7b18:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    7b1c:	d101      	bne.n	7b22 <__hi0bits+0x1e>
    7b1e:	3004      	adds	r0, #4
    7b20:	011b      	lsls	r3, r3, #4
    7b22:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    7b26:	d101      	bne.n	7b2c <__hi0bits+0x28>
    7b28:	3002      	adds	r0, #2
    7b2a:	009b      	lsls	r3, r3, #2
    7b2c:	2b00      	cmp	r3, #0
    7b2e:	db03      	blt.n	7b38 <__hi0bits+0x34>
    7b30:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    7b34:	d004      	beq.n	7b40 <__hi0bits+0x3c>
    7b36:	3001      	adds	r0, #1
    7b38:	4770      	bx	lr
    7b3a:	0403      	lsls	r3, r0, #16
    7b3c:	2010      	movs	r0, #16
    7b3e:	e7e6      	b.n	7b0e <__hi0bits+0xa>
    7b40:	2020      	movs	r0, #32
    7b42:	4770      	bx	lr

00007b44 <__lo0bits>:
    7b44:	6803      	ldr	r3, [r0, #0]
    7b46:	4602      	mov	r2, r0
    7b48:	f013 0007 	ands.w	r0, r3, #7
    7b4c:	d009      	beq.n	7b62 <__lo0bits+0x1e>
    7b4e:	f013 0f01 	tst.w	r3, #1
    7b52:	d121      	bne.n	7b98 <__lo0bits+0x54>
    7b54:	f013 0f02 	tst.w	r3, #2
    7b58:	d122      	bne.n	7ba0 <__lo0bits+0x5c>
    7b5a:	089b      	lsrs	r3, r3, #2
    7b5c:	2002      	movs	r0, #2
    7b5e:	6013      	str	r3, [r2, #0]
    7b60:	4770      	bx	lr
    7b62:	b299      	uxth	r1, r3
    7b64:	b909      	cbnz	r1, 7b6a <__lo0bits+0x26>
    7b66:	0c1b      	lsrs	r3, r3, #16
    7b68:	2010      	movs	r0, #16
    7b6a:	f013 0fff 	tst.w	r3, #255	; 0xff
    7b6e:	d101      	bne.n	7b74 <__lo0bits+0x30>
    7b70:	3008      	adds	r0, #8
    7b72:	0a1b      	lsrs	r3, r3, #8
    7b74:	f013 0f0f 	tst.w	r3, #15
    7b78:	d101      	bne.n	7b7e <__lo0bits+0x3a>
    7b7a:	3004      	adds	r0, #4
    7b7c:	091b      	lsrs	r3, r3, #4
    7b7e:	f013 0f03 	tst.w	r3, #3
    7b82:	d101      	bne.n	7b88 <__lo0bits+0x44>
    7b84:	3002      	adds	r0, #2
    7b86:	089b      	lsrs	r3, r3, #2
    7b88:	f013 0f01 	tst.w	r3, #1
    7b8c:	d102      	bne.n	7b94 <__lo0bits+0x50>
    7b8e:	085b      	lsrs	r3, r3, #1
    7b90:	d004      	beq.n	7b9c <__lo0bits+0x58>
    7b92:	3001      	adds	r0, #1
    7b94:	6013      	str	r3, [r2, #0]
    7b96:	4770      	bx	lr
    7b98:	2000      	movs	r0, #0
    7b9a:	4770      	bx	lr
    7b9c:	2020      	movs	r0, #32
    7b9e:	4770      	bx	lr
    7ba0:	085b      	lsrs	r3, r3, #1
    7ba2:	2001      	movs	r0, #1
    7ba4:	6013      	str	r3, [r2, #0]
    7ba6:	4770      	bx	lr

00007ba8 <__mcmp>:
    7ba8:	4603      	mov	r3, r0
    7baa:	690a      	ldr	r2, [r1, #16]
    7bac:	6900      	ldr	r0, [r0, #16]
    7bae:	b410      	push	{r4}
    7bb0:	1a80      	subs	r0, r0, r2
    7bb2:	d111      	bne.n	7bd8 <__mcmp+0x30>
    7bb4:	3204      	adds	r2, #4
    7bb6:	f103 0c14 	add.w	ip, r3, #20
    7bba:	0092      	lsls	r2, r2, #2
    7bbc:	189b      	adds	r3, r3, r2
    7bbe:	1889      	adds	r1, r1, r2
    7bc0:	3104      	adds	r1, #4
    7bc2:	3304      	adds	r3, #4
    7bc4:	f853 4c04 	ldr.w	r4, [r3, #-4]
    7bc8:	3b04      	subs	r3, #4
    7bca:	f851 2c04 	ldr.w	r2, [r1, #-4]
    7bce:	3904      	subs	r1, #4
    7bd0:	4294      	cmp	r4, r2
    7bd2:	d103      	bne.n	7bdc <__mcmp+0x34>
    7bd4:	459c      	cmp	ip, r3
    7bd6:	d3f5      	bcc.n	7bc4 <__mcmp+0x1c>
    7bd8:	bc10      	pop	{r4}
    7bda:	4770      	bx	lr
    7bdc:	bf38      	it	cc
    7bde:	f04f 30ff 	movcc.w	r0, #4294967295
    7be2:	d3f9      	bcc.n	7bd8 <__mcmp+0x30>
    7be4:	2001      	movs	r0, #1
    7be6:	e7f7      	b.n	7bd8 <__mcmp+0x30>

00007be8 <__ulp>:
    7be8:	f240 0300 	movw	r3, #0
    7bec:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    7bf0:	ea01 0303 	and.w	r3, r1, r3
    7bf4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    7bf8:	2b00      	cmp	r3, #0
    7bfa:	dd02      	ble.n	7c02 <__ulp+0x1a>
    7bfc:	4619      	mov	r1, r3
    7bfe:	2000      	movs	r0, #0
    7c00:	4770      	bx	lr
    7c02:	425b      	negs	r3, r3
    7c04:	151b      	asrs	r3, r3, #20
    7c06:	2b13      	cmp	r3, #19
    7c08:	dd0e      	ble.n	7c28 <__ulp+0x40>
    7c0a:	3b14      	subs	r3, #20
    7c0c:	2b1e      	cmp	r3, #30
    7c0e:	dd03      	ble.n	7c18 <__ulp+0x30>
    7c10:	2301      	movs	r3, #1
    7c12:	2100      	movs	r1, #0
    7c14:	4618      	mov	r0, r3
    7c16:	4770      	bx	lr
    7c18:	2201      	movs	r2, #1
    7c1a:	f1c3 031f 	rsb	r3, r3, #31
    7c1e:	2100      	movs	r1, #0
    7c20:	fa12 f303 	lsls.w	r3, r2, r3
    7c24:	4618      	mov	r0, r3
    7c26:	4770      	bx	lr
    7c28:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    7c2c:	2000      	movs	r0, #0
    7c2e:	fa52 f103 	asrs.w	r1, r2, r3
    7c32:	4770      	bx	lr

00007c34 <__b2d>:
    7c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7c38:	6904      	ldr	r4, [r0, #16]
    7c3a:	f100 0614 	add.w	r6, r0, #20
    7c3e:	460f      	mov	r7, r1
    7c40:	3404      	adds	r4, #4
    7c42:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    7c46:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    7c4a:	46a0      	mov	r8, r4
    7c4c:	4628      	mov	r0, r5
    7c4e:	f7ff ff59 	bl	7b04 <__hi0bits>
    7c52:	280a      	cmp	r0, #10
    7c54:	f1c0 0320 	rsb	r3, r0, #32
    7c58:	603b      	str	r3, [r7, #0]
    7c5a:	dc14      	bgt.n	7c86 <__b2d+0x52>
    7c5c:	42a6      	cmp	r6, r4
    7c5e:	f1c0 030b 	rsb	r3, r0, #11
    7c62:	d237      	bcs.n	7cd4 <__b2d+0xa0>
    7c64:	f854 1c04 	ldr.w	r1, [r4, #-4]
    7c68:	40d9      	lsrs	r1, r3
    7c6a:	fa25 fc03 	lsr.w	ip, r5, r3
    7c6e:	3015      	adds	r0, #21
    7c70:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    7c74:	4085      	lsls	r5, r0
    7c76:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    7c7a:	ea41 0205 	orr.w	r2, r1, r5
    7c7e:	4610      	mov	r0, r2
    7c80:	4619      	mov	r1, r3
    7c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7c86:	42a6      	cmp	r6, r4
    7c88:	d320      	bcc.n	7ccc <__b2d+0x98>
    7c8a:	2100      	movs	r1, #0
    7c8c:	380b      	subs	r0, #11
    7c8e:	bf02      	ittt	eq
    7c90:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    7c94:	460a      	moveq	r2, r1
    7c96:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    7c9a:	d0f0      	beq.n	7c7e <__b2d+0x4a>
    7c9c:	42b4      	cmp	r4, r6
    7c9e:	f1c0 0320 	rsb	r3, r0, #32
    7ca2:	d919      	bls.n	7cd8 <__b2d+0xa4>
    7ca4:	f854 4c04 	ldr.w	r4, [r4, #-4]
    7ca8:	40dc      	lsrs	r4, r3
    7caa:	4085      	lsls	r5, r0
    7cac:	fa21 fc03 	lsr.w	ip, r1, r3
    7cb0:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    7cb4:	fa11 f000 	lsls.w	r0, r1, r0
    7cb8:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    7cbc:	ea44 0200 	orr.w	r2, r4, r0
    7cc0:	ea45 030c 	orr.w	r3, r5, ip
    7cc4:	4610      	mov	r0, r2
    7cc6:	4619      	mov	r1, r3
    7cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7ccc:	f854 1c04 	ldr.w	r1, [r4, #-4]
    7cd0:	3c04      	subs	r4, #4
    7cd2:	e7db      	b.n	7c8c <__b2d+0x58>
    7cd4:	2100      	movs	r1, #0
    7cd6:	e7c8      	b.n	7c6a <__b2d+0x36>
    7cd8:	2400      	movs	r4, #0
    7cda:	e7e6      	b.n	7caa <__b2d+0x76>

00007cdc <__ratio>:
    7cdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7ce0:	b083      	sub	sp, #12
    7ce2:	460e      	mov	r6, r1
    7ce4:	a901      	add	r1, sp, #4
    7ce6:	4607      	mov	r7, r0
    7ce8:	f7ff ffa4 	bl	7c34 <__b2d>
    7cec:	460d      	mov	r5, r1
    7cee:	4604      	mov	r4, r0
    7cf0:	4669      	mov	r1, sp
    7cf2:	4630      	mov	r0, r6
    7cf4:	f7ff ff9e 	bl	7c34 <__b2d>
    7cf8:	f8dd c004 	ldr.w	ip, [sp, #4]
    7cfc:	46a9      	mov	r9, r5
    7cfe:	46a0      	mov	r8, r4
    7d00:	460b      	mov	r3, r1
    7d02:	4602      	mov	r2, r0
    7d04:	6931      	ldr	r1, [r6, #16]
    7d06:	4616      	mov	r6, r2
    7d08:	6938      	ldr	r0, [r7, #16]
    7d0a:	461f      	mov	r7, r3
    7d0c:	1a40      	subs	r0, r0, r1
    7d0e:	9900      	ldr	r1, [sp, #0]
    7d10:	ebc1 010c 	rsb	r1, r1, ip
    7d14:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    7d18:	2900      	cmp	r1, #0
    7d1a:	bfc9      	itett	gt
    7d1c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    7d20:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    7d24:	4624      	movgt	r4, r4
    7d26:	464d      	movgt	r5, r9
    7d28:	bfdc      	itt	le
    7d2a:	4612      	movle	r2, r2
    7d2c:	463b      	movle	r3, r7
    7d2e:	4620      	mov	r0, r4
    7d30:	4629      	mov	r1, r5
    7d32:	f001 fbf5 	bl	9520 <__aeabi_ddiv>
    7d36:	b003      	add	sp, #12
    7d38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00007d3c <_mprec_log10>:
    7d3c:	2817      	cmp	r0, #23
    7d3e:	b510      	push	{r4, lr}
    7d40:	4604      	mov	r4, r0
    7d42:	dd0e      	ble.n	7d62 <_mprec_log10+0x26>
    7d44:	f240 0100 	movw	r1, #0
    7d48:	2000      	movs	r0, #0
    7d4a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7d4e:	f240 0300 	movw	r3, #0
    7d52:	2200      	movs	r2, #0
    7d54:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7d58:	f001 fab8 	bl	92cc <__aeabi_dmul>
    7d5c:	3c01      	subs	r4, #1
    7d5e:	d1f6      	bne.n	7d4e <_mprec_log10+0x12>
    7d60:	bd10      	pop	{r4, pc}
    7d62:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
    7d66:	f2c0 0300 	movt	r3, #0
    7d6a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    7d6e:	e9d3 0100 	ldrd	r0, r1, [r3]
    7d72:	bd10      	pop	{r4, pc}

00007d74 <__copybits>:
    7d74:	6913      	ldr	r3, [r2, #16]
    7d76:	3901      	subs	r1, #1
    7d78:	f102 0c14 	add.w	ip, r2, #20
    7d7c:	b410      	push	{r4}
    7d7e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    7d82:	114c      	asrs	r4, r1, #5
    7d84:	3214      	adds	r2, #20
    7d86:	3401      	adds	r4, #1
    7d88:	4594      	cmp	ip, r2
    7d8a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    7d8e:	d20f      	bcs.n	7db0 <__copybits+0x3c>
    7d90:	2300      	movs	r3, #0
    7d92:	f85c 1003 	ldr.w	r1, [ip, r3]
    7d96:	50c1      	str	r1, [r0, r3]
    7d98:	3304      	adds	r3, #4
    7d9a:	eb03 010c 	add.w	r1, r3, ip
    7d9e:	428a      	cmp	r2, r1
    7da0:	d8f7      	bhi.n	7d92 <__copybits+0x1e>
    7da2:	ea6f 0c0c 	mvn.w	ip, ip
    7da6:	4462      	add	r2, ip
    7da8:	f022 0203 	bic.w	r2, r2, #3
    7dac:	3204      	adds	r2, #4
    7dae:	1880      	adds	r0, r0, r2
    7db0:	4284      	cmp	r4, r0
    7db2:	d904      	bls.n	7dbe <__copybits+0x4a>
    7db4:	2300      	movs	r3, #0
    7db6:	f840 3b04 	str.w	r3, [r0], #4
    7dba:	4284      	cmp	r4, r0
    7dbc:	d8fb      	bhi.n	7db6 <__copybits+0x42>
    7dbe:	bc10      	pop	{r4}
    7dc0:	4770      	bx	lr
    7dc2:	bf00      	nop

00007dc4 <__any_on>:
    7dc4:	6902      	ldr	r2, [r0, #16]
    7dc6:	114b      	asrs	r3, r1, #5
    7dc8:	429a      	cmp	r2, r3
    7dca:	db10      	blt.n	7dee <__any_on+0x2a>
    7dcc:	dd0e      	ble.n	7dec <__any_on+0x28>
    7dce:	f011 011f 	ands.w	r1, r1, #31
    7dd2:	d00b      	beq.n	7dec <__any_on+0x28>
    7dd4:	461a      	mov	r2, r3
    7dd6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    7dda:	695b      	ldr	r3, [r3, #20]
    7ddc:	fa23 fc01 	lsr.w	ip, r3, r1
    7de0:	fa0c f101 	lsl.w	r1, ip, r1
    7de4:	4299      	cmp	r1, r3
    7de6:	d002      	beq.n	7dee <__any_on+0x2a>
    7de8:	2001      	movs	r0, #1
    7dea:	4770      	bx	lr
    7dec:	461a      	mov	r2, r3
    7dee:	3204      	adds	r2, #4
    7df0:	f100 0114 	add.w	r1, r0, #20
    7df4:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    7df8:	f103 0c04 	add.w	ip, r3, #4
    7dfc:	4561      	cmp	r1, ip
    7dfe:	d20b      	bcs.n	7e18 <__any_on+0x54>
    7e00:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    7e04:	2a00      	cmp	r2, #0
    7e06:	d1ef      	bne.n	7de8 <__any_on+0x24>
    7e08:	4299      	cmp	r1, r3
    7e0a:	d205      	bcs.n	7e18 <__any_on+0x54>
    7e0c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    7e10:	2a00      	cmp	r2, #0
    7e12:	d1e9      	bne.n	7de8 <__any_on+0x24>
    7e14:	4299      	cmp	r1, r3
    7e16:	d3f9      	bcc.n	7e0c <__any_on+0x48>
    7e18:	2000      	movs	r0, #0
    7e1a:	4770      	bx	lr

00007e1c <_Bfree>:
    7e1c:	b530      	push	{r4, r5, lr}
    7e1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
    7e20:	b083      	sub	sp, #12
    7e22:	4604      	mov	r4, r0
    7e24:	b155      	cbz	r5, 7e3c <_Bfree+0x20>
    7e26:	b139      	cbz	r1, 7e38 <_Bfree+0x1c>
    7e28:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7e2a:	684a      	ldr	r2, [r1, #4]
    7e2c:	68db      	ldr	r3, [r3, #12]
    7e2e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    7e32:	6008      	str	r0, [r1, #0]
    7e34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    7e38:	b003      	add	sp, #12
    7e3a:	bd30      	pop	{r4, r5, pc}
    7e3c:	2010      	movs	r0, #16
    7e3e:	9101      	str	r1, [sp, #4]
    7e40:	f7ff fa24 	bl	728c <malloc>
    7e44:	9901      	ldr	r1, [sp, #4]
    7e46:	6260      	str	r0, [r4, #36]	; 0x24
    7e48:	60c5      	str	r5, [r0, #12]
    7e4a:	6045      	str	r5, [r0, #4]
    7e4c:	6085      	str	r5, [r0, #8]
    7e4e:	6005      	str	r5, [r0, #0]
    7e50:	e7e9      	b.n	7e26 <_Bfree+0xa>
    7e52:	bf00      	nop

00007e54 <_Balloc>:
    7e54:	b570      	push	{r4, r5, r6, lr}
    7e56:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7e58:	4606      	mov	r6, r0
    7e5a:	460d      	mov	r5, r1
    7e5c:	b164      	cbz	r4, 7e78 <_Balloc+0x24>
    7e5e:	68e2      	ldr	r2, [r4, #12]
    7e60:	b1a2      	cbz	r2, 7e8c <_Balloc+0x38>
    7e62:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    7e66:	b1eb      	cbz	r3, 7ea4 <_Balloc+0x50>
    7e68:	6819      	ldr	r1, [r3, #0]
    7e6a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    7e6e:	2200      	movs	r2, #0
    7e70:	60da      	str	r2, [r3, #12]
    7e72:	611a      	str	r2, [r3, #16]
    7e74:	4618      	mov	r0, r3
    7e76:	bd70      	pop	{r4, r5, r6, pc}
    7e78:	2010      	movs	r0, #16
    7e7a:	f7ff fa07 	bl	728c <malloc>
    7e7e:	2300      	movs	r3, #0
    7e80:	4604      	mov	r4, r0
    7e82:	6270      	str	r0, [r6, #36]	; 0x24
    7e84:	60c3      	str	r3, [r0, #12]
    7e86:	6043      	str	r3, [r0, #4]
    7e88:	6083      	str	r3, [r0, #8]
    7e8a:	6003      	str	r3, [r0, #0]
    7e8c:	2210      	movs	r2, #16
    7e8e:	4630      	mov	r0, r6
    7e90:	2104      	movs	r1, #4
    7e92:	f000 fe27 	bl	8ae4 <_calloc_r>
    7e96:	6a73      	ldr	r3, [r6, #36]	; 0x24
    7e98:	60e0      	str	r0, [r4, #12]
    7e9a:	68da      	ldr	r2, [r3, #12]
    7e9c:	2a00      	cmp	r2, #0
    7e9e:	d1e0      	bne.n	7e62 <_Balloc+0xe>
    7ea0:	4613      	mov	r3, r2
    7ea2:	e7e7      	b.n	7e74 <_Balloc+0x20>
    7ea4:	2401      	movs	r4, #1
    7ea6:	4630      	mov	r0, r6
    7ea8:	4621      	mov	r1, r4
    7eaa:	40ac      	lsls	r4, r5
    7eac:	1d62      	adds	r2, r4, #5
    7eae:	0092      	lsls	r2, r2, #2
    7eb0:	f000 fe18 	bl	8ae4 <_calloc_r>
    7eb4:	4603      	mov	r3, r0
    7eb6:	2800      	cmp	r0, #0
    7eb8:	d0dc      	beq.n	7e74 <_Balloc+0x20>
    7eba:	6045      	str	r5, [r0, #4]
    7ebc:	6084      	str	r4, [r0, #8]
    7ebe:	e7d6      	b.n	7e6e <_Balloc+0x1a>

00007ec0 <__d2b>:
    7ec0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    7ec4:	b083      	sub	sp, #12
    7ec6:	2101      	movs	r1, #1
    7ec8:	461d      	mov	r5, r3
    7eca:	4614      	mov	r4, r2
    7ecc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7ece:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    7ed0:	f7ff ffc0 	bl	7e54 <_Balloc>
    7ed4:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    7ed8:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    7edc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7ee0:	4615      	mov	r5, r2
    7ee2:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    7ee6:	9300      	str	r3, [sp, #0]
    7ee8:	bf1c      	itt	ne
    7eea:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    7eee:	9300      	strne	r3, [sp, #0]
    7ef0:	4680      	mov	r8, r0
    7ef2:	2c00      	cmp	r4, #0
    7ef4:	d023      	beq.n	7f3e <__d2b+0x7e>
    7ef6:	a802      	add	r0, sp, #8
    7ef8:	f840 4d04 	str.w	r4, [r0, #-4]!
    7efc:	f7ff fe22 	bl	7b44 <__lo0bits>
    7f00:	4603      	mov	r3, r0
    7f02:	2800      	cmp	r0, #0
    7f04:	d137      	bne.n	7f76 <__d2b+0xb6>
    7f06:	9901      	ldr	r1, [sp, #4]
    7f08:	9a00      	ldr	r2, [sp, #0]
    7f0a:	f8c8 1014 	str.w	r1, [r8, #20]
    7f0e:	2a00      	cmp	r2, #0
    7f10:	bf14      	ite	ne
    7f12:	2402      	movne	r4, #2
    7f14:	2401      	moveq	r4, #1
    7f16:	f8c8 2018 	str.w	r2, [r8, #24]
    7f1a:	f8c8 4010 	str.w	r4, [r8, #16]
    7f1e:	f1ba 0f00 	cmp.w	sl, #0
    7f22:	d01b      	beq.n	7f5c <__d2b+0x9c>
    7f24:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    7f28:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    7f2c:	f1aa 0a03 	sub.w	sl, sl, #3
    7f30:	4453      	add	r3, sl
    7f32:	603b      	str	r3, [r7, #0]
    7f34:	6032      	str	r2, [r6, #0]
    7f36:	4640      	mov	r0, r8
    7f38:	b003      	add	sp, #12
    7f3a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    7f3e:	4668      	mov	r0, sp
    7f40:	f7ff fe00 	bl	7b44 <__lo0bits>
    7f44:	2301      	movs	r3, #1
    7f46:	461c      	mov	r4, r3
    7f48:	f8c8 3010 	str.w	r3, [r8, #16]
    7f4c:	9b00      	ldr	r3, [sp, #0]
    7f4e:	f8c8 3014 	str.w	r3, [r8, #20]
    7f52:	f100 0320 	add.w	r3, r0, #32
    7f56:	f1ba 0f00 	cmp.w	sl, #0
    7f5a:	d1e3      	bne.n	7f24 <__d2b+0x64>
    7f5c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    7f60:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    7f64:	3b02      	subs	r3, #2
    7f66:	603b      	str	r3, [r7, #0]
    7f68:	6910      	ldr	r0, [r2, #16]
    7f6a:	f7ff fdcb 	bl	7b04 <__hi0bits>
    7f6e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    7f72:	6030      	str	r0, [r6, #0]
    7f74:	e7df      	b.n	7f36 <__d2b+0x76>
    7f76:	9a00      	ldr	r2, [sp, #0]
    7f78:	f1c0 0120 	rsb	r1, r0, #32
    7f7c:	fa12 f101 	lsls.w	r1, r2, r1
    7f80:	40c2      	lsrs	r2, r0
    7f82:	9801      	ldr	r0, [sp, #4]
    7f84:	4301      	orrs	r1, r0
    7f86:	f8c8 1014 	str.w	r1, [r8, #20]
    7f8a:	9200      	str	r2, [sp, #0]
    7f8c:	e7bf      	b.n	7f0e <__d2b+0x4e>
    7f8e:	bf00      	nop

00007f90 <__mdiff>:
    7f90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7f94:	6913      	ldr	r3, [r2, #16]
    7f96:	690f      	ldr	r7, [r1, #16]
    7f98:	460c      	mov	r4, r1
    7f9a:	4615      	mov	r5, r2
    7f9c:	1aff      	subs	r7, r7, r3
    7f9e:	2f00      	cmp	r7, #0
    7fa0:	d04f      	beq.n	8042 <__mdiff+0xb2>
    7fa2:	db6a      	blt.n	807a <__mdiff+0xea>
    7fa4:	2700      	movs	r7, #0
    7fa6:	f101 0614 	add.w	r6, r1, #20
    7faa:	6861      	ldr	r1, [r4, #4]
    7fac:	f7ff ff52 	bl	7e54 <_Balloc>
    7fb0:	f8d5 8010 	ldr.w	r8, [r5, #16]
    7fb4:	f8d4 c010 	ldr.w	ip, [r4, #16]
    7fb8:	f105 0114 	add.w	r1, r5, #20
    7fbc:	2200      	movs	r2, #0
    7fbe:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    7fc2:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    7fc6:	f105 0814 	add.w	r8, r5, #20
    7fca:	3414      	adds	r4, #20
    7fcc:	f100 0314 	add.w	r3, r0, #20
    7fd0:	60c7      	str	r7, [r0, #12]
    7fd2:	f851 7b04 	ldr.w	r7, [r1], #4
    7fd6:	f856 5b04 	ldr.w	r5, [r6], #4
    7fda:	46bb      	mov	fp, r7
    7fdc:	fa1f fa87 	uxth.w	sl, r7
    7fe0:	0c3f      	lsrs	r7, r7, #16
    7fe2:	fa1f f985 	uxth.w	r9, r5
    7fe6:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    7fea:	ebca 0a09 	rsb	sl, sl, r9
    7fee:	4452      	add	r2, sl
    7ff0:	eb07 4722 	add.w	r7, r7, r2, asr #16
    7ff4:	b292      	uxth	r2, r2
    7ff6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    7ffa:	f843 2b04 	str.w	r2, [r3], #4
    7ffe:	143a      	asrs	r2, r7, #16
    8000:	4588      	cmp	r8, r1
    8002:	d8e6      	bhi.n	7fd2 <__mdiff+0x42>
    8004:	42a6      	cmp	r6, r4
    8006:	d20e      	bcs.n	8026 <__mdiff+0x96>
    8008:	f856 1b04 	ldr.w	r1, [r6], #4
    800c:	b28d      	uxth	r5, r1
    800e:	0c09      	lsrs	r1, r1, #16
    8010:	1952      	adds	r2, r2, r5
    8012:	eb01 4122 	add.w	r1, r1, r2, asr #16
    8016:	b292      	uxth	r2, r2
    8018:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    801c:	f843 2b04 	str.w	r2, [r3], #4
    8020:	140a      	asrs	r2, r1, #16
    8022:	42b4      	cmp	r4, r6
    8024:	d8f0      	bhi.n	8008 <__mdiff+0x78>
    8026:	f853 2c04 	ldr.w	r2, [r3, #-4]
    802a:	b932      	cbnz	r2, 803a <__mdiff+0xaa>
    802c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    8030:	f10c 3cff 	add.w	ip, ip, #4294967295
    8034:	3b04      	subs	r3, #4
    8036:	2a00      	cmp	r2, #0
    8038:	d0f8      	beq.n	802c <__mdiff+0x9c>
    803a:	f8c0 c010 	str.w	ip, [r0, #16]
    803e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8042:	3304      	adds	r3, #4
    8044:	f101 0614 	add.w	r6, r1, #20
    8048:	009b      	lsls	r3, r3, #2
    804a:	18d2      	adds	r2, r2, r3
    804c:	18cb      	adds	r3, r1, r3
    804e:	3304      	adds	r3, #4
    8050:	3204      	adds	r2, #4
    8052:	f853 cc04 	ldr.w	ip, [r3, #-4]
    8056:	3b04      	subs	r3, #4
    8058:	f852 1c04 	ldr.w	r1, [r2, #-4]
    805c:	3a04      	subs	r2, #4
    805e:	458c      	cmp	ip, r1
    8060:	d10a      	bne.n	8078 <__mdiff+0xe8>
    8062:	429e      	cmp	r6, r3
    8064:	d3f5      	bcc.n	8052 <__mdiff+0xc2>
    8066:	2100      	movs	r1, #0
    8068:	f7ff fef4 	bl	7e54 <_Balloc>
    806c:	2301      	movs	r3, #1
    806e:	6103      	str	r3, [r0, #16]
    8070:	2300      	movs	r3, #0
    8072:	6143      	str	r3, [r0, #20]
    8074:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8078:	d297      	bcs.n	7faa <__mdiff+0x1a>
    807a:	4623      	mov	r3, r4
    807c:	462c      	mov	r4, r5
    807e:	2701      	movs	r7, #1
    8080:	461d      	mov	r5, r3
    8082:	f104 0614 	add.w	r6, r4, #20
    8086:	e790      	b.n	7faa <__mdiff+0x1a>

00008088 <__lshift>:
    8088:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    808c:	690d      	ldr	r5, [r1, #16]
    808e:	688b      	ldr	r3, [r1, #8]
    8090:	1156      	asrs	r6, r2, #5
    8092:	3501      	adds	r5, #1
    8094:	460c      	mov	r4, r1
    8096:	19ad      	adds	r5, r5, r6
    8098:	4690      	mov	r8, r2
    809a:	429d      	cmp	r5, r3
    809c:	4682      	mov	sl, r0
    809e:	6849      	ldr	r1, [r1, #4]
    80a0:	dd03      	ble.n	80aa <__lshift+0x22>
    80a2:	005b      	lsls	r3, r3, #1
    80a4:	3101      	adds	r1, #1
    80a6:	429d      	cmp	r5, r3
    80a8:	dcfb      	bgt.n	80a2 <__lshift+0x1a>
    80aa:	4650      	mov	r0, sl
    80ac:	f7ff fed2 	bl	7e54 <_Balloc>
    80b0:	2e00      	cmp	r6, #0
    80b2:	4607      	mov	r7, r0
    80b4:	f100 0214 	add.w	r2, r0, #20
    80b8:	dd0a      	ble.n	80d0 <__lshift+0x48>
    80ba:	2300      	movs	r3, #0
    80bc:	4619      	mov	r1, r3
    80be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    80c2:	3301      	adds	r3, #1
    80c4:	42b3      	cmp	r3, r6
    80c6:	d1fa      	bne.n	80be <__lshift+0x36>
    80c8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    80cc:	f103 0214 	add.w	r2, r3, #20
    80d0:	6920      	ldr	r0, [r4, #16]
    80d2:	f104 0314 	add.w	r3, r4, #20
    80d6:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    80da:	3014      	adds	r0, #20
    80dc:	f018 081f 	ands.w	r8, r8, #31
    80e0:	d01b      	beq.n	811a <__lshift+0x92>
    80e2:	f1c8 0e20 	rsb	lr, r8, #32
    80e6:	2100      	movs	r1, #0
    80e8:	681e      	ldr	r6, [r3, #0]
    80ea:	fa06 fc08 	lsl.w	ip, r6, r8
    80ee:	ea41 010c 	orr.w	r1, r1, ip
    80f2:	f842 1b04 	str.w	r1, [r2], #4
    80f6:	f853 1b04 	ldr.w	r1, [r3], #4
    80fa:	4298      	cmp	r0, r3
    80fc:	fa21 f10e 	lsr.w	r1, r1, lr
    8100:	d8f2      	bhi.n	80e8 <__lshift+0x60>
    8102:	6011      	str	r1, [r2, #0]
    8104:	b101      	cbz	r1, 8108 <__lshift+0x80>
    8106:	3501      	adds	r5, #1
    8108:	4650      	mov	r0, sl
    810a:	3d01      	subs	r5, #1
    810c:	4621      	mov	r1, r4
    810e:	613d      	str	r5, [r7, #16]
    8110:	f7ff fe84 	bl	7e1c <_Bfree>
    8114:	4638      	mov	r0, r7
    8116:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    811a:	f853 1008 	ldr.w	r1, [r3, r8]
    811e:	f842 1008 	str.w	r1, [r2, r8]
    8122:	f108 0804 	add.w	r8, r8, #4
    8126:	eb08 0103 	add.w	r1, r8, r3
    812a:	4288      	cmp	r0, r1
    812c:	d9ec      	bls.n	8108 <__lshift+0x80>
    812e:	f853 1008 	ldr.w	r1, [r3, r8]
    8132:	f842 1008 	str.w	r1, [r2, r8]
    8136:	f108 0804 	add.w	r8, r8, #4
    813a:	eb08 0103 	add.w	r1, r8, r3
    813e:	4288      	cmp	r0, r1
    8140:	d8eb      	bhi.n	811a <__lshift+0x92>
    8142:	e7e1      	b.n	8108 <__lshift+0x80>

00008144 <__multiply>:
    8144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8148:	f8d1 8010 	ldr.w	r8, [r1, #16]
    814c:	6917      	ldr	r7, [r2, #16]
    814e:	460d      	mov	r5, r1
    8150:	4616      	mov	r6, r2
    8152:	b087      	sub	sp, #28
    8154:	45b8      	cmp	r8, r7
    8156:	bfb5      	itete	lt
    8158:	4615      	movlt	r5, r2
    815a:	463b      	movge	r3, r7
    815c:	460b      	movlt	r3, r1
    815e:	4647      	movge	r7, r8
    8160:	bfb4      	ite	lt
    8162:	461e      	movlt	r6, r3
    8164:	4698      	movge	r8, r3
    8166:	68ab      	ldr	r3, [r5, #8]
    8168:	eb08 0407 	add.w	r4, r8, r7
    816c:	6869      	ldr	r1, [r5, #4]
    816e:	429c      	cmp	r4, r3
    8170:	bfc8      	it	gt
    8172:	3101      	addgt	r1, #1
    8174:	f7ff fe6e 	bl	7e54 <_Balloc>
    8178:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    817c:	f100 0b14 	add.w	fp, r0, #20
    8180:	3314      	adds	r3, #20
    8182:	9003      	str	r0, [sp, #12]
    8184:	459b      	cmp	fp, r3
    8186:	9304      	str	r3, [sp, #16]
    8188:	d206      	bcs.n	8198 <__multiply+0x54>
    818a:	9904      	ldr	r1, [sp, #16]
    818c:	465b      	mov	r3, fp
    818e:	2200      	movs	r2, #0
    8190:	f843 2b04 	str.w	r2, [r3], #4
    8194:	4299      	cmp	r1, r3
    8196:	d8fb      	bhi.n	8190 <__multiply+0x4c>
    8198:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    819c:	f106 0914 	add.w	r9, r6, #20
    81a0:	f108 0814 	add.w	r8, r8, #20
    81a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    81a8:	3514      	adds	r5, #20
    81aa:	45c1      	cmp	r9, r8
    81ac:	f8cd 8004 	str.w	r8, [sp, #4]
    81b0:	f10c 0c14 	add.w	ip, ip, #20
    81b4:	9502      	str	r5, [sp, #8]
    81b6:	d24b      	bcs.n	8250 <__multiply+0x10c>
    81b8:	f04f 0a00 	mov.w	sl, #0
    81bc:	9405      	str	r4, [sp, #20]
    81be:	f859 400a 	ldr.w	r4, [r9, sl]
    81c2:	eb0a 080b 	add.w	r8, sl, fp
    81c6:	b2a0      	uxth	r0, r4
    81c8:	b1d8      	cbz	r0, 8202 <__multiply+0xbe>
    81ca:	9a02      	ldr	r2, [sp, #8]
    81cc:	4643      	mov	r3, r8
    81ce:	2400      	movs	r4, #0
    81d0:	f852 5b04 	ldr.w	r5, [r2], #4
    81d4:	6819      	ldr	r1, [r3, #0]
    81d6:	b2af      	uxth	r7, r5
    81d8:	0c2d      	lsrs	r5, r5, #16
    81da:	b28e      	uxth	r6, r1
    81dc:	0c09      	lsrs	r1, r1, #16
    81de:	fb00 6607 	mla	r6, r0, r7, r6
    81e2:	fb00 1105 	mla	r1, r0, r5, r1
    81e6:	1936      	adds	r6, r6, r4
    81e8:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    81ec:	b2b6      	uxth	r6, r6
    81ee:	0c0c      	lsrs	r4, r1, #16
    81f0:	4594      	cmp	ip, r2
    81f2:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    81f6:	f843 6b04 	str.w	r6, [r3], #4
    81fa:	d8e9      	bhi.n	81d0 <__multiply+0x8c>
    81fc:	601c      	str	r4, [r3, #0]
    81fe:	f859 400a 	ldr.w	r4, [r9, sl]
    8202:	0c24      	lsrs	r4, r4, #16
    8204:	d01c      	beq.n	8240 <__multiply+0xfc>
    8206:	f85b 200a 	ldr.w	r2, [fp, sl]
    820a:	4641      	mov	r1, r8
    820c:	9b02      	ldr	r3, [sp, #8]
    820e:	2500      	movs	r5, #0
    8210:	4610      	mov	r0, r2
    8212:	881e      	ldrh	r6, [r3, #0]
    8214:	b297      	uxth	r7, r2
    8216:	fb06 5504 	mla	r5, r6, r4, r5
    821a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    821e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    8222:	600f      	str	r7, [r1, #0]
    8224:	f851 0f04 	ldr.w	r0, [r1, #4]!
    8228:	f853 2b04 	ldr.w	r2, [r3], #4
    822c:	b286      	uxth	r6, r0
    822e:	0c12      	lsrs	r2, r2, #16
    8230:	fb02 6204 	mla	r2, r2, r4, r6
    8234:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    8238:	0c15      	lsrs	r5, r2, #16
    823a:	459c      	cmp	ip, r3
    823c:	d8e9      	bhi.n	8212 <__multiply+0xce>
    823e:	600a      	str	r2, [r1, #0]
    8240:	f10a 0a04 	add.w	sl, sl, #4
    8244:	9a01      	ldr	r2, [sp, #4]
    8246:	eb0a 0309 	add.w	r3, sl, r9
    824a:	429a      	cmp	r2, r3
    824c:	d8b7      	bhi.n	81be <__multiply+0x7a>
    824e:	9c05      	ldr	r4, [sp, #20]
    8250:	2c00      	cmp	r4, #0
    8252:	dd0b      	ble.n	826c <__multiply+0x128>
    8254:	9a04      	ldr	r2, [sp, #16]
    8256:	f852 3c04 	ldr.w	r3, [r2, #-4]
    825a:	b93b      	cbnz	r3, 826c <__multiply+0x128>
    825c:	4613      	mov	r3, r2
    825e:	e003      	b.n	8268 <__multiply+0x124>
    8260:	f853 2c08 	ldr.w	r2, [r3, #-8]
    8264:	3b04      	subs	r3, #4
    8266:	b90a      	cbnz	r2, 826c <__multiply+0x128>
    8268:	3c01      	subs	r4, #1
    826a:	d1f9      	bne.n	8260 <__multiply+0x11c>
    826c:	9b03      	ldr	r3, [sp, #12]
    826e:	4618      	mov	r0, r3
    8270:	611c      	str	r4, [r3, #16]
    8272:	b007      	add	sp, #28
    8274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00008278 <__i2b>:
    8278:	b510      	push	{r4, lr}
    827a:	460c      	mov	r4, r1
    827c:	2101      	movs	r1, #1
    827e:	f7ff fde9 	bl	7e54 <_Balloc>
    8282:	2201      	movs	r2, #1
    8284:	6144      	str	r4, [r0, #20]
    8286:	6102      	str	r2, [r0, #16]
    8288:	bd10      	pop	{r4, pc}
    828a:	bf00      	nop

0000828c <__multadd>:
    828c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    8290:	460d      	mov	r5, r1
    8292:	2100      	movs	r1, #0
    8294:	4606      	mov	r6, r0
    8296:	692c      	ldr	r4, [r5, #16]
    8298:	b083      	sub	sp, #12
    829a:	f105 0814 	add.w	r8, r5, #20
    829e:	4608      	mov	r0, r1
    82a0:	f858 7001 	ldr.w	r7, [r8, r1]
    82a4:	3001      	adds	r0, #1
    82a6:	fa1f fa87 	uxth.w	sl, r7
    82aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    82ae:	fb0a 3302 	mla	r3, sl, r2, r3
    82b2:	fb0c fc02 	mul.w	ip, ip, r2
    82b6:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    82ba:	b29b      	uxth	r3, r3
    82bc:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    82c0:	f848 3001 	str.w	r3, [r8, r1]
    82c4:	3104      	adds	r1, #4
    82c6:	4284      	cmp	r4, r0
    82c8:	ea4f 431c 	mov.w	r3, ip, lsr #16
    82cc:	dce8      	bgt.n	82a0 <__multadd+0x14>
    82ce:	b13b      	cbz	r3, 82e0 <__multadd+0x54>
    82d0:	68aa      	ldr	r2, [r5, #8]
    82d2:	4294      	cmp	r4, r2
    82d4:	da08      	bge.n	82e8 <__multadd+0x5c>
    82d6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    82da:	3401      	adds	r4, #1
    82dc:	612c      	str	r4, [r5, #16]
    82de:	6153      	str	r3, [r2, #20]
    82e0:	4628      	mov	r0, r5
    82e2:	b003      	add	sp, #12
    82e4:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    82e8:	6869      	ldr	r1, [r5, #4]
    82ea:	4630      	mov	r0, r6
    82ec:	9301      	str	r3, [sp, #4]
    82ee:	3101      	adds	r1, #1
    82f0:	f7ff fdb0 	bl	7e54 <_Balloc>
    82f4:	692a      	ldr	r2, [r5, #16]
    82f6:	f105 010c 	add.w	r1, r5, #12
    82fa:	3202      	adds	r2, #2
    82fc:	0092      	lsls	r2, r2, #2
    82fe:	4607      	mov	r7, r0
    8300:	300c      	adds	r0, #12
    8302:	f7ff fad7 	bl	78b4 <memcpy>
    8306:	4629      	mov	r1, r5
    8308:	4630      	mov	r0, r6
    830a:	463d      	mov	r5, r7
    830c:	f7ff fd86 	bl	7e1c <_Bfree>
    8310:	9b01      	ldr	r3, [sp, #4]
    8312:	e7e0      	b.n	82d6 <__multadd+0x4a>

00008314 <__pow5mult>:
    8314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8318:	4615      	mov	r5, r2
    831a:	f012 0203 	ands.w	r2, r2, #3
    831e:	4604      	mov	r4, r0
    8320:	4688      	mov	r8, r1
    8322:	d12c      	bne.n	837e <__pow5mult+0x6a>
    8324:	10ad      	asrs	r5, r5, #2
    8326:	d01e      	beq.n	8366 <__pow5mult+0x52>
    8328:	6a66      	ldr	r6, [r4, #36]	; 0x24
    832a:	2e00      	cmp	r6, #0
    832c:	d034      	beq.n	8398 <__pow5mult+0x84>
    832e:	68b7      	ldr	r7, [r6, #8]
    8330:	2f00      	cmp	r7, #0
    8332:	d03b      	beq.n	83ac <__pow5mult+0x98>
    8334:	f015 0f01 	tst.w	r5, #1
    8338:	d108      	bne.n	834c <__pow5mult+0x38>
    833a:	106d      	asrs	r5, r5, #1
    833c:	d013      	beq.n	8366 <__pow5mult+0x52>
    833e:	683e      	ldr	r6, [r7, #0]
    8340:	b1a6      	cbz	r6, 836c <__pow5mult+0x58>
    8342:	4630      	mov	r0, r6
    8344:	4607      	mov	r7, r0
    8346:	f015 0f01 	tst.w	r5, #1
    834a:	d0f6      	beq.n	833a <__pow5mult+0x26>
    834c:	4641      	mov	r1, r8
    834e:	463a      	mov	r2, r7
    8350:	4620      	mov	r0, r4
    8352:	f7ff fef7 	bl	8144 <__multiply>
    8356:	4641      	mov	r1, r8
    8358:	4606      	mov	r6, r0
    835a:	4620      	mov	r0, r4
    835c:	f7ff fd5e 	bl	7e1c <_Bfree>
    8360:	106d      	asrs	r5, r5, #1
    8362:	46b0      	mov	r8, r6
    8364:	d1eb      	bne.n	833e <__pow5mult+0x2a>
    8366:	4640      	mov	r0, r8
    8368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    836c:	4639      	mov	r1, r7
    836e:	463a      	mov	r2, r7
    8370:	4620      	mov	r0, r4
    8372:	f7ff fee7 	bl	8144 <__multiply>
    8376:	6038      	str	r0, [r7, #0]
    8378:	4607      	mov	r7, r0
    837a:	6006      	str	r6, [r0, #0]
    837c:	e7e3      	b.n	8346 <__pow5mult+0x32>
    837e:	f24a 1cb0 	movw	ip, #41392	; 0xa1b0
    8382:	2300      	movs	r3, #0
    8384:	f2c0 0c00 	movt	ip, #0
    8388:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    838c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    8390:	f7ff ff7c 	bl	828c <__multadd>
    8394:	4680      	mov	r8, r0
    8396:	e7c5      	b.n	8324 <__pow5mult+0x10>
    8398:	2010      	movs	r0, #16
    839a:	f7fe ff77 	bl	728c <malloc>
    839e:	2300      	movs	r3, #0
    83a0:	4606      	mov	r6, r0
    83a2:	6260      	str	r0, [r4, #36]	; 0x24
    83a4:	60c3      	str	r3, [r0, #12]
    83a6:	6043      	str	r3, [r0, #4]
    83a8:	6083      	str	r3, [r0, #8]
    83aa:	6003      	str	r3, [r0, #0]
    83ac:	4620      	mov	r0, r4
    83ae:	f240 2171 	movw	r1, #625	; 0x271
    83b2:	f7ff ff61 	bl	8278 <__i2b>
    83b6:	2300      	movs	r3, #0
    83b8:	60b0      	str	r0, [r6, #8]
    83ba:	4607      	mov	r7, r0
    83bc:	6003      	str	r3, [r0, #0]
    83be:	e7b9      	b.n	8334 <__pow5mult+0x20>

000083c0 <__s2b>:
    83c0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    83c4:	461e      	mov	r6, r3
    83c6:	f648 6339 	movw	r3, #36409	; 0x8e39
    83ca:	f106 0c08 	add.w	ip, r6, #8
    83ce:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    83d2:	4688      	mov	r8, r1
    83d4:	4605      	mov	r5, r0
    83d6:	4617      	mov	r7, r2
    83d8:	fb83 130c 	smull	r1, r3, r3, ip
    83dc:	ea4f 7cec 	mov.w	ip, ip, asr #31
    83e0:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    83e4:	f1bc 0f01 	cmp.w	ip, #1
    83e8:	dd35      	ble.n	8456 <__s2b+0x96>
    83ea:	2100      	movs	r1, #0
    83ec:	2201      	movs	r2, #1
    83ee:	0052      	lsls	r2, r2, #1
    83f0:	3101      	adds	r1, #1
    83f2:	4594      	cmp	ip, r2
    83f4:	dcfb      	bgt.n	83ee <__s2b+0x2e>
    83f6:	4628      	mov	r0, r5
    83f8:	f7ff fd2c 	bl	7e54 <_Balloc>
    83fc:	9b08      	ldr	r3, [sp, #32]
    83fe:	6143      	str	r3, [r0, #20]
    8400:	2301      	movs	r3, #1
    8402:	2f09      	cmp	r7, #9
    8404:	6103      	str	r3, [r0, #16]
    8406:	dd22      	ble.n	844e <__s2b+0x8e>
    8408:	f108 0a09 	add.w	sl, r8, #9
    840c:	2409      	movs	r4, #9
    840e:	f818 3004 	ldrb.w	r3, [r8, r4]
    8412:	4601      	mov	r1, r0
    8414:	220a      	movs	r2, #10
    8416:	3401      	adds	r4, #1
    8418:	3b30      	subs	r3, #48	; 0x30
    841a:	4628      	mov	r0, r5
    841c:	f7ff ff36 	bl	828c <__multadd>
    8420:	42a7      	cmp	r7, r4
    8422:	dcf4      	bgt.n	840e <__s2b+0x4e>
    8424:	eb0a 0807 	add.w	r8, sl, r7
    8428:	f1a8 0808 	sub.w	r8, r8, #8
    842c:	42be      	cmp	r6, r7
    842e:	dd0c      	ble.n	844a <__s2b+0x8a>
    8430:	2400      	movs	r4, #0
    8432:	f818 3004 	ldrb.w	r3, [r8, r4]
    8436:	4601      	mov	r1, r0
    8438:	3401      	adds	r4, #1
    843a:	220a      	movs	r2, #10
    843c:	3b30      	subs	r3, #48	; 0x30
    843e:	4628      	mov	r0, r5
    8440:	f7ff ff24 	bl	828c <__multadd>
    8444:	19e3      	adds	r3, r4, r7
    8446:	429e      	cmp	r6, r3
    8448:	dcf3      	bgt.n	8432 <__s2b+0x72>
    844a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    844e:	f108 080a 	add.w	r8, r8, #10
    8452:	2709      	movs	r7, #9
    8454:	e7ea      	b.n	842c <__s2b+0x6c>
    8456:	2100      	movs	r1, #0
    8458:	e7cd      	b.n	83f6 <__s2b+0x36>
    845a:	bf00      	nop

0000845c <_realloc_r>:
    845c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8460:	4691      	mov	r9, r2
    8462:	b083      	sub	sp, #12
    8464:	4607      	mov	r7, r0
    8466:	460e      	mov	r6, r1
    8468:	2900      	cmp	r1, #0
    846a:	f000 813a 	beq.w	86e2 <_realloc_r+0x286>
    846e:	f1a1 0808 	sub.w	r8, r1, #8
    8472:	f109 040b 	add.w	r4, r9, #11
    8476:	f7ff fb41 	bl	7afc <__malloc_lock>
    847a:	2c16      	cmp	r4, #22
    847c:	f8d8 1004 	ldr.w	r1, [r8, #4]
    8480:	460b      	mov	r3, r1
    8482:	f200 80a0 	bhi.w	85c6 <_realloc_r+0x16a>
    8486:	2210      	movs	r2, #16
    8488:	2500      	movs	r5, #0
    848a:	4614      	mov	r4, r2
    848c:	454c      	cmp	r4, r9
    848e:	bf38      	it	cc
    8490:	f045 0501 	orrcc.w	r5, r5, #1
    8494:	2d00      	cmp	r5, #0
    8496:	f040 812a 	bne.w	86ee <_realloc_r+0x292>
    849a:	f021 0a03 	bic.w	sl, r1, #3
    849e:	4592      	cmp	sl, r2
    84a0:	bfa2      	ittt	ge
    84a2:	4640      	movge	r0, r8
    84a4:	4655      	movge	r5, sl
    84a6:	f108 0808 	addge.w	r8, r8, #8
    84aa:	da75      	bge.n	8598 <_realloc_r+0x13c>
    84ac:	f240 1320 	movw	r3, #288	; 0x120
    84b0:	eb08 000a 	add.w	r0, r8, sl
    84b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    84b8:	f8d3 e008 	ldr.w	lr, [r3, #8]
    84bc:	4586      	cmp	lr, r0
    84be:	f000 811a 	beq.w	86f6 <_realloc_r+0x29a>
    84c2:	f8d0 c004 	ldr.w	ip, [r0, #4]
    84c6:	f02c 0b01 	bic.w	fp, ip, #1
    84ca:	4483      	add	fp, r0
    84cc:	f8db b004 	ldr.w	fp, [fp, #4]
    84d0:	f01b 0f01 	tst.w	fp, #1
    84d4:	d07c      	beq.n	85d0 <_realloc_r+0x174>
    84d6:	46ac      	mov	ip, r5
    84d8:	4628      	mov	r0, r5
    84da:	f011 0f01 	tst.w	r1, #1
    84de:	f040 809b 	bne.w	8618 <_realloc_r+0x1bc>
    84e2:	f856 1c08 	ldr.w	r1, [r6, #-8]
    84e6:	ebc1 0b08 	rsb	fp, r1, r8
    84ea:	f8db 5004 	ldr.w	r5, [fp, #4]
    84ee:	f025 0503 	bic.w	r5, r5, #3
    84f2:	2800      	cmp	r0, #0
    84f4:	f000 80dd 	beq.w	86b2 <_realloc_r+0x256>
    84f8:	4570      	cmp	r0, lr
    84fa:	f000 811f 	beq.w	873c <_realloc_r+0x2e0>
    84fe:	eb05 030a 	add.w	r3, r5, sl
    8502:	eb0c 0503 	add.w	r5, ip, r3
    8506:	4295      	cmp	r5, r2
    8508:	bfb8      	it	lt
    850a:	461d      	movlt	r5, r3
    850c:	f2c0 80d2 	blt.w	86b4 <_realloc_r+0x258>
    8510:	6881      	ldr	r1, [r0, #8]
    8512:	465b      	mov	r3, fp
    8514:	68c0      	ldr	r0, [r0, #12]
    8516:	f1aa 0204 	sub.w	r2, sl, #4
    851a:	2a24      	cmp	r2, #36	; 0x24
    851c:	6081      	str	r1, [r0, #8]
    851e:	60c8      	str	r0, [r1, #12]
    8520:	f853 1f08 	ldr.w	r1, [r3, #8]!
    8524:	f8db 000c 	ldr.w	r0, [fp, #12]
    8528:	6081      	str	r1, [r0, #8]
    852a:	60c8      	str	r0, [r1, #12]
    852c:	f200 80d0 	bhi.w	86d0 <_realloc_r+0x274>
    8530:	2a13      	cmp	r2, #19
    8532:	469c      	mov	ip, r3
    8534:	d921      	bls.n	857a <_realloc_r+0x11e>
    8536:	4631      	mov	r1, r6
    8538:	f10b 0c10 	add.w	ip, fp, #16
    853c:	f851 0b04 	ldr.w	r0, [r1], #4
    8540:	f8cb 0008 	str.w	r0, [fp, #8]
    8544:	6870      	ldr	r0, [r6, #4]
    8546:	1d0e      	adds	r6, r1, #4
    8548:	2a1b      	cmp	r2, #27
    854a:	f8cb 000c 	str.w	r0, [fp, #12]
    854e:	d914      	bls.n	857a <_realloc_r+0x11e>
    8550:	6848      	ldr	r0, [r1, #4]
    8552:	1d31      	adds	r1, r6, #4
    8554:	f10b 0c18 	add.w	ip, fp, #24
    8558:	f8cb 0010 	str.w	r0, [fp, #16]
    855c:	6870      	ldr	r0, [r6, #4]
    855e:	1d0e      	adds	r6, r1, #4
    8560:	2a24      	cmp	r2, #36	; 0x24
    8562:	f8cb 0014 	str.w	r0, [fp, #20]
    8566:	d108      	bne.n	857a <_realloc_r+0x11e>
    8568:	684a      	ldr	r2, [r1, #4]
    856a:	f10b 0c20 	add.w	ip, fp, #32
    856e:	f8cb 2018 	str.w	r2, [fp, #24]
    8572:	6872      	ldr	r2, [r6, #4]
    8574:	3608      	adds	r6, #8
    8576:	f8cb 201c 	str.w	r2, [fp, #28]
    857a:	4631      	mov	r1, r6
    857c:	4698      	mov	r8, r3
    857e:	4662      	mov	r2, ip
    8580:	4658      	mov	r0, fp
    8582:	f851 3b04 	ldr.w	r3, [r1], #4
    8586:	f842 3b04 	str.w	r3, [r2], #4
    858a:	6873      	ldr	r3, [r6, #4]
    858c:	f8cc 3004 	str.w	r3, [ip, #4]
    8590:	684b      	ldr	r3, [r1, #4]
    8592:	6053      	str	r3, [r2, #4]
    8594:	f8db 3004 	ldr.w	r3, [fp, #4]
    8598:	ebc4 0c05 	rsb	ip, r4, r5
    859c:	f1bc 0f0f 	cmp.w	ip, #15
    85a0:	d826      	bhi.n	85f0 <_realloc_r+0x194>
    85a2:	1942      	adds	r2, r0, r5
    85a4:	f003 0301 	and.w	r3, r3, #1
    85a8:	ea43 0505 	orr.w	r5, r3, r5
    85ac:	6045      	str	r5, [r0, #4]
    85ae:	6853      	ldr	r3, [r2, #4]
    85b0:	f043 0301 	orr.w	r3, r3, #1
    85b4:	6053      	str	r3, [r2, #4]
    85b6:	4638      	mov	r0, r7
    85b8:	4645      	mov	r5, r8
    85ba:	f7ff faa1 	bl	7b00 <__malloc_unlock>
    85be:	4628      	mov	r0, r5
    85c0:	b003      	add	sp, #12
    85c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    85c6:	f024 0407 	bic.w	r4, r4, #7
    85ca:	4622      	mov	r2, r4
    85cc:	0fe5      	lsrs	r5, r4, #31
    85ce:	e75d      	b.n	848c <_realloc_r+0x30>
    85d0:	f02c 0c03 	bic.w	ip, ip, #3
    85d4:	eb0c 050a 	add.w	r5, ip, sl
    85d8:	4295      	cmp	r5, r2
    85da:	f6ff af7e 	blt.w	84da <_realloc_r+0x7e>
    85de:	6882      	ldr	r2, [r0, #8]
    85e0:	460b      	mov	r3, r1
    85e2:	68c1      	ldr	r1, [r0, #12]
    85e4:	4640      	mov	r0, r8
    85e6:	f108 0808 	add.w	r8, r8, #8
    85ea:	608a      	str	r2, [r1, #8]
    85ec:	60d1      	str	r1, [r2, #12]
    85ee:	e7d3      	b.n	8598 <_realloc_r+0x13c>
    85f0:	1901      	adds	r1, r0, r4
    85f2:	f003 0301 	and.w	r3, r3, #1
    85f6:	eb01 020c 	add.w	r2, r1, ip
    85fa:	ea43 0404 	orr.w	r4, r3, r4
    85fe:	f04c 0301 	orr.w	r3, ip, #1
    8602:	6044      	str	r4, [r0, #4]
    8604:	604b      	str	r3, [r1, #4]
    8606:	4638      	mov	r0, r7
    8608:	6853      	ldr	r3, [r2, #4]
    860a:	3108      	adds	r1, #8
    860c:	f043 0301 	orr.w	r3, r3, #1
    8610:	6053      	str	r3, [r2, #4]
    8612:	f7fe fac1 	bl	6b98 <_free_r>
    8616:	e7ce      	b.n	85b6 <_realloc_r+0x15a>
    8618:	4649      	mov	r1, r9
    861a:	4638      	mov	r0, r7
    861c:	f7fe fe3e 	bl	729c <_malloc_r>
    8620:	4605      	mov	r5, r0
    8622:	2800      	cmp	r0, #0
    8624:	d041      	beq.n	86aa <_realloc_r+0x24e>
    8626:	f8d8 3004 	ldr.w	r3, [r8, #4]
    862a:	f1a0 0208 	sub.w	r2, r0, #8
    862e:	f023 0101 	bic.w	r1, r3, #1
    8632:	4441      	add	r1, r8
    8634:	428a      	cmp	r2, r1
    8636:	f000 80d7 	beq.w	87e8 <_realloc_r+0x38c>
    863a:	f1aa 0204 	sub.w	r2, sl, #4
    863e:	4631      	mov	r1, r6
    8640:	2a24      	cmp	r2, #36	; 0x24
    8642:	d878      	bhi.n	8736 <_realloc_r+0x2da>
    8644:	2a13      	cmp	r2, #19
    8646:	4603      	mov	r3, r0
    8648:	d921      	bls.n	868e <_realloc_r+0x232>
    864a:	4634      	mov	r4, r6
    864c:	f854 3b04 	ldr.w	r3, [r4], #4
    8650:	1d21      	adds	r1, r4, #4
    8652:	f840 3b04 	str.w	r3, [r0], #4
    8656:	1d03      	adds	r3, r0, #4
    8658:	f8d6 c004 	ldr.w	ip, [r6, #4]
    865c:	2a1b      	cmp	r2, #27
    865e:	f8c5 c004 	str.w	ip, [r5, #4]
    8662:	d914      	bls.n	868e <_realloc_r+0x232>
    8664:	f8d4 e004 	ldr.w	lr, [r4, #4]
    8668:	1d1c      	adds	r4, r3, #4
    866a:	f101 0c04 	add.w	ip, r1, #4
    866e:	f8c0 e004 	str.w	lr, [r0, #4]
    8672:	6848      	ldr	r0, [r1, #4]
    8674:	f10c 0104 	add.w	r1, ip, #4
    8678:	6058      	str	r0, [r3, #4]
    867a:	1d23      	adds	r3, r4, #4
    867c:	2a24      	cmp	r2, #36	; 0x24
    867e:	d106      	bne.n	868e <_realloc_r+0x232>
    8680:	f8dc 2004 	ldr.w	r2, [ip, #4]
    8684:	6062      	str	r2, [r4, #4]
    8686:	684a      	ldr	r2, [r1, #4]
    8688:	3108      	adds	r1, #8
    868a:	605a      	str	r2, [r3, #4]
    868c:	3308      	adds	r3, #8
    868e:	4608      	mov	r0, r1
    8690:	461a      	mov	r2, r3
    8692:	f850 4b04 	ldr.w	r4, [r0], #4
    8696:	f842 4b04 	str.w	r4, [r2], #4
    869a:	6849      	ldr	r1, [r1, #4]
    869c:	6059      	str	r1, [r3, #4]
    869e:	6843      	ldr	r3, [r0, #4]
    86a0:	6053      	str	r3, [r2, #4]
    86a2:	4631      	mov	r1, r6
    86a4:	4638      	mov	r0, r7
    86a6:	f7fe fa77 	bl	6b98 <_free_r>
    86aa:	4638      	mov	r0, r7
    86ac:	f7ff fa28 	bl	7b00 <__malloc_unlock>
    86b0:	e785      	b.n	85be <_realloc_r+0x162>
    86b2:	4455      	add	r5, sl
    86b4:	4295      	cmp	r5, r2
    86b6:	dbaf      	blt.n	8618 <_realloc_r+0x1bc>
    86b8:	465b      	mov	r3, fp
    86ba:	f8db 000c 	ldr.w	r0, [fp, #12]
    86be:	f1aa 0204 	sub.w	r2, sl, #4
    86c2:	f853 1f08 	ldr.w	r1, [r3, #8]!
    86c6:	2a24      	cmp	r2, #36	; 0x24
    86c8:	6081      	str	r1, [r0, #8]
    86ca:	60c8      	str	r0, [r1, #12]
    86cc:	f67f af30 	bls.w	8530 <_realloc_r+0xd4>
    86d0:	4618      	mov	r0, r3
    86d2:	4631      	mov	r1, r6
    86d4:	4698      	mov	r8, r3
    86d6:	f7ff f9b5 	bl	7a44 <memmove>
    86da:	4658      	mov	r0, fp
    86dc:	f8db 3004 	ldr.w	r3, [fp, #4]
    86e0:	e75a      	b.n	8598 <_realloc_r+0x13c>
    86e2:	4611      	mov	r1, r2
    86e4:	b003      	add	sp, #12
    86e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    86ea:	f7fe bdd7 	b.w	729c <_malloc_r>
    86ee:	230c      	movs	r3, #12
    86f0:	2500      	movs	r5, #0
    86f2:	603b      	str	r3, [r7, #0]
    86f4:	e763      	b.n	85be <_realloc_r+0x162>
    86f6:	f8de 5004 	ldr.w	r5, [lr, #4]
    86fa:	f104 0b10 	add.w	fp, r4, #16
    86fe:	f025 0c03 	bic.w	ip, r5, #3
    8702:	eb0c 000a 	add.w	r0, ip, sl
    8706:	4558      	cmp	r0, fp
    8708:	bfb8      	it	lt
    870a:	4670      	movlt	r0, lr
    870c:	f6ff aee5 	blt.w	84da <_realloc_r+0x7e>
    8710:	eb08 0204 	add.w	r2, r8, r4
    8714:	1b01      	subs	r1, r0, r4
    8716:	f041 0101 	orr.w	r1, r1, #1
    871a:	609a      	str	r2, [r3, #8]
    871c:	6051      	str	r1, [r2, #4]
    871e:	4638      	mov	r0, r7
    8720:	f8d8 1004 	ldr.w	r1, [r8, #4]
    8724:	4635      	mov	r5, r6
    8726:	f001 0301 	and.w	r3, r1, #1
    872a:	431c      	orrs	r4, r3
    872c:	f8c8 4004 	str.w	r4, [r8, #4]
    8730:	f7ff f9e6 	bl	7b00 <__malloc_unlock>
    8734:	e743      	b.n	85be <_realloc_r+0x162>
    8736:	f7ff f985 	bl	7a44 <memmove>
    873a:	e7b2      	b.n	86a2 <_realloc_r+0x246>
    873c:	4455      	add	r5, sl
    873e:	f104 0110 	add.w	r1, r4, #16
    8742:	44ac      	add	ip, r5
    8744:	458c      	cmp	ip, r1
    8746:	dbb5      	blt.n	86b4 <_realloc_r+0x258>
    8748:	465d      	mov	r5, fp
    874a:	f8db 000c 	ldr.w	r0, [fp, #12]
    874e:	f1aa 0204 	sub.w	r2, sl, #4
    8752:	f855 1f08 	ldr.w	r1, [r5, #8]!
    8756:	2a24      	cmp	r2, #36	; 0x24
    8758:	6081      	str	r1, [r0, #8]
    875a:	60c8      	str	r0, [r1, #12]
    875c:	d84c      	bhi.n	87f8 <_realloc_r+0x39c>
    875e:	2a13      	cmp	r2, #19
    8760:	4628      	mov	r0, r5
    8762:	d924      	bls.n	87ae <_realloc_r+0x352>
    8764:	4631      	mov	r1, r6
    8766:	f10b 0010 	add.w	r0, fp, #16
    876a:	f851 eb04 	ldr.w	lr, [r1], #4
    876e:	f8cb e008 	str.w	lr, [fp, #8]
    8772:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8776:	1d0e      	adds	r6, r1, #4
    8778:	2a1b      	cmp	r2, #27
    877a:	f8cb e00c 	str.w	lr, [fp, #12]
    877e:	d916      	bls.n	87ae <_realloc_r+0x352>
    8780:	f8d1 e004 	ldr.w	lr, [r1, #4]
    8784:	1d31      	adds	r1, r6, #4
    8786:	f10b 0018 	add.w	r0, fp, #24
    878a:	f8cb e010 	str.w	lr, [fp, #16]
    878e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8792:	1d0e      	adds	r6, r1, #4
    8794:	2a24      	cmp	r2, #36	; 0x24
    8796:	f8cb e014 	str.w	lr, [fp, #20]
    879a:	d108      	bne.n	87ae <_realloc_r+0x352>
    879c:	684a      	ldr	r2, [r1, #4]
    879e:	f10b 0020 	add.w	r0, fp, #32
    87a2:	f8cb 2018 	str.w	r2, [fp, #24]
    87a6:	6872      	ldr	r2, [r6, #4]
    87a8:	3608      	adds	r6, #8
    87aa:	f8cb 201c 	str.w	r2, [fp, #28]
    87ae:	4631      	mov	r1, r6
    87b0:	4602      	mov	r2, r0
    87b2:	f851 eb04 	ldr.w	lr, [r1], #4
    87b6:	f842 eb04 	str.w	lr, [r2], #4
    87ba:	6876      	ldr	r6, [r6, #4]
    87bc:	6046      	str	r6, [r0, #4]
    87be:	6849      	ldr	r1, [r1, #4]
    87c0:	6051      	str	r1, [r2, #4]
    87c2:	eb0b 0204 	add.w	r2, fp, r4
    87c6:	ebc4 010c 	rsb	r1, r4, ip
    87ca:	f041 0101 	orr.w	r1, r1, #1
    87ce:	609a      	str	r2, [r3, #8]
    87d0:	6051      	str	r1, [r2, #4]
    87d2:	4638      	mov	r0, r7
    87d4:	f8db 1004 	ldr.w	r1, [fp, #4]
    87d8:	f001 0301 	and.w	r3, r1, #1
    87dc:	431c      	orrs	r4, r3
    87de:	f8cb 4004 	str.w	r4, [fp, #4]
    87e2:	f7ff f98d 	bl	7b00 <__malloc_unlock>
    87e6:	e6ea      	b.n	85be <_realloc_r+0x162>
    87e8:	6855      	ldr	r5, [r2, #4]
    87ea:	4640      	mov	r0, r8
    87ec:	f108 0808 	add.w	r8, r8, #8
    87f0:	f025 0503 	bic.w	r5, r5, #3
    87f4:	4455      	add	r5, sl
    87f6:	e6cf      	b.n	8598 <_realloc_r+0x13c>
    87f8:	4631      	mov	r1, r6
    87fa:	4628      	mov	r0, r5
    87fc:	9300      	str	r3, [sp, #0]
    87fe:	f8cd c004 	str.w	ip, [sp, #4]
    8802:	f7ff f91f 	bl	7a44 <memmove>
    8806:	f8dd c004 	ldr.w	ip, [sp, #4]
    880a:	9b00      	ldr	r3, [sp, #0]
    880c:	e7d9      	b.n	87c2 <_realloc_r+0x366>
    880e:	bf00      	nop

00008810 <__isinfd>:
    8810:	4602      	mov	r2, r0
    8812:	4240      	negs	r0, r0
    8814:	ea40 0302 	orr.w	r3, r0, r2
    8818:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    881c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    8820:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    8824:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    8828:	4258      	negs	r0, r3
    882a:	ea40 0303 	orr.w	r3, r0, r3
    882e:	17d8      	asrs	r0, r3, #31
    8830:	3001      	adds	r0, #1
    8832:	4770      	bx	lr

00008834 <__isnand>:
    8834:	4602      	mov	r2, r0
    8836:	4240      	negs	r0, r0
    8838:	4310      	orrs	r0, r2
    883a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    883e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    8842:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    8846:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    884a:	0fc0      	lsrs	r0, r0, #31
    884c:	4770      	bx	lr
    884e:	bf00      	nop

00008850 <_sbrk_r>:
    8850:	b538      	push	{r3, r4, r5, lr}
    8852:	f240 7440 	movw	r4, #1856	; 0x740
    8856:	f2c2 0400 	movt	r4, #8192	; 0x2000
    885a:	4605      	mov	r5, r0
    885c:	4608      	mov	r0, r1
    885e:	2300      	movs	r3, #0
    8860:	6023      	str	r3, [r4, #0]
    8862:	f7f9 f80d 	bl	1880 <_sbrk>
    8866:	f1b0 3fff 	cmp.w	r0, #4294967295
    886a:	d000      	beq.n	886e <_sbrk_r+0x1e>
    886c:	bd38      	pop	{r3, r4, r5, pc}
    886e:	6823      	ldr	r3, [r4, #0]
    8870:	2b00      	cmp	r3, #0
    8872:	d0fb      	beq.n	886c <_sbrk_r+0x1c>
    8874:	602b      	str	r3, [r5, #0]
    8876:	bd38      	pop	{r3, r4, r5, pc}

00008878 <__sclose>:
    8878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    887c:	f000 b960 	b.w	8b40 <_close_r>

00008880 <__sseek>:
    8880:	b510      	push	{r4, lr}
    8882:	460c      	mov	r4, r1
    8884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8888:	f000 f9fe 	bl	8c88 <_lseek_r>
    888c:	89a3      	ldrh	r3, [r4, #12]
    888e:	f1b0 3fff 	cmp.w	r0, #4294967295
    8892:	bf15      	itete	ne
    8894:	6560      	strne	r0, [r4, #84]	; 0x54
    8896:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    889a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    889e:	81a3      	strheq	r3, [r4, #12]
    88a0:	bf18      	it	ne
    88a2:	81a3      	strhne	r3, [r4, #12]
    88a4:	bd10      	pop	{r4, pc}
    88a6:	bf00      	nop

000088a8 <__swrite>:
    88a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    88ac:	461d      	mov	r5, r3
    88ae:	898b      	ldrh	r3, [r1, #12]
    88b0:	460c      	mov	r4, r1
    88b2:	4616      	mov	r6, r2
    88b4:	4607      	mov	r7, r0
    88b6:	f413 7f80 	tst.w	r3, #256	; 0x100
    88ba:	d006      	beq.n	88ca <__swrite+0x22>
    88bc:	2302      	movs	r3, #2
    88be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    88c2:	2200      	movs	r2, #0
    88c4:	f000 f9e0 	bl	8c88 <_lseek_r>
    88c8:	89a3      	ldrh	r3, [r4, #12]
    88ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    88ce:	4638      	mov	r0, r7
    88d0:	81a3      	strh	r3, [r4, #12]
    88d2:	4632      	mov	r2, r6
    88d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    88d8:	462b      	mov	r3, r5
    88da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    88de:	f7f8 bfa1 	b.w	1824 <_write_r>
    88e2:	bf00      	nop

000088e4 <__sread>:
    88e4:	b510      	push	{r4, lr}
    88e6:	460c      	mov	r4, r1
    88e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    88ec:	f000 f9e2 	bl	8cb4 <_read_r>
    88f0:	2800      	cmp	r0, #0
    88f2:	db03      	blt.n	88fc <__sread+0x18>
    88f4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    88f6:	181b      	adds	r3, r3, r0
    88f8:	6563      	str	r3, [r4, #84]	; 0x54
    88fa:	bd10      	pop	{r4, pc}
    88fc:	89a3      	ldrh	r3, [r4, #12]
    88fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    8902:	81a3      	strh	r3, [r4, #12]
    8904:	bd10      	pop	{r4, pc}
    8906:	bf00      	nop

00008908 <strcmp>:
    8908:	ea80 0201 	eor.w	r2, r0, r1
    890c:	f012 0f03 	tst.w	r2, #3
    8910:	d13a      	bne.n	8988 <strcmp_unaligned>
    8912:	f010 0203 	ands.w	r2, r0, #3
    8916:	f020 0003 	bic.w	r0, r0, #3
    891a:	f021 0103 	bic.w	r1, r1, #3
    891e:	f850 cb04 	ldr.w	ip, [r0], #4
    8922:	bf08      	it	eq
    8924:	f851 3b04 	ldreq.w	r3, [r1], #4
    8928:	d00d      	beq.n	8946 <strcmp+0x3e>
    892a:	f082 0203 	eor.w	r2, r2, #3
    892e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    8932:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    8936:	fa23 f202 	lsr.w	r2, r3, r2
    893a:	f851 3b04 	ldr.w	r3, [r1], #4
    893e:	ea4c 0c02 	orr.w	ip, ip, r2
    8942:	ea43 0302 	orr.w	r3, r3, r2
    8946:	bf00      	nop
    8948:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    894c:	459c      	cmp	ip, r3
    894e:	bf01      	itttt	eq
    8950:	ea22 020c 	biceq.w	r2, r2, ip
    8954:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    8958:	f850 cb04 	ldreq.w	ip, [r0], #4
    895c:	f851 3b04 	ldreq.w	r3, [r1], #4
    8960:	d0f2      	beq.n	8948 <strcmp+0x40>
    8962:	ea4f 600c 	mov.w	r0, ip, lsl #24
    8966:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    896a:	2801      	cmp	r0, #1
    896c:	bf28      	it	cs
    896e:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    8972:	bf08      	it	eq
    8974:	0a1b      	lsreq	r3, r3, #8
    8976:	d0f4      	beq.n	8962 <strcmp+0x5a>
    8978:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    897c:	ea4f 6010 	mov.w	r0, r0, lsr #24
    8980:	eba0 0003 	sub.w	r0, r0, r3
    8984:	4770      	bx	lr
    8986:	bf00      	nop

00008988 <strcmp_unaligned>:
    8988:	f010 0f03 	tst.w	r0, #3
    898c:	d00a      	beq.n	89a4 <strcmp_unaligned+0x1c>
    898e:	f810 2b01 	ldrb.w	r2, [r0], #1
    8992:	f811 3b01 	ldrb.w	r3, [r1], #1
    8996:	2a01      	cmp	r2, #1
    8998:	bf28      	it	cs
    899a:	429a      	cmpcs	r2, r3
    899c:	d0f4      	beq.n	8988 <strcmp_unaligned>
    899e:	eba2 0003 	sub.w	r0, r2, r3
    89a2:	4770      	bx	lr
    89a4:	f84d 5d04 	str.w	r5, [sp, #-4]!
    89a8:	f84d 4d04 	str.w	r4, [sp, #-4]!
    89ac:	f04f 0201 	mov.w	r2, #1
    89b0:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    89b4:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    89b8:	f001 0c03 	and.w	ip, r1, #3
    89bc:	f021 0103 	bic.w	r1, r1, #3
    89c0:	f850 4b04 	ldr.w	r4, [r0], #4
    89c4:	f851 5b04 	ldr.w	r5, [r1], #4
    89c8:	f1bc 0f02 	cmp.w	ip, #2
    89cc:	d026      	beq.n	8a1c <strcmp_unaligned+0x94>
    89ce:	d84b      	bhi.n	8a68 <strcmp_unaligned+0xe0>
    89d0:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    89d4:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    89d8:	eba4 0302 	sub.w	r3, r4, r2
    89dc:	ea23 0304 	bic.w	r3, r3, r4
    89e0:	d10d      	bne.n	89fe <strcmp_unaligned+0x76>
    89e2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    89e6:	bf08      	it	eq
    89e8:	f851 5b04 	ldreq.w	r5, [r1], #4
    89ec:	d10a      	bne.n	8a04 <strcmp_unaligned+0x7c>
    89ee:	ea8c 0c04 	eor.w	ip, ip, r4
    89f2:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    89f6:	d10c      	bne.n	8a12 <strcmp_unaligned+0x8a>
    89f8:	f850 4b04 	ldr.w	r4, [r0], #4
    89fc:	e7e8      	b.n	89d0 <strcmp_unaligned+0x48>
    89fe:	ea4f 2515 	mov.w	r5, r5, lsr #8
    8a02:	e05c      	b.n	8abe <strcmp_unaligned+0x136>
    8a04:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    8a08:	d152      	bne.n	8ab0 <strcmp_unaligned+0x128>
    8a0a:	780d      	ldrb	r5, [r1, #0]
    8a0c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    8a10:	e055      	b.n	8abe <strcmp_unaligned+0x136>
    8a12:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    8a16:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    8a1a:	e050      	b.n	8abe <strcmp_unaligned+0x136>
    8a1c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    8a20:	eba4 0302 	sub.w	r3, r4, r2
    8a24:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    8a28:	ea23 0304 	bic.w	r3, r3, r4
    8a2c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    8a30:	d117      	bne.n	8a62 <strcmp_unaligned+0xda>
    8a32:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    8a36:	bf08      	it	eq
    8a38:	f851 5b04 	ldreq.w	r5, [r1], #4
    8a3c:	d107      	bne.n	8a4e <strcmp_unaligned+0xc6>
    8a3e:	ea8c 0c04 	eor.w	ip, ip, r4
    8a42:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    8a46:	d108      	bne.n	8a5a <strcmp_unaligned+0xd2>
    8a48:	f850 4b04 	ldr.w	r4, [r0], #4
    8a4c:	e7e6      	b.n	8a1c <strcmp_unaligned+0x94>
    8a4e:	041b      	lsls	r3, r3, #16
    8a50:	d12e      	bne.n	8ab0 <strcmp_unaligned+0x128>
    8a52:	880d      	ldrh	r5, [r1, #0]
    8a54:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    8a58:	e031      	b.n	8abe <strcmp_unaligned+0x136>
    8a5a:	ea4f 4505 	mov.w	r5, r5, lsl #16
    8a5e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    8a62:	ea4f 4515 	mov.w	r5, r5, lsr #16
    8a66:	e02a      	b.n	8abe <strcmp_unaligned+0x136>
    8a68:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    8a6c:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    8a70:	eba4 0302 	sub.w	r3, r4, r2
    8a74:	ea23 0304 	bic.w	r3, r3, r4
    8a78:	d10d      	bne.n	8a96 <strcmp_unaligned+0x10e>
    8a7a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    8a7e:	bf08      	it	eq
    8a80:	f851 5b04 	ldreq.w	r5, [r1], #4
    8a84:	d10a      	bne.n	8a9c <strcmp_unaligned+0x114>
    8a86:	ea8c 0c04 	eor.w	ip, ip, r4
    8a8a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    8a8e:	d10a      	bne.n	8aa6 <strcmp_unaligned+0x11e>
    8a90:	f850 4b04 	ldr.w	r4, [r0], #4
    8a94:	e7e8      	b.n	8a68 <strcmp_unaligned+0xe0>
    8a96:	ea4f 6515 	mov.w	r5, r5, lsr #24
    8a9a:	e010      	b.n	8abe <strcmp_unaligned+0x136>
    8a9c:	f014 0fff 	tst.w	r4, #255	; 0xff
    8aa0:	d006      	beq.n	8ab0 <strcmp_unaligned+0x128>
    8aa2:	f851 5b04 	ldr.w	r5, [r1], #4
    8aa6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    8aaa:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    8aae:	e006      	b.n	8abe <strcmp_unaligned+0x136>
    8ab0:	f04f 0000 	mov.w	r0, #0
    8ab4:	f85d 4b04 	ldr.w	r4, [sp], #4
    8ab8:	f85d 5b04 	ldr.w	r5, [sp], #4
    8abc:	4770      	bx	lr
    8abe:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    8ac2:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    8ac6:	2801      	cmp	r0, #1
    8ac8:	bf28      	it	cs
    8aca:	4290      	cmpcs	r0, r2
    8acc:	bf04      	itt	eq
    8ace:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    8ad2:	0a2d      	lsreq	r5, r5, #8
    8ad4:	d0f3      	beq.n	8abe <strcmp_unaligned+0x136>
    8ad6:	eba2 0000 	sub.w	r0, r2, r0
    8ada:	f85d 4b04 	ldr.w	r4, [sp], #4
    8ade:	f85d 5b04 	ldr.w	r5, [sp], #4
    8ae2:	4770      	bx	lr

00008ae4 <_calloc_r>:
    8ae4:	b538      	push	{r3, r4, r5, lr}
    8ae6:	fb01 f102 	mul.w	r1, r1, r2
    8aea:	f7fe fbd7 	bl	729c <_malloc_r>
    8aee:	4604      	mov	r4, r0
    8af0:	b1f8      	cbz	r0, 8b32 <_calloc_r+0x4e>
    8af2:	f850 2c04 	ldr.w	r2, [r0, #-4]
    8af6:	f022 0203 	bic.w	r2, r2, #3
    8afa:	3a04      	subs	r2, #4
    8afc:	2a24      	cmp	r2, #36	; 0x24
    8afe:	d81a      	bhi.n	8b36 <_calloc_r+0x52>
    8b00:	2a13      	cmp	r2, #19
    8b02:	4603      	mov	r3, r0
    8b04:	d90f      	bls.n	8b26 <_calloc_r+0x42>
    8b06:	2100      	movs	r1, #0
    8b08:	f840 1b04 	str.w	r1, [r0], #4
    8b0c:	1d03      	adds	r3, r0, #4
    8b0e:	2a1b      	cmp	r2, #27
    8b10:	6061      	str	r1, [r4, #4]
    8b12:	d908      	bls.n	8b26 <_calloc_r+0x42>
    8b14:	1d1d      	adds	r5, r3, #4
    8b16:	6041      	str	r1, [r0, #4]
    8b18:	6059      	str	r1, [r3, #4]
    8b1a:	1d2b      	adds	r3, r5, #4
    8b1c:	2a24      	cmp	r2, #36	; 0x24
    8b1e:	bf02      	ittt	eq
    8b20:	6069      	streq	r1, [r5, #4]
    8b22:	6059      	streq	r1, [r3, #4]
    8b24:	3308      	addeq	r3, #8
    8b26:	461a      	mov	r2, r3
    8b28:	2100      	movs	r1, #0
    8b2a:	f842 1b04 	str.w	r1, [r2], #4
    8b2e:	6059      	str	r1, [r3, #4]
    8b30:	6051      	str	r1, [r2, #4]
    8b32:	4620      	mov	r0, r4
    8b34:	bd38      	pop	{r3, r4, r5, pc}
    8b36:	2100      	movs	r1, #0
    8b38:	f7fb f82c 	bl	3b94 <memset>
    8b3c:	4620      	mov	r0, r4
    8b3e:	bd38      	pop	{r3, r4, r5, pc}

00008b40 <_close_r>:
    8b40:	b538      	push	{r3, r4, r5, lr}
    8b42:	f240 7440 	movw	r4, #1856	; 0x740
    8b46:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8b4a:	4605      	mov	r5, r0
    8b4c:	4608      	mov	r0, r1
    8b4e:	2300      	movs	r3, #0
    8b50:	6023      	str	r3, [r4, #0]
    8b52:	f7f8 fe1b 	bl	178c <_close>
    8b56:	f1b0 3fff 	cmp.w	r0, #4294967295
    8b5a:	d000      	beq.n	8b5e <_close_r+0x1e>
    8b5c:	bd38      	pop	{r3, r4, r5, pc}
    8b5e:	6823      	ldr	r3, [r4, #0]
    8b60:	2b00      	cmp	r3, #0
    8b62:	d0fb      	beq.n	8b5c <_close_r+0x1c>
    8b64:	602b      	str	r3, [r5, #0]
    8b66:	bd38      	pop	{r3, r4, r5, pc}

00008b68 <_fclose_r>:
    8b68:	b570      	push	{r4, r5, r6, lr}
    8b6a:	4605      	mov	r5, r0
    8b6c:	460c      	mov	r4, r1
    8b6e:	2900      	cmp	r1, #0
    8b70:	d04b      	beq.n	8c0a <_fclose_r+0xa2>
    8b72:	f7fd fed9 	bl	6928 <__sfp_lock_acquire>
    8b76:	b115      	cbz	r5, 8b7e <_fclose_r+0x16>
    8b78:	69ab      	ldr	r3, [r5, #24]
    8b7a:	2b00      	cmp	r3, #0
    8b7c:	d048      	beq.n	8c10 <_fclose_r+0xa8>
    8b7e:	f24a 130c 	movw	r3, #41228	; 0xa10c
    8b82:	f2c0 0300 	movt	r3, #0
    8b86:	429c      	cmp	r4, r3
    8b88:	bf08      	it	eq
    8b8a:	686c      	ldreq	r4, [r5, #4]
    8b8c:	d00e      	beq.n	8bac <_fclose_r+0x44>
    8b8e:	f24a 132c 	movw	r3, #41260	; 0xa12c
    8b92:	f2c0 0300 	movt	r3, #0
    8b96:	429c      	cmp	r4, r3
    8b98:	bf08      	it	eq
    8b9a:	68ac      	ldreq	r4, [r5, #8]
    8b9c:	d006      	beq.n	8bac <_fclose_r+0x44>
    8b9e:	f24a 134c 	movw	r3, #41292	; 0xa14c
    8ba2:	f2c0 0300 	movt	r3, #0
    8ba6:	429c      	cmp	r4, r3
    8ba8:	bf08      	it	eq
    8baa:	68ec      	ldreq	r4, [r5, #12]
    8bac:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    8bb0:	b33e      	cbz	r6, 8c02 <_fclose_r+0x9a>
    8bb2:	4628      	mov	r0, r5
    8bb4:	4621      	mov	r1, r4
    8bb6:	f7fd fdfb 	bl	67b0 <_fflush_r>
    8bba:	6b23      	ldr	r3, [r4, #48]	; 0x30
    8bbc:	4606      	mov	r6, r0
    8bbe:	b13b      	cbz	r3, 8bd0 <_fclose_r+0x68>
    8bc0:	4628      	mov	r0, r5
    8bc2:	6a21      	ldr	r1, [r4, #32]
    8bc4:	4798      	blx	r3
    8bc6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    8bca:	bf28      	it	cs
    8bcc:	f04f 36ff 	movcs.w	r6, #4294967295
    8bd0:	89a3      	ldrh	r3, [r4, #12]
    8bd2:	f013 0f80 	tst.w	r3, #128	; 0x80
    8bd6:	d11f      	bne.n	8c18 <_fclose_r+0xb0>
    8bd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8bda:	b141      	cbz	r1, 8bee <_fclose_r+0x86>
    8bdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8be0:	4299      	cmp	r1, r3
    8be2:	d002      	beq.n	8bea <_fclose_r+0x82>
    8be4:	4628      	mov	r0, r5
    8be6:	f7fd ffd7 	bl	6b98 <_free_r>
    8bea:	2300      	movs	r3, #0
    8bec:	6363      	str	r3, [r4, #52]	; 0x34
    8bee:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    8bf0:	b121      	cbz	r1, 8bfc <_fclose_r+0x94>
    8bf2:	4628      	mov	r0, r5
    8bf4:	f7fd ffd0 	bl	6b98 <_free_r>
    8bf8:	2300      	movs	r3, #0
    8bfa:	64a3      	str	r3, [r4, #72]	; 0x48
    8bfc:	f04f 0300 	mov.w	r3, #0
    8c00:	81a3      	strh	r3, [r4, #12]
    8c02:	f7fd fe93 	bl	692c <__sfp_lock_release>
    8c06:	4630      	mov	r0, r6
    8c08:	bd70      	pop	{r4, r5, r6, pc}
    8c0a:	460e      	mov	r6, r1
    8c0c:	4630      	mov	r0, r6
    8c0e:	bd70      	pop	{r4, r5, r6, pc}
    8c10:	4628      	mov	r0, r5
    8c12:	f7fd ff3d 	bl	6a90 <__sinit>
    8c16:	e7b2      	b.n	8b7e <_fclose_r+0x16>
    8c18:	4628      	mov	r0, r5
    8c1a:	6921      	ldr	r1, [r4, #16]
    8c1c:	f7fd ffbc 	bl	6b98 <_free_r>
    8c20:	e7da      	b.n	8bd8 <_fclose_r+0x70>
    8c22:	bf00      	nop

00008c24 <fclose>:
    8c24:	f240 032c 	movw	r3, #44	; 0x2c
    8c28:	4601      	mov	r1, r0
    8c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c2e:	6818      	ldr	r0, [r3, #0]
    8c30:	e79a      	b.n	8b68 <_fclose_r>
    8c32:	bf00      	nop

00008c34 <_fstat_r>:
    8c34:	b538      	push	{r3, r4, r5, lr}
    8c36:	f240 7440 	movw	r4, #1856	; 0x740
    8c3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8c3e:	4605      	mov	r5, r0
    8c40:	4608      	mov	r0, r1
    8c42:	4611      	mov	r1, r2
    8c44:	2300      	movs	r3, #0
    8c46:	6023      	str	r3, [r4, #0]
    8c48:	f7f8 fdb2 	bl	17b0 <_fstat>
    8c4c:	f1b0 3fff 	cmp.w	r0, #4294967295
    8c50:	d000      	beq.n	8c54 <_fstat_r+0x20>
    8c52:	bd38      	pop	{r3, r4, r5, pc}
    8c54:	6823      	ldr	r3, [r4, #0]
    8c56:	2b00      	cmp	r3, #0
    8c58:	d0fb      	beq.n	8c52 <_fstat_r+0x1e>
    8c5a:	602b      	str	r3, [r5, #0]
    8c5c:	bd38      	pop	{r3, r4, r5, pc}
    8c5e:	bf00      	nop

00008c60 <_isatty_r>:
    8c60:	b538      	push	{r3, r4, r5, lr}
    8c62:	f240 7440 	movw	r4, #1856	; 0x740
    8c66:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8c6a:	4605      	mov	r5, r0
    8c6c:	4608      	mov	r0, r1
    8c6e:	2300      	movs	r3, #0
    8c70:	6023      	str	r3, [r4, #0]
    8c72:	f7f8 fdaf 	bl	17d4 <_isatty>
    8c76:	f1b0 3fff 	cmp.w	r0, #4294967295
    8c7a:	d000      	beq.n	8c7e <_isatty_r+0x1e>
    8c7c:	bd38      	pop	{r3, r4, r5, pc}
    8c7e:	6823      	ldr	r3, [r4, #0]
    8c80:	2b00      	cmp	r3, #0
    8c82:	d0fb      	beq.n	8c7c <_isatty_r+0x1c>
    8c84:	602b      	str	r3, [r5, #0]
    8c86:	bd38      	pop	{r3, r4, r5, pc}

00008c88 <_lseek_r>:
    8c88:	b538      	push	{r3, r4, r5, lr}
    8c8a:	f240 7440 	movw	r4, #1856	; 0x740
    8c8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8c92:	4605      	mov	r5, r0
    8c94:	4608      	mov	r0, r1
    8c96:	4611      	mov	r1, r2
    8c98:	461a      	mov	r2, r3
    8c9a:	2300      	movs	r3, #0
    8c9c:	6023      	str	r3, [r4, #0]
    8c9e:	f7f8 fda5 	bl	17ec <_lseek>
    8ca2:	f1b0 3fff 	cmp.w	r0, #4294967295
    8ca6:	d000      	beq.n	8caa <_lseek_r+0x22>
    8ca8:	bd38      	pop	{r3, r4, r5, pc}
    8caa:	6823      	ldr	r3, [r4, #0]
    8cac:	2b00      	cmp	r3, #0
    8cae:	d0fb      	beq.n	8ca8 <_lseek_r+0x20>
    8cb0:	602b      	str	r3, [r5, #0]
    8cb2:	bd38      	pop	{r3, r4, r5, pc}

00008cb4 <_read_r>:
    8cb4:	b538      	push	{r3, r4, r5, lr}
    8cb6:	f240 7440 	movw	r4, #1856	; 0x740
    8cba:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8cbe:	4605      	mov	r5, r0
    8cc0:	4608      	mov	r0, r1
    8cc2:	4611      	mov	r1, r2
    8cc4:	461a      	mov	r2, r3
    8cc6:	2300      	movs	r3, #0
    8cc8:	6023      	str	r3, [r4, #0]
    8cca:	f7f8 fd9d 	bl	1808 <_read>
    8cce:	f1b0 3fff 	cmp.w	r0, #4294967295
    8cd2:	d000      	beq.n	8cd6 <_read_r+0x22>
    8cd4:	bd38      	pop	{r3, r4, r5, pc}
    8cd6:	6823      	ldr	r3, [r4, #0]
    8cd8:	2b00      	cmp	r3, #0
    8cda:	d0fb      	beq.n	8cd4 <_read_r+0x20>
    8cdc:	602b      	str	r3, [r5, #0]
    8cde:	bd38      	pop	{r3, r4, r5, pc}

00008ce0 <__aeabi_uidiv>:
    8ce0:	1e4a      	subs	r2, r1, #1
    8ce2:	bf08      	it	eq
    8ce4:	4770      	bxeq	lr
    8ce6:	f0c0 8124 	bcc.w	8f32 <__aeabi_uidiv+0x252>
    8cea:	4288      	cmp	r0, r1
    8cec:	f240 8116 	bls.w	8f1c <__aeabi_uidiv+0x23c>
    8cf0:	4211      	tst	r1, r2
    8cf2:	f000 8117 	beq.w	8f24 <__aeabi_uidiv+0x244>
    8cf6:	fab0 f380 	clz	r3, r0
    8cfa:	fab1 f281 	clz	r2, r1
    8cfe:	eba2 0303 	sub.w	r3, r2, r3
    8d02:	f1c3 031f 	rsb	r3, r3, #31
    8d06:	a204      	add	r2, pc, #16	; (adr r2, 8d18 <__aeabi_uidiv+0x38>)
    8d08:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    8d0c:	f04f 0200 	mov.w	r2, #0
    8d10:	469f      	mov	pc, r3
    8d12:	bf00      	nop
    8d14:	f3af 8000 	nop.w
    8d18:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    8d1c:	bf00      	nop
    8d1e:	eb42 0202 	adc.w	r2, r2, r2
    8d22:	bf28      	it	cs
    8d24:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    8d28:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    8d2c:	bf00      	nop
    8d2e:	eb42 0202 	adc.w	r2, r2, r2
    8d32:	bf28      	it	cs
    8d34:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    8d38:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    8d3c:	bf00      	nop
    8d3e:	eb42 0202 	adc.w	r2, r2, r2
    8d42:	bf28      	it	cs
    8d44:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    8d48:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    8d4c:	bf00      	nop
    8d4e:	eb42 0202 	adc.w	r2, r2, r2
    8d52:	bf28      	it	cs
    8d54:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    8d58:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    8d5c:	bf00      	nop
    8d5e:	eb42 0202 	adc.w	r2, r2, r2
    8d62:	bf28      	it	cs
    8d64:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    8d68:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    8d6c:	bf00      	nop
    8d6e:	eb42 0202 	adc.w	r2, r2, r2
    8d72:	bf28      	it	cs
    8d74:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    8d78:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    8d7c:	bf00      	nop
    8d7e:	eb42 0202 	adc.w	r2, r2, r2
    8d82:	bf28      	it	cs
    8d84:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    8d88:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    8d8c:	bf00      	nop
    8d8e:	eb42 0202 	adc.w	r2, r2, r2
    8d92:	bf28      	it	cs
    8d94:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    8d98:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    8d9c:	bf00      	nop
    8d9e:	eb42 0202 	adc.w	r2, r2, r2
    8da2:	bf28      	it	cs
    8da4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    8da8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    8dac:	bf00      	nop
    8dae:	eb42 0202 	adc.w	r2, r2, r2
    8db2:	bf28      	it	cs
    8db4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    8db8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    8dbc:	bf00      	nop
    8dbe:	eb42 0202 	adc.w	r2, r2, r2
    8dc2:	bf28      	it	cs
    8dc4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    8dc8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    8dcc:	bf00      	nop
    8dce:	eb42 0202 	adc.w	r2, r2, r2
    8dd2:	bf28      	it	cs
    8dd4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    8dd8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    8ddc:	bf00      	nop
    8dde:	eb42 0202 	adc.w	r2, r2, r2
    8de2:	bf28      	it	cs
    8de4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    8de8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    8dec:	bf00      	nop
    8dee:	eb42 0202 	adc.w	r2, r2, r2
    8df2:	bf28      	it	cs
    8df4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    8df8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    8dfc:	bf00      	nop
    8dfe:	eb42 0202 	adc.w	r2, r2, r2
    8e02:	bf28      	it	cs
    8e04:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    8e08:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    8e0c:	bf00      	nop
    8e0e:	eb42 0202 	adc.w	r2, r2, r2
    8e12:	bf28      	it	cs
    8e14:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    8e18:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    8e1c:	bf00      	nop
    8e1e:	eb42 0202 	adc.w	r2, r2, r2
    8e22:	bf28      	it	cs
    8e24:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    8e28:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    8e2c:	bf00      	nop
    8e2e:	eb42 0202 	adc.w	r2, r2, r2
    8e32:	bf28      	it	cs
    8e34:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    8e38:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    8e3c:	bf00      	nop
    8e3e:	eb42 0202 	adc.w	r2, r2, r2
    8e42:	bf28      	it	cs
    8e44:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    8e48:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    8e4c:	bf00      	nop
    8e4e:	eb42 0202 	adc.w	r2, r2, r2
    8e52:	bf28      	it	cs
    8e54:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    8e58:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    8e5c:	bf00      	nop
    8e5e:	eb42 0202 	adc.w	r2, r2, r2
    8e62:	bf28      	it	cs
    8e64:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    8e68:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    8e6c:	bf00      	nop
    8e6e:	eb42 0202 	adc.w	r2, r2, r2
    8e72:	bf28      	it	cs
    8e74:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    8e78:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    8e7c:	bf00      	nop
    8e7e:	eb42 0202 	adc.w	r2, r2, r2
    8e82:	bf28      	it	cs
    8e84:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    8e88:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    8e8c:	bf00      	nop
    8e8e:	eb42 0202 	adc.w	r2, r2, r2
    8e92:	bf28      	it	cs
    8e94:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    8e98:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    8e9c:	bf00      	nop
    8e9e:	eb42 0202 	adc.w	r2, r2, r2
    8ea2:	bf28      	it	cs
    8ea4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    8ea8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    8eac:	bf00      	nop
    8eae:	eb42 0202 	adc.w	r2, r2, r2
    8eb2:	bf28      	it	cs
    8eb4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    8eb8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    8ebc:	bf00      	nop
    8ebe:	eb42 0202 	adc.w	r2, r2, r2
    8ec2:	bf28      	it	cs
    8ec4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    8ec8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    8ecc:	bf00      	nop
    8ece:	eb42 0202 	adc.w	r2, r2, r2
    8ed2:	bf28      	it	cs
    8ed4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    8ed8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    8edc:	bf00      	nop
    8ede:	eb42 0202 	adc.w	r2, r2, r2
    8ee2:	bf28      	it	cs
    8ee4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    8ee8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    8eec:	bf00      	nop
    8eee:	eb42 0202 	adc.w	r2, r2, r2
    8ef2:	bf28      	it	cs
    8ef4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    8ef8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    8efc:	bf00      	nop
    8efe:	eb42 0202 	adc.w	r2, r2, r2
    8f02:	bf28      	it	cs
    8f04:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    8f08:	ebb0 0f01 	cmp.w	r0, r1
    8f0c:	bf00      	nop
    8f0e:	eb42 0202 	adc.w	r2, r2, r2
    8f12:	bf28      	it	cs
    8f14:	eba0 0001 	subcs.w	r0, r0, r1
    8f18:	4610      	mov	r0, r2
    8f1a:	4770      	bx	lr
    8f1c:	bf0c      	ite	eq
    8f1e:	2001      	moveq	r0, #1
    8f20:	2000      	movne	r0, #0
    8f22:	4770      	bx	lr
    8f24:	fab1 f281 	clz	r2, r1
    8f28:	f1c2 021f 	rsb	r2, r2, #31
    8f2c:	fa20 f002 	lsr.w	r0, r0, r2
    8f30:	4770      	bx	lr
    8f32:	b108      	cbz	r0, 8f38 <__aeabi_uidiv+0x258>
    8f34:	f04f 30ff 	mov.w	r0, #4294967295
    8f38:	f000 b80e 	b.w	8f58 <__aeabi_idiv0>

00008f3c <__aeabi_uidivmod>:
    8f3c:	2900      	cmp	r1, #0
    8f3e:	d0f8      	beq.n	8f32 <__aeabi_uidiv+0x252>
    8f40:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    8f44:	f7ff fecc 	bl	8ce0 <__aeabi_uidiv>
    8f48:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    8f4c:	fb02 f300 	mul.w	r3, r2, r0
    8f50:	eba1 0103 	sub.w	r1, r1, r3
    8f54:	4770      	bx	lr
    8f56:	bf00      	nop

00008f58 <__aeabi_idiv0>:
    8f58:	4770      	bx	lr
    8f5a:	bf00      	nop

00008f5c <__aeabi_drsub>:
    8f5c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    8f60:	e002      	b.n	8f68 <__adddf3>
    8f62:	bf00      	nop

00008f64 <__aeabi_dsub>:
    8f64:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00008f68 <__adddf3>:
    8f68:	b530      	push	{r4, r5, lr}
    8f6a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    8f6e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    8f72:	ea94 0f05 	teq	r4, r5
    8f76:	bf08      	it	eq
    8f78:	ea90 0f02 	teqeq	r0, r2
    8f7c:	bf1f      	itttt	ne
    8f7e:	ea54 0c00 	orrsne.w	ip, r4, r0
    8f82:	ea55 0c02 	orrsne.w	ip, r5, r2
    8f86:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    8f8a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    8f8e:	f000 80e2 	beq.w	9156 <__adddf3+0x1ee>
    8f92:	ea4f 5454 	mov.w	r4, r4, lsr #21
    8f96:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    8f9a:	bfb8      	it	lt
    8f9c:	426d      	neglt	r5, r5
    8f9e:	dd0c      	ble.n	8fba <__adddf3+0x52>
    8fa0:	442c      	add	r4, r5
    8fa2:	ea80 0202 	eor.w	r2, r0, r2
    8fa6:	ea81 0303 	eor.w	r3, r1, r3
    8faa:	ea82 0000 	eor.w	r0, r2, r0
    8fae:	ea83 0101 	eor.w	r1, r3, r1
    8fb2:	ea80 0202 	eor.w	r2, r0, r2
    8fb6:	ea81 0303 	eor.w	r3, r1, r3
    8fba:	2d36      	cmp	r5, #54	; 0x36
    8fbc:	bf88      	it	hi
    8fbe:	bd30      	pophi	{r4, r5, pc}
    8fc0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    8fc4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8fc8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    8fcc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    8fd0:	d002      	beq.n	8fd8 <__adddf3+0x70>
    8fd2:	4240      	negs	r0, r0
    8fd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8fd8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    8fdc:	ea4f 3303 	mov.w	r3, r3, lsl #12
    8fe0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    8fe4:	d002      	beq.n	8fec <__adddf3+0x84>
    8fe6:	4252      	negs	r2, r2
    8fe8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8fec:	ea94 0f05 	teq	r4, r5
    8ff0:	f000 80a7 	beq.w	9142 <__adddf3+0x1da>
    8ff4:	f1a4 0401 	sub.w	r4, r4, #1
    8ff8:	f1d5 0e20 	rsbs	lr, r5, #32
    8ffc:	db0d      	blt.n	901a <__adddf3+0xb2>
    8ffe:	fa02 fc0e 	lsl.w	ip, r2, lr
    9002:	fa22 f205 	lsr.w	r2, r2, r5
    9006:	1880      	adds	r0, r0, r2
    9008:	f141 0100 	adc.w	r1, r1, #0
    900c:	fa03 f20e 	lsl.w	r2, r3, lr
    9010:	1880      	adds	r0, r0, r2
    9012:	fa43 f305 	asr.w	r3, r3, r5
    9016:	4159      	adcs	r1, r3
    9018:	e00e      	b.n	9038 <__adddf3+0xd0>
    901a:	f1a5 0520 	sub.w	r5, r5, #32
    901e:	f10e 0e20 	add.w	lr, lr, #32
    9022:	2a01      	cmp	r2, #1
    9024:	fa03 fc0e 	lsl.w	ip, r3, lr
    9028:	bf28      	it	cs
    902a:	f04c 0c02 	orrcs.w	ip, ip, #2
    902e:	fa43 f305 	asr.w	r3, r3, r5
    9032:	18c0      	adds	r0, r0, r3
    9034:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    9038:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    903c:	d507      	bpl.n	904e <__adddf3+0xe6>
    903e:	f04f 0e00 	mov.w	lr, #0
    9042:	f1dc 0c00 	rsbs	ip, ip, #0
    9046:	eb7e 0000 	sbcs.w	r0, lr, r0
    904a:	eb6e 0101 	sbc.w	r1, lr, r1
    904e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    9052:	d31b      	bcc.n	908c <__adddf3+0x124>
    9054:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    9058:	d30c      	bcc.n	9074 <__adddf3+0x10c>
    905a:	0849      	lsrs	r1, r1, #1
    905c:	ea5f 0030 	movs.w	r0, r0, rrx
    9060:	ea4f 0c3c 	mov.w	ip, ip, rrx
    9064:	f104 0401 	add.w	r4, r4, #1
    9068:	ea4f 5244 	mov.w	r2, r4, lsl #21
    906c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    9070:	f080 809a 	bcs.w	91a8 <__adddf3+0x240>
    9074:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    9078:	bf08      	it	eq
    907a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    907e:	f150 0000 	adcs.w	r0, r0, #0
    9082:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    9086:	ea41 0105 	orr.w	r1, r1, r5
    908a:	bd30      	pop	{r4, r5, pc}
    908c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    9090:	4140      	adcs	r0, r0
    9092:	eb41 0101 	adc.w	r1, r1, r1
    9096:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    909a:	f1a4 0401 	sub.w	r4, r4, #1
    909e:	d1e9      	bne.n	9074 <__adddf3+0x10c>
    90a0:	f091 0f00 	teq	r1, #0
    90a4:	bf04      	itt	eq
    90a6:	4601      	moveq	r1, r0
    90a8:	2000      	moveq	r0, #0
    90aa:	fab1 f381 	clz	r3, r1
    90ae:	bf08      	it	eq
    90b0:	3320      	addeq	r3, #32
    90b2:	f1a3 030b 	sub.w	r3, r3, #11
    90b6:	f1b3 0220 	subs.w	r2, r3, #32
    90ba:	da0c      	bge.n	90d6 <__adddf3+0x16e>
    90bc:	320c      	adds	r2, #12
    90be:	dd08      	ble.n	90d2 <__adddf3+0x16a>
    90c0:	f102 0c14 	add.w	ip, r2, #20
    90c4:	f1c2 020c 	rsb	r2, r2, #12
    90c8:	fa01 f00c 	lsl.w	r0, r1, ip
    90cc:	fa21 f102 	lsr.w	r1, r1, r2
    90d0:	e00c      	b.n	90ec <__adddf3+0x184>
    90d2:	f102 0214 	add.w	r2, r2, #20
    90d6:	bfd8      	it	le
    90d8:	f1c2 0c20 	rsble	ip, r2, #32
    90dc:	fa01 f102 	lsl.w	r1, r1, r2
    90e0:	fa20 fc0c 	lsr.w	ip, r0, ip
    90e4:	bfdc      	itt	le
    90e6:	ea41 010c 	orrle.w	r1, r1, ip
    90ea:	4090      	lslle	r0, r2
    90ec:	1ae4      	subs	r4, r4, r3
    90ee:	bfa2      	ittt	ge
    90f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    90f4:	4329      	orrge	r1, r5
    90f6:	bd30      	popge	{r4, r5, pc}
    90f8:	ea6f 0404 	mvn.w	r4, r4
    90fc:	3c1f      	subs	r4, #31
    90fe:	da1c      	bge.n	913a <__adddf3+0x1d2>
    9100:	340c      	adds	r4, #12
    9102:	dc0e      	bgt.n	9122 <__adddf3+0x1ba>
    9104:	f104 0414 	add.w	r4, r4, #20
    9108:	f1c4 0220 	rsb	r2, r4, #32
    910c:	fa20 f004 	lsr.w	r0, r0, r4
    9110:	fa01 f302 	lsl.w	r3, r1, r2
    9114:	ea40 0003 	orr.w	r0, r0, r3
    9118:	fa21 f304 	lsr.w	r3, r1, r4
    911c:	ea45 0103 	orr.w	r1, r5, r3
    9120:	bd30      	pop	{r4, r5, pc}
    9122:	f1c4 040c 	rsb	r4, r4, #12
    9126:	f1c4 0220 	rsb	r2, r4, #32
    912a:	fa20 f002 	lsr.w	r0, r0, r2
    912e:	fa01 f304 	lsl.w	r3, r1, r4
    9132:	ea40 0003 	orr.w	r0, r0, r3
    9136:	4629      	mov	r1, r5
    9138:	bd30      	pop	{r4, r5, pc}
    913a:	fa21 f004 	lsr.w	r0, r1, r4
    913e:	4629      	mov	r1, r5
    9140:	bd30      	pop	{r4, r5, pc}
    9142:	f094 0f00 	teq	r4, #0
    9146:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    914a:	bf06      	itte	eq
    914c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    9150:	3401      	addeq	r4, #1
    9152:	3d01      	subne	r5, #1
    9154:	e74e      	b.n	8ff4 <__adddf3+0x8c>
    9156:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    915a:	bf18      	it	ne
    915c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    9160:	d029      	beq.n	91b6 <__adddf3+0x24e>
    9162:	ea94 0f05 	teq	r4, r5
    9166:	bf08      	it	eq
    9168:	ea90 0f02 	teqeq	r0, r2
    916c:	d005      	beq.n	917a <__adddf3+0x212>
    916e:	ea54 0c00 	orrs.w	ip, r4, r0
    9172:	bf04      	itt	eq
    9174:	4619      	moveq	r1, r3
    9176:	4610      	moveq	r0, r2
    9178:	bd30      	pop	{r4, r5, pc}
    917a:	ea91 0f03 	teq	r1, r3
    917e:	bf1e      	ittt	ne
    9180:	2100      	movne	r1, #0
    9182:	2000      	movne	r0, #0
    9184:	bd30      	popne	{r4, r5, pc}
    9186:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    918a:	d105      	bne.n	9198 <__adddf3+0x230>
    918c:	0040      	lsls	r0, r0, #1
    918e:	4149      	adcs	r1, r1
    9190:	bf28      	it	cs
    9192:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    9196:	bd30      	pop	{r4, r5, pc}
    9198:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    919c:	bf3c      	itt	cc
    919e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    91a2:	bd30      	popcc	{r4, r5, pc}
    91a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    91a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    91ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    91b0:	f04f 0000 	mov.w	r0, #0
    91b4:	bd30      	pop	{r4, r5, pc}
    91b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    91ba:	bf1a      	itte	ne
    91bc:	4619      	movne	r1, r3
    91be:	4610      	movne	r0, r2
    91c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    91c4:	bf1c      	itt	ne
    91c6:	460b      	movne	r3, r1
    91c8:	4602      	movne	r2, r0
    91ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    91ce:	bf06      	itte	eq
    91d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    91d4:	ea91 0f03 	teqeq	r1, r3
    91d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    91dc:	bd30      	pop	{r4, r5, pc}
    91de:	bf00      	nop

000091e0 <__aeabi_ui2d>:
    91e0:	f090 0f00 	teq	r0, #0
    91e4:	bf04      	itt	eq
    91e6:	2100      	moveq	r1, #0
    91e8:	4770      	bxeq	lr
    91ea:	b530      	push	{r4, r5, lr}
    91ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
    91f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    91f4:	f04f 0500 	mov.w	r5, #0
    91f8:	f04f 0100 	mov.w	r1, #0
    91fc:	e750      	b.n	90a0 <__adddf3+0x138>
    91fe:	bf00      	nop

00009200 <__aeabi_i2d>:
    9200:	f090 0f00 	teq	r0, #0
    9204:	bf04      	itt	eq
    9206:	2100      	moveq	r1, #0
    9208:	4770      	bxeq	lr
    920a:	b530      	push	{r4, r5, lr}
    920c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    9210:	f104 0432 	add.w	r4, r4, #50	; 0x32
    9214:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    9218:	bf48      	it	mi
    921a:	4240      	negmi	r0, r0
    921c:	f04f 0100 	mov.w	r1, #0
    9220:	e73e      	b.n	90a0 <__adddf3+0x138>
    9222:	bf00      	nop

00009224 <__aeabi_f2d>:
    9224:	0042      	lsls	r2, r0, #1
    9226:	ea4f 01e2 	mov.w	r1, r2, asr #3
    922a:	ea4f 0131 	mov.w	r1, r1, rrx
    922e:	ea4f 7002 	mov.w	r0, r2, lsl #28
    9232:	bf1f      	itttt	ne
    9234:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    9238:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    923c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    9240:	4770      	bxne	lr
    9242:	f092 0f00 	teq	r2, #0
    9246:	bf14      	ite	ne
    9248:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    924c:	4770      	bxeq	lr
    924e:	b530      	push	{r4, r5, lr}
    9250:	f44f 7460 	mov.w	r4, #896	; 0x380
    9254:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    9258:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    925c:	e720      	b.n	90a0 <__adddf3+0x138>
    925e:	bf00      	nop

00009260 <__aeabi_ul2d>:
    9260:	ea50 0201 	orrs.w	r2, r0, r1
    9264:	bf08      	it	eq
    9266:	4770      	bxeq	lr
    9268:	b530      	push	{r4, r5, lr}
    926a:	f04f 0500 	mov.w	r5, #0
    926e:	e00a      	b.n	9286 <__aeabi_l2d+0x16>

00009270 <__aeabi_l2d>:
    9270:	ea50 0201 	orrs.w	r2, r0, r1
    9274:	bf08      	it	eq
    9276:	4770      	bxeq	lr
    9278:	b530      	push	{r4, r5, lr}
    927a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    927e:	d502      	bpl.n	9286 <__aeabi_l2d+0x16>
    9280:	4240      	negs	r0, r0
    9282:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    9286:	f44f 6480 	mov.w	r4, #1024	; 0x400
    928a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    928e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    9292:	f43f aedc 	beq.w	904e <__adddf3+0xe6>
    9296:	f04f 0203 	mov.w	r2, #3
    929a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    929e:	bf18      	it	ne
    92a0:	3203      	addne	r2, #3
    92a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    92a6:	bf18      	it	ne
    92a8:	3203      	addne	r2, #3
    92aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    92ae:	f1c2 0320 	rsb	r3, r2, #32
    92b2:	fa00 fc03 	lsl.w	ip, r0, r3
    92b6:	fa20 f002 	lsr.w	r0, r0, r2
    92ba:	fa01 fe03 	lsl.w	lr, r1, r3
    92be:	ea40 000e 	orr.w	r0, r0, lr
    92c2:	fa21 f102 	lsr.w	r1, r1, r2
    92c6:	4414      	add	r4, r2
    92c8:	e6c1      	b.n	904e <__adddf3+0xe6>
    92ca:	bf00      	nop

000092cc <__aeabi_dmul>:
    92cc:	b570      	push	{r4, r5, r6, lr}
    92ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
    92d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    92d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    92da:	bf1d      	ittte	ne
    92dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    92e0:	ea94 0f0c 	teqne	r4, ip
    92e4:	ea95 0f0c 	teqne	r5, ip
    92e8:	f000 f8de 	bleq	94a8 <__aeabi_dmul+0x1dc>
    92ec:	442c      	add	r4, r5
    92ee:	ea81 0603 	eor.w	r6, r1, r3
    92f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    92f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    92fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    92fe:	bf18      	it	ne
    9300:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    9304:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    9308:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    930c:	d038      	beq.n	9380 <__aeabi_dmul+0xb4>
    930e:	fba0 ce02 	umull	ip, lr, r0, r2
    9312:	f04f 0500 	mov.w	r5, #0
    9316:	fbe1 e502 	umlal	lr, r5, r1, r2
    931a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    931e:	fbe0 e503 	umlal	lr, r5, r0, r3
    9322:	f04f 0600 	mov.w	r6, #0
    9326:	fbe1 5603 	umlal	r5, r6, r1, r3
    932a:	f09c 0f00 	teq	ip, #0
    932e:	bf18      	it	ne
    9330:	f04e 0e01 	orrne.w	lr, lr, #1
    9334:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    9338:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    933c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    9340:	d204      	bcs.n	934c <__aeabi_dmul+0x80>
    9342:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    9346:	416d      	adcs	r5, r5
    9348:	eb46 0606 	adc.w	r6, r6, r6
    934c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    9350:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    9354:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    9358:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    935c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    9360:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    9364:	bf88      	it	hi
    9366:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    936a:	d81e      	bhi.n	93aa <__aeabi_dmul+0xde>
    936c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    9370:	bf08      	it	eq
    9372:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    9376:	f150 0000 	adcs.w	r0, r0, #0
    937a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    937e:	bd70      	pop	{r4, r5, r6, pc}
    9380:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    9384:	ea46 0101 	orr.w	r1, r6, r1
    9388:	ea40 0002 	orr.w	r0, r0, r2
    938c:	ea81 0103 	eor.w	r1, r1, r3
    9390:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    9394:	bfc2      	ittt	gt
    9396:	ebd4 050c 	rsbsgt	r5, r4, ip
    939a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    939e:	bd70      	popgt	{r4, r5, r6, pc}
    93a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    93a4:	f04f 0e00 	mov.w	lr, #0
    93a8:	3c01      	subs	r4, #1
    93aa:	f300 80ab 	bgt.w	9504 <__aeabi_dmul+0x238>
    93ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
    93b2:	bfde      	ittt	le
    93b4:	2000      	movle	r0, #0
    93b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    93ba:	bd70      	pople	{r4, r5, r6, pc}
    93bc:	f1c4 0400 	rsb	r4, r4, #0
    93c0:	3c20      	subs	r4, #32
    93c2:	da35      	bge.n	9430 <__aeabi_dmul+0x164>
    93c4:	340c      	adds	r4, #12
    93c6:	dc1b      	bgt.n	9400 <__aeabi_dmul+0x134>
    93c8:	f104 0414 	add.w	r4, r4, #20
    93cc:	f1c4 0520 	rsb	r5, r4, #32
    93d0:	fa00 f305 	lsl.w	r3, r0, r5
    93d4:	fa20 f004 	lsr.w	r0, r0, r4
    93d8:	fa01 f205 	lsl.w	r2, r1, r5
    93dc:	ea40 0002 	orr.w	r0, r0, r2
    93e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    93e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    93e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    93ec:	fa21 f604 	lsr.w	r6, r1, r4
    93f0:	eb42 0106 	adc.w	r1, r2, r6
    93f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    93f8:	bf08      	it	eq
    93fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    93fe:	bd70      	pop	{r4, r5, r6, pc}
    9400:	f1c4 040c 	rsb	r4, r4, #12
    9404:	f1c4 0520 	rsb	r5, r4, #32
    9408:	fa00 f304 	lsl.w	r3, r0, r4
    940c:	fa20 f005 	lsr.w	r0, r0, r5
    9410:	fa01 f204 	lsl.w	r2, r1, r4
    9414:	ea40 0002 	orr.w	r0, r0, r2
    9418:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    941c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    9420:	f141 0100 	adc.w	r1, r1, #0
    9424:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    9428:	bf08      	it	eq
    942a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    942e:	bd70      	pop	{r4, r5, r6, pc}
    9430:	f1c4 0520 	rsb	r5, r4, #32
    9434:	fa00 f205 	lsl.w	r2, r0, r5
    9438:	ea4e 0e02 	orr.w	lr, lr, r2
    943c:	fa20 f304 	lsr.w	r3, r0, r4
    9440:	fa01 f205 	lsl.w	r2, r1, r5
    9444:	ea43 0302 	orr.w	r3, r3, r2
    9448:	fa21 f004 	lsr.w	r0, r1, r4
    944c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    9450:	fa21 f204 	lsr.w	r2, r1, r4
    9454:	ea20 0002 	bic.w	r0, r0, r2
    9458:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    945c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    9460:	bf08      	it	eq
    9462:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    9466:	bd70      	pop	{r4, r5, r6, pc}
    9468:	f094 0f00 	teq	r4, #0
    946c:	d10f      	bne.n	948e <__aeabi_dmul+0x1c2>
    946e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    9472:	0040      	lsls	r0, r0, #1
    9474:	eb41 0101 	adc.w	r1, r1, r1
    9478:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    947c:	bf08      	it	eq
    947e:	3c01      	subeq	r4, #1
    9480:	d0f7      	beq.n	9472 <__aeabi_dmul+0x1a6>
    9482:	ea41 0106 	orr.w	r1, r1, r6
    9486:	f095 0f00 	teq	r5, #0
    948a:	bf18      	it	ne
    948c:	4770      	bxne	lr
    948e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    9492:	0052      	lsls	r2, r2, #1
    9494:	eb43 0303 	adc.w	r3, r3, r3
    9498:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    949c:	bf08      	it	eq
    949e:	3d01      	subeq	r5, #1
    94a0:	d0f7      	beq.n	9492 <__aeabi_dmul+0x1c6>
    94a2:	ea43 0306 	orr.w	r3, r3, r6
    94a6:	4770      	bx	lr
    94a8:	ea94 0f0c 	teq	r4, ip
    94ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    94b0:	bf18      	it	ne
    94b2:	ea95 0f0c 	teqne	r5, ip
    94b6:	d00c      	beq.n	94d2 <__aeabi_dmul+0x206>
    94b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    94bc:	bf18      	it	ne
    94be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    94c2:	d1d1      	bne.n	9468 <__aeabi_dmul+0x19c>
    94c4:	ea81 0103 	eor.w	r1, r1, r3
    94c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    94cc:	f04f 0000 	mov.w	r0, #0
    94d0:	bd70      	pop	{r4, r5, r6, pc}
    94d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    94d6:	bf06      	itte	eq
    94d8:	4610      	moveq	r0, r2
    94da:	4619      	moveq	r1, r3
    94dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    94e0:	d019      	beq.n	9516 <__aeabi_dmul+0x24a>
    94e2:	ea94 0f0c 	teq	r4, ip
    94e6:	d102      	bne.n	94ee <__aeabi_dmul+0x222>
    94e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    94ec:	d113      	bne.n	9516 <__aeabi_dmul+0x24a>
    94ee:	ea95 0f0c 	teq	r5, ip
    94f2:	d105      	bne.n	9500 <__aeabi_dmul+0x234>
    94f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    94f8:	bf1c      	itt	ne
    94fa:	4610      	movne	r0, r2
    94fc:	4619      	movne	r1, r3
    94fe:	d10a      	bne.n	9516 <__aeabi_dmul+0x24a>
    9500:	ea81 0103 	eor.w	r1, r1, r3
    9504:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    9508:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    950c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    9510:	f04f 0000 	mov.w	r0, #0
    9514:	bd70      	pop	{r4, r5, r6, pc}
    9516:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    951a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    951e:	bd70      	pop	{r4, r5, r6, pc}

00009520 <__aeabi_ddiv>:
    9520:	b570      	push	{r4, r5, r6, lr}
    9522:	f04f 0cff 	mov.w	ip, #255	; 0xff
    9526:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    952a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    952e:	bf1d      	ittte	ne
    9530:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    9534:	ea94 0f0c 	teqne	r4, ip
    9538:	ea95 0f0c 	teqne	r5, ip
    953c:	f000 f8a7 	bleq	968e <__aeabi_ddiv+0x16e>
    9540:	eba4 0405 	sub.w	r4, r4, r5
    9544:	ea81 0e03 	eor.w	lr, r1, r3
    9548:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    954c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    9550:	f000 8088 	beq.w	9664 <__aeabi_ddiv+0x144>
    9554:	ea4f 3303 	mov.w	r3, r3, lsl #12
    9558:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    955c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    9560:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    9564:	ea4f 2202 	mov.w	r2, r2, lsl #8
    9568:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    956c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    9570:	ea4f 2600 	mov.w	r6, r0, lsl #8
    9574:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    9578:	429d      	cmp	r5, r3
    957a:	bf08      	it	eq
    957c:	4296      	cmpeq	r6, r2
    957e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    9582:	f504 7440 	add.w	r4, r4, #768	; 0x300
    9586:	d202      	bcs.n	958e <__aeabi_ddiv+0x6e>
    9588:	085b      	lsrs	r3, r3, #1
    958a:	ea4f 0232 	mov.w	r2, r2, rrx
    958e:	1ab6      	subs	r6, r6, r2
    9590:	eb65 0503 	sbc.w	r5, r5, r3
    9594:	085b      	lsrs	r3, r3, #1
    9596:	ea4f 0232 	mov.w	r2, r2, rrx
    959a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    959e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    95a2:	ebb6 0e02 	subs.w	lr, r6, r2
    95a6:	eb75 0e03 	sbcs.w	lr, r5, r3
    95aa:	bf22      	ittt	cs
    95ac:	1ab6      	subcs	r6, r6, r2
    95ae:	4675      	movcs	r5, lr
    95b0:	ea40 000c 	orrcs.w	r0, r0, ip
    95b4:	085b      	lsrs	r3, r3, #1
    95b6:	ea4f 0232 	mov.w	r2, r2, rrx
    95ba:	ebb6 0e02 	subs.w	lr, r6, r2
    95be:	eb75 0e03 	sbcs.w	lr, r5, r3
    95c2:	bf22      	ittt	cs
    95c4:	1ab6      	subcs	r6, r6, r2
    95c6:	4675      	movcs	r5, lr
    95c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    95cc:	085b      	lsrs	r3, r3, #1
    95ce:	ea4f 0232 	mov.w	r2, r2, rrx
    95d2:	ebb6 0e02 	subs.w	lr, r6, r2
    95d6:	eb75 0e03 	sbcs.w	lr, r5, r3
    95da:	bf22      	ittt	cs
    95dc:	1ab6      	subcs	r6, r6, r2
    95de:	4675      	movcs	r5, lr
    95e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    95e4:	085b      	lsrs	r3, r3, #1
    95e6:	ea4f 0232 	mov.w	r2, r2, rrx
    95ea:	ebb6 0e02 	subs.w	lr, r6, r2
    95ee:	eb75 0e03 	sbcs.w	lr, r5, r3
    95f2:	bf22      	ittt	cs
    95f4:	1ab6      	subcs	r6, r6, r2
    95f6:	4675      	movcs	r5, lr
    95f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    95fc:	ea55 0e06 	orrs.w	lr, r5, r6
    9600:	d018      	beq.n	9634 <__aeabi_ddiv+0x114>
    9602:	ea4f 1505 	mov.w	r5, r5, lsl #4
    9606:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    960a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    960e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    9612:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    9616:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    961a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    961e:	d1c0      	bne.n	95a2 <__aeabi_ddiv+0x82>
    9620:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    9624:	d10b      	bne.n	963e <__aeabi_ddiv+0x11e>
    9626:	ea41 0100 	orr.w	r1, r1, r0
    962a:	f04f 0000 	mov.w	r0, #0
    962e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    9632:	e7b6      	b.n	95a2 <__aeabi_ddiv+0x82>
    9634:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    9638:	bf04      	itt	eq
    963a:	4301      	orreq	r1, r0
    963c:	2000      	moveq	r0, #0
    963e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    9642:	bf88      	it	hi
    9644:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    9648:	f63f aeaf 	bhi.w	93aa <__aeabi_dmul+0xde>
    964c:	ebb5 0c03 	subs.w	ip, r5, r3
    9650:	bf04      	itt	eq
    9652:	ebb6 0c02 	subseq.w	ip, r6, r2
    9656:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    965a:	f150 0000 	adcs.w	r0, r0, #0
    965e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    9662:	bd70      	pop	{r4, r5, r6, pc}
    9664:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    9668:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    966c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    9670:	bfc2      	ittt	gt
    9672:	ebd4 050c 	rsbsgt	r5, r4, ip
    9676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    967a:	bd70      	popgt	{r4, r5, r6, pc}
    967c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    9680:	f04f 0e00 	mov.w	lr, #0
    9684:	3c01      	subs	r4, #1
    9686:	e690      	b.n	93aa <__aeabi_dmul+0xde>
    9688:	ea45 0e06 	orr.w	lr, r5, r6
    968c:	e68d      	b.n	93aa <__aeabi_dmul+0xde>
    968e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    9692:	ea94 0f0c 	teq	r4, ip
    9696:	bf08      	it	eq
    9698:	ea95 0f0c 	teqeq	r5, ip
    969c:	f43f af3b 	beq.w	9516 <__aeabi_dmul+0x24a>
    96a0:	ea94 0f0c 	teq	r4, ip
    96a4:	d10a      	bne.n	96bc <__aeabi_ddiv+0x19c>
    96a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    96aa:	f47f af34 	bne.w	9516 <__aeabi_dmul+0x24a>
    96ae:	ea95 0f0c 	teq	r5, ip
    96b2:	f47f af25 	bne.w	9500 <__aeabi_dmul+0x234>
    96b6:	4610      	mov	r0, r2
    96b8:	4619      	mov	r1, r3
    96ba:	e72c      	b.n	9516 <__aeabi_dmul+0x24a>
    96bc:	ea95 0f0c 	teq	r5, ip
    96c0:	d106      	bne.n	96d0 <__aeabi_ddiv+0x1b0>
    96c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    96c6:	f43f aefd 	beq.w	94c4 <__aeabi_dmul+0x1f8>
    96ca:	4610      	mov	r0, r2
    96cc:	4619      	mov	r1, r3
    96ce:	e722      	b.n	9516 <__aeabi_dmul+0x24a>
    96d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    96d4:	bf18      	it	ne
    96d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    96da:	f47f aec5 	bne.w	9468 <__aeabi_dmul+0x19c>
    96de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    96e2:	f47f af0d 	bne.w	9500 <__aeabi_dmul+0x234>
    96e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    96ea:	f47f aeeb 	bne.w	94c4 <__aeabi_dmul+0x1f8>
    96ee:	e712      	b.n	9516 <__aeabi_dmul+0x24a>

000096f0 <__gedf2>:
    96f0:	f04f 3cff 	mov.w	ip, #4294967295
    96f4:	e006      	b.n	9704 <__cmpdf2+0x4>
    96f6:	bf00      	nop

000096f8 <__ledf2>:
    96f8:	f04f 0c01 	mov.w	ip, #1
    96fc:	e002      	b.n	9704 <__cmpdf2+0x4>
    96fe:	bf00      	nop

00009700 <__cmpdf2>:
    9700:	f04f 0c01 	mov.w	ip, #1
    9704:	f84d cd04 	str.w	ip, [sp, #-4]!
    9708:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    970c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9710:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9714:	bf18      	it	ne
    9716:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    971a:	d01b      	beq.n	9754 <__cmpdf2+0x54>
    971c:	b001      	add	sp, #4
    971e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    9722:	bf0c      	ite	eq
    9724:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    9728:	ea91 0f03 	teqne	r1, r3
    972c:	bf02      	ittt	eq
    972e:	ea90 0f02 	teqeq	r0, r2
    9732:	2000      	moveq	r0, #0
    9734:	4770      	bxeq	lr
    9736:	f110 0f00 	cmn.w	r0, #0
    973a:	ea91 0f03 	teq	r1, r3
    973e:	bf58      	it	pl
    9740:	4299      	cmppl	r1, r3
    9742:	bf08      	it	eq
    9744:	4290      	cmpeq	r0, r2
    9746:	bf2c      	ite	cs
    9748:	17d8      	asrcs	r0, r3, #31
    974a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    974e:	f040 0001 	orr.w	r0, r0, #1
    9752:	4770      	bx	lr
    9754:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9758:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    975c:	d102      	bne.n	9764 <__cmpdf2+0x64>
    975e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9762:	d107      	bne.n	9774 <__cmpdf2+0x74>
    9764:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9768:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    976c:	d1d6      	bne.n	971c <__cmpdf2+0x1c>
    976e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9772:	d0d3      	beq.n	971c <__cmpdf2+0x1c>
    9774:	f85d 0b04 	ldr.w	r0, [sp], #4
    9778:	4770      	bx	lr
    977a:	bf00      	nop

0000977c <__aeabi_cdrcmple>:
    977c:	4684      	mov	ip, r0
    977e:	4610      	mov	r0, r2
    9780:	4662      	mov	r2, ip
    9782:	468c      	mov	ip, r1
    9784:	4619      	mov	r1, r3
    9786:	4663      	mov	r3, ip
    9788:	e000      	b.n	978c <__aeabi_cdcmpeq>
    978a:	bf00      	nop

0000978c <__aeabi_cdcmpeq>:
    978c:	b501      	push	{r0, lr}
    978e:	f7ff ffb7 	bl	9700 <__cmpdf2>
    9792:	2800      	cmp	r0, #0
    9794:	bf48      	it	mi
    9796:	f110 0f00 	cmnmi.w	r0, #0
    979a:	bd01      	pop	{r0, pc}

0000979c <__aeabi_dcmpeq>:
    979c:	f84d ed08 	str.w	lr, [sp, #-8]!
    97a0:	f7ff fff4 	bl	978c <__aeabi_cdcmpeq>
    97a4:	bf0c      	ite	eq
    97a6:	2001      	moveq	r0, #1
    97a8:	2000      	movne	r0, #0
    97aa:	f85d fb08 	ldr.w	pc, [sp], #8
    97ae:	bf00      	nop

000097b0 <__aeabi_dcmplt>:
    97b0:	f84d ed08 	str.w	lr, [sp, #-8]!
    97b4:	f7ff ffea 	bl	978c <__aeabi_cdcmpeq>
    97b8:	bf34      	ite	cc
    97ba:	2001      	movcc	r0, #1
    97bc:	2000      	movcs	r0, #0
    97be:	f85d fb08 	ldr.w	pc, [sp], #8
    97c2:	bf00      	nop

000097c4 <__aeabi_dcmple>:
    97c4:	f84d ed08 	str.w	lr, [sp, #-8]!
    97c8:	f7ff ffe0 	bl	978c <__aeabi_cdcmpeq>
    97cc:	bf94      	ite	ls
    97ce:	2001      	movls	r0, #1
    97d0:	2000      	movhi	r0, #0
    97d2:	f85d fb08 	ldr.w	pc, [sp], #8
    97d6:	bf00      	nop

000097d8 <__aeabi_dcmpge>:
    97d8:	f84d ed08 	str.w	lr, [sp, #-8]!
    97dc:	f7ff ffce 	bl	977c <__aeabi_cdrcmple>
    97e0:	bf94      	ite	ls
    97e2:	2001      	movls	r0, #1
    97e4:	2000      	movhi	r0, #0
    97e6:	f85d fb08 	ldr.w	pc, [sp], #8
    97ea:	bf00      	nop

000097ec <__aeabi_dcmpgt>:
    97ec:	f84d ed08 	str.w	lr, [sp, #-8]!
    97f0:	f7ff ffc4 	bl	977c <__aeabi_cdrcmple>
    97f4:	bf34      	ite	cc
    97f6:	2001      	movcc	r0, #1
    97f8:	2000      	movcs	r0, #0
    97fa:	f85d fb08 	ldr.w	pc, [sp], #8
    97fe:	bf00      	nop

00009800 <__aeabi_d2iz>:
    9800:	ea4f 0241 	mov.w	r2, r1, lsl #1
    9804:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    9808:	d215      	bcs.n	9836 <__aeabi_d2iz+0x36>
    980a:	d511      	bpl.n	9830 <__aeabi_d2iz+0x30>
    980c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    9810:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    9814:	d912      	bls.n	983c <__aeabi_d2iz+0x3c>
    9816:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    981a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    981e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    9822:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    9826:	fa23 f002 	lsr.w	r0, r3, r2
    982a:	bf18      	it	ne
    982c:	4240      	negne	r0, r0
    982e:	4770      	bx	lr
    9830:	f04f 0000 	mov.w	r0, #0
    9834:	4770      	bx	lr
    9836:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    983a:	d105      	bne.n	9848 <__aeabi_d2iz+0x48>
    983c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    9840:	bf08      	it	eq
    9842:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    9846:	4770      	bx	lr
    9848:	f04f 0000 	mov.w	r0, #0
    984c:	4770      	bx	lr
    984e:	bf00      	nop

00009850 <__aeabi_uldivmod>:
    9850:	b94b      	cbnz	r3, 9866 <__aeabi_uldivmod+0x16>
    9852:	b942      	cbnz	r2, 9866 <__aeabi_uldivmod+0x16>
    9854:	2900      	cmp	r1, #0
    9856:	bf08      	it	eq
    9858:	2800      	cmpeq	r0, #0
    985a:	d002      	beq.n	9862 <__aeabi_uldivmod+0x12>
    985c:	f04f 31ff 	mov.w	r1, #4294967295
    9860:	4608      	mov	r0, r1
    9862:	f7ff bb79 	b.w	8f58 <__aeabi_idiv0>
    9866:	b082      	sub	sp, #8
    9868:	46ec      	mov	ip, sp
    986a:	e92d 5000 	stmdb	sp!, {ip, lr}
    986e:	f000 f805 	bl	987c <__gnu_uldivmod_helper>
    9872:	f8dd e004 	ldr.w	lr, [sp, #4]
    9876:	b002      	add	sp, #8
    9878:	bc0c      	pop	{r2, r3}
    987a:	4770      	bx	lr

0000987c <__gnu_uldivmod_helper>:
    987c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    987e:	4614      	mov	r4, r2
    9880:	461d      	mov	r5, r3
    9882:	4606      	mov	r6, r0
    9884:	460f      	mov	r7, r1
    9886:	f000 f9d7 	bl	9c38 <__udivdi3>
    988a:	fb00 f505 	mul.w	r5, r0, r5
    988e:	fba0 2304 	umull	r2, r3, r0, r4
    9892:	fb04 5401 	mla	r4, r4, r1, r5
    9896:	18e3      	adds	r3, r4, r3
    9898:	1ab6      	subs	r6, r6, r2
    989a:	eb67 0703 	sbc.w	r7, r7, r3
    989e:	9b06      	ldr	r3, [sp, #24]
    98a0:	e9c3 6700 	strd	r6, r7, [r3]
    98a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    98a6:	bf00      	nop

000098a8 <__gnu_ldivmod_helper>:
    98a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    98aa:	4614      	mov	r4, r2
    98ac:	461d      	mov	r5, r3
    98ae:	4606      	mov	r6, r0
    98b0:	460f      	mov	r7, r1
    98b2:	f000 f80f 	bl	98d4 <__divdi3>
    98b6:	fb00 f505 	mul.w	r5, r0, r5
    98ba:	fba0 2304 	umull	r2, r3, r0, r4
    98be:	fb04 5401 	mla	r4, r4, r1, r5
    98c2:	18e3      	adds	r3, r4, r3
    98c4:	1ab6      	subs	r6, r6, r2
    98c6:	eb67 0703 	sbc.w	r7, r7, r3
    98ca:	9b06      	ldr	r3, [sp, #24]
    98cc:	e9c3 6700 	strd	r6, r7, [r3]
    98d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    98d2:	bf00      	nop

000098d4 <__divdi3>:
    98d4:	2900      	cmp	r1, #0
    98d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    98da:	b085      	sub	sp, #20
    98dc:	f2c0 80c8 	blt.w	9a70 <__divdi3+0x19c>
    98e0:	2600      	movs	r6, #0
    98e2:	2b00      	cmp	r3, #0
    98e4:	f2c0 80bf 	blt.w	9a66 <__divdi3+0x192>
    98e8:	4689      	mov	r9, r1
    98ea:	4614      	mov	r4, r2
    98ec:	4605      	mov	r5, r0
    98ee:	469b      	mov	fp, r3
    98f0:	2b00      	cmp	r3, #0
    98f2:	d14a      	bne.n	998a <__divdi3+0xb6>
    98f4:	428a      	cmp	r2, r1
    98f6:	d957      	bls.n	99a8 <__divdi3+0xd4>
    98f8:	fab2 f382 	clz	r3, r2
    98fc:	b153      	cbz	r3, 9914 <__divdi3+0x40>
    98fe:	f1c3 0020 	rsb	r0, r3, #32
    9902:	fa01 f903 	lsl.w	r9, r1, r3
    9906:	fa25 f800 	lsr.w	r8, r5, r0
    990a:	fa12 f403 	lsls.w	r4, r2, r3
    990e:	409d      	lsls	r5, r3
    9910:	ea48 0909 	orr.w	r9, r8, r9
    9914:	0c27      	lsrs	r7, r4, #16
    9916:	4648      	mov	r0, r9
    9918:	4639      	mov	r1, r7
    991a:	fa1f fb84 	uxth.w	fp, r4
    991e:	f7ff f9df 	bl	8ce0 <__aeabi_uidiv>
    9922:	4639      	mov	r1, r7
    9924:	4682      	mov	sl, r0
    9926:	4648      	mov	r0, r9
    9928:	f7ff fb08 	bl	8f3c <__aeabi_uidivmod>
    992c:	0c2a      	lsrs	r2, r5, #16
    992e:	fb0b f30a 	mul.w	r3, fp, sl
    9932:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    9936:	454b      	cmp	r3, r9
    9938:	d909      	bls.n	994e <__divdi3+0x7a>
    993a:	eb19 0904 	adds.w	r9, r9, r4
    993e:	f10a 3aff 	add.w	sl, sl, #4294967295
    9942:	d204      	bcs.n	994e <__divdi3+0x7a>
    9944:	454b      	cmp	r3, r9
    9946:	bf84      	itt	hi
    9948:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    994c:	44a1      	addhi	r9, r4
    994e:	ebc3 0909 	rsb	r9, r3, r9
    9952:	4639      	mov	r1, r7
    9954:	4648      	mov	r0, r9
    9956:	b2ad      	uxth	r5, r5
    9958:	f7ff f9c2 	bl	8ce0 <__aeabi_uidiv>
    995c:	4639      	mov	r1, r7
    995e:	4680      	mov	r8, r0
    9960:	4648      	mov	r0, r9
    9962:	f7ff faeb 	bl	8f3c <__aeabi_uidivmod>
    9966:	fb0b fb08 	mul.w	fp, fp, r8
    996a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    996e:	45ab      	cmp	fp, r5
    9970:	d907      	bls.n	9982 <__divdi3+0xae>
    9972:	192d      	adds	r5, r5, r4
    9974:	f108 38ff 	add.w	r8, r8, #4294967295
    9978:	d203      	bcs.n	9982 <__divdi3+0xae>
    997a:	45ab      	cmp	fp, r5
    997c:	bf88      	it	hi
    997e:	f108 38ff 	addhi.w	r8, r8, #4294967295
    9982:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    9986:	2700      	movs	r7, #0
    9988:	e003      	b.n	9992 <__divdi3+0xbe>
    998a:	428b      	cmp	r3, r1
    998c:	d957      	bls.n	9a3e <__divdi3+0x16a>
    998e:	2700      	movs	r7, #0
    9990:	46b8      	mov	r8, r7
    9992:	4642      	mov	r2, r8
    9994:	463b      	mov	r3, r7
    9996:	b116      	cbz	r6, 999e <__divdi3+0xca>
    9998:	4252      	negs	r2, r2
    999a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    999e:	4619      	mov	r1, r3
    99a0:	4610      	mov	r0, r2
    99a2:	b005      	add	sp, #20
    99a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    99a8:	b922      	cbnz	r2, 99b4 <__divdi3+0xe0>
    99aa:	4611      	mov	r1, r2
    99ac:	2001      	movs	r0, #1
    99ae:	f7ff f997 	bl	8ce0 <__aeabi_uidiv>
    99b2:	4604      	mov	r4, r0
    99b4:	fab4 f884 	clz	r8, r4
    99b8:	f1b8 0f00 	cmp.w	r8, #0
    99bc:	d15e      	bne.n	9a7c <__divdi3+0x1a8>
    99be:	ebc4 0809 	rsb	r8, r4, r9
    99c2:	0c27      	lsrs	r7, r4, #16
    99c4:	fa1f f984 	uxth.w	r9, r4
    99c8:	2101      	movs	r1, #1
    99ca:	9102      	str	r1, [sp, #8]
    99cc:	4639      	mov	r1, r7
    99ce:	4640      	mov	r0, r8
    99d0:	f7ff f986 	bl	8ce0 <__aeabi_uidiv>
    99d4:	4639      	mov	r1, r7
    99d6:	4682      	mov	sl, r0
    99d8:	4640      	mov	r0, r8
    99da:	f7ff faaf 	bl	8f3c <__aeabi_uidivmod>
    99de:	ea4f 4815 	mov.w	r8, r5, lsr #16
    99e2:	fb09 f30a 	mul.w	r3, r9, sl
    99e6:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    99ea:	455b      	cmp	r3, fp
    99ec:	d909      	bls.n	9a02 <__divdi3+0x12e>
    99ee:	eb1b 0b04 	adds.w	fp, fp, r4
    99f2:	f10a 3aff 	add.w	sl, sl, #4294967295
    99f6:	d204      	bcs.n	9a02 <__divdi3+0x12e>
    99f8:	455b      	cmp	r3, fp
    99fa:	bf84      	itt	hi
    99fc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9a00:	44a3      	addhi	fp, r4
    9a02:	ebc3 0b0b 	rsb	fp, r3, fp
    9a06:	4639      	mov	r1, r7
    9a08:	4658      	mov	r0, fp
    9a0a:	b2ad      	uxth	r5, r5
    9a0c:	f7ff f968 	bl	8ce0 <__aeabi_uidiv>
    9a10:	4639      	mov	r1, r7
    9a12:	4680      	mov	r8, r0
    9a14:	4658      	mov	r0, fp
    9a16:	f7ff fa91 	bl	8f3c <__aeabi_uidivmod>
    9a1a:	fb09 f908 	mul.w	r9, r9, r8
    9a1e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    9a22:	45a9      	cmp	r9, r5
    9a24:	d907      	bls.n	9a36 <__divdi3+0x162>
    9a26:	192d      	adds	r5, r5, r4
    9a28:	f108 38ff 	add.w	r8, r8, #4294967295
    9a2c:	d203      	bcs.n	9a36 <__divdi3+0x162>
    9a2e:	45a9      	cmp	r9, r5
    9a30:	bf88      	it	hi
    9a32:	f108 38ff 	addhi.w	r8, r8, #4294967295
    9a36:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    9a3a:	9f02      	ldr	r7, [sp, #8]
    9a3c:	e7a9      	b.n	9992 <__divdi3+0xbe>
    9a3e:	fab3 f783 	clz	r7, r3
    9a42:	2f00      	cmp	r7, #0
    9a44:	d168      	bne.n	9b18 <__divdi3+0x244>
    9a46:	428b      	cmp	r3, r1
    9a48:	bf2c      	ite	cs
    9a4a:	f04f 0900 	movcs.w	r9, #0
    9a4e:	f04f 0901 	movcc.w	r9, #1
    9a52:	4282      	cmp	r2, r0
    9a54:	bf8c      	ite	hi
    9a56:	464c      	movhi	r4, r9
    9a58:	f049 0401 	orrls.w	r4, r9, #1
    9a5c:	2c00      	cmp	r4, #0
    9a5e:	d096      	beq.n	998e <__divdi3+0xba>
    9a60:	f04f 0801 	mov.w	r8, #1
    9a64:	e795      	b.n	9992 <__divdi3+0xbe>
    9a66:	4252      	negs	r2, r2
    9a68:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    9a6c:	43f6      	mvns	r6, r6
    9a6e:	e73b      	b.n	98e8 <__divdi3+0x14>
    9a70:	4240      	negs	r0, r0
    9a72:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    9a76:	f04f 36ff 	mov.w	r6, #4294967295
    9a7a:	e732      	b.n	98e2 <__divdi3+0xe>
    9a7c:	fa04 f408 	lsl.w	r4, r4, r8
    9a80:	f1c8 0720 	rsb	r7, r8, #32
    9a84:	fa35 f307 	lsrs.w	r3, r5, r7
    9a88:	fa29 fa07 	lsr.w	sl, r9, r7
    9a8c:	0c27      	lsrs	r7, r4, #16
    9a8e:	fa09 fb08 	lsl.w	fp, r9, r8
    9a92:	4639      	mov	r1, r7
    9a94:	4650      	mov	r0, sl
    9a96:	ea43 020b 	orr.w	r2, r3, fp
    9a9a:	9202      	str	r2, [sp, #8]
    9a9c:	f7ff f920 	bl	8ce0 <__aeabi_uidiv>
    9aa0:	4639      	mov	r1, r7
    9aa2:	fa1f f984 	uxth.w	r9, r4
    9aa6:	4683      	mov	fp, r0
    9aa8:	4650      	mov	r0, sl
    9aaa:	f7ff fa47 	bl	8f3c <__aeabi_uidivmod>
    9aae:	9802      	ldr	r0, [sp, #8]
    9ab0:	fb09 f20b 	mul.w	r2, r9, fp
    9ab4:	0c03      	lsrs	r3, r0, #16
    9ab6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    9aba:	429a      	cmp	r2, r3
    9abc:	d904      	bls.n	9ac8 <__divdi3+0x1f4>
    9abe:	191b      	adds	r3, r3, r4
    9ac0:	f10b 3bff 	add.w	fp, fp, #4294967295
    9ac4:	f0c0 80b1 	bcc.w	9c2a <__divdi3+0x356>
    9ac8:	1a9b      	subs	r3, r3, r2
    9aca:	4639      	mov	r1, r7
    9acc:	4618      	mov	r0, r3
    9ace:	9301      	str	r3, [sp, #4]
    9ad0:	f7ff f906 	bl	8ce0 <__aeabi_uidiv>
    9ad4:	9901      	ldr	r1, [sp, #4]
    9ad6:	4682      	mov	sl, r0
    9ad8:	4608      	mov	r0, r1
    9ada:	4639      	mov	r1, r7
    9adc:	f7ff fa2e 	bl	8f3c <__aeabi_uidivmod>
    9ae0:	f8dd c008 	ldr.w	ip, [sp, #8]
    9ae4:	fb09 f30a 	mul.w	r3, r9, sl
    9ae8:	fa1f f08c 	uxth.w	r0, ip
    9aec:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    9af0:	4293      	cmp	r3, r2
    9af2:	d908      	bls.n	9b06 <__divdi3+0x232>
    9af4:	1912      	adds	r2, r2, r4
    9af6:	f10a 3aff 	add.w	sl, sl, #4294967295
    9afa:	d204      	bcs.n	9b06 <__divdi3+0x232>
    9afc:	4293      	cmp	r3, r2
    9afe:	bf84      	itt	hi
    9b00:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9b04:	1912      	addhi	r2, r2, r4
    9b06:	fa05 f508 	lsl.w	r5, r5, r8
    9b0a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    9b0e:	ebc3 0802 	rsb	r8, r3, r2
    9b12:	f8cd e008 	str.w	lr, [sp, #8]
    9b16:	e759      	b.n	99cc <__divdi3+0xf8>
    9b18:	f1c7 0020 	rsb	r0, r7, #32
    9b1c:	fa03 fa07 	lsl.w	sl, r3, r7
    9b20:	40c2      	lsrs	r2, r0
    9b22:	fa35 f300 	lsrs.w	r3, r5, r0
    9b26:	ea42 0b0a 	orr.w	fp, r2, sl
    9b2a:	fa21 f800 	lsr.w	r8, r1, r0
    9b2e:	fa01 f907 	lsl.w	r9, r1, r7
    9b32:	4640      	mov	r0, r8
    9b34:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    9b38:	ea43 0109 	orr.w	r1, r3, r9
    9b3c:	9102      	str	r1, [sp, #8]
    9b3e:	4651      	mov	r1, sl
    9b40:	fa1f f28b 	uxth.w	r2, fp
    9b44:	9203      	str	r2, [sp, #12]
    9b46:	f7ff f8cb 	bl	8ce0 <__aeabi_uidiv>
    9b4a:	4651      	mov	r1, sl
    9b4c:	4681      	mov	r9, r0
    9b4e:	4640      	mov	r0, r8
    9b50:	f7ff f9f4 	bl	8f3c <__aeabi_uidivmod>
    9b54:	9b03      	ldr	r3, [sp, #12]
    9b56:	f8dd c008 	ldr.w	ip, [sp, #8]
    9b5a:	fb03 f209 	mul.w	r2, r3, r9
    9b5e:	ea4f 401c 	mov.w	r0, ip, lsr #16
    9b62:	fa14 f307 	lsls.w	r3, r4, r7
    9b66:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    9b6a:	42a2      	cmp	r2, r4
    9b6c:	d904      	bls.n	9b78 <__divdi3+0x2a4>
    9b6e:	eb14 040b 	adds.w	r4, r4, fp
    9b72:	f109 39ff 	add.w	r9, r9, #4294967295
    9b76:	d352      	bcc.n	9c1e <__divdi3+0x34a>
    9b78:	1aa4      	subs	r4, r4, r2
    9b7a:	4651      	mov	r1, sl
    9b7c:	4620      	mov	r0, r4
    9b7e:	9301      	str	r3, [sp, #4]
    9b80:	f7ff f8ae 	bl	8ce0 <__aeabi_uidiv>
    9b84:	4651      	mov	r1, sl
    9b86:	4680      	mov	r8, r0
    9b88:	4620      	mov	r0, r4
    9b8a:	f7ff f9d7 	bl	8f3c <__aeabi_uidivmod>
    9b8e:	9803      	ldr	r0, [sp, #12]
    9b90:	f8dd c008 	ldr.w	ip, [sp, #8]
    9b94:	fb00 f208 	mul.w	r2, r0, r8
    9b98:	fa1f f38c 	uxth.w	r3, ip
    9b9c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    9ba0:	9b01      	ldr	r3, [sp, #4]
    9ba2:	4282      	cmp	r2, r0
    9ba4:	d904      	bls.n	9bb0 <__divdi3+0x2dc>
    9ba6:	eb10 000b 	adds.w	r0, r0, fp
    9baa:	f108 38ff 	add.w	r8, r8, #4294967295
    9bae:	d330      	bcc.n	9c12 <__divdi3+0x33e>
    9bb0:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    9bb4:	fa1f fc83 	uxth.w	ip, r3
    9bb8:	0c1b      	lsrs	r3, r3, #16
    9bba:	1a80      	subs	r0, r0, r2
    9bbc:	fa1f fe88 	uxth.w	lr, r8
    9bc0:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    9bc4:	fb0c f90e 	mul.w	r9, ip, lr
    9bc8:	fb0c fc0a 	mul.w	ip, ip, sl
    9bcc:	fb03 c10e 	mla	r1, r3, lr, ip
    9bd0:	fb03 f20a 	mul.w	r2, r3, sl
    9bd4:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    9bd8:	458c      	cmp	ip, r1
    9bda:	bf88      	it	hi
    9bdc:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    9be0:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    9be4:	4570      	cmp	r0, lr
    9be6:	d310      	bcc.n	9c0a <__divdi3+0x336>
    9be8:	fa1f f989 	uxth.w	r9, r9
    9bec:	fa05 f707 	lsl.w	r7, r5, r7
    9bf0:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    9bf4:	bf14      	ite	ne
    9bf6:	2200      	movne	r2, #0
    9bf8:	2201      	moveq	r2, #1
    9bfa:	4287      	cmp	r7, r0
    9bfc:	bf2c      	ite	cs
    9bfe:	2700      	movcs	r7, #0
    9c00:	f002 0701 	andcc.w	r7, r2, #1
    9c04:	2f00      	cmp	r7, #0
    9c06:	f43f aec4 	beq.w	9992 <__divdi3+0xbe>
    9c0a:	f108 38ff 	add.w	r8, r8, #4294967295
    9c0e:	2700      	movs	r7, #0
    9c10:	e6bf      	b.n	9992 <__divdi3+0xbe>
    9c12:	4282      	cmp	r2, r0
    9c14:	bf84      	itt	hi
    9c16:	4458      	addhi	r0, fp
    9c18:	f108 38ff 	addhi.w	r8, r8, #4294967295
    9c1c:	e7c8      	b.n	9bb0 <__divdi3+0x2dc>
    9c1e:	42a2      	cmp	r2, r4
    9c20:	bf84      	itt	hi
    9c22:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9c26:	445c      	addhi	r4, fp
    9c28:	e7a6      	b.n	9b78 <__divdi3+0x2a4>
    9c2a:	429a      	cmp	r2, r3
    9c2c:	bf84      	itt	hi
    9c2e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9c32:	191b      	addhi	r3, r3, r4
    9c34:	e748      	b.n	9ac8 <__divdi3+0x1f4>
    9c36:	bf00      	nop

00009c38 <__udivdi3>:
    9c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9c3c:	460c      	mov	r4, r1
    9c3e:	b083      	sub	sp, #12
    9c40:	4680      	mov	r8, r0
    9c42:	4616      	mov	r6, r2
    9c44:	4689      	mov	r9, r1
    9c46:	461f      	mov	r7, r3
    9c48:	4615      	mov	r5, r2
    9c4a:	468a      	mov	sl, r1
    9c4c:	2b00      	cmp	r3, #0
    9c4e:	d14b      	bne.n	9ce8 <__udivdi3+0xb0>
    9c50:	428a      	cmp	r2, r1
    9c52:	d95c      	bls.n	9d0e <__udivdi3+0xd6>
    9c54:	fab2 f382 	clz	r3, r2
    9c58:	b15b      	cbz	r3, 9c72 <__udivdi3+0x3a>
    9c5a:	f1c3 0020 	rsb	r0, r3, #32
    9c5e:	fa01 fa03 	lsl.w	sl, r1, r3
    9c62:	fa28 f200 	lsr.w	r2, r8, r0
    9c66:	fa16 f503 	lsls.w	r5, r6, r3
    9c6a:	fa08 f803 	lsl.w	r8, r8, r3
    9c6e:	ea42 0a0a 	orr.w	sl, r2, sl
    9c72:	0c2e      	lsrs	r6, r5, #16
    9c74:	4650      	mov	r0, sl
    9c76:	4631      	mov	r1, r6
    9c78:	b2af      	uxth	r7, r5
    9c7a:	f7ff f831 	bl	8ce0 <__aeabi_uidiv>
    9c7e:	4631      	mov	r1, r6
    9c80:	ea4f 4418 	mov.w	r4, r8, lsr #16
    9c84:	4681      	mov	r9, r0
    9c86:	4650      	mov	r0, sl
    9c88:	f7ff f958 	bl	8f3c <__aeabi_uidivmod>
    9c8c:	fb07 f309 	mul.w	r3, r7, r9
    9c90:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    9c94:	4553      	cmp	r3, sl
    9c96:	d909      	bls.n	9cac <__udivdi3+0x74>
    9c98:	eb1a 0a05 	adds.w	sl, sl, r5
    9c9c:	f109 39ff 	add.w	r9, r9, #4294967295
    9ca0:	d204      	bcs.n	9cac <__udivdi3+0x74>
    9ca2:	4553      	cmp	r3, sl
    9ca4:	bf84      	itt	hi
    9ca6:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9caa:	44aa      	addhi	sl, r5
    9cac:	ebc3 0a0a 	rsb	sl, r3, sl
    9cb0:	4631      	mov	r1, r6
    9cb2:	4650      	mov	r0, sl
    9cb4:	fa1f f888 	uxth.w	r8, r8
    9cb8:	f7ff f812 	bl	8ce0 <__aeabi_uidiv>
    9cbc:	4631      	mov	r1, r6
    9cbe:	4604      	mov	r4, r0
    9cc0:	4650      	mov	r0, sl
    9cc2:	f7ff f93b 	bl	8f3c <__aeabi_uidivmod>
    9cc6:	fb07 f704 	mul.w	r7, r7, r4
    9cca:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    9cce:	4547      	cmp	r7, r8
    9cd0:	d906      	bls.n	9ce0 <__udivdi3+0xa8>
    9cd2:	3c01      	subs	r4, #1
    9cd4:	eb18 0805 	adds.w	r8, r8, r5
    9cd8:	d202      	bcs.n	9ce0 <__udivdi3+0xa8>
    9cda:	4547      	cmp	r7, r8
    9cdc:	bf88      	it	hi
    9cde:	3c01      	subhi	r4, #1
    9ce0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9ce4:	2600      	movs	r6, #0
    9ce6:	e05c      	b.n	9da2 <__udivdi3+0x16a>
    9ce8:	428b      	cmp	r3, r1
    9cea:	d858      	bhi.n	9d9e <__udivdi3+0x166>
    9cec:	fab3 f683 	clz	r6, r3
    9cf0:	2e00      	cmp	r6, #0
    9cf2:	d15b      	bne.n	9dac <__udivdi3+0x174>
    9cf4:	428b      	cmp	r3, r1
    9cf6:	bf2c      	ite	cs
    9cf8:	2200      	movcs	r2, #0
    9cfa:	2201      	movcc	r2, #1
    9cfc:	4285      	cmp	r5, r0
    9cfe:	bf8c      	ite	hi
    9d00:	4615      	movhi	r5, r2
    9d02:	f042 0501 	orrls.w	r5, r2, #1
    9d06:	2d00      	cmp	r5, #0
    9d08:	d049      	beq.n	9d9e <__udivdi3+0x166>
    9d0a:	2401      	movs	r4, #1
    9d0c:	e049      	b.n	9da2 <__udivdi3+0x16a>
    9d0e:	b922      	cbnz	r2, 9d1a <__udivdi3+0xe2>
    9d10:	4611      	mov	r1, r2
    9d12:	2001      	movs	r0, #1
    9d14:	f7fe ffe4 	bl	8ce0 <__aeabi_uidiv>
    9d18:	4605      	mov	r5, r0
    9d1a:	fab5 f685 	clz	r6, r5
    9d1e:	2e00      	cmp	r6, #0
    9d20:	f040 80ba 	bne.w	9e98 <__udivdi3+0x260>
    9d24:	1b64      	subs	r4, r4, r5
    9d26:	0c2f      	lsrs	r7, r5, #16
    9d28:	fa1f fa85 	uxth.w	sl, r5
    9d2c:	2601      	movs	r6, #1
    9d2e:	4639      	mov	r1, r7
    9d30:	4620      	mov	r0, r4
    9d32:	f7fe ffd5 	bl	8ce0 <__aeabi_uidiv>
    9d36:	4639      	mov	r1, r7
    9d38:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    9d3c:	4681      	mov	r9, r0
    9d3e:	4620      	mov	r0, r4
    9d40:	f7ff f8fc 	bl	8f3c <__aeabi_uidivmod>
    9d44:	fb0a f309 	mul.w	r3, sl, r9
    9d48:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    9d4c:	455b      	cmp	r3, fp
    9d4e:	d909      	bls.n	9d64 <__udivdi3+0x12c>
    9d50:	eb1b 0b05 	adds.w	fp, fp, r5
    9d54:	f109 39ff 	add.w	r9, r9, #4294967295
    9d58:	d204      	bcs.n	9d64 <__udivdi3+0x12c>
    9d5a:	455b      	cmp	r3, fp
    9d5c:	bf84      	itt	hi
    9d5e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9d62:	44ab      	addhi	fp, r5
    9d64:	ebc3 0b0b 	rsb	fp, r3, fp
    9d68:	4639      	mov	r1, r7
    9d6a:	4658      	mov	r0, fp
    9d6c:	fa1f f888 	uxth.w	r8, r8
    9d70:	f7fe ffb6 	bl	8ce0 <__aeabi_uidiv>
    9d74:	4639      	mov	r1, r7
    9d76:	4604      	mov	r4, r0
    9d78:	4658      	mov	r0, fp
    9d7a:	f7ff f8df 	bl	8f3c <__aeabi_uidivmod>
    9d7e:	fb0a fa04 	mul.w	sl, sl, r4
    9d82:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    9d86:	45c2      	cmp	sl, r8
    9d88:	d906      	bls.n	9d98 <__udivdi3+0x160>
    9d8a:	3c01      	subs	r4, #1
    9d8c:	eb18 0805 	adds.w	r8, r8, r5
    9d90:	d202      	bcs.n	9d98 <__udivdi3+0x160>
    9d92:	45c2      	cmp	sl, r8
    9d94:	bf88      	it	hi
    9d96:	3c01      	subhi	r4, #1
    9d98:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9d9c:	e001      	b.n	9da2 <__udivdi3+0x16a>
    9d9e:	2600      	movs	r6, #0
    9da0:	4634      	mov	r4, r6
    9da2:	4631      	mov	r1, r6
    9da4:	4620      	mov	r0, r4
    9da6:	b003      	add	sp, #12
    9da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9dac:	f1c6 0020 	rsb	r0, r6, #32
    9db0:	40b3      	lsls	r3, r6
    9db2:	fa32 f700 	lsrs.w	r7, r2, r0
    9db6:	fa21 fb00 	lsr.w	fp, r1, r0
    9dba:	431f      	orrs	r7, r3
    9dbc:	fa14 f206 	lsls.w	r2, r4, r6
    9dc0:	fa28 f100 	lsr.w	r1, r8, r0
    9dc4:	4658      	mov	r0, fp
    9dc6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    9dca:	4311      	orrs	r1, r2
    9dcc:	9100      	str	r1, [sp, #0]
    9dce:	4651      	mov	r1, sl
    9dd0:	b2bb      	uxth	r3, r7
    9dd2:	9301      	str	r3, [sp, #4]
    9dd4:	f7fe ff84 	bl	8ce0 <__aeabi_uidiv>
    9dd8:	4651      	mov	r1, sl
    9dda:	40b5      	lsls	r5, r6
    9ddc:	4681      	mov	r9, r0
    9dde:	4658      	mov	r0, fp
    9de0:	f7ff f8ac 	bl	8f3c <__aeabi_uidivmod>
    9de4:	9c01      	ldr	r4, [sp, #4]
    9de6:	9800      	ldr	r0, [sp, #0]
    9de8:	fb04 f309 	mul.w	r3, r4, r9
    9dec:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    9df0:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    9df4:	455b      	cmp	r3, fp
    9df6:	d905      	bls.n	9e04 <__udivdi3+0x1cc>
    9df8:	eb1b 0b07 	adds.w	fp, fp, r7
    9dfc:	f109 39ff 	add.w	r9, r9, #4294967295
    9e00:	f0c0 808e 	bcc.w	9f20 <__udivdi3+0x2e8>
    9e04:	ebc3 0b0b 	rsb	fp, r3, fp
    9e08:	4651      	mov	r1, sl
    9e0a:	4658      	mov	r0, fp
    9e0c:	f7fe ff68 	bl	8ce0 <__aeabi_uidiv>
    9e10:	4651      	mov	r1, sl
    9e12:	4604      	mov	r4, r0
    9e14:	4658      	mov	r0, fp
    9e16:	f7ff f891 	bl	8f3c <__aeabi_uidivmod>
    9e1a:	9801      	ldr	r0, [sp, #4]
    9e1c:	9a00      	ldr	r2, [sp, #0]
    9e1e:	fb00 f304 	mul.w	r3, r0, r4
    9e22:	fa1f fc82 	uxth.w	ip, r2
    9e26:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    9e2a:	4293      	cmp	r3, r2
    9e2c:	d906      	bls.n	9e3c <__udivdi3+0x204>
    9e2e:	3c01      	subs	r4, #1
    9e30:	19d2      	adds	r2, r2, r7
    9e32:	d203      	bcs.n	9e3c <__udivdi3+0x204>
    9e34:	4293      	cmp	r3, r2
    9e36:	d901      	bls.n	9e3c <__udivdi3+0x204>
    9e38:	19d2      	adds	r2, r2, r7
    9e3a:	3c01      	subs	r4, #1
    9e3c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9e40:	b2a8      	uxth	r0, r5
    9e42:	1ad2      	subs	r2, r2, r3
    9e44:	0c2d      	lsrs	r5, r5, #16
    9e46:	fa1f fc84 	uxth.w	ip, r4
    9e4a:	0c23      	lsrs	r3, r4, #16
    9e4c:	fb00 f70c 	mul.w	r7, r0, ip
    9e50:	fb00 fe03 	mul.w	lr, r0, r3
    9e54:	fb05 e10c 	mla	r1, r5, ip, lr
    9e58:	fb05 f503 	mul.w	r5, r5, r3
    9e5c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    9e60:	458e      	cmp	lr, r1
    9e62:	bf88      	it	hi
    9e64:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    9e68:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    9e6c:	42aa      	cmp	r2, r5
    9e6e:	d310      	bcc.n	9e92 <__udivdi3+0x25a>
    9e70:	b2bf      	uxth	r7, r7
    9e72:	fa08 f606 	lsl.w	r6, r8, r6
    9e76:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    9e7a:	bf14      	ite	ne
    9e7c:	f04f 0e00 	movne.w	lr, #0
    9e80:	f04f 0e01 	moveq.w	lr, #1
    9e84:	4296      	cmp	r6, r2
    9e86:	bf2c      	ite	cs
    9e88:	2600      	movcs	r6, #0
    9e8a:	f00e 0601 	andcc.w	r6, lr, #1
    9e8e:	2e00      	cmp	r6, #0
    9e90:	d087      	beq.n	9da2 <__udivdi3+0x16a>
    9e92:	3c01      	subs	r4, #1
    9e94:	2600      	movs	r6, #0
    9e96:	e784      	b.n	9da2 <__udivdi3+0x16a>
    9e98:	40b5      	lsls	r5, r6
    9e9a:	f1c6 0120 	rsb	r1, r6, #32
    9e9e:	fa24 f901 	lsr.w	r9, r4, r1
    9ea2:	fa28 f201 	lsr.w	r2, r8, r1
    9ea6:	0c2f      	lsrs	r7, r5, #16
    9ea8:	40b4      	lsls	r4, r6
    9eaa:	4639      	mov	r1, r7
    9eac:	4648      	mov	r0, r9
    9eae:	4322      	orrs	r2, r4
    9eb0:	9200      	str	r2, [sp, #0]
    9eb2:	f7fe ff15 	bl	8ce0 <__aeabi_uidiv>
    9eb6:	4639      	mov	r1, r7
    9eb8:	fa1f fa85 	uxth.w	sl, r5
    9ebc:	4683      	mov	fp, r0
    9ebe:	4648      	mov	r0, r9
    9ec0:	f7ff f83c 	bl	8f3c <__aeabi_uidivmod>
    9ec4:	9b00      	ldr	r3, [sp, #0]
    9ec6:	0c1a      	lsrs	r2, r3, #16
    9ec8:	fb0a f30b 	mul.w	r3, sl, fp
    9ecc:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    9ed0:	42a3      	cmp	r3, r4
    9ed2:	d903      	bls.n	9edc <__udivdi3+0x2a4>
    9ed4:	1964      	adds	r4, r4, r5
    9ed6:	f10b 3bff 	add.w	fp, fp, #4294967295
    9eda:	d327      	bcc.n	9f2c <__udivdi3+0x2f4>
    9edc:	1ae4      	subs	r4, r4, r3
    9ede:	4639      	mov	r1, r7
    9ee0:	4620      	mov	r0, r4
    9ee2:	f7fe fefd 	bl	8ce0 <__aeabi_uidiv>
    9ee6:	4639      	mov	r1, r7
    9ee8:	4681      	mov	r9, r0
    9eea:	4620      	mov	r0, r4
    9eec:	f7ff f826 	bl	8f3c <__aeabi_uidivmod>
    9ef0:	9800      	ldr	r0, [sp, #0]
    9ef2:	fb0a f309 	mul.w	r3, sl, r9
    9ef6:	fa1f fc80 	uxth.w	ip, r0
    9efa:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    9efe:	42a3      	cmp	r3, r4
    9f00:	d908      	bls.n	9f14 <__udivdi3+0x2dc>
    9f02:	1964      	adds	r4, r4, r5
    9f04:	f109 39ff 	add.w	r9, r9, #4294967295
    9f08:	d204      	bcs.n	9f14 <__udivdi3+0x2dc>
    9f0a:	42a3      	cmp	r3, r4
    9f0c:	bf84      	itt	hi
    9f0e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9f12:	1964      	addhi	r4, r4, r5
    9f14:	fa08 f806 	lsl.w	r8, r8, r6
    9f18:	1ae4      	subs	r4, r4, r3
    9f1a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    9f1e:	e706      	b.n	9d2e <__udivdi3+0xf6>
    9f20:	455b      	cmp	r3, fp
    9f22:	bf84      	itt	hi
    9f24:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9f28:	44bb      	addhi	fp, r7
    9f2a:	e76b      	b.n	9e04 <__udivdi3+0x1cc>
    9f2c:	42a3      	cmp	r3, r4
    9f2e:	bf84      	itt	hi
    9f30:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9f34:	1964      	addhi	r4, r4, r5
    9f36:	e7d1      	b.n	9edc <__udivdi3+0x2a4>

00009f38 <DAMAGED_THRESH>:
    9f38:	0023 0000 3123 000a 6559 7465 0000 0000     #...#1..Yeet....
    9f48:	3023 000a 0d31 0000 0d32 0000 0d33 0000     #0..1...2...3...
    9f58:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
    9f68:	6c6f 696c 6973 6e6f 000a 0000               ollision....

00009f74 <g_config_reg_lut>:
    9f74:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
    9f84:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
    9f94:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
    9fa4:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
    9fb4:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
    9fc4:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
    9fd4:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
    9fe4:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

00009ff4 <g_gpio_irqn_lut>:
    9ff4:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
    a004:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
    a014:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
    a024:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.
    a034:	2e2e 642f 6972 6576 7372 432f 726f 5565     ../drivers/CoreU
    a044:	5241 6154 6270 632f 726f 5f65 6175 7472     ARTapb/core_uart
    a054:	615f 6270 632e 0000 2e2e 642f 6972 6576     _apb.c..../drive
    a064:	7372 432f 726f 5365 4950 632f 726f 5f65     rs/CoreSPI/core_
    a074:	7073 2e69 0063 0000                         spi.c...

0000a07c <C.18.2576>:
    a07c:	0001 0000 0002 0000 0004 0000 0001 0000     ................

0000a08c <_global_impure_ptr>:
    a08c:	0030 2000 0043 0000 000a 0000               0.. C.......

0000a098 <blanks.3577>:
    a098:	2020 2020 2020 2020 2020 2020 2020 2020                     

0000a0a8 <zeroes.3578>:
    a0a8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
    a0b8:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
    a0c8:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
    a0d8:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
    a0e8:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
    a0f8:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
    a108:	614e 004e                                   NaN.

0000a10c <__sf_fake_stdin>:
	...

0000a12c <__sf_fake_stdout>:
	...

0000a14c <__sf_fake_stderr>:
	...

0000a16c <charset>:
    a16c:	a1a4 0000                                   ....

0000a170 <lconv>:
    a170:	a1a0 0000 a0c8 0000 a0c8 0000 a0c8 0000     ................
    a180:	a0c8 0000 a0c8 0000 a0c8 0000 a0c8 0000     ................
    a190:	a0c8 0000 a0c8 0000 ffff ffff ffff ffff     ................
    a1a0:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

0000a1b0 <__mprec_tens>:
    a1b0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
    a1c0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
    a1d0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
    a1e0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
    a1f0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
    a200:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
    a210:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
    a220:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
    a230:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
    a240:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
    a250:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
    a260:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
    a270:	9db4 79d9 7843 44ea                         ...yCx.D

0000a278 <p05.2463>:
    a278:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

0000a288 <__mprec_bigtens>:
    a288:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
    a298:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
    a2a8:	bf3c 7f73 4fdd 7515                         <.s..O.u

0000a2b0 <__mprec_tinytens>:
    a2b0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
    a2c0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
    a2d0:	6f43 64ac 0628 0ac8                         Co.d(...

0000a2d8 <_init>:
    a2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a2da:	bf00      	nop
    a2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a2de:	bc08      	pop	{r3}
    a2e0:	469e      	mov	lr, r3
    a2e2:	4770      	bx	lr

0000a2e4 <_fini>:
    a2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a2e6:	bf00      	nop
    a2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a2ea:	bc08      	pop	{r3}
    a2ec:	469e      	mov	lr, r3
    a2ee:	4770      	bx	lr

0000a2f0 <__frame_dummy_init_array_entry>:
    a2f0:	0485 0000                                   ....

0000a2f4 <__do_global_dtors_aux_fini_array_entry>:
    a2f4:	0471 0000                                   q...
