LIBRARY IEEE;
use IEEE.std_logic_1164.all;

entity Key_Scan is

Port(S: in std_logic_vector(1 downto 0); 
     C : out std_logic_vector(3 downto 0));
	 
end Key_Scan;

architecture scan of Key_Scan is

	component CounterDown
	port (
		CE : in std_logic;
		CLK : in std_logic;
		Q : out std_logic_vector(3 downto 0);
		RESET : in std_logic
	);
	end component;

begin

        
end scan;