// Seed: 2987580352
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output id_9,
    output logic id_10,
    output logic id_11,
    input wire id_12,
    input logic id_13,
    output reg id_14,
    output id_15,
    input logic id_16
);
  always @(posedge id_12[1 : 1] or id_6) id_14 <= id_4;
endmodule
