/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.30
Hash     : 8801a76
Date     : Jul 16 2024
Type     : Engineering
Log Time   : Tue Jul 16 06:10:39 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:279: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:280: warning: Timing checks are not supported.
 ... done, 0.03 seconds.
ELABORATING DESIGN
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:33: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:34: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:35: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././rtl/GJC19.v:36: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:185: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:194: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:203: warning: input port I is coerced to inout.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/GJC19/run_1/synth_1_1/synthesis/post_pnr_wrapper_GJC19_post_synth.v:212: warning: input port I is coerced to inout.
 ... done, 0.02RUNNING FUNCTORS
 seconds.
 -F cprop ...
 ... Iteration detected 5 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 -F nodangle ...
 ... 1 iterations deleted 374 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 374 dangling signals and 4 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.
CODE GENERATION
 ... invoking target_design
 ... done, 0.01STATISTICS
lex_string: add_count=5871 hit_count=40706
 seconds.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2279383f1" -f"/tmp/ivrlg279383f1" -p"/tmp/ivrli279383f1" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh279383f1" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_16_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
FST info: dumpfile tb.vcd opened for output.
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 1001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 1601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 1801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 2001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 2201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 2401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 2601000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 2801000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 3001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 3401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 3801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 4201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 4401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 4801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 5401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 5601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 5801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 6401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 6601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 6801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 7601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 7801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 8401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 8601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 8801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 9401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 9601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 9801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 10401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 10601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 10801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 11401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 11601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 11801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 12001000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12201000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 12601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 12801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 13001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 13201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 13401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 13601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 13801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 14001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 14201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 14401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 14601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 14801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 15001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 15401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 15801000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 16001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 16201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 16401000 
Data Mismatch: Actual output: 62, 0, Netlist Output 31, 0, Time: 16601000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 16801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 17601000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 17801000 
Data Mismatch: Actual output: 62, 1, Netlist Output 31, 1, Time: 18001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 18201000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 18401000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 18601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 18801000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19001000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19201000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 19401000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19601000 
Data Matched: Actual output: 63, 1, Netlist Output 63, 1, Time: 19801000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 20001000 
Data Matched: Actual output: 63, 0, Netlist Output 63, 0, Time: 20201000 
14 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16July/Validation/RTL_testcases/GJC-IO-Testcases/GJC19/results_dir/.././sim/co_sim_tb/co_sim_GJC19.v:50: $finish called at 20411000 (1ps)
