<stg><name>freq_serial</name>


<trans_list>

<trans id="1898" from="1" to="2">
<condition id="2569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="2" to="3">
<condition id="2584">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="2" to="2">
<condition id="2585">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="3" to="4">
<condition id="2575">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="3" to="3">
<condition id="2577">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="4" to="5">
<condition id="2579">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="4" to="4">
<condition id="2581">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="5" to="5">
<condition id="2583">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32">
<![CDATA[
.preheader22310.preheader:0  %seed_prev_prev_V = alloca i32

]]></node>
<StgValue><ssdm name="seed_prev_prev_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32">
<![CDATA[
.preheader22310.preheader:1  %enableThreeSerial = alloca i32

]]></node>
<StgValue><ssdm name="enableThreeSerial"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader22310.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %freqStream_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader22310.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([96 x i32]* %serialTwoStream_V), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader22310.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([112 x i32]* %serialThreeStream_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader22310.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %seed_V), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="0" op_1_bw="44">
<![CDATA[
.preheader22310.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i44 %n_V), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader22310.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 %offset_V), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader22310.preheader:8  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @freq_serial_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader22310.preheader:9  %offset_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %offset_V)

]]></node>
<StgValue><ssdm name="offset_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader22310.preheader:10  %n_V_read = call i44 @_ssdm_op_Read.s_axilite.i44(i44 %n_V)

]]></node>
<StgValue><ssdm name="n_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22310.preheader:11  %seed_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %seed_V)

]]></node>
<StgValue><ssdm name="seed_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader22310.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [16 x i8]* @p_str4, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader22310.preheader:13  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i32]* %freqStream_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader22310.preheader:14  call void (...)* @_ssdm_op_SpecInterface([32 x i32]* %freqStream_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [16 x i8]* @p_str4, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader22310.preheader:15  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([96 x i32]* %serialTwoStream_V, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader22310.preheader:16  call void (...)* @_ssdm_op_SpecInterface([96 x i32]* %serialTwoStream_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [16 x i8]* @p_str4, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader22310.preheader:17  %empty_10 = call i32 (...)* @_ssdm_op_SpecMemCore([112 x i32]* %serialThreeStream_V, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader22310.preheader:18  call void (...)* @_ssdm_op_SpecInterface([112 x i32]* %serialThreeStream_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [16 x i8]* @p_str4, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader22310.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i32 %seed_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [16 x i8]* @p_str4, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="0" op_1_bw="44" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader22310.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i44 %n_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [16 x i8]* @p_str4, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader22310.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i1 %offset_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [16 x i8]* @p_str4, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="2" op_0_bw="1">
<![CDATA[
.preheader22310.preheader:22  %tmp_169_cast = zext i1 %offset_V_read to i2

]]></node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader22310.preheader:23  %tmp_5 = shl i2 1, %tmp_169_cast

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:24  %r_V_215 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_215"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="2">
<![CDATA[
.preheader22310.preheader:25  %tmp_6 = zext i2 %r_V_215 to i32

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:26  %r_V_216 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 -2, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_216"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="3">
<![CDATA[
.preheader22310.preheader:27  %tmp_67 = zext i3 %r_V_216 to i32

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:28  %r_V_217 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 -1, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_217"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="3">
<![CDATA[
.preheader22310.preheader:29  %tmp_72 = zext i3 %r_V_217 to i32

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:30  %r_V_218 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -4, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_218"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="4">
<![CDATA[
.preheader22310.preheader:31  %tmp_77 = zext i4 %r_V_218 to i32

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:32  %r_V_219 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -3, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_219"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="4">
<![CDATA[
.preheader22310.preheader:33  %tmp_169 = zext i4 %r_V_219 to i32

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:34  %r_V_220 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -2, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_220"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="4">
<![CDATA[
.preheader22310.preheader:35  %tmp_170 = zext i4 %r_V_220 to i32

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:36  %r_V_221 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -1, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_221"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="4">
<![CDATA[
.preheader22310.preheader:37  %tmp_175 = zext i4 %r_V_221 to i32

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:38  %r_V_222 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 -8, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_222"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="5">
<![CDATA[
.preheader22310.preheader:39  %tmp_176 = zext i5 %r_V_222 to i32

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:40  %r_V_223 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 -7, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_223"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="5">
<![CDATA[
.preheader22310.preheader:41  %tmp_179 = zext i5 %r_V_223 to i32

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:42  %r_V_224 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 -6, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="5">
<![CDATA[
.preheader22310.preheader:43  %tmp_180 = zext i5 %r_V_224 to i32

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:44  %r_V_225 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 -5, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_225"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="5">
<![CDATA[
.preheader22310.preheader:45  %tmp_181 = zext i5 %r_V_225 to i32

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:46  %r_V_226 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 -4, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_226"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="5">
<![CDATA[
.preheader22310.preheader:47  %tmp_182 = zext i5 %r_V_226 to i32

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:48  %r_V_227 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 -3, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_227"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="5">
<![CDATA[
.preheader22310.preheader:49  %tmp_183 = zext i5 %r_V_227 to i32

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:50  %r_V_228 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 -2, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_228"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="5">
<![CDATA[
.preheader22310.preheader:51  %tmp_184 = zext i5 %r_V_228 to i32

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader22310.preheader:52  %r_V_229 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 -1, i1 %offset_V_read)

]]></node>
<StgValue><ssdm name="r_V_229"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="5">
<![CDATA[
.preheader22310.preheader:53  %tmp_193 = zext i5 %r_V_229 to i32

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22310.preheader:54  store i32 0, i32* %enableThreeSerial

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="0">
<![CDATA[
.preheader22310.preheader:55  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %r_V_214 = phi i32 [ %seed_V_read, %.preheader22310.preheader ], [ %r_V_51, %._crit_edge22321 ]

]]></node>
<StgValue><ssdm name="r_V_214"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %enableTwoSerial = phi i1 [ true, %.preheader22310.preheader ], [ %phitmp2, %._crit_edge22321 ]

]]></node>
<StgValue><ssdm name="enableTwoSerial"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="44" op_0_bw="44" op_1_bw="0">
<![CDATA[
:2  %i = phi i44 [ 0, %.preheader22310.preheader ], [ %i_4, %._crit_edge22321 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32">
<![CDATA[
:3  %seed_prev_prev_V_load = load i32* %seed_prev_prev_V

]]></node>
<StgValue><ssdm name="seed_prev_prev_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
:4  %exitcond3 = icmp eq i44 %i, %n_V_read

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:5  %i_4 = add i44 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %r_V_214, i32* %seed_prev_prev_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3, label %.preheader22305, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:0  %tmp_194 = trunc i32 %r_V_214 to i2

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:1  %r_V_16 = trunc i32 %r_V_214 to i1

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:2  %tmp_197 = trunc i32 %seed_prev_prev_V_load to i2

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:3  %tmp_192 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 10000, i32 5050, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:6  %tmp_9 = zext i1 %r_V_16 to i44

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:7  %freqCount_V_0_load = load i44* @freqCount_V_0, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_0_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:8  %tmp_s = add i44 %freqCount_V_0_load, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:9  store i44 %tmp_s, i44* @freqCount_V_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:10  %r_V_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 1)

]]></node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:11  %tmp_1 = zext i1 %r_V_17 to i44

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:12  %freqCount_V_1_load = load i44* @freqCount_V_1, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_1_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:13  %tmp_2 = add i44 %freqCount_V_1_load, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:14  store i44 %tmp_2, i44* @freqCount_V_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:15  %r_V_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 2)

]]></node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:16  %tmp_3 = zext i1 %r_V_18 to i44

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:17  %freqCount_V_2_load = load i44* @freqCount_V_2, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_2_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:18  %tmp_4 = add i44 %freqCount_V_2_load, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:19  store i44 %tmp_4, i44* @freqCount_V_2, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:20  %r_V_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 3)

]]></node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:21  %tmp_7 = zext i1 %r_V_19 to i44

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:22  %freqCount_V_3_load = load i44* @freqCount_V_3, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_3_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:23  %tmp_8 = add i44 %freqCount_V_3_load, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:24  store i44 %tmp_8, i44* @freqCount_V_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:25  %r_V_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 4)

]]></node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:26  %tmp_10 = zext i1 %r_V_20 to i44

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:27  %freqCount_V_4_load = load i44* @freqCount_V_4, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_4_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:28  %tmp_11 = add i44 %freqCount_V_4_load, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:29  store i44 %tmp_11, i44* @freqCount_V_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:30  %r_V_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 5)

]]></node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:31  %tmp_12 = zext i1 %r_V_21 to i44

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:32  %freqCount_V_5_load = load i44* @freqCount_V_5, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_5_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:33  %tmp_13 = add i44 %freqCount_V_5_load, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:34  store i44 %tmp_13, i44* @freqCount_V_5, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:35  %r_V_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 6)

]]></node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:36  %tmp_14 = zext i1 %r_V_22 to i44

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:37  %freqCount_V_6_load = load i44* @freqCount_V_6, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_6_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:38  %tmp_15 = add i44 %freqCount_V_6_load, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:39  store i44 %tmp_15, i44* @freqCount_V_6, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:40  %r_V_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 7)

]]></node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:41  %tmp_16 = zext i1 %r_V_23 to i44

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:42  %freqCount_V_7_load = load i44* @freqCount_V_7, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_7_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:43  %tmp_17 = add i44 %freqCount_V_7_load, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:44  store i44 %tmp_17, i44* @freqCount_V_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:45  %r_V_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 8)

]]></node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:46  %tmp_18 = zext i1 %r_V_24 to i44

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:47  %freqCount_V_8_load = load i44* @freqCount_V_8, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_8_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:48  %tmp_19 = add i44 %freqCount_V_8_load, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:49  store i44 %tmp_19, i44* @freqCount_V_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:50  %r_V_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 9)

]]></node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:51  %tmp_20 = zext i1 %r_V_25 to i44

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:52  %freqCount_V_9_load = load i44* @freqCount_V_9, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_9_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:53  %tmp_21 = add i44 %freqCount_V_9_load, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:54  store i44 %tmp_21, i44* @freqCount_V_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:55  %r_V_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 10)

]]></node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:56  %tmp_22 = zext i1 %r_V_26 to i44

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:57  %freqCount_V_10_load = load i44* @freqCount_V_10, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_10_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:58  %tmp_23 = add i44 %freqCount_V_10_load, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:59  store i44 %tmp_23, i44* @freqCount_V_10, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:60  %r_V_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 11)

]]></node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:61  %tmp_24 = zext i1 %r_V_27 to i44

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:62  %freqCount_V_11_load = load i44* @freqCount_V_11, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_11_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:63  %tmp_25 = add i44 %freqCount_V_11_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:64  store i44 %tmp_25, i44* @freqCount_V_11, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:65  %r_V_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 12)

]]></node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:66  %tmp_26 = zext i1 %r_V_28 to i44

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:67  %freqCount_V_12_load = load i44* @freqCount_V_12, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_12_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:68  %tmp_27 = add i44 %freqCount_V_12_load, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:69  store i44 %tmp_27, i44* @freqCount_V_12, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:70  %r_V_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 13)

]]></node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:71  %tmp_28 = zext i1 %r_V_29 to i44

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:72  %freqCount_V_13_load = load i44* @freqCount_V_13, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_13_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:73  %tmp_29 = add i44 %freqCount_V_13_load, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:74  store i44 %tmp_29, i44* @freqCount_V_13, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:75  %r_V_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 14)

]]></node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:76  %tmp_30 = zext i1 %r_V_30 to i44

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:77  %freqCount_V_14_load = load i44* @freqCount_V_14, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_14_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:78  %tmp_31 = add i44 %freqCount_V_14_load, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:79  store i44 %tmp_31, i44* @freqCount_V_14, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:80  %r_V_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 15)

]]></node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:81  %tmp_32 = zext i1 %r_V_31 to i44

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:82  %freqCount_V_15_load = load i44* @freqCount_V_15, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_15_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:83  %tmp_33 = add i44 %freqCount_V_15_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:84  store i44 %tmp_33, i44* @freqCount_V_15, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:85  %r_V_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 16)

]]></node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:86  %tmp_34 = zext i1 %r_V_32 to i44

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:87  %freqCount_V_16_load = load i44* @freqCount_V_16, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_16_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:88  %tmp_35 = add i44 %freqCount_V_16_load, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:89  store i44 %tmp_35, i44* @freqCount_V_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:90  %r_V_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 17)

]]></node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:91  %tmp_36 = zext i1 %r_V_33 to i44

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:92  %freqCount_V_17_load = load i44* @freqCount_V_17, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_17_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:93  %tmp_37 = add i44 %freqCount_V_17_load, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:94  store i44 %tmp_37, i44* @freqCount_V_17, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:95  %r_V_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 18)

]]></node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:96  %tmp_38 = zext i1 %r_V_34 to i44

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:97  %freqCount_V_18_load = load i44* @freqCount_V_18, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_18_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:98  %tmp_39 = add i44 %freqCount_V_18_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:99  store i44 %tmp_39, i44* @freqCount_V_18, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:100  %r_V_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 19)

]]></node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:101  %tmp_40 = zext i1 %r_V_35 to i44

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:102  %freqCount_V_19_load = load i44* @freqCount_V_19, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_19_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:103  %tmp_41 = add i44 %freqCount_V_19_load, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:104  store i44 %tmp_41, i44* @freqCount_V_19, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:105  %r_V_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 20)

]]></node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:106  %tmp_42 = zext i1 %r_V_36 to i44

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:107  %freqCount_V_20_load = load i44* @freqCount_V_20, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_20_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:108  %tmp_43 = add i44 %freqCount_V_20_load, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:109  store i44 %tmp_43, i44* @freqCount_V_20, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:110  %r_V_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 21)

]]></node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:111  %tmp_44 = zext i1 %r_V_37 to i44

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:112  %freqCount_V_21_load = load i44* @freqCount_V_21, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_21_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:113  %tmp_45 = add i44 %freqCount_V_21_load, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:114  store i44 %tmp_45, i44* @freqCount_V_21, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:115  %r_V_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 22)

]]></node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:116  %tmp_46 = zext i1 %r_V_38 to i44

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:117  %freqCount_V_22_load = load i44* @freqCount_V_22, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_22_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:118  %tmp_47 = add i44 %freqCount_V_22_load, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:119  store i44 %tmp_47, i44* @freqCount_V_22, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:120  %r_V_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 23)

]]></node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:121  %tmp_48 = zext i1 %r_V_39 to i44

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:122  %freqCount_V_23_load = load i44* @freqCount_V_23, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_23_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:123  %tmp_49 = add i44 %freqCount_V_23_load, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:124  store i44 %tmp_49, i44* @freqCount_V_23, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:125  %r_V_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 24)

]]></node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:126  %tmp_50 = zext i1 %r_V_40 to i44

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:127  %freqCount_V_24_load = load i44* @freqCount_V_24, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_24_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:128  %tmp_51 = add i44 %freqCount_V_24_load, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:129  store i44 %tmp_51, i44* @freqCount_V_24, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:130  %r_V_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 25)

]]></node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:131  %tmp_52 = zext i1 %r_V_41 to i44

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:132  %freqCount_V_25_load = load i44* @freqCount_V_25, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_25_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:133  %tmp_53 = add i44 %freqCount_V_25_load, %tmp_52

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:134  store i44 %tmp_53, i44* @freqCount_V_25, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:135  %r_V_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 26)

]]></node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:136  %tmp_54 = zext i1 %r_V_42 to i44

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:137  %freqCount_V_26_load = load i44* @freqCount_V_26, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_26_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:138  %tmp_55 = add i44 %freqCount_V_26_load, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:139  store i44 %tmp_55, i44* @freqCount_V_26, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:140  %r_V_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 27)

]]></node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:141  %tmp_56 = zext i1 %r_V_43 to i44

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:142  %freqCount_V_27_load = load i44* @freqCount_V_27, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_27_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:143  %tmp_57 = add i44 %freqCount_V_27_load, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:144  store i44 %tmp_57, i44* @freqCount_V_27, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:145  %r_V_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 28)

]]></node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:146  %tmp_58 = zext i1 %r_V_44 to i44

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:147  %freqCount_V_28_load = load i44* @freqCount_V_28, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_28_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:148  %tmp_59 = add i44 %freqCount_V_28_load, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:149  store i44 %tmp_59, i44* @freqCount_V_28, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:150  %r_V_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 29)

]]></node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:151  %tmp_60 = zext i1 %r_V_45 to i44

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:152  %freqCount_V_29_load = load i44* @freqCount_V_29, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_29_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:153  %tmp_61 = add i44 %freqCount_V_29_load, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:154  store i44 %tmp_61, i44* @freqCount_V_29, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:155  %r_V_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 30)

]]></node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:156  %tmp_62 = zext i1 %r_V_46 to i44

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:157  %freqCount_V_30_load = load i44* @freqCount_V_30, align 16

]]></node>
<StgValue><ssdm name="freqCount_V_30_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:158  %tmp_63 = add i44 %freqCount_V_30_load, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:159  store i44 %tmp_63, i44* @freqCount_V_30, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:160  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 31)

]]></node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="44" op_0_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:161  %tmp_64 = zext i1 %tmp_334 to i44

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:162  %freqCount_V_31_load = load i44* @freqCount_V_31, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_31_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:163  %tmp_65 = add i44 %freqCount_V_31_load, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:164  store i44 %tmp_65, i44* @freqCount_V_31, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:165  %x_V_load = load i32* @x_V, align 4

]]></node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:166  %r_V_47 = shl i32 %x_V_load, 16

]]></node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:167  %tmp_i = xor i32 %x_V_load, %r_V_47

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:168  %r_V_48 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %tmp_i, i32 5, i32 31)

]]></node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="27">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:169  %r_V_49 = zext i27 %r_V_48 to i32

]]></node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:170  %tmp_2_i = xor i32 %r_V_49, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:171  %r_V_50 = shl i32 %tmp_2_i, 1

]]></node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:172  %rhs_V = load i32* @y_V, align 4

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:173  store i32 %rhs_V, i32* @x_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:174  %rhs_V_1 = load i32* @z_V, align 4

]]></node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:175  store i32 %rhs_V_1, i32* @y_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:176  %tmp2 = xor i32 %rhs_V, %rhs_V_1

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:177  %tmp3 = xor i32 %r_V_50, %tmp_2_i

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:178  %r_V_51 = xor i32 %tmp3, %tmp2

]]></node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:179  %tmp_337 = trunc i32 %r_V_51 to i2

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:180  %tmp_338 = trunc i32 %r_V_51 to i1

]]></node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:181  store i32 %r_V_51, i32* @z_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648:182  br i1 %enableTwoSerial, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1552, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1552:0  br i1 %r_V_16, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1546, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1549

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1549:0  br i1 %tmp_338, label %2, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
<literal name="tmp_338" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_0_load = load i43* @serialTwoCount_V_0, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_0_load"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
<literal name="tmp_338" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_68 = add i43 %serialTwoCount_V_0_load, 1

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
<literal name="tmp_338" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_68, i43* @serialTwoCount_V_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
<literal name="tmp_338" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
<literal name="tmp_338" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_1_load = load i43* @serialTwoCount_V_1, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_1_load"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
<literal name="tmp_338" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_69 = add i43 %serialTwoCount_V_1_load, 1

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
<literal name="tmp_338" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_69, i43* @serialTwoCount_V_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
<literal name="tmp_338" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1546:0  br i1 %tmp_338, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1546._crit_edge, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="1"/>
<literal name="tmp_338" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_2_load = load i43* @serialTwoCount_V_2, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_2_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="1"/>
<literal name="tmp_338" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_70 = add i43 %serialTwoCount_V_2_load, 1

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="1"/>
<literal name="tmp_338" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_70, i43* @serialTwoCount_V_2, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="1"/>
<literal name="tmp_338" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1546._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="r_V_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1546._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1543:0  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 1)

]]></node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1543:1  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 1)

]]></node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1543:2  br i1 %tmp_340, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1537, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1540

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1540:0  br i1 %tmp_341, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
<literal name="tmp_341" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_3_load = load i43* @serialTwoCount_V_3, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_3_load"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
<literal name="tmp_341" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_73 = add i43 %serialTwoCount_V_3_load, 1

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
<literal name="tmp_341" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_73, i43* @serialTwoCount_V_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
<literal name="tmp_341" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
<literal name="tmp_341" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_4_load = load i43* @serialTwoCount_V_4, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_4_load"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
<literal name="tmp_341" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_74 = add i43 %serialTwoCount_V_4_load, 1

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
<literal name="tmp_341" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_74, i43* @serialTwoCount_V_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
<literal name="tmp_341" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1988">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1534

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1989">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1537:0  br i1 %tmp_341, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1537._crit_edge, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="1"/>
<literal name="tmp_341" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_5_load = load i43* @serialTwoCount_V_5, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_5_load"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="1"/>
<literal name="tmp_341" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_75 = add i43 %serialTwoCount_V_5_load, 1

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="1"/>
<literal name="tmp_341" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_75, i43* @serialTwoCount_V_5, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1990">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="1"/>
<literal name="tmp_341" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1537._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1991">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_340" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1537._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1534

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1534:0  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 2)

]]></node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1534:1  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 2)

]]></node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1992">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1534:2  br i1 %tmp_342, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1528, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1531

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1531:0  br i1 %tmp_343, label %10, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_6_load = load i43* @serialTwoCount_V_6, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_6_load"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_78 = add i43 %serialTwoCount_V_6_load, 1

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_78, i43* @serialTwoCount_V_6, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1994">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
<literal name="tmp_343" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_7_load = load i43* @serialTwoCount_V_7, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_7_load"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
<literal name="tmp_343" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_79 = add i43 %serialTwoCount_V_7_load, 1

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
<literal name="tmp_343" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_79, i43* @serialTwoCount_V_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
<literal name="tmp_343" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1525

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1997">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1528:0  br i1 %tmp_343, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1528._crit_edge, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="1"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_8_load = load i43* @serialTwoCount_V_8, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_8_load"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="1"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_80 = add i43 %serialTwoCount_V_8_load, 1

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="1"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_80, i43* @serialTwoCount_V_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="1"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1528._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_342" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1528._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1525

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2000">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1525:0  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 3)

]]></node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2000">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1525:1  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 3)

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2000">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1525:2  br i1 %tmp_344, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1519, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1522

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2001">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1522:0  br i1 %tmp_345, label %14, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
<literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_9_load = load i43* @serialTwoCount_V_9, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_9_load"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
<literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_81 = add i43 %serialTwoCount_V_9_load, 1

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
<literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_81, i43* @serialTwoCount_V_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
<literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
<literal name="tmp_345" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_10_load = load i43* @serialTwoCount_V_10, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_10_load"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
<literal name="tmp_345" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_82 = add i43 %serialTwoCount_V_10_load, 1

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
<literal name="tmp_345" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_82, i43* @serialTwoCount_V_10, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
<literal name="tmp_345" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1516

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1519:0  br i1 %tmp_345, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1519._crit_edge, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="1"/>
<literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_11_load = load i43* @serialTwoCount_V_11, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_11_load"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="1"/>
<literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_83 = add i43 %serialTwoCount_V_11_load, 1

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="1"/>
<literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_83, i43* @serialTwoCount_V_11, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="1"/>
<literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1519._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_344" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1519._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1516

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1516:0  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 4)

]]></node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1516:1  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 4)

]]></node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1516:2  br i1 %tmp_346, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1510, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1513:0  br i1 %tmp_347, label %18, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
<literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_12_load = load i43* @serialTwoCount_V_12, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_12_load"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
<literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_84 = add i43 %serialTwoCount_V_12_load, 1

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
<literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_84, i43* @serialTwoCount_V_12, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
<literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
<literal name="tmp_347" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_13_load = load i43* @serialTwoCount_V_13, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_13_load"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
<literal name="tmp_347" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_85 = add i43 %serialTwoCount_V_13_load, 1

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
<literal name="tmp_347" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_85, i43* @serialTwoCount_V_13, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
<literal name="tmp_347" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1507

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1510:0  br i1 %tmp_347, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1510._crit_edge, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="1"/>
<literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_14_load = load i43* @serialTwoCount_V_14, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_14_load"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="1"/>
<literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_86 = add i43 %serialTwoCount_V_14_load, 1

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="1"/>
<literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_86, i43* @serialTwoCount_V_14, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="1"/>
<literal name="tmp_347" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1510._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_346" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1510._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1507

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2016">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1507:0  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 5)

]]></node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2016">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1507:1  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 5)

]]></node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2016">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1507:2  br i1 %tmp_348, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1501, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1504

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1504:0  br i1 %tmp_349, label %22, label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
<literal name="tmp_349" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_15_load = load i43* @serialTwoCount_V_15, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_15_load"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
<literal name="tmp_349" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_87 = add i43 %serialTwoCount_V_15_load, 1

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
<literal name="tmp_349" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_87, i43* @serialTwoCount_V_15, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
<literal name="tmp_349" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
<literal name="tmp_349" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_16_load = load i43* @serialTwoCount_V_16, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_16_load"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
<literal name="tmp_349" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_88 = add i43 %serialTwoCount_V_16_load, 1

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
<literal name="tmp_349" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_88, i43* @serialTwoCount_V_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
<literal name="tmp_349" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1498

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1501:0  br i1 %tmp_349, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1501._crit_edge, label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="1"/>
<literal name="tmp_349" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_17_load = load i43* @serialTwoCount_V_17, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_17_load"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="1"/>
<literal name="tmp_349" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_89 = add i43 %serialTwoCount_V_17_load, 1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="1"/>
<literal name="tmp_349" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_89, i43* @serialTwoCount_V_17, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="1"/>
<literal name="tmp_349" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1501._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_348" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1501._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1498

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1498:0  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 6)

]]></node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1498:1  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 6)

]]></node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1498:2  br i1 %tmp_350, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1492, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1495

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2025">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1495:0  br i1 %tmp_351, label %26, label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
<literal name="tmp_351" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_18_load = load i43* @serialTwoCount_V_18, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_18_load"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
<literal name="tmp_351" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_90 = add i43 %serialTwoCount_V_18_load, 1

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
<literal name="tmp_351" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_90, i43* @serialTwoCount_V_18, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
<literal name="tmp_351" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
<literal name="tmp_351" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_19_load = load i43* @serialTwoCount_V_19, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_19_load"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
<literal name="tmp_351" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_91 = add i43 %serialTwoCount_V_19_load, 1

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
<literal name="tmp_351" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_91, i43* @serialTwoCount_V_19, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
<literal name="tmp_351" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="0"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1489

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1492:0  br i1 %tmp_351, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1492._crit_edge, label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="1"/>
<literal name="tmp_351" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_20_load = load i43* @serialTwoCount_V_20, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_20_load"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="1"/>
<literal name="tmp_351" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_92 = add i43 %serialTwoCount_V_20_load, 1

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="1"/>
<literal name="tmp_351" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_92, i43* @serialTwoCount_V_20, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="1"/>
<literal name="tmp_351" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1492._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_350" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1492._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1489

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1489:0  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 7)

]]></node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1489:1  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 7)

]]></node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1489:2  br i1 %tmp_352, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1483, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1486

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1486:0  br i1 %tmp_353, label %30, label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
<literal name="tmp_353" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_21_load = load i43* @serialTwoCount_V_21, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_21_load"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
<literal name="tmp_353" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_93 = add i43 %serialTwoCount_V_21_load, 1

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
<literal name="tmp_353" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_93, i43* @serialTwoCount_V_21, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
<literal name="tmp_353" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
<literal name="tmp_353" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_22_load = load i43* @serialTwoCount_V_22, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_22_load"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
<literal name="tmp_353" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_94 = add i43 %serialTwoCount_V_22_load, 1

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
<literal name="tmp_353" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_94, i43* @serialTwoCount_V_22, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
<literal name="tmp_353" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1480

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1483:0  br i1 %tmp_353, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1483._crit_edge, label %32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="1"/>
<literal name="tmp_353" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_23_load = load i43* @serialTwoCount_V_23, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_23_load"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="1"/>
<literal name="tmp_353" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_95 = add i43 %serialTwoCount_V_23_load, 1

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="1"/>
<literal name="tmp_353" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_95, i43* @serialTwoCount_V_23, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="1"/>
<literal name="tmp_353" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1483._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_352" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1483._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1480

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1480:0  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 8)

]]></node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1480:1  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 8)

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1480:2  br i1 %tmp_354, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1474, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1477

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2041">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1477:0  br i1 %tmp_355, label %34, label %33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
<literal name="tmp_355" val="0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_24_load = load i43* @serialTwoCount_V_24, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_24_load"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
<literal name="tmp_355" val="0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_96 = add i43 %serialTwoCount_V_24_load, 1

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
<literal name="tmp_355" val="0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_96, i43* @serialTwoCount_V_24, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
<literal name="tmp_355" val="0"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
<literal name="tmp_355" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_25_load = load i43* @serialTwoCount_V_25, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_25_load"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
<literal name="tmp_355" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_97 = add i43 %serialTwoCount_V_25_load, 1

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
<literal name="tmp_355" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_97, i43* @serialTwoCount_V_25, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
<literal name="tmp_355" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2044">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1471

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1474:0  br i1 %tmp_355, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1474._crit_edge, label %36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2046">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="1"/>
<literal name="tmp_355" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_26_load = load i43* @serialTwoCount_V_26, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_26_load"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2046">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="1"/>
<literal name="tmp_355" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_98 = add i43 %serialTwoCount_V_26_load, 1

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2046">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="1"/>
<literal name="tmp_355" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_98, i43* @serialTwoCount_V_26, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2046">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="1"/>
<literal name="tmp_355" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1474._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2047">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_354" val="1"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1474._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1471

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1471:0  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 9)

]]></node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1471:1  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 9)

]]></node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1471:2  br i1 %tmp_356, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1465, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1468

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2049">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1468:0  br i1 %tmp_357, label %38, label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
<literal name="tmp_357" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_27_load = load i43* @serialTwoCount_V_27, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_27_load"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
<literal name="tmp_357" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_99 = add i43 %serialTwoCount_V_27_load, 1

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
<literal name="tmp_357" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_99, i43* @serialTwoCount_V_27, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
<literal name="tmp_357" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2051">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
<literal name="tmp_357" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_28_load = load i43* @serialTwoCount_V_28, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_28_load"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2051">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
<literal name="tmp_357" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_100 = add i43 %serialTwoCount_V_28_load, 1

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2051">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
<literal name="tmp_357" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_100, i43* @serialTwoCount_V_28, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2051">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
<literal name="tmp_357" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2052">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1462

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1465:0  br i1 %tmp_357, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1465._crit_edge, label %40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="1"/>
<literal name="tmp_357" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_29_load = load i43* @serialTwoCount_V_29, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_29_load"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="1"/>
<literal name="tmp_357" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_101 = add i43 %serialTwoCount_V_29_load, 1

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="1"/>
<literal name="tmp_357" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_101, i43* @serialTwoCount_V_29, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="1"/>
<literal name="tmp_357" val="0"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1465._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_356" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1465._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1462

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1462:0  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 10)

]]></node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1462:1  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 10)

]]></node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1462:2  br i1 %tmp_358, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1456, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1459

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2057">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1459:0  br i1 %tmp_359, label %42, label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
<literal name="tmp_359" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_30_load = load i43* @serialTwoCount_V_30, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_30_load"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
<literal name="tmp_359" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_102 = add i43 %serialTwoCount_V_30_load, 1

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
<literal name="tmp_359" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_102, i43* @serialTwoCount_V_30, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2058">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
<literal name="tmp_359" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
<literal name="tmp_359" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_31_load = load i43* @serialTwoCount_V_31, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_31_load"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
<literal name="tmp_359" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_103 = add i43 %serialTwoCount_V_31_load, 1

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
<literal name="tmp_359" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_103, i43* @serialTwoCount_V_31, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
<literal name="tmp_359" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2060">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2061">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1456:0  br i1 %tmp_359, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1456._crit_edge, label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="1"/>
<literal name="tmp_359" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_32_load = load i43* @serialTwoCount_V_32, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_32_load"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="1"/>
<literal name="tmp_359" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_104 = add i43 %serialTwoCount_V_32_load, 1

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="1"/>
<literal name="tmp_359" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_104, i43* @serialTwoCount_V_32, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="1"/>
<literal name="tmp_359" val="0"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1456._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_358" val="1"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1456._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1453:0  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 11)

]]></node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1453:1  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 11)

]]></node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1453:2  br i1 %tmp_360, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1447, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1450

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2065">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1450:0  br i1 %tmp_361, label %46, label %45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
<literal name="tmp_361" val="0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_33_load = load i43* @serialTwoCount_V_33, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_33_load"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
<literal name="tmp_361" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_105 = add i43 %serialTwoCount_V_33_load, 1

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
<literal name="tmp_361" val="0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_105, i43* @serialTwoCount_V_33, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
<literal name="tmp_361" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
<literal name="tmp_361" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_34_load = load i43* @serialTwoCount_V_34, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_34_load"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
<literal name="tmp_361" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_106 = add i43 %serialTwoCount_V_34_load, 1

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
<literal name="tmp_361" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_106, i43* @serialTwoCount_V_34, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
<literal name="tmp_361" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1444

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1447:0  br i1 %tmp_361, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1447._crit_edge, label %48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="1"/>
<literal name="tmp_361" val="0"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_35_load = load i43* @serialTwoCount_V_35, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_35_load"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="1"/>
<literal name="tmp_361" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_107 = add i43 %serialTwoCount_V_35_load, 1

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="1"/>
<literal name="tmp_361" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_107, i43* @serialTwoCount_V_35, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="1"/>
<literal name="tmp_361" val="0"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1447._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2071">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_360" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1447._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1444

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1444:0  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 12)

]]></node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1444:1  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 12)

]]></node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2072">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1444:2  br i1 %tmp_362, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1438, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1441

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2073">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1441:0  br i1 %tmp_363, label %50, label %49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2074">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
<literal name="tmp_363" val="0"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_36_load = load i43* @serialTwoCount_V_36, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_36_load"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2074">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
<literal name="tmp_363" val="0"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_108 = add i43 %serialTwoCount_V_36_load, 1

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2074">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
<literal name="tmp_363" val="0"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_108, i43* @serialTwoCount_V_36, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2074">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
<literal name="tmp_363" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
<literal name="tmp_363" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_37_load = load i43* @serialTwoCount_V_37, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_37_load"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
<literal name="tmp_363" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_109 = add i43 %serialTwoCount_V_37_load, 1

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
<literal name="tmp_363" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_109, i43* @serialTwoCount_V_37, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2075">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
<literal name="tmp_363" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2076">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1435

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2077">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1438:0  br i1 %tmp_363, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1438._crit_edge, label %52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="1"/>
<literal name="tmp_363" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_38_load = load i43* @serialTwoCount_V_38, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_38_load"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="1"/>
<literal name="tmp_363" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_110 = add i43 %serialTwoCount_V_38_load, 1

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="1"/>
<literal name="tmp_363" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_110, i43* @serialTwoCount_V_38, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2078">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="1"/>
<literal name="tmp_363" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1438._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2079">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_362" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1438._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1435

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1435:0  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 13)

]]></node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1435:1  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 13)

]]></node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2080">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1435:2  br i1 %tmp_364, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1429, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1432

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2081">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1432:0  br i1 %tmp_365, label %54, label %53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
<literal name="tmp_365" val="0"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_39_load = load i43* @serialTwoCount_V_39, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_39_load"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
<literal name="tmp_365" val="0"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_111 = add i43 %serialTwoCount_V_39_load, 1

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
<literal name="tmp_365" val="0"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_111, i43* @serialTwoCount_V_39, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2082">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
<literal name="tmp_365" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
<literal name="tmp_365" val="1"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_40_load = load i43* @serialTwoCount_V_40, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_40_load"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
<literal name="tmp_365" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_112 = add i43 %serialTwoCount_V_40_load, 1

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
<literal name="tmp_365" val="1"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_112, i43* @serialTwoCount_V_40, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2083">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
<literal name="tmp_365" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2084">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="0"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1426

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2085">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1429:0  br i1 %tmp_365, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1429._crit_edge, label %56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2086">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="1"/>
<literal name="tmp_365" val="0"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_41_load = load i43* @serialTwoCount_V_41, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_41_load"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2086">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="1"/>
<literal name="tmp_365" val="0"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_113 = add i43 %serialTwoCount_V_41_load, 1

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2086">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="1"/>
<literal name="tmp_365" val="0"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_113, i43* @serialTwoCount_V_41, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2086">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="1"/>
<literal name="tmp_365" val="0"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1429._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2087">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_364" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1429._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1426

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1426:0  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 14)

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1426:1  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 14)

]]></node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2088">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1426:2  br i1 %tmp_366, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1420, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2089">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1423:0  br i1 %tmp_367, label %58, label %57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_42_load = load i43* @serialTwoCount_V_42, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_42_load"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_114 = add i43 %serialTwoCount_V_42_load, 1

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_114, i43* @serialTwoCount_V_42, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2090">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
<literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_43_load = load i43* @serialTwoCount_V_43, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_43_load"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
<literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_115 = add i43 %serialTwoCount_V_43_load, 1

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
<literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_115, i43* @serialTwoCount_V_43, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2091">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
<literal name="tmp_367" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2092">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="0"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1417

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2093">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1420:0  br i1 %tmp_367, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1420._crit_edge, label %60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="1"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_44_load = load i43* @serialTwoCount_V_44, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_44_load"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="1"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_116 = add i43 %serialTwoCount_V_44_load, 1

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="1"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_116, i43* @serialTwoCount_V_44, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2094">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="1"/>
<literal name="tmp_367" val="0"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1420._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2095">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_366" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1420._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1417

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1417:0  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 15)

]]></node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1417:1  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 15)

]]></node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2096">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1417:2  br i1 %tmp_368, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1411, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1414

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2097">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1414:0  br i1 %tmp_369, label %62, label %61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
<literal name="tmp_369" val="0"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_45_load = load i43* @serialTwoCount_V_45, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_45_load"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
<literal name="tmp_369" val="0"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_117 = add i43 %serialTwoCount_V_45_load, 1

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
<literal name="tmp_369" val="0"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_117, i43* @serialTwoCount_V_45, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2098">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
<literal name="tmp_369" val="0"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
<literal name="tmp_369" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_46_load = load i43* @serialTwoCount_V_46, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_46_load"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
<literal name="tmp_369" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_118 = add i43 %serialTwoCount_V_46_load, 1

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
<literal name="tmp_369" val="1"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_118, i43* @serialTwoCount_V_46, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2099">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
<literal name="tmp_369" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2100">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1408

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2101">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="1"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1411:0  br i1 %tmp_369, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1411._crit_edge, label %64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="1"/>
<literal name="tmp_369" val="0"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_47_load = load i43* @serialTwoCount_V_47, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_47_load"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="1"/>
<literal name="tmp_369" val="0"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_119 = add i43 %serialTwoCount_V_47_load, 1

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="1"/>
<literal name="tmp_369" val="0"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_119, i43* @serialTwoCount_V_47, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2102">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="1"/>
<literal name="tmp_369" val="0"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1411._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2103">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_368" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1411._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1408

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1408:0  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 16)

]]></node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1408:1  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 16)

]]></node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1408:2  br i1 %tmp_370, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1402, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1405

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2105">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1405:0  br i1 %tmp_371, label %66, label %65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
<literal name="tmp_371" val="0"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_48_load = load i43* @serialTwoCount_V_48, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_48_load"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
<literal name="tmp_371" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_120 = add i43 %serialTwoCount_V_48_load, 1

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
<literal name="tmp_371" val="0"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_120, i43* @serialTwoCount_V_48, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
<literal name="tmp_371" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
<literal name="tmp_371" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_49_load = load i43* @serialTwoCount_V_49, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_49_load"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
<literal name="tmp_371" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_121 = add i43 %serialTwoCount_V_49_load, 1

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
<literal name="tmp_371" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_121, i43* @serialTwoCount_V_49, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2107">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
<literal name="tmp_371" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2108">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="0"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1399

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2109">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1402:0  br i1 %tmp_371, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1402._crit_edge, label %68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2110">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="1"/>
<literal name="tmp_371" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_50_load = load i43* @serialTwoCount_V_50, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_50_load"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2110">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="1"/>
<literal name="tmp_371" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_122 = add i43 %serialTwoCount_V_50_load, 1

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2110">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="1"/>
<literal name="tmp_371" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_122, i43* @serialTwoCount_V_50, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2110">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="1"/>
<literal name="tmp_371" val="0"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1402._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2111">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_370" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1402._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1399

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2112">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1399:0  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 17)

]]></node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2112">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1399:1  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 17)

]]></node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2112">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1399:2  br i1 %tmp_372, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1393, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1396

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2113">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1396:0  br i1 %tmp_373, label %70, label %69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
<literal name="tmp_373" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_51_load = load i43* @serialTwoCount_V_51, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_51_load"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
<literal name="tmp_373" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_123 = add i43 %serialTwoCount_V_51_load, 1

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
<literal name="tmp_373" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_123, i43* @serialTwoCount_V_51, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2114">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
<literal name="tmp_373" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2115">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
<literal name="tmp_373" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_52_load = load i43* @serialTwoCount_V_52, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_52_load"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2115">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
<literal name="tmp_373" val="1"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_124 = add i43 %serialTwoCount_V_52_load, 1

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2115">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
<literal name="tmp_373" val="1"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_124, i43* @serialTwoCount_V_52, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2115">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
<literal name="tmp_373" val="1"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="0"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1390

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2117">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1393:0  br i1 %tmp_373, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1393._crit_edge, label %72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="1"/>
<literal name="tmp_373" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_53_load = load i43* @serialTwoCount_V_53, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_53_load"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="1"/>
<literal name="tmp_373" val="0"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_125 = add i43 %serialTwoCount_V_53_load, 1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="1"/>
<literal name="tmp_373" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_125, i43* @serialTwoCount_V_53, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="1"/>
<literal name="tmp_373" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1393._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_372" val="1"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1393._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1390

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1390:0  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 18)

]]></node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1390:1  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 18)

]]></node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1390:2  br i1 %tmp_374, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1384, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1387

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1387:0  br i1 %tmp_375, label %74, label %73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
<literal name="tmp_375" val="0"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_54_load = load i43* @serialTwoCount_V_54, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_54_load"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
<literal name="tmp_375" val="0"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_126 = add i43 %serialTwoCount_V_54_load, 1

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
<literal name="tmp_375" val="0"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_126, i43* @serialTwoCount_V_54, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
<literal name="tmp_375" val="0"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2123">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
<literal name="tmp_375" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_55_load = load i43* @serialTwoCount_V_55, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_55_load"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2123">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
<literal name="tmp_375" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_127 = add i43 %serialTwoCount_V_55_load, 1

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2123">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
<literal name="tmp_375" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_127, i43* @serialTwoCount_V_55, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2123">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
<literal name="tmp_375" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2124">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1381

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1384:0  br i1 %tmp_375, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1384._crit_edge, label %76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="1"/>
<literal name="tmp_375" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_56_load = load i43* @serialTwoCount_V_56, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_56_load"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="1"/>
<literal name="tmp_375" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_128 = add i43 %serialTwoCount_V_56_load, 1

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="1"/>
<literal name="tmp_375" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_128, i43* @serialTwoCount_V_56, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="1"/>
<literal name="tmp_375" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1384._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2127">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1384._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1381

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1381:0  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 19)

]]></node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1381:1  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 19)

]]></node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1381:2  br i1 %tmp_376, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1375, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1378

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2129">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1378:0  br i1 %tmp_377, label %78, label %77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
<literal name="tmp_377" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_57_load = load i43* @serialTwoCount_V_57, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_57_load"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
<literal name="tmp_377" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_129 = add i43 %serialTwoCount_V_57_load, 1

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
<literal name="tmp_377" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_129, i43* @serialTwoCount_V_57, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
<literal name="tmp_377" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2131">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
<literal name="tmp_377" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_58_load = load i43* @serialTwoCount_V_58, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_58_load"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2131">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
<literal name="tmp_377" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_130 = add i43 %serialTwoCount_V_58_load, 1

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2131">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
<literal name="tmp_377" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_130, i43* @serialTwoCount_V_58, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2131">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
<literal name="tmp_377" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1372

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2133">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1375:0  br i1 %tmp_377, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1375._crit_edge, label %80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="1"/>
<literal name="tmp_377" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_59_load = load i43* @serialTwoCount_V_59, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_59_load"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="1"/>
<literal name="tmp_377" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_131 = add i43 %serialTwoCount_V_59_load, 1

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="1"/>
<literal name="tmp_377" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_131, i43* @serialTwoCount_V_59, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="1"/>
<literal name="tmp_377" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1375._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_376" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1375._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1372

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1372:0  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 20)

]]></node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1372:1  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 20)

]]></node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1372:2  br i1 %tmp_378, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1366, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1369

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1369:0  br i1 %tmp_379, label %82, label %81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2138">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
<literal name="tmp_379" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_60_load = load i43* @serialTwoCount_V_60, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_60_load"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2138">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
<literal name="tmp_379" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_132 = add i43 %serialTwoCount_V_60_load, 1

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2138">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
<literal name="tmp_379" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_132, i43* @serialTwoCount_V_60, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2138">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
<literal name="tmp_379" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
<literal name="tmp_379" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_61_load = load i43* @serialTwoCount_V_61, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_61_load"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
<literal name="tmp_379" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_133 = add i43 %serialTwoCount_V_61_load, 1

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
<literal name="tmp_379" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_133, i43* @serialTwoCount_V_61, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
<literal name="tmp_379" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2140">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2141">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1366:0  br i1 %tmp_379, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1366._crit_edge, label %84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="1"/>
<literal name="tmp_379" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_62_load = load i43* @serialTwoCount_V_62, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_62_load"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="1"/>
<literal name="tmp_379" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_134 = add i43 %serialTwoCount_V_62_load, 1

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="1"/>
<literal name="tmp_379" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1060" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_134, i43* @serialTwoCount_V_62, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="1"/>
<literal name="tmp_379" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1061" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1366._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2143">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_378" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1366._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1363:0  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 21)

]]></node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1363:1  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 21)

]]></node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1363:2  br i1 %tmp_380, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1357, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1360

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2145">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1360:0  br i1 %tmp_381, label %86, label %85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
<literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_63_load = load i43* @serialTwoCount_V_63, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_63_load"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
<literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_135 = add i43 %serialTwoCount_V_63_load, 1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
<literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_135, i43* @serialTwoCount_V_63, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
<literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
<literal name="tmp_381" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_64_load = load i43* @serialTwoCount_V_64, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_64_load"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
<literal name="tmp_381" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_136 = add i43 %serialTwoCount_V_64_load, 1

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
<literal name="tmp_381" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_136, i43* @serialTwoCount_V_64, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2147">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
<literal name="tmp_381" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1354

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2149">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1357:0  br i1 %tmp_381, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1357._crit_edge, label %88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="1"/>
<literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_65_load = load i43* @serialTwoCount_V_65, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_65_load"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="1"/>
<literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_137 = add i43 %serialTwoCount_V_65_load, 1

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="1"/>
<literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_137, i43* @serialTwoCount_V_65, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="1"/>
<literal name="tmp_381" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1357._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2151">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_380" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1357._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1354

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1354:0  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 22)

]]></node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1354:1  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 22)

]]></node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1354:2  br i1 %tmp_382, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1348, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1351

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2153">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1351:0  br i1 %tmp_383, label %90, label %89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2154">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
<literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_66_load = load i43* @serialTwoCount_V_66, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_66_load"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2154">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
<literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_138 = add i43 %serialTwoCount_V_66_load, 1

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2154">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
<literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_138, i43* @serialTwoCount_V_66, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2154">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
<literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
<literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_67_load = load i43* @serialTwoCount_V_67, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_67_load"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
<literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1104" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_139 = add i43 %serialTwoCount_V_67_load, 1

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
<literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_139, i43* @serialTwoCount_V_67, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
<literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2156">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1345

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1348:0  br i1 %tmp_383, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1348._crit_edge, label %92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2158">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="1"/>
<literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_68_load = load i43* @serialTwoCount_V_68, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_68_load"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2158">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="1"/>
<literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_140 = add i43 %serialTwoCount_V_68_load, 1

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2158">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="1"/>
<literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_140, i43* @serialTwoCount_V_68, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2158">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="1"/>
<literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1348._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2159">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1348._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1345

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1345:0  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 23)

]]></node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1345:1  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 23)

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1345:2  br i1 %tmp_384, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1339, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1342

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2161">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1342:0  br i1 %tmp_385, label %94, label %93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
<literal name="tmp_385" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_69_load = load i43* @serialTwoCount_V_69, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_69_load"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
<literal name="tmp_385" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_141 = add i43 %serialTwoCount_V_69_load, 1

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
<literal name="tmp_385" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_141, i43* @serialTwoCount_V_69, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
<literal name="tmp_385" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
<literal name="tmp_385" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_70_load = load i43* @serialTwoCount_V_70, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_70_load"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
<literal name="tmp_385" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_142 = add i43 %serialTwoCount_V_70_load, 1

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
<literal name="tmp_385" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_142, i43* @serialTwoCount_V_70, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
<literal name="tmp_385" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2164">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1336

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1339:0  br i1 %tmp_385, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1339._crit_edge, label %96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2166">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="1"/>
<literal name="tmp_385" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_71_load = load i43* @serialTwoCount_V_71, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_71_load"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2166">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="1"/>
<literal name="tmp_385" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_143 = add i43 %serialTwoCount_V_71_load, 1

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2166">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="1"/>
<literal name="tmp_385" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_143, i43* @serialTwoCount_V_71, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2166">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="1"/>
<literal name="tmp_385" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1339._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2167">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_384" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1339._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1336

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2168">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1336:0  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 24)

]]></node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2168">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1336:1  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 24)

]]></node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2168">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1336:2  br i1 %tmp_386, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1330, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1333:0  br i1 %tmp_387, label %98, label %97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
<literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_72_load = load i43* @serialTwoCount_V_72, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_72_load"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
<literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_144 = add i43 %serialTwoCount_V_72_load, 1

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
<literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_144, i43* @serialTwoCount_V_72, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
<literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2171">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
<literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_73_load = load i43* @serialTwoCount_V_73, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_73_load"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2171">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
<literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_145 = add i43 %serialTwoCount_V_73_load, 1

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2171">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
<literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_145, i43* @serialTwoCount_V_73, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2171">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
<literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2172">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1327

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2173">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1330:0  br i1 %tmp_387, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1330._crit_edge, label %100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_74_load = load i43* @serialTwoCount_V_74, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_74_load"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_146 = add i43 %serialTwoCount_V_74_load, 1

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_146, i43* @serialTwoCount_V_74, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2174">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1330._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_386" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1330._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1327

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2176">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1327:0  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 25)

]]></node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2176">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1327:1  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 25)

]]></node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2176">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1327:2  br i1 %tmp_388, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1321, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1324

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2177">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1324:0  br i1 %tmp_389, label %102, label %101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2178">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_75_load = load i43* @serialTwoCount_V_75, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_75_load"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2178">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_147 = add i43 %serialTwoCount_V_75_load, 1

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2178">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_147, i43* @serialTwoCount_V_75, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2178">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
<literal name="tmp_389" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_76_load = load i43* @serialTwoCount_V_76, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_76_load"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
<literal name="tmp_389" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_148 = add i43 %serialTwoCount_V_76_load, 1

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
<literal name="tmp_389" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_148, i43* @serialTwoCount_V_76, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2179">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
<literal name="tmp_389" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2181">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1321:0  br i1 %tmp_389, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1321._crit_edge, label %104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="1"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_77_load = load i43* @serialTwoCount_V_77, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_77_load"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="1"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_149 = add i43 %serialTwoCount_V_77_load, 1

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="1"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_149, i43* @serialTwoCount_V_77, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2182">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="1"/>
<literal name="tmp_389" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1321._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2183">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_388" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1321._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1318:0  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 26)

]]></node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1318:1  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 26)

]]></node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1318:2  br i1 %tmp_390, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1312, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1315

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2185">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1315:0  br i1 %tmp_391, label %106, label %105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
<literal name="tmp_391" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_78_load = load i43* @serialTwoCount_V_78, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_78_load"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
<literal name="tmp_391" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_150 = add i43 %serialTwoCount_V_78_load, 1

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
<literal name="tmp_391" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_150, i43* @serialTwoCount_V_78, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
<literal name="tmp_391" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
<literal name="tmp_391" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_79_load = load i43* @serialTwoCount_V_79, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_79_load"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
<literal name="tmp_391" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_151 = add i43 %serialTwoCount_V_79_load, 1

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
<literal name="tmp_391" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_151, i43* @serialTwoCount_V_79, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
<literal name="tmp_391" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1309

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1312:0  br i1 %tmp_391, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1312._crit_edge, label %108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="1"/>
<literal name="tmp_391" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_80_load = load i43* @serialTwoCount_V_80, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_80_load"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="1"/>
<literal name="tmp_391" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_152 = add i43 %serialTwoCount_V_80_load, 1

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="1"/>
<literal name="tmp_391" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_152, i43* @serialTwoCount_V_80, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="1"/>
<literal name="tmp_391" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1312._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_390" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1312._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1309

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1309:0  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 27)

]]></node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1309:1  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 27)

]]></node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1309:2  br i1 %tmp_392, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1303, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1306

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1306:0  br i1 %tmp_393, label %110, label %109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
<literal name="tmp_393" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_81_load = load i43* @serialTwoCount_V_81, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_81_load"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
<literal name="tmp_393" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_153 = add i43 %serialTwoCount_V_81_load, 1

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
<literal name="tmp_393" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_153, i43* @serialTwoCount_V_81, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
<literal name="tmp_393" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
<literal name="tmp_393" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_82_load = load i43* @serialTwoCount_V_82, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_82_load"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
<literal name="tmp_393" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_154 = add i43 %serialTwoCount_V_82_load, 1

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
<literal name="tmp_393" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_154, i43* @serialTwoCount_V_82, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
<literal name="tmp_393" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1300

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1303:0  br i1 %tmp_393, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1303._crit_edge, label %112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="1"/>
<literal name="tmp_393" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_83_load = load i43* @serialTwoCount_V_83, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_83_load"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="1"/>
<literal name="tmp_393" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_155 = add i43 %serialTwoCount_V_83_load, 1

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="1"/>
<literal name="tmp_393" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_155, i43* @serialTwoCount_V_83, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2198">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="1"/>
<literal name="tmp_393" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1303._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2199">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_392" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1303._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1300

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2200">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1300:0  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 28)

]]></node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2200">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1300:1  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 28)

]]></node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2200">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1300:2  br i1 %tmp_394, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1294, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1297

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2201">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1297:0  br i1 %tmp_395, label %114, label %113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2202">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
<literal name="tmp_395" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_84_load = load i43* @serialTwoCount_V_84, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_84_load"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2202">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
<literal name="tmp_395" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_156 = add i43 %serialTwoCount_V_84_load, 1

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2202">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
<literal name="tmp_395" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_156, i43* @serialTwoCount_V_84, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2202">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
<literal name="tmp_395" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2203">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
<literal name="tmp_395" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1265" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_85_load = load i43* @serialTwoCount_V_85, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_85_load"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2203">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
<literal name="tmp_395" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_157 = add i43 %serialTwoCount_V_85_load, 1

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2203">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
<literal name="tmp_395" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_157, i43* @serialTwoCount_V_85, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2203">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
<literal name="tmp_395" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2204">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1291

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2205">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1294:0  br i1 %tmp_395, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1294._crit_edge, label %116

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="1"/>
<literal name="tmp_395" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_86_load = load i43* @serialTwoCount_V_86, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_86_load"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="1"/>
<literal name="tmp_395" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_158 = add i43 %serialTwoCount_V_86_load, 1

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="1"/>
<literal name="tmp_395" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_158, i43* @serialTwoCount_V_86, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2206">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="1"/>
<literal name="tmp_395" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1277" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1294._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2207">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_394" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1294._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1291

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2208">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1291:0  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 29)

]]></node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2208">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1291:1  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 29)

]]></node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2208">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1291:2  br i1 %tmp_396, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1285, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1288

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2209">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1288:0  br i1 %tmp_397, label %118, label %117

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2210">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
<literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_87_load = load i43* @serialTwoCount_V_87, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_87_load"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2210">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
<literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_159 = add i43 %serialTwoCount_V_87_load, 1

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2210">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
<literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_159, i43* @serialTwoCount_V_87, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2210">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
<literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %119

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2211">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
<literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_88_load = load i43* @serialTwoCount_V_88, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_88_load"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2211">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
<literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_160 = add i43 %serialTwoCount_V_88_load, 1

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2211">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
<literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_160, i43* @serialTwoCount_V_88, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2211">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
<literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %119

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2212">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1282

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2213">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1285:0  br i1 %tmp_397, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1285._crit_edge, label %120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2214">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="1"/>
<literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_89_load = load i43* @serialTwoCount_V_89, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_89_load"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2214">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="1"/>
<literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1302" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_161 = add i43 %serialTwoCount_V_89_load, 1

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2214">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="1"/>
<literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_161, i43* @serialTwoCount_V_89, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2214">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="1"/>
<literal name="tmp_397" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1285._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2215">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_396" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1285._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1282

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2216">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1282:0  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 30)

]]></node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2216">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1282:1  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 30)

]]></node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2216">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1282:2  br i1 %tmp_398, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1276, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1279

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2217">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1279:0  br i1 %tmp_399, label %122, label %121

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2218">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
<literal name="tmp_399" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_90_load = load i43* @serialTwoCount_V_90, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_90_load"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2218">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
<literal name="tmp_399" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_162 = add i43 %serialTwoCount_V_90_load, 1

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2218">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
<literal name="tmp_399" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_162, i43* @serialTwoCount_V_90, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2218">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
<literal name="tmp_399" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
<literal name="tmp_399" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_91_load = load i43* @serialTwoCount_V_91, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_91_load"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
<literal name="tmp_399" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_163 = add i43 %serialTwoCount_V_91_load, 1

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
<literal name="tmp_399" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_163, i43* @serialTwoCount_V_91, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2219">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
<literal name="tmp_399" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2220">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2221">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1276:0  br i1 %tmp_399, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1276._crit_edge, label %124

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="1"/>
<literal name="tmp_399" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_92_load = load i43* @serialTwoCount_V_92, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_92_load"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="1"/>
<literal name="tmp_399" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_164 = add i43 %serialTwoCount_V_92_load, 1

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="1"/>
<literal name="tmp_399" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1330" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_164, i43* @serialTwoCount_V_92, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2222">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="1"/>
<literal name="tmp_399" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1276._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2223">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_398" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1276._crit_edge:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2224">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1273:0  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_214, i32 31)

]]></node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2224">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1273:1  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_51, i32 31)

]]></node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2224">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1273:2  br i1 %tmp_400, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1270

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2225">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1270:0  br i1 %tmp_401, label %126, label %125

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2226">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
<literal name="tmp_401" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_93_load = load i43* @serialTwoCount_V_93, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_93_load"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2226">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
<literal name="tmp_401" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_165 = add i43 %serialTwoCount_V_93_load, 1

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2226">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
<literal name="tmp_401" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1343" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_165, i43* @serialTwoCount_V_93, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2226">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
<literal name="tmp_401" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1344" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %127

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
<literal name="tmp_401" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1346" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_94_load = load i43* @serialTwoCount_V_94, align 16

]]></node>
<StgValue><ssdm name="serialTwoCount_V_94_load"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
<literal name="tmp_401" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_166 = add i43 %serialTwoCount_V_94_load, 1

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
<literal name="tmp_401" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1348" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_166, i43* @serialTwoCount_V_94, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2227">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
<literal name="tmp_401" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %127

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2228">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1351" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2229">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  br i1 %tmp_401, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge, label %128

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="1"/>
<literal name="tmp_401" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialTwoCount_V_95_load = load i43* @serialTwoCount_V_95, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_95_load"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="1"/>
<literal name="tmp_401" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_167 = add i43 %serialTwoCount_V_95_load, 1

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="1"/>
<literal name="tmp_401" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_167, i43* @serialTwoCount_V_95, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="1"/>
<literal name="tmp_401" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2231">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
<literal name="tmp_400" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:0  br label %129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2232">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="enableTwoSerial" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2233">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1364" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648._crit_edge:0  %enableThreeSerial_load = load i32* %enableThreeSerial

]]></node>
<StgValue><ssdm name="enableThreeSerial_load"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2233">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648._crit_edge:1  %enableThreeSerial_1 = add nsw i32 %enableThreeSerial_load, 1

]]></node>
<StgValue><ssdm name="enableThreeSerial_1"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2233">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648._crit_edge:2  %tmp_168 = icmp eq i32 %enableThreeSerial_1, 3

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2233">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1648._crit_edge:3  br i1 %tmp_168, label %130, label %._crit_edge22321.pre

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2234">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1369" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22321.pre:0  store i32 %enableThreeSerial_1, i32* %enableThreeSerial

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2234">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22321.pre:1  br label %._crit_edge22321

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2235">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_171 = and i2 %tmp_5, %tmp_197

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2235">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp_172 = icmp eq i2 %tmp_171, 0

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2235">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %tmp_173 = and i2 %tmp_5, %tmp_194

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2235">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tmp_174 = icmp eq i2 %tmp_173, 0

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2235">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %tmp_177 = and i2 %tmp_5, %tmp_337

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2235">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_178 = icmp eq i2 %tmp_177, 0

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2235">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_172, label %131, label %141

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2236">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_174, label %142, label %146

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2237">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_178, label %147, label %._crit_edge22322

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_6_load = load i43* @serialThreeCount_V_6, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_6_load"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_191 = add i43 %serialThreeCount_V_6_load, 1

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_191, i43* @serialThreeCount_V_6, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2238">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge22322

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2239">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22322:0  br label %148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2240">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_178, label %143, label %144

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2241">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_5_load = load i43* @serialThreeCount_V_5, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_5_load"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2241">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_190 = add i43 %serialThreeCount_V_5_load, 1

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2241">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_190, i43* @serialThreeCount_V_5, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2241">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %145

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2242">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_4_load = load i43* @serialThreeCount_V_4, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_4_load"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2242">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_189 = add i43 %serialThreeCount_V_4_load, 1

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2242">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_189, i43* @serialThreeCount_V_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2242">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %145

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2243">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
<literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2244">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2245">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_174, label %132, label %136

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2246">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_178, label %137, label %138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2247">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_3_load = load i43* @serialThreeCount_V_3, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_3_load"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2247">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_188 = add i43 %serialThreeCount_V_3_load, 1

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2247">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_188, i43* @serialThreeCount_V_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2247">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %139

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2248">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_2_load = load i43* @serialThreeCount_V_2, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_2_load"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2248">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_187 = add i43 %serialThreeCount_V_2_load, 1

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2248">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_187, i43* @serialThreeCount_V_2, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2248">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %139

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2249">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %140

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2250">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_178, label %133, label %134

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2251">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_1_load = load i43* @serialThreeCount_V_1, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_1_load"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2251">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_186 = add i43 %serialThreeCount_V_1_load, 1

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2251">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_186, i43* @serialThreeCount_V_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2251">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %135

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2252">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_0_load = load i43* @serialThreeCount_V_0, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_0_load"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2252">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_185 = add i43 %serialThreeCount_V_0_load, 1

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2252">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_185, i43* @serialThreeCount_V_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2252">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
<literal name="tmp_178" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %135

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2253">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
<literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1435" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %140

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2254">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2255">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249:0  %r_V = lshr i32 %seed_prev_prev_V_load, %tmp_6

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2255">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249:1  %tmp_402 = trunc i32 %r_V to i1

]]></node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2255">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249:2  %r_V_55 = lshr i32 %r_V_214, %tmp_6

]]></node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2255">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249:3  %tmp_403 = trunc i32 %r_V_55 to i1

]]></node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2255">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249:4  %r_V_52 = lshr i32 %r_V_51, %tmp_6

]]></node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2255">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249:5  %tmp_404 = trunc i32 %r_V_52 to i1

]]></node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2255">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1249:6  br i1 %tmp_402, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1201, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1237

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2256">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1237:0  br i1 %tmp_403, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1213, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1225

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2257">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1225:0  br i1 %tmp_404, label %150, label %149

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2258">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_7_load = load i43* @serialThreeCount_V_7, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_7_load"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2258">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_204 = add i43 %serialThreeCount_V_7_load, 1

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2258">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_204, i43* @serialThreeCount_V_7, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2258">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %151

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2259">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1456" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_8_load = load i43* @serialThreeCount_V_8, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_8_load"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2259">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1457" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_203 = add i43 %serialThreeCount_V_8_load, 1

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2259">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1458" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_203, i43* @serialThreeCount_V_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2259">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %151

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2260">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %155

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2261">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1213:0  br i1 %tmp_404, label %153, label %152

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2262">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_9_load = load i43* @serialThreeCount_V_9, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_9_load"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2262">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_202 = add i43 %serialThreeCount_V_9_load, 1

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2262">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_202, i43* @serialThreeCount_V_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2262">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %154

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2263">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_10_load = load i43* @serialThreeCount_V_10, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_10_load"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2263">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1471" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_201 = add i43 %serialThreeCount_V_10_load, 1

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2263">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1472" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_201, i43* @serialThreeCount_V_10, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2263">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1473" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %154

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2264">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
<literal name="tmp_403" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %155

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2265">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2266">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1201:0  br i1 %tmp_403, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1177, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1189

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2267">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1189:0  br i1 %tmp_404, label %157, label %156

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2268">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1483" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_11_load = load i43* @serialThreeCount_V_11, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_11_load"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2268">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_200 = add i43 %serialThreeCount_V_11_load, 1

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2268">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1485" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_200, i43* @serialThreeCount_V_11, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2268">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1486" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2269">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1488" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_12_load = load i43* @serialThreeCount_V_12, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_12_load"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2269">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1489" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_199 = add i43 %serialThreeCount_V_12_load, 1

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2269">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_199, i43* @serialThreeCount_V_12, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2269">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2270">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %160

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2271">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1177:0  br i1 %tmp_404, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1177._crit_edge, label %159

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2272">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1497" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_13_load = load i43* @serialThreeCount_V_13, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_13_load"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2272">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1498" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_198 = add i43 %serialThreeCount_V_13_load, 1

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2272">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1499" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_198, i43* @serialThreeCount_V_13, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2272">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="1"/>
<literal name="tmp_404" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1500" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1177._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2273">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_403" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1177._crit_edge:0  br label %160

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2274">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2275">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165:0  %r_V_80 = lshr i32 %seed_prev_prev_V_load, %tmp_67

]]></node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2275">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1507" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165:1  %tmp_405 = trunc i32 %r_V_80 to i1

]]></node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2275">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165:2  %r_V_82 = lshr i32 %r_V_214, %tmp_67

]]></node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2275">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165:3  %tmp_406 = trunc i32 %r_V_82 to i1

]]></node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2275">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165:4  %r_V_53 = lshr i32 %r_V_51, %tmp_67

]]></node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2275">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1511" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165:5  %tmp_407 = trunc i32 %r_V_53 to i1

]]></node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2275">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1165:6  br i1 %tmp_405, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1117, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2276">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1153:0  br i1 %tmp_406, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1129, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1141

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2277">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1141:0  br i1 %tmp_407, label %162, label %161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2278">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1518" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_14_load = load i43* @serialThreeCount_V_14, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_14_load"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2278">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_211 = add i43 %serialThreeCount_V_14_load, 1

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2278">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_211, i43* @serialThreeCount_V_14, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2278">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1521" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2279">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_15_load = load i43* @serialThreeCount_V_15, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_15_load"/></StgValue>
</operation>

<operation id="974" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2279">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1524" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_210 = add i43 %serialThreeCount_V_15_load, 1

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="975" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2279">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1525" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_210, i43* @serialThreeCount_V_15, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2279">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1526" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2280">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1528" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %167

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2281">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1129:0  br i1 %tmp_407, label %165, label %164

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2282">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_16_load = load i43* @serialThreeCount_V_16, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_16_load"/></StgValue>
</operation>

<operation id="980" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2282">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_209 = add i43 %serialThreeCount_V_16_load, 1

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="981" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2282">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1534" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_209, i43* @serialThreeCount_V_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="982" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2282">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1535" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %166

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="983" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2283">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_17_load = load i43* @serialThreeCount_V_17, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_17_load"/></StgValue>
</operation>

<operation id="984" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2283">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_208 = add i43 %serialThreeCount_V_17_load, 1

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="985" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2283">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_208, i43* @serialThreeCount_V_17, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2283">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %166

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2284">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
<literal name="tmp_406" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %167

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2285">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1544" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2286">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1117:0  br i1 %tmp_406, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1093, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2287">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1105:0  br i1 %tmp_407, label %169, label %168

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2288">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_18_load = load i43* @serialThreeCount_V_18, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_18_load"/></StgValue>
</operation>

<operation id="992" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2288">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_207 = add i43 %serialThreeCount_V_18_load, 1

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="993" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2288">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1552" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_207, i43* @serialThreeCount_V_18, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2288">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %170

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2289">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_19_load = load i43* @serialThreeCount_V_19, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_19_load"/></StgValue>
</operation>

<operation id="996" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2289">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_206 = add i43 %serialThreeCount_V_19_load, 1

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="997" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2289">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1557" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_206, i43* @serialThreeCount_V_19, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2289">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
<literal name="tmp_407" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1558" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %170

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1560" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %172

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2291">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1093:0  br i1 %tmp_407, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1093._crit_edge, label %171

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2292">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_20_load = load i43* @serialThreeCount_V_20, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_20_load"/></StgValue>
</operation>

<operation id="1002" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2292">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_205 = add i43 %serialThreeCount_V_20_load, 1

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1003" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2292">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_205, i43* @serialThreeCount_V_20, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2292">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="1"/>
<literal name="tmp_407" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1093._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2293">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
<literal name="tmp_406" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1093._crit_edge:0  br label %172

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2294">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_405" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1571" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2295">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081:0  %r_V_90 = lshr i32 %seed_prev_prev_V_load, %tmp_72

]]></node>
<StgValue><ssdm name="r_V_90"/></StgValue>
</operation>

<operation id="1008" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2295">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081:1  %tmp_408 = trunc i32 %r_V_90 to i1

]]></node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1009" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2295">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081:2  %r_V_92 = lshr i32 %r_V_214, %tmp_72

]]></node>
<StgValue><ssdm name="r_V_92"/></StgValue>
</operation>

<operation id="1010" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2295">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081:3  %tmp_409 = trunc i32 %r_V_92 to i1

]]></node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1011" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2295">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081:4  %r_V_54 = lshr i32 %r_V_51, %tmp_72

]]></node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="1012" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2295">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081:5  %tmp_410 = trunc i32 %r_V_54 to i1

]]></node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1013" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2295">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1081:6  br i1 %tmp_408, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1033, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1069

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2296">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1069:0  br i1 %tmp_409, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1045, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1057

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2297">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1057:0  br i1 %tmp_410, label %174, label %173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2298">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1585" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_21_load = load i43* @serialThreeCount_V_21, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_21_load"/></StgValue>
</operation>

<operation id="1017" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2298">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1586" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_218 = add i43 %serialThreeCount_V_21_load, 1

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1018" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2298">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1587" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_218, i43* @serialThreeCount_V_21, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2298">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1588" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %175

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2299">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1590" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_22_load = load i43* @serialThreeCount_V_22, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_22_load"/></StgValue>
</operation>

<operation id="1021" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2299">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_217 = add i43 %serialThreeCount_V_22_load, 1

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1022" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2299">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_217, i43* @serialThreeCount_V_22, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2299">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %175

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2300">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %179

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2301">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1045:0  br i1 %tmp_410, label %177, label %176

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2302">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1599" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_23_load = load i43* @serialThreeCount_V_23, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_23_load"/></StgValue>
</operation>

<operation id="1027" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2302">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_216 = add i43 %serialThreeCount_V_23_load, 1

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2302">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1601" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_216, i43* @serialThreeCount_V_23, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2302">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1602" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %178

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2303">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1604" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_24_load = load i43* @serialThreeCount_V_24, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_24_load"/></StgValue>
</operation>

<operation id="1031" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2303">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1605" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_215 = add i43 %serialThreeCount_V_24_load, 1

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1032" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2303">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_215, i43* @serialThreeCount_V_24, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2303">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %178

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2304">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
<literal name="tmp_409" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %179

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2305">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1036" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2306">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1033:0  br i1 %tmp_409, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1009, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1021

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2307">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1021:0  br i1 %tmp_410, label %181, label %180

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2308">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1617" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_25_load = load i43* @serialThreeCount_V_25, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_25_load"/></StgValue>
</operation>

<operation id="1039" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2308">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_214 = add i43 %serialThreeCount_V_25_load, 1

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1040" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2308">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_214, i43* @serialThreeCount_V_25, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2308">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %182

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2309">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_26_load = load i43* @serialThreeCount_V_26, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_26_load"/></StgValue>
</operation>

<operation id="1043" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2309">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_213 = add i43 %serialThreeCount_V_26_load, 1

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1044" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2309">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_213, i43* @serialThreeCount_V_26, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2309">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
<literal name="tmp_410" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %182

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2310">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1627" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2311">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1009:0  br i1 %tmp_410, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1009._crit_edge, label %183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2312">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_27_load = load i43* @serialThreeCount_V_27, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_27_load"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2312">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1632" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_212 = add i43 %serialThreeCount_V_27_load, 1

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2312">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_212, i43* @serialThreeCount_V_27, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2312">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="1"/>
<literal name="tmp_410" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1009._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2313">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
<literal name="tmp_409" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit1009._crit_edge:0  br label %184

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2314">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_408" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2315">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997:0  %r_V_100 = lshr i32 %seed_prev_prev_V_load, %tmp_77

]]></node>
<StgValue><ssdm name="r_V_100"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2315">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1641" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997:1  %tmp_411 = trunc i32 %r_V_100 to i1

]]></node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2315">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997:2  %r_V_104 = lshr i32 %r_V_214, %tmp_77

]]></node>
<StgValue><ssdm name="r_V_104"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2315">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997:3  %tmp_412 = trunc i32 %r_V_104 to i1

]]></node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2315">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997:4  %r_V_56 = lshr i32 %r_V_51, %tmp_77

]]></node>
<StgValue><ssdm name="r_V_56"/></StgValue>
</operation>

<operation id="1059" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2315">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997:5  %tmp_413 = trunc i32 %r_V_56 to i1

]]></node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1060" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2315">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit997:6  br i1 %tmp_411, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit949, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit985

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2316">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit985:0  br i1 %tmp_412, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit961, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2317">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit973:0  br i1 %tmp_413, label %186, label %185

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2318">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_28_load = load i43* @serialThreeCount_V_28, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_28_load"/></StgValue>
</operation>

<operation id="1064" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2318">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1653" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_225 = add i43 %serialThreeCount_V_28_load, 1

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1065" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2318">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_225, i43* @serialThreeCount_V_28, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2318">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1655" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %187

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2319">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1657" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_29_load = load i43* @serialThreeCount_V_29, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_29_load"/></StgValue>
</operation>

<operation id="1068" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2319">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_224 = add i43 %serialThreeCount_V_29_load, 1

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1069" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2319">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_224, i43* @serialThreeCount_V_29, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2319">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %187

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2320">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %191

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2321">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit961:0  br i1 %tmp_413, label %189, label %188

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2322">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_30_load = load i43* @serialThreeCount_V_30, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_30_load"/></StgValue>
</operation>

<operation id="1074" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2322">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1667" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_223 = add i43 %serialThreeCount_V_30_load, 1

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1075" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2322">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1668" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_223, i43* @serialThreeCount_V_30, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2322">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1669" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %190

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2323">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1671" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_31_load = load i43* @serialThreeCount_V_31, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_31_load"/></StgValue>
</operation>

<operation id="1078" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2323">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_222 = add i43 %serialThreeCount_V_31_load, 1

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1079" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2323">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1673" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_222, i43* @serialThreeCount_V_31, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2323">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1674" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %190

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2324">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
<literal name="tmp_412" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %191

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2325">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2326">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit949:0  br i1 %tmp_412, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit925, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit937

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2327">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit937:0  br i1 %tmp_413, label %193, label %192

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2328">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_32_load = load i43* @serialThreeCount_V_32, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_32_load"/></StgValue>
</operation>

<operation id="1086" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2328">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1685" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_221 = add i43 %serialThreeCount_V_32_load, 1

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1087" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2328">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_221, i43* @serialThreeCount_V_32, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2328">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %194

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2329">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_33_load = load i43* @serialThreeCount_V_33, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_33_load"/></StgValue>
</operation>

<operation id="1090" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2329">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1690" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_220 = add i43 %serialThreeCount_V_33_load, 1

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1091" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2329">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_220, i43* @serialThreeCount_V_33, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2329">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
<literal name="tmp_413" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1692" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %194

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2330">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1694" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %196

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2331">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit925:0  br i1 %tmp_413, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit925._crit_edge, label %195

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2332">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_34_load = load i43* @serialThreeCount_V_34, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_34_load"/></StgValue>
</operation>

<operation id="1096" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2332">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1699" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_219 = add i43 %serialThreeCount_V_34_load, 1

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1097" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2332">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_219, i43* @serialThreeCount_V_34, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2332">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="1"/>
<literal name="tmp_413" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1701" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit925._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2333">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
<literal name="tmp_412" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit925._crit_edge:0  br label %196

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2334">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_411" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2335">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913:0  %r_V_112 = lshr i32 %seed_prev_prev_V_load, %tmp_169

]]></node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="1102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2335">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1708" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913:1  %tmp_414 = trunc i32 %r_V_112 to i1

]]></node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1103" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2335">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913:2  %r_V_114 = lshr i32 %r_V_214, %tmp_169

]]></node>
<StgValue><ssdm name="r_V_114"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2335">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913:3  %tmp_415 = trunc i32 %r_V_114 to i1

]]></node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1105" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2335">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913:4  %r_V_57 = lshr i32 %r_V_51, %tmp_169

]]></node>
<StgValue><ssdm name="r_V_57"/></StgValue>
</operation>

<operation id="1106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2335">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913:5  %tmp_416 = trunc i32 %r_V_57 to i1

]]></node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2335">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit913:6  br i1 %tmp_414, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit865, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit901

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2336">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit901:0  br i1 %tmp_415, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit877, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit889

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2337">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit889:0  br i1 %tmp_416, label %198, label %197

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2338">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_35_load = load i43* @serialThreeCount_V_35, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_35_load"/></StgValue>
</operation>

<operation id="1111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2338">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1720" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_232 = add i43 %serialThreeCount_V_35_load, 1

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2338">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1721" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_232, i43* @serialThreeCount_V_35, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2338">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %199

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2339">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_36_load = load i43* @serialThreeCount_V_36, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_36_load"/></StgValue>
</operation>

<operation id="1115" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2339">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_231 = add i43 %serialThreeCount_V_36_load, 1

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2339">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_231, i43* @serialThreeCount_V_36, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2339">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %199

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2340">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1729" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2341">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit877:0  br i1 %tmp_416, label %201, label %200

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2342">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1733" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_37_load = load i43* @serialThreeCount_V_37, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_37_load"/></StgValue>
</operation>

<operation id="1121" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2342">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_230 = add i43 %serialThreeCount_V_37_load, 1

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2342">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_230, i43* @serialThreeCount_V_37, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2342">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1736" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %202

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2343">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1738" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_38_load = load i43* @serialThreeCount_V_38, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_38_load"/></StgValue>
</operation>

<operation id="1125" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2343">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_229 = add i43 %serialThreeCount_V_38_load, 1

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2343">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1740" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_229, i43* @serialThreeCount_V_38, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2343">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %202

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2344">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
<literal name="tmp_415" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1743" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2345">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2346">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit865:0  br i1 %tmp_415, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit841, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2347">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit853:0  br i1 %tmp_416, label %205, label %204

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2348">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1751" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_39_load = load i43* @serialThreeCount_V_39, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_39_load"/></StgValue>
</operation>

<operation id="1133" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2348">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1752" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_228 = add i43 %serialThreeCount_V_39_load, 1

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2348">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_228, i43* @serialThreeCount_V_39, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2348">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1754" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2349">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1756" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_40_load = load i43* @serialThreeCount_V_40, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_40_load"/></StgValue>
</operation>

<operation id="1137" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2349">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_227 = add i43 %serialThreeCount_V_40_load, 1

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2349">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_227, i43* @serialThreeCount_V_40, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2349">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
<literal name="tmp_416" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1759" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2350">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %208

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2351">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit841:0  br i1 %tmp_416, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit841._crit_edge, label %207

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2352">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1765" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_41_load = load i43* @serialThreeCount_V_41, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_41_load"/></StgValue>
</operation>

<operation id="1143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2352">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_226 = add i43 %serialThreeCount_V_41_load, 1

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2352">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1767" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_226, i43* @serialThreeCount_V_41, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2352">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="1"/>
<literal name="tmp_416" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1768" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit841._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2353">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
<literal name="tmp_415" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit841._crit_edge:0  br label %208

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2354">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_414" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1772" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1148" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2355">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829:0  %r_V_122 = lshr i32 %seed_prev_prev_V_load, %tmp_170

]]></node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="1149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2355">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829:1  %tmp_417 = trunc i32 %r_V_122 to i1

]]></node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1150" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2355">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829:2  %r_V_124 = lshr i32 %r_V_214, %tmp_170

]]></node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="1151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2355">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1777" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829:3  %tmp_418 = trunc i32 %r_V_124 to i1

]]></node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1152" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2355">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829:4  %r_V_58 = lshr i32 %r_V_51, %tmp_170

]]></node>
<StgValue><ssdm name="r_V_58"/></StgValue>
</operation>

<operation id="1153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2355">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1779" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829:5  %tmp_419 = trunc i32 %r_V_58 to i1

]]></node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2355">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit829:6  br i1 %tmp_417, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit781, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit817

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2356">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit817:0  br i1 %tmp_418, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit793, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit805

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2357">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit805:0  br i1 %tmp_419, label %210, label %209

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2358">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1786" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_42_load = load i43* @serialThreeCount_V_42, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_42_load"/></StgValue>
</operation>

<operation id="1158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2358">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_239 = add i43 %serialThreeCount_V_42_load, 1

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2358">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_239, i43* @serialThreeCount_V_42, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2358">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %211

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2359">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_43_load = load i43* @serialThreeCount_V_43, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_43_load"/></StgValue>
</operation>

<operation id="1162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2359">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1792" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_238 = add i43 %serialThreeCount_V_43_load, 1

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2359">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1793" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_238, i43* @serialThreeCount_V_43, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2359">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %211

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2360">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1796" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %215

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2361">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit793:0  br i1 %tmp_419, label %213, label %212

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2362">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_44_load = load i43* @serialThreeCount_V_44, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_44_load"/></StgValue>
</operation>

<operation id="1168" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2362">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1801" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_237 = add i43 %serialThreeCount_V_44_load, 1

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2362">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1802" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_237, i43* @serialThreeCount_V_44, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2362">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1803" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %214

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2363">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1805" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_45_load = load i43* @serialThreeCount_V_45, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_45_load"/></StgValue>
</operation>

<operation id="1172" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2363">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_236 = add i43 %serialThreeCount_V_45_load, 1

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2363">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_236, i43* @serialThreeCount_V_45, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2363">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1808" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %214

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2364">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
<literal name="tmp_418" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %215

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2365">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2366">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit781:0  br i1 %tmp_418, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit757, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit769

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2367">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit769:0  br i1 %tmp_419, label %217, label %216

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2368">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1818" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_46_load = load i43* @serialThreeCount_V_46, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_46_load"/></StgValue>
</operation>

<operation id="1180" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2368">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_235 = add i43 %serialThreeCount_V_46_load, 1

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2368">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1820" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_235, i43* @serialThreeCount_V_46, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2368">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1821" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %218

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2369">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_47_load = load i43* @serialThreeCount_V_47, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_47_load"/></StgValue>
</operation>

<operation id="1184" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2369">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1824" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_234 = add i43 %serialThreeCount_V_47_load, 1

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2369">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_234, i43* @serialThreeCount_V_47, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2369">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %218

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2370">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %220

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2371">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit757:0  br i1 %tmp_419, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit757._crit_edge, label %219

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2372">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1832" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_48_load = load i43* @serialThreeCount_V_48, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_48_load"/></StgValue>
</operation>

<operation id="1190" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2372">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1833" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_233 = add i43 %serialThreeCount_V_48_load, 1

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2372">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_233, i43* @serialThreeCount_V_48, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2372">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="1"/>
<literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1835" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit757._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2373">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
<literal name="tmp_418" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1837" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit757._crit_edge:0  br label %220

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2374">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_417" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745:0  %r_V_132 = lshr i32 %seed_prev_prev_V_load, %tmp_175

]]></node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="1196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745:1  %tmp_420 = trunc i32 %r_V_132 to i1

]]></node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1197" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745:2  %r_V_136 = lshr i32 %r_V_214, %tmp_175

]]></node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="1198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1844" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745:3  %tmp_421 = trunc i32 %r_V_136 to i1

]]></node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1199" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745:4  %r_V_59 = lshr i32 %r_V_51, %tmp_175

]]></node>
<StgValue><ssdm name="r_V_59"/></StgValue>
</operation>

<operation id="1200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745:5  %tmp_422 = trunc i32 %r_V_59 to i1

]]></node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1847" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit745:6  br i1 %tmp_420, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit697, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2376">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit733:0  br i1 %tmp_421, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit709, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit721

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2377">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1851" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit721:0  br i1 %tmp_422, label %222, label %221

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2378">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1853" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_49_load = load i43* @serialThreeCount_V_49, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_49_load"/></StgValue>
</operation>

<operation id="1205" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2378">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_246 = add i43 %serialThreeCount_V_49_load, 1

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2378">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1855" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_246, i43* @serialThreeCount_V_49, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2378">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1856" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2379">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_50_load = load i43* @serialThreeCount_V_50, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_50_load"/></StgValue>
</operation>

<operation id="1209" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2379">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1859" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_245 = add i43 %serialThreeCount_V_50_load, 1

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2379">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_245, i43* @serialThreeCount_V_50, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2379">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2380">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %227

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2381">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit709:0  br i1 %tmp_422, label %225, label %224

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2382">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_51_load = load i43* @serialThreeCount_V_51, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_51_load"/></StgValue>
</operation>

<operation id="1215" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2382">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1868" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_244 = add i43 %serialThreeCount_V_51_load, 1

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2382">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_244, i43* @serialThreeCount_V_51, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2382">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %226

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2383">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1872" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_52_load = load i43* @serialThreeCount_V_52, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_52_load"/></StgValue>
</operation>

<operation id="1219" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2383">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1873" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_243 = add i43 %serialThreeCount_V_52_load, 1

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2383">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1874" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_243, i43* @serialThreeCount_V_52, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2383">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %226

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2384">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
<literal name="tmp_421" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %227

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2385">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2386">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit697:0  br i1 %tmp_421, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit673, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit685

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2387">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit685:0  br i1 %tmp_422, label %229, label %228

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1885" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_53_load = load i43* @serialThreeCount_V_53, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_53_load"/></StgValue>
</operation>

<operation id="1227" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1886" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_242 = add i43 %serialThreeCount_V_53_load, 1

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1887" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_242, i43* @serialThreeCount_V_53, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2388">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %230

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_54_load = load i43* @serialThreeCount_V_54, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_54_load"/></StgValue>
</operation>

<operation id="1231" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_241 = add i43 %serialThreeCount_V_54_load, 1

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_241, i43* @serialThreeCount_V_54, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2389">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
<literal name="tmp_422" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %230

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2390">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1895" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %232

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2391">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit673:0  br i1 %tmp_422, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit673._crit_edge, label %231

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1899" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_55_load = load i43* @serialThreeCount_V_55, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_55_load"/></StgValue>
</operation>

<operation id="1237" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_240 = add i43 %serialThreeCount_V_55_load, 1

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_240, i43* @serialThreeCount_V_55, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2392">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="1"/>
<literal name="tmp_422" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1902" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit673._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2393">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
<literal name="tmp_421" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit673._crit_edge:0  br label %232

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2394">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_420" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661:0  %r_V_144 = lshr i32 %seed_prev_prev_V_load, %tmp_176

]]></node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="1243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1909" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661:1  %tmp_423 = trunc i32 %r_V_144 to i1

]]></node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1244" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661:2  %r_V_146 = lshr i32 %r_V_214, %tmp_176

]]></node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="1245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1911" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661:3  %tmp_424 = trunc i32 %r_V_146 to i1

]]></node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="1246" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661:4  %r_V_60 = lshr i32 %r_V_51, %tmp_176

]]></node>
<StgValue><ssdm name="r_V_60"/></StgValue>
</operation>

<operation id="1247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1913" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661:5  %tmp_425 = trunc i32 %r_V_60 to i1

]]></node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit661:6  br i1 %tmp_423, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit613, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit649

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2396">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit649:0  br i1 %tmp_424, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit625, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit637

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2397">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit637:0  br i1 %tmp_425, label %234, label %233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1920" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_56_load = load i43* @serialThreeCount_V_56, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_56_load"/></StgValue>
</operation>

<operation id="1252" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1921" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_253 = add i43 %serialThreeCount_V_56_load, 1

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1922" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_253, i43* @serialThreeCount_V_56, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2398">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %235

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1925" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_57_load = load i43* @serialThreeCount_V_57, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_57_load"/></StgValue>
</operation>

<operation id="1256" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1926" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_252 = add i43 %serialThreeCount_V_57_load, 1

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_252, i43* @serialThreeCount_V_57, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2399">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1928" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %235

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2400">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1930" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %239

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2401">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1932" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit625:0  br i1 %tmp_425, label %237, label %236

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_58_load = load i43* @serialThreeCount_V_58, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_58_load"/></StgValue>
</operation>

<operation id="1262" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1935" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_251 = add i43 %serialThreeCount_V_58_load, 1

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1936" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_251, i43* @serialThreeCount_V_58, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2402">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1937" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %238

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2403">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1939" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_59_load = load i43* @serialThreeCount_V_59, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_59_load"/></StgValue>
</operation>

<operation id="1266" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2403">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_250 = add i43 %serialThreeCount_V_59_load, 1

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2403">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1941" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_250, i43* @serialThreeCount_V_59, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2403">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1942" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %238

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2404">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
<literal name="tmp_424" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1944" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %239

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2405">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1946" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2406">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit613:0  br i1 %tmp_424, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit589, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit601

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2407">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit601:0  br i1 %tmp_425, label %241, label %240

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2408">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1952" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_60_load = load i43* @serialThreeCount_V_60, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_60_load"/></StgValue>
</operation>

<operation id="1274" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2408">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_249 = add i43 %serialThreeCount_V_60_load, 1

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2408">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1954" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_249, i43* @serialThreeCount_V_60, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2408">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1955" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %242

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2409">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_61_load = load i43* @serialThreeCount_V_61, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_61_load"/></StgValue>
</operation>

<operation id="1278" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2409">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_248 = add i43 %serialThreeCount_V_61_load, 1

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2409">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1959" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_248, i43* @serialThreeCount_V_61, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2409">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
<literal name="tmp_425" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1960" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %242

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2410">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1962" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %244

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2411">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit589:0  br i1 %tmp_425, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit589._crit_edge, label %243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2412">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_62_load = load i43* @serialThreeCount_V_62, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_62_load"/></StgValue>
</operation>

<operation id="1284" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2412">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1967" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_247 = add i43 %serialThreeCount_V_62_load, 1

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2412">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1968" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_247, i43* @serialThreeCount_V_62, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2412">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="1"/>
<literal name="tmp_425" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit589._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2413">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
<literal name="tmp_424" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1971" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit589._crit_edge:0  br label %244

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2414">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_423" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1973" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1289" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2415">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577:0  %r_V_154 = lshr i32 %seed_prev_prev_V_load, %tmp_179

]]></node>
<StgValue><ssdm name="r_V_154"/></StgValue>
</operation>

<operation id="1290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2415">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1976" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577:1  %tmp_426 = trunc i32 %r_V_154 to i1

]]></node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="1291" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2415">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577:2  %r_V_156 = lshr i32 %r_V_214, %tmp_179

]]></node>
<StgValue><ssdm name="r_V_156"/></StgValue>
</operation>

<operation id="1292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2415">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1978" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577:3  %tmp_427 = trunc i32 %r_V_156 to i1

]]></node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1293" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2415">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577:4  %r_V_61 = lshr i32 %r_V_51, %tmp_179

]]></node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="1294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2415">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1980" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577:5  %tmp_428 = trunc i32 %r_V_61 to i1

]]></node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2415">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1981" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit577:6  br i1 %tmp_426, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit529, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit565

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2416">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit565:0  br i1 %tmp_427, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit541, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2417">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit553:0  br i1 %tmp_428, label %246, label %245

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2418">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1987" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_63_load = load i43* @serialThreeCount_V_63, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_63_load"/></StgValue>
</operation>

<operation id="1299" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2418">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_260 = add i43 %serialThreeCount_V_63_load, 1

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2418">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1989" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_260, i43* @serialThreeCount_V_63, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2418">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1990" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %247

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2419">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1992" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_64_load = load i43* @serialThreeCount_V_64, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_64_load"/></StgValue>
</operation>

<operation id="1303" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2419">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1993" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_259 = add i43 %serialThreeCount_V_64_load, 1

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2419">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1994" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_259, i43* @serialThreeCount_V_64, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2419">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1995" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %247

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2420">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1997" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %251

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2421">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit541:0  br i1 %tmp_428, label %249, label %248

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2422">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2001" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_65_load = load i43* @serialThreeCount_V_65, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_65_load"/></StgValue>
</operation>

<operation id="1309" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2422">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2002" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_258 = add i43 %serialThreeCount_V_65_load, 1

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2422">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2003" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_258, i43* @serialThreeCount_V_65, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2422">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2004" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %250

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2423">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2006" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_66_load = load i43* @serialThreeCount_V_66, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_66_load"/></StgValue>
</operation>

<operation id="1313" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2423">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_257 = add i43 %serialThreeCount_V_66_load, 1

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2423">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_257, i43* @serialThreeCount_V_66, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2423">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %250

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2424">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
<literal name="tmp_427" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2011" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %251

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2425">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2013" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2426">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit529:0  br i1 %tmp_427, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit505, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit517

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2427">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2017" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit517:0  br i1 %tmp_428, label %253, label %252

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2428">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2019" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_67_load = load i43* @serialThreeCount_V_67, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_67_load"/></StgValue>
</operation>

<operation id="1321" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2428">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2020" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_256 = add i43 %serialThreeCount_V_67_load, 1

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2428">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2021" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_256, i43* @serialThreeCount_V_67, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2428">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2022" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %254

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2429">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2024" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_68_load = load i43* @serialThreeCount_V_68, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_68_load"/></StgValue>
</operation>

<operation id="1325" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2429">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2025" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_255 = add i43 %serialThreeCount_V_68_load, 1

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2429">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2026" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_255, i43* @serialThreeCount_V_68, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2429">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
<literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2027" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %254

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2430">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2029" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %256

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2431">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit505:0  br i1 %tmp_428, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit505._crit_edge, label %255

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2432">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2033" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_69_load = load i43* @serialThreeCount_V_69, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_69_load"/></StgValue>
</operation>

<operation id="1331" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2432">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_254 = add i43 %serialThreeCount_V_69_load, 1

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2432">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2035" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_254, i43* @serialThreeCount_V_69, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2432">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="1"/>
<literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2036" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit505._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2433">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
<literal name="tmp_427" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2038" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit505._crit_edge:0  br label %256

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2434">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_426" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2040" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1336" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2435">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493:0  %r_V_164 = lshr i32 %seed_prev_prev_V_load, %tmp_180

]]></node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="1337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2435">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2043" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493:1  %tmp_429 = trunc i32 %r_V_164 to i1

]]></node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="1338" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2435">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493:2  %r_V_168 = lshr i32 %r_V_214, %tmp_180

]]></node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="1339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2435">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2045" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493:3  %tmp_430 = trunc i32 %r_V_168 to i1

]]></node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="1340" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2435">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493:4  %r_V_62 = lshr i32 %r_V_51, %tmp_180

]]></node>
<StgValue><ssdm name="r_V_62"/></StgValue>
</operation>

<operation id="1341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2435">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2047" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493:5  %tmp_431 = trunc i32 %r_V_62 to i1

]]></node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="1342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2435">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2048" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit493:6  br i1 %tmp_429, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit445, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit481

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2436">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit481:0  br i1 %tmp_430, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit457, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit469

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2437">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2052" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit469:0  br i1 %tmp_431, label %258, label %257

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2438">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2054" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_70_load = load i43* @serialThreeCount_V_70, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_70_load"/></StgValue>
</operation>

<operation id="1346" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2438">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2055" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_267 = add i43 %serialThreeCount_V_70_load, 1

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2438">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2056" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_267, i43* @serialThreeCount_V_70, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2438">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2057" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2439">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2059" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_71_load = load i43* @serialThreeCount_V_71, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_71_load"/></StgValue>
</operation>

<operation id="1350" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2439">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2060" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_266 = add i43 %serialThreeCount_V_71_load, 1

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2439">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2061" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_266, i43* @serialThreeCount_V_71, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2439">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2062" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2440">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2064" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2441">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit457:0  br i1 %tmp_431, label %261, label %260

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2442">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2068" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_72_load = load i43* @serialThreeCount_V_72, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_72_load"/></StgValue>
</operation>

<operation id="1356" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2442">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2069" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_265 = add i43 %serialThreeCount_V_72_load, 1

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2442">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2070" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_265, i43* @serialThreeCount_V_72, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2442">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2071" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %262

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2443">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2073" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_73_load = load i43* @serialThreeCount_V_73, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_73_load"/></StgValue>
</operation>

<operation id="1360" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2443">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2074" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_264 = add i43 %serialThreeCount_V_73_load, 1

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2443">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2075" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_264, i43* @serialThreeCount_V_73, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2443">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2076" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %262

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2444">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
<literal name="tmp_430" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2078" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2445">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2080" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2446">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2082" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit445:0  br i1 %tmp_430, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit421, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2447">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2084" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit433:0  br i1 %tmp_431, label %265, label %264

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2448">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2086" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_74_load = load i43* @serialThreeCount_V_74, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_74_load"/></StgValue>
</operation>

<operation id="1368" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2448">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2087" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_263 = add i43 %serialThreeCount_V_74_load, 1

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2448">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2088" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_263, i43* @serialThreeCount_V_74, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2448">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2089" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %266

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_75_load = load i43* @serialThreeCount_V_75, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_75_load"/></StgValue>
</operation>

<operation id="1372" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2092" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_262 = add i43 %serialThreeCount_V_75_load, 1

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2093" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_262, i43* @serialThreeCount_V_75, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2449">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
<literal name="tmp_431" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2094" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %266

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2450">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2096" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %268

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2451">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit421:0  br i1 %tmp_431, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit421._crit_edge, label %267

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2452">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2100" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_76_load = load i43* @serialThreeCount_V_76, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_76_load"/></StgValue>
</operation>

<operation id="1378" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2452">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2101" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_261 = add i43 %serialThreeCount_V_76_load, 1

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2452">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2102" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_261, i43* @serialThreeCount_V_76, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2452">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="1"/>
<literal name="tmp_431" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2103" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit421._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2453">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
<literal name="tmp_430" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2105" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit421._crit_edge:0  br label %268

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2454">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_429" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2107" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1383" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409:0  %r_V_174 = lshr i32 %seed_prev_prev_V_load, %tmp_181

]]></node>
<StgValue><ssdm name="r_V_174"/></StgValue>
</operation>

<operation id="1384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2110" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409:1  %tmp_432 = trunc i32 %r_V_174 to i1

]]></node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1385" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409:2  %r_V_176 = lshr i32 %r_V_214, %tmp_181

]]></node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="1386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2112" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409:3  %tmp_433 = trunc i32 %r_V_176 to i1

]]></node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="1387" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409:4  %r_V_63 = lshr i32 %r_V_51, %tmp_181

]]></node>
<StgValue><ssdm name="r_V_63"/></StgValue>
</operation>

<operation id="1388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409:5  %tmp_434 = trunc i32 %r_V_63 to i1

]]></node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit409:6  br i1 %tmp_432, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit361, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit397

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2456">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit397:0  br i1 %tmp_433, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit373, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit385

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2457">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit385:0  br i1 %tmp_434, label %270, label %269

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2458">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2121" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_77_load = load i43* @serialThreeCount_V_77, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_77_load"/></StgValue>
</operation>

<operation id="1393" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2458">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2122" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_274 = add i43 %serialThreeCount_V_77_load, 1

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2458">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2123" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_274, i43* @serialThreeCount_V_77, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2458">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2124" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %271

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2459">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2126" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_78_load = load i43* @serialThreeCount_V_78, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_78_load"/></StgValue>
</operation>

<operation id="1397" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2459">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2127" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_273 = add i43 %serialThreeCount_V_78_load, 1

]]></node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2459">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2128" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_273, i43* @serialThreeCount_V_78, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2459">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2129" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %271

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2460">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2131" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %275

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2461">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit373:0  br i1 %tmp_434, label %273, label %272

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2462">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2135" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_79_load = load i43* @serialThreeCount_V_79, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_79_load"/></StgValue>
</operation>

<operation id="1403" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2462">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2136" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_272 = add i43 %serialThreeCount_V_79_load, 1

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2462">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2137" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_272, i43* @serialThreeCount_V_79, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2462">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2138" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %274

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2463">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2140" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_80_load = load i43* @serialThreeCount_V_80, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_80_load"/></StgValue>
</operation>

<operation id="1407" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2463">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2141" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_271 = add i43 %serialThreeCount_V_80_load, 1

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2463">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2142" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_271, i43* @serialThreeCount_V_80, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2463">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %274

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2464">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
<literal name="tmp_433" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2145" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %275

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2465">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2147" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2466">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit361:0  br i1 %tmp_433, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit337, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit349

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2467">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit349:0  br i1 %tmp_434, label %277, label %276

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2468">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2153" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_81_load = load i43* @serialThreeCount_V_81, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_81_load"/></StgValue>
</operation>

<operation id="1415" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2468">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_270 = add i43 %serialThreeCount_V_81_load, 1

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2468">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2155" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_270, i43* @serialThreeCount_V_81, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2468">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2156" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %278

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2469">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2158" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_82_load = load i43* @serialThreeCount_V_82, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_82_load"/></StgValue>
</operation>

<operation id="1419" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2469">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2159" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_269 = add i43 %serialThreeCount_V_82_load, 1

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2469">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2160" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_269, i43* @serialThreeCount_V_82, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2469">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
<literal name="tmp_434" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2161" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %278

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2470">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2163" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %280

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2471">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit337:0  br i1 %tmp_434, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit337._crit_edge, label %279

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2472">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2167" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_83_load = load i43* @serialThreeCount_V_83, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_83_load"/></StgValue>
</operation>

<operation id="1425" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2472">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2168" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_268 = add i43 %serialThreeCount_V_83_load, 1

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2472">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2169" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_268, i43* @serialThreeCount_V_83, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2472">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="1"/>
<literal name="tmp_434" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2170" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit337._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2473">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
<literal name="tmp_433" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2172" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit337._crit_edge:0  br label %280

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2474">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_432" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2174" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325:0  %r_V_182 = lshr i32 %seed_prev_prev_V_load, %tmp_182

]]></node>
<StgValue><ssdm name="r_V_182"/></StgValue>
</operation>

<operation id="1431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2177" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325:1  %tmp_435 = trunc i32 %r_V_182 to i1

]]></node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1432" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325:2  %r_V_184 = lshr i32 %r_V_214, %tmp_182

]]></node>
<StgValue><ssdm name="r_V_184"/></StgValue>
</operation>

<operation id="1433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2179" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325:3  %tmp_436 = trunc i32 %r_V_184 to i1

]]></node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1434" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325:4  %r_V_64 = lshr i32 %r_V_51, %tmp_182

]]></node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="1435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325:5  %tmp_437 = trunc i32 %r_V_64 to i1

]]></node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit325:6  br i1 %tmp_435, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit277, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit313

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2476">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit313:0  br i1 %tmp_436, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit289, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit301

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2477">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit301:0  br i1 %tmp_437, label %282, label %281

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2478">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2188" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_84_load = load i43* @serialThreeCount_V_84, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_84_load"/></StgValue>
</operation>

<operation id="1440" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2478">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2189" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_281 = add i43 %serialThreeCount_V_84_load, 1

]]></node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2478">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2190" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_281, i43* @serialThreeCount_V_84, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2478">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2191" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2479">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2193" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_85_load = load i43* @serialThreeCount_V_85, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_85_load"/></StgValue>
</operation>

<operation id="1444" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2479">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_280 = add i43 %serialThreeCount_V_85_load, 1

]]></node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2479">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2195" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_280, i43* @serialThreeCount_V_85, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2479">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2196" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2480">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2198" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %287

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2481">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit289:0  br i1 %tmp_437, label %285, label %284

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2482">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2202" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_86_load = load i43* @serialThreeCount_V_86, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_86_load"/></StgValue>
</operation>

<operation id="1450" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2482">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2203" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_279 = add i43 %serialThreeCount_V_86_load, 1

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2482">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2204" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_279, i43* @serialThreeCount_V_86, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2482">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2205" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %286

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2483">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2207" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_87_load = load i43* @serialThreeCount_V_87, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_87_load"/></StgValue>
</operation>

<operation id="1454" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2483">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2208" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_278 = add i43 %serialThreeCount_V_87_load, 1

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2483">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2209" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_278, i43* @serialThreeCount_V_87, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2483">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2210" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %286

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2484">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
<literal name="tmp_436" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2212" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %287

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2485">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2214" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2486">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit277:0  br i1 %tmp_436, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit253, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit265

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2487">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit265:0  br i1 %tmp_437, label %289, label %288

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2488">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2220" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_88_load = load i43* @serialThreeCount_V_88, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_88_load"/></StgValue>
</operation>

<operation id="1462" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2488">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2221" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_277 = add i43 %serialThreeCount_V_88_load, 1

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2488">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2222" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_277, i43* @serialThreeCount_V_88, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2488">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2223" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %290

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2489">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2225" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_89_load = load i43* @serialThreeCount_V_89, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_89_load"/></StgValue>
</operation>

<operation id="1466" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2489">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2226" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_276 = add i43 %serialThreeCount_V_89_load, 1

]]></node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2489">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2227" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_276, i43* @serialThreeCount_V_89, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2489">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
<literal name="tmp_437" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2228" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %290

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2490">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2230" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %292

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2491">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit253:0  br i1 %tmp_437, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit253._crit_edge, label %291

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2492">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2234" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_90_load = load i43* @serialThreeCount_V_90, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_90_load"/></StgValue>
</operation>

<operation id="1472" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2492">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2235" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_275 = add i43 %serialThreeCount_V_90_load, 1

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2492">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2236" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_275, i43* @serialThreeCount_V_90, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2492">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="1"/>
<literal name="tmp_437" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2237" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit253._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2493">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
<literal name="tmp_436" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2239" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit253._crit_edge:0  br label %292

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2494">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_435" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2241" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241:0  %r_V_190 = lshr i32 %seed_prev_prev_V_load, %tmp_183

]]></node>
<StgValue><ssdm name="r_V_190"/></StgValue>
</operation>

<operation id="1478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2244" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241:1  %tmp_438 = trunc i32 %r_V_190 to i1

]]></node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1479" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241:2  %r_V_192 = lshr i32 %r_V_214, %tmp_183

]]></node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="1480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2246" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241:3  %tmp_439 = trunc i32 %r_V_192 to i1

]]></node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="1481" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241:4  %r_V_65 = lshr i32 %r_V_51, %tmp_183

]]></node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="1482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2248" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241:5  %tmp_440 = trunc i32 %r_V_65 to i1

]]></node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit241:6  br i1 %tmp_438, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit193, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit229

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2496">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit229:0  br i1 %tmp_439, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit205, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit217

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2497">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit217:0  br i1 %tmp_440, label %294, label %293

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2498">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_91_load = load i43* @serialThreeCount_V_91, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_91_load"/></StgValue>
</operation>

<operation id="1487" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2498">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2256" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_288 = add i43 %serialThreeCount_V_91_load, 1

]]></node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2498">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_288, i43* @serialThreeCount_V_91, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2498">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2258" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %295

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2499">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2260" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_92_load = load i43* @serialThreeCount_V_92, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_92_load"/></StgValue>
</operation>

<operation id="1491" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2499">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_287 = add i43 %serialThreeCount_V_92_load, 1

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2499">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2262" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_287, i43* @serialThreeCount_V_92, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2499">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %295

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2500">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %299

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2501">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit205:0  br i1 %tmp_440, label %297, label %296

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2502">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_93_load = load i43* @serialThreeCount_V_93, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_93_load"/></StgValue>
</operation>

<operation id="1497" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2502">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2270" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_286 = add i43 %serialThreeCount_V_93_load, 1

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2502">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_286, i43* @serialThreeCount_V_93, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2502">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2272" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %298

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2503">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2274" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_94_load = load i43* @serialThreeCount_V_94, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_94_load"/></StgValue>
</operation>

<operation id="1501" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2503">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_285 = add i43 %serialThreeCount_V_94_load, 1

]]></node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2503">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2276" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_285, i43* @serialThreeCount_V_94, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2503">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %298

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2504">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
<literal name="tmp_439" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %299

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2505">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2506">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit193:0  br i1 %tmp_439, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit169, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit181

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2507">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit181:0  br i1 %tmp_440, label %301, label %300

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_95_load = load i43* @serialThreeCount_V_95, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_95_load"/></StgValue>
</operation>

<operation id="1509" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2288" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_284 = add i43 %serialThreeCount_V_95_load, 1

]]></node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_284, i43* @serialThreeCount_V_95, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2290" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %302

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2509">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2292" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_96_load = load i43* @serialThreeCount_V_96, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_96_load"/></StgValue>
</operation>

<operation id="1513" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2509">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_283 = add i43 %serialThreeCount_V_96_load, 1

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2509">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2294" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_283, i43* @serialThreeCount_V_96, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2509">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
<literal name="tmp_440" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %302

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2510">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %304

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2511">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit169:0  br i1 %tmp_440, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit169._crit_edge, label %303

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_97_load = load i43* @serialThreeCount_V_97, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_97_load"/></StgValue>
</operation>

<operation id="1519" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2302" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_282 = add i43 %serialThreeCount_V_97_load, 1

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_282, i43* @serialThreeCount_V_97, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="1"/>
<literal name="tmp_440" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2304" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit169._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2513">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
<literal name="tmp_439" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2306" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit169._crit_edge:0  br label %304

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2514">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_438" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2308" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1524" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157:0  %r_V_198 = lshr i32 %seed_prev_prev_V_load, %tmp_184

]]></node>
<StgValue><ssdm name="r_V_198"/></StgValue>
</operation>

<operation id="1525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157:1  %tmp_441 = trunc i32 %r_V_198 to i1

]]></node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="1526" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157:2  %r_V_200 = lshr i32 %r_V_214, %tmp_184

]]></node>
<StgValue><ssdm name="r_V_200"/></StgValue>
</operation>

<operation id="1527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157:3  %tmp_442 = trunc i32 %r_V_200 to i1

]]></node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="1528" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157:4  %r_V_66 = lshr i32 %r_V_51, %tmp_184

]]></node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="1529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157:5  %tmp_443 = trunc i32 %r_V_66 to i1

]]></node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="1530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit157:6  br i1 %tmp_441, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit109, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit145

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2516">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit145:0  br i1 %tmp_442, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit121, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2517">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit133:0  br i1 %tmp_443, label %306, label %305

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2518">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2322" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_98_load = load i43* @serialThreeCount_V_98, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_98_load"/></StgValue>
</operation>

<operation id="1534" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2518">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_295 = add i43 %serialThreeCount_V_98_load, 1

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2518">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2324" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_295, i43* @serialThreeCount_V_98, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2518">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %307

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2519">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_99_load = load i43* @serialThreeCount_V_99, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_99_load"/></StgValue>
</operation>

<operation id="1538" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2519">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2328" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_294 = add i43 %serialThreeCount_V_99_load, 1

]]></node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2519">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_294, i43* @serialThreeCount_V_99, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2519">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2330" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %307

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2520">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2332" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %311

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2521">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit121:0  br i1 %tmp_443, label %309, label %308

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2522">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2336" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_100_load = load i43* @serialThreeCount_V_100, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_100_load"/></StgValue>
</operation>

<operation id="1544" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2522">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_293 = add i43 %serialThreeCount_V_100_load, 1

]]></node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2522">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2338" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_293, i43* @serialThreeCount_V_100, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2522">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %310

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2523">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_101_load = load i43* @serialThreeCount_V_101, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_101_load"/></StgValue>
</operation>

<operation id="1548" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2523">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2342" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_292 = add i43 %serialThreeCount_V_101_load, 1

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2523">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_292, i43* @serialThreeCount_V_101, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2523">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2344" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %310

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2524">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
<literal name="tmp_442" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2346" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %311

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2525">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2348" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2526">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit109:0  br i1 %tmp_442, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit85, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2527">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit97:0  br i1 %tmp_443, label %313, label %312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2528">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2354" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_102_load = load i43* @serialThreeCount_V_102, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_102_load"/></StgValue>
</operation>

<operation id="1556" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2528">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_291 = add i43 %serialThreeCount_V_102_load, 1

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2528">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2356" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_291, i43* @serialThreeCount_V_102, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2528">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %314

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2529">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_103_load = load i43* @serialThreeCount_V_103, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_103_load"/></StgValue>
</operation>

<operation id="1560" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2529">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2360" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_290 = add i43 %serialThreeCount_V_103_load, 1

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2529">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_290, i43* @serialThreeCount_V_103, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2529">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
<literal name="tmp_443" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2362" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %314

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2530">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2364" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %316

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2531">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit85:0  br i1 %tmp_443, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit85._crit_edge, label %315

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2368" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_104_load = load i43* @serialThreeCount_V_104, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_104_load"/></StgValue>
</operation>

<operation id="1566" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_289 = add i43 %serialThreeCount_V_104_load, 1

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2370" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_289, i43* @serialThreeCount_V_104, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2532">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="1"/>
<literal name="tmp_443" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2371" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit85._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2533">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
<literal name="tmp_442" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2373" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit85._crit_edge:0  br label %316

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2534">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_441" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2375" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73:0  %r_V_206 = lshr i32 %seed_prev_prev_V_load, %tmp_193

]]></node>
<StgValue><ssdm name="r_V_206"/></StgValue>
</operation>

<operation id="1572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73:1  %tmp_444 = trunc i32 %r_V_206 to i1

]]></node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="1573" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73:2  %r_V_208 = lshr i32 %r_V_214, %tmp_193

]]></node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="1574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2380" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73:3  %tmp_445 = trunc i32 %r_V_208 to i1

]]></node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="1575" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73:4  %r_V_67 = lshr i32 %r_V_51, %tmp_193

]]></node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="1576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2382" bw="1" op_0_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73:5  %tmp_446 = trunc i32 %r_V_67 to i1

]]></node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="1577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2535">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit73:6  br i1 %tmp_444, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit25, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2536">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit61:0  br i1 %tmp_445, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit37, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2537">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit49:0  br i1 %tmp_446, label %318, label %317

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2538">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2389" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_105_load = load i43* @serialThreeCount_V_105, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_105_load"/></StgValue>
</operation>

<operation id="1581" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2538">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2390" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_302 = add i43 %serialThreeCount_V_105_load, 1

]]></node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2538">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_302, i43* @serialThreeCount_V_105, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2538">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2392" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %319

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2539">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2394" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_106_load = load i43* @serialThreeCount_V_106, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_106_load"/></StgValue>
</operation>

<operation id="1585" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2539">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2395" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_301 = add i43 %serialThreeCount_V_106_load, 1

]]></node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2539">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2396" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_301, i43* @serialThreeCount_V_106, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2539">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2397" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %319

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2540">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2399" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %323

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2541">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit37:0  br i1 %tmp_446, label %321, label %320

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2542">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2403" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_107_load = load i43* @serialThreeCount_V_107, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_107_load"/></StgValue>
</operation>

<operation id="1591" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2542">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_300 = add i43 %serialThreeCount_V_107_load, 1

]]></node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2542">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2405" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_300, i43* @serialThreeCount_V_107, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2542">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2406" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %322

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2543">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2408" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_108_load = load i43* @serialThreeCount_V_108, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_108_load"/></StgValue>
</operation>

<operation id="1595" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2543">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2409" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_299 = add i43 %serialThreeCount_V_108_load, 1

]]></node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2543">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2410" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_299, i43* @serialThreeCount_V_108, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2543">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2411" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %322

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2544">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
<literal name="tmp_445" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2413" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %323

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2545">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2415" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %329

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2546">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit25:0  br i1 %tmp_445, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2547">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit13:0  br i1 %tmp_446, label %325, label %324

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2548">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2421" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_109_load = load i43* @serialThreeCount_V_109, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_109_load"/></StgValue>
</operation>

<operation id="1603" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2548">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2422" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_298 = add i43 %serialThreeCount_V_109_load, 1

]]></node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2548">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2423" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_298, i43* @serialThreeCount_V_109, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2548">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2424" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %326

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2549">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2426" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_110_load = load i43* @serialThreeCount_V_110, align 16

]]></node>
<StgValue><ssdm name="serialThreeCount_V_110_load"/></StgValue>
</operation>

<operation id="1607" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2549">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2427" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_297 = add i43 %serialThreeCount_V_110_load, 1

]]></node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2549">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2428" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_297, i43* @serialThreeCount_V_110, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2549">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
<literal name="tmp_446" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2429" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %326

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2550">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2431" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %328

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2551">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:0  br i1 %tmp_446, label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit._crit_edge, label %327

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2552">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2435" bw="43" op_0_bw="43">
<![CDATA[
:0  %serialThreeCount_V_111_load = load i43* @serialThreeCount_V_111, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_111_load"/></StgValue>
</operation>

<operation id="1613" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2552">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2436" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1  %tmp_296 = add i43 %serialThreeCount_V_111_load, 1

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2552">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2437" bw="0" op_0_bw="43" op_1_bw="43">
<![CDATA[
:2  store i43 %tmp_296, i43* @serialThreeCount_V_111, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2552">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_446" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2438" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2553">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
<literal name="tmp_445" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2440" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi32ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit._crit_edge:0  br label %328

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2554">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
<literal name="tmp_444" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2442" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %329

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2555">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2444" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 0, i32* %enableThreeSerial

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2555">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2445" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22321

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2556">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge22321:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_192)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="1621" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2556">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22321:1  %phitmp2 = xor i1 %enableTwoSerial, true

]]></node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="1622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2556">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2449" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22321:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1623" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader22305:0  %i1 = phi i6 [ %i_1, %_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="1624" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2452" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader22305:1  %exitcond1 = icmp eq i6 %i1, -32

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="1625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22305:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1626" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2454" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader22305:3  %i_1 = add i6 %i1, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22305:4  br i1 %exitcond1, label %.preheader22304, label %_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2457" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_66 = zext i6 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1629" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2458" bw="5" op_0_bw="6">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_339 = trunc i6 %i1 to i5

]]></node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2459" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %freqCount_V_0_load_1 = load i44* @freqCount_V_0, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_0_load_1"/></StgValue>
</operation>

<operation id="1631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2460" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %freqCount_V_1_load_1 = load i44* @freqCount_V_1, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_1_load_1"/></StgValue>
</operation>

<operation id="1632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2461" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %freqCount_V_2_load_1 = load i44* @freqCount_V_2, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_2_load_1"/></StgValue>
</operation>

<operation id="1633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2462" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %freqCount_V_3_load_1 = load i44* @freqCount_V_3, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_3_load_1"/></StgValue>
</operation>

<operation id="1634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2463" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %freqCount_V_4_load_1 = load i44* @freqCount_V_4, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_4_load_1"/></StgValue>
</operation>

<operation id="1635" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2464" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %freqCount_V_5_load_1 = load i44* @freqCount_V_5, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_5_load_1"/></StgValue>
</operation>

<operation id="1636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2465" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %freqCount_V_6_load_1 = load i44* @freqCount_V_6, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_6_load_1"/></StgValue>
</operation>

<operation id="1637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2466" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %freqCount_V_7_load_1 = load i44* @freqCount_V_7, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_7_load_1"/></StgValue>
</operation>

<operation id="1638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2467" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %freqCount_V_8_load_1 = load i44* @freqCount_V_8, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_8_load_1"/></StgValue>
</operation>

<operation id="1639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2468" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %freqCount_V_9_load_1 = load i44* @freqCount_V_9, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_9_load_1"/></StgValue>
</operation>

<operation id="1640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %freqCount_V_10_load_1 = load i44* @freqCount_V_10, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_10_load_1"/></StgValue>
</operation>

<operation id="1641" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2470" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %freqCount_V_11_load_1 = load i44* @freqCount_V_11, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_11_load_1"/></StgValue>
</operation>

<operation id="1642" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2471" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %freqCount_V_12_load_1 = load i44* @freqCount_V_12, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_12_load_1"/></StgValue>
</operation>

<operation id="1643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2472" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %freqCount_V_13_load_1 = load i44* @freqCount_V_13, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_13_load_1"/></StgValue>
</operation>

<operation id="1644" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2473" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %freqCount_V_14_load_1 = load i44* @freqCount_V_14, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_14_load_1"/></StgValue>
</operation>

<operation id="1645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2474" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %freqCount_V_15_load_1 = load i44* @freqCount_V_15, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_15_load_1"/></StgValue>
</operation>

<operation id="1646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2475" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %freqCount_V_16_load_1 = load i44* @freqCount_V_16, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_16_load_1"/></StgValue>
</operation>

<operation id="1647" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2476" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %freqCount_V_17_load_1 = load i44* @freqCount_V_17, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_17_load_1"/></StgValue>
</operation>

<operation id="1648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2477" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %freqCount_V_18_load_1 = load i44* @freqCount_V_18, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_18_load_1"/></StgValue>
</operation>

<operation id="1649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2478" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %freqCount_V_19_load_1 = load i44* @freqCount_V_19, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_19_load_1"/></StgValue>
</operation>

<operation id="1650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2479" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %freqCount_V_20_load_1 = load i44* @freqCount_V_20, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_20_load_1"/></StgValue>
</operation>

<operation id="1651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2480" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %freqCount_V_21_load_1 = load i44* @freqCount_V_21, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_21_load_1"/></StgValue>
</operation>

<operation id="1652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2481" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %freqCount_V_22_load_1 = load i44* @freqCount_V_22, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_22_load_1"/></StgValue>
</operation>

<operation id="1653" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %freqCount_V_23_load_1 = load i44* @freqCount_V_23, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_23_load_1"/></StgValue>
</operation>

<operation id="1654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2483" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %freqCount_V_24_load_1 = load i44* @freqCount_V_24, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_24_load_1"/></StgValue>
</operation>

<operation id="1655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2484" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %freqCount_V_25_load_1 = load i44* @freqCount_V_25, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_25_load_1"/></StgValue>
</operation>

<operation id="1656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2485" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  %freqCount_V_26_load_1 = load i44* @freqCount_V_26, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_26_load_1"/></StgValue>
</operation>

<operation id="1657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2486" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:29  %freqCount_V_27_load_1 = load i44* @freqCount_V_27, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_27_load_1"/></StgValue>
</operation>

<operation id="1658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2487" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:30  %freqCount_V_28_load_1 = load i44* @freqCount_V_28, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_28_load_1"/></StgValue>
</operation>

<operation id="1659" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2488" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:31  %freqCount_V_29_load_1 = load i44* @freqCount_V_29, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_29_load_1"/></StgValue>
</operation>

<operation id="1660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2489" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:32  %freqCount_V_30_load_1 = load i44* @freqCount_V_30, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_30_load_1"/></StgValue>
</operation>

<operation id="1661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2490" bw="44" op_0_bw="44">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:33  %freqCount_V_31_load_1 = load i44* @freqCount_V_31, align 8

]]></node>
<StgValue><ssdm name="freqCount_V_31_load_1"/></StgValue>
</operation>

<operation id="1662" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2491" bw="44" op_0_bw="44" op_1_bw="44" op_2_bw="44" op_3_bw="44" op_4_bw="44" op_5_bw="44" op_6_bw="44" op_7_bw="44" op_8_bw="44" op_9_bw="44" op_10_bw="44" op_11_bw="44" op_12_bw="44" op_13_bw="44" op_14_bw="44" op_15_bw="44" op_16_bw="44" op_17_bw="44" op_18_bw="44" op_19_bw="44" op_20_bw="44" op_21_bw="44" op_22_bw="44" op_23_bw="44" op_24_bw="44" op_25_bw="44" op_26_bw="44" op_27_bw="44" op_28_bw="44" op_29_bw="44" op_30_bw="44" op_31_bw="44" op_32_bw="44" op_33_bw="5">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:34  %tmp = call i44 @_ssdm_op_Mux.ap_auto.32i44.i5(i44 %freqCount_V_0_load_1, i44 %freqCount_V_1_load_1, i44 %freqCount_V_2_load_1, i44 %freqCount_V_3_load_1, i44 %freqCount_V_4_load_1, i44 %freqCount_V_5_load_1, i44 %freqCount_V_6_load_1, i44 %freqCount_V_7_load_1, i44 %freqCount_V_8_load_1, i44 %freqCount_V_9_load_1, i44 %freqCount_V_10_load_1, i44 %freqCount_V_11_load_1, i44 %freqCount_V_12_load_1, i44 %freqCount_V_13_load_1, i44 %freqCount_V_14_load_1, i44 %freqCount_V_15_load_1, i44 %freqCount_V_16_load_1, i44 %freqCount_V_17_load_1, i44 %freqCount_V_18_load_1, i44 %freqCount_V_19_load_1, i44 %freqCount_V_20_load_1, i44 %freqCount_V_21_load_1, i44 %freqCount_V_22_load_1, i44 %freqCount_V_23_load_1, i44 %freqCount_V_24_load_1, i44 %freqCount_V_25_load_1, i44 %freqCount_V_26_load_1, i44 %freqCount_V_27_load_1, i44 %freqCount_V_28_load_1, i44 %freqCount_V_29_load_1, i44 %freqCount_V_30_load_1, i44 %freqCount_V_31_load_1, i5 %tmp_339)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2492" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:35  %phitmp7 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %tmp, i32 12, i32 43)

]]></node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="1664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2493" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:36  %freqStream_V_addr = getelementptr [32 x i32]* %freqStream_V, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="freqStream_V_addr"/></StgValue>
</operation>

<operation id="1665" st_id="3" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2494" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:37  store i32 %phitmp7, i32* %freqStream_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2559">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi44ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:38  br label %.preheader22305

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2497" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader22304:0  %i2 = phi i7 [ %i_2, %_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1 ], [ 0, %.preheader22305 ]

]]></node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="1668" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2498" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader22304:1  %exitcond2 = icmp eq i7 %i2, -32

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="1669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22304:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1670" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2500" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader22304:3  %i_2 = add i7 %i2, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22304:4  br i1 %exitcond2, label %.preheader, label %_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2503" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:0  %tmp_71 = zext i7 %i2 to i64

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2504" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:1  %serialTwoCount_V_0_load_1 = load i43* @serialTwoCount_V_0, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_0_load_1"/></StgValue>
</operation>

<operation id="1674" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2505" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:2  %serialTwoCount_V_1_load_1 = load i43* @serialTwoCount_V_1, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_1_load_1"/></StgValue>
</operation>

<operation id="1675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2506" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:3  %serialTwoCount_V_2_load_1 = load i43* @serialTwoCount_V_2, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_2_load_1"/></StgValue>
</operation>

<operation id="1676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2507" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:4  %serialTwoCount_V_3_load_1 = load i43* @serialTwoCount_V_3, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_3_load_1"/></StgValue>
</operation>

<operation id="1677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:5  %serialTwoCount_V_4_load_1 = load i43* @serialTwoCount_V_4, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_4_load_1"/></StgValue>
</operation>

<operation id="1678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2509" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:6  %serialTwoCount_V_5_load_1 = load i43* @serialTwoCount_V_5, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_5_load_1"/></StgValue>
</operation>

<operation id="1679" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2510" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:7  %serialTwoCount_V_6_load_1 = load i43* @serialTwoCount_V_6, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_6_load_1"/></StgValue>
</operation>

<operation id="1680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2511" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:8  %serialTwoCount_V_7_load_1 = load i43* @serialTwoCount_V_7, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_7_load_1"/></StgValue>
</operation>

<operation id="1681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2512" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:9  %serialTwoCount_V_8_load_1 = load i43* @serialTwoCount_V_8, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_8_load_1"/></StgValue>
</operation>

<operation id="1682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2513" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:10  %serialTwoCount_V_9_load_1 = load i43* @serialTwoCount_V_9, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_9_load_1"/></StgValue>
</operation>

<operation id="1683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2514" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:11  %serialTwoCount_V_10_load_1 = load i43* @serialTwoCount_V_10, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_10_load_1"/></StgValue>
</operation>

<operation id="1684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2515" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:12  %serialTwoCount_V_11_load_1 = load i43* @serialTwoCount_V_11, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_11_load_1"/></StgValue>
</operation>

<operation id="1685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2516" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:13  %serialTwoCount_V_12_load_1 = load i43* @serialTwoCount_V_12, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_12_load_1"/></StgValue>
</operation>

<operation id="1686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2517" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:14  %serialTwoCount_V_13_load_1 = load i43* @serialTwoCount_V_13, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_13_load_1"/></StgValue>
</operation>

<operation id="1687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2518" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:15  %serialTwoCount_V_14_load_1 = load i43* @serialTwoCount_V_14, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_14_load_1"/></StgValue>
</operation>

<operation id="1688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2519" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:16  %serialTwoCount_V_15_load_1 = load i43* @serialTwoCount_V_15, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_15_load_1"/></StgValue>
</operation>

<operation id="1689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2520" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:17  %serialTwoCount_V_16_load_1 = load i43* @serialTwoCount_V_16, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_16_load_1"/></StgValue>
</operation>

<operation id="1690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:18  %serialTwoCount_V_17_load_1 = load i43* @serialTwoCount_V_17, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_17_load_1"/></StgValue>
</operation>

<operation id="1691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2522" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:19  %serialTwoCount_V_18_load_1 = load i43* @serialTwoCount_V_18, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_18_load_1"/></StgValue>
</operation>

<operation id="1692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2523" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:20  %serialTwoCount_V_19_load_1 = load i43* @serialTwoCount_V_19, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_19_load_1"/></StgValue>
</operation>

<operation id="1693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2524" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:21  %serialTwoCount_V_20_load_1 = load i43* @serialTwoCount_V_20, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_20_load_1"/></StgValue>
</operation>

<operation id="1694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2525" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:22  %serialTwoCount_V_21_load_1 = load i43* @serialTwoCount_V_21, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_21_load_1"/></StgValue>
</operation>

<operation id="1695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2526" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:23  %serialTwoCount_V_22_load_1 = load i43* @serialTwoCount_V_22, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_22_load_1"/></StgValue>
</operation>

<operation id="1696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2527" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:24  %serialTwoCount_V_23_load_1 = load i43* @serialTwoCount_V_23, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_23_load_1"/></StgValue>
</operation>

<operation id="1697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2528" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:25  %serialTwoCount_V_24_load_1 = load i43* @serialTwoCount_V_24, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_24_load_1"/></StgValue>
</operation>

<operation id="1698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2529" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:26  %serialTwoCount_V_25_load_1 = load i43* @serialTwoCount_V_25, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_25_load_1"/></StgValue>
</operation>

<operation id="1699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2530" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:27  %serialTwoCount_V_26_load_1 = load i43* @serialTwoCount_V_26, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_26_load_1"/></StgValue>
</operation>

<operation id="1700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2531" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:28  %serialTwoCount_V_27_load_1 = load i43* @serialTwoCount_V_27, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_27_load_1"/></StgValue>
</operation>

<operation id="1701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2532" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:29  %serialTwoCount_V_28_load_1 = load i43* @serialTwoCount_V_28, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_28_load_1"/></StgValue>
</operation>

<operation id="1702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2533" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:30  %serialTwoCount_V_29_load_1 = load i43* @serialTwoCount_V_29, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_29_load_1"/></StgValue>
</operation>

<operation id="1703" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:31  %serialTwoCount_V_30_load_1 = load i43* @serialTwoCount_V_30, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_30_load_1"/></StgValue>
</operation>

<operation id="1704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2535" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:32  %serialTwoCount_V_31_load_1 = load i43* @serialTwoCount_V_31, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_31_load_1"/></StgValue>
</operation>

<operation id="1705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2536" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:33  %serialTwoCount_V_32_load_1 = load i43* @serialTwoCount_V_32, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_32_load_1"/></StgValue>
</operation>

<operation id="1706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2537" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:34  %serialTwoCount_V_33_load_1 = load i43* @serialTwoCount_V_33, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_33_load_1"/></StgValue>
</operation>

<operation id="1707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2538" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:35  %serialTwoCount_V_34_load_1 = load i43* @serialTwoCount_V_34, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_34_load_1"/></StgValue>
</operation>

<operation id="1708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2539" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:36  %serialTwoCount_V_35_load_1 = load i43* @serialTwoCount_V_35, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_35_load_1"/></StgValue>
</operation>

<operation id="1709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2540" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:37  %serialTwoCount_V_36_load_1 = load i43* @serialTwoCount_V_36, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_36_load_1"/></StgValue>
</operation>

<operation id="1710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2541" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:38  %serialTwoCount_V_37_load_1 = load i43* @serialTwoCount_V_37, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_37_load_1"/></StgValue>
</operation>

<operation id="1711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2542" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:39  %serialTwoCount_V_38_load_1 = load i43* @serialTwoCount_V_38, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_38_load_1"/></StgValue>
</operation>

<operation id="1712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2543" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:40  %serialTwoCount_V_39_load_1 = load i43* @serialTwoCount_V_39, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_39_load_1"/></StgValue>
</operation>

<operation id="1713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2544" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:41  %serialTwoCount_V_40_load_1 = load i43* @serialTwoCount_V_40, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_40_load_1"/></StgValue>
</operation>

<operation id="1714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2545" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:42  %serialTwoCount_V_41_load_1 = load i43* @serialTwoCount_V_41, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_41_load_1"/></StgValue>
</operation>

<operation id="1715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2546" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:43  %serialTwoCount_V_42_load_1 = load i43* @serialTwoCount_V_42, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_42_load_1"/></StgValue>
</operation>

<operation id="1716" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:44  %serialTwoCount_V_43_load_1 = load i43* @serialTwoCount_V_43, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_43_load_1"/></StgValue>
</operation>

<operation id="1717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2548" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:45  %serialTwoCount_V_44_load_1 = load i43* @serialTwoCount_V_44, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_44_load_1"/></StgValue>
</operation>

<operation id="1718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2549" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:46  %serialTwoCount_V_45_load_1 = load i43* @serialTwoCount_V_45, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_45_load_1"/></StgValue>
</operation>

<operation id="1719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2550" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:47  %serialTwoCount_V_46_load_1 = load i43* @serialTwoCount_V_46, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_46_load_1"/></StgValue>
</operation>

<operation id="1720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2551" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:48  %serialTwoCount_V_47_load_1 = load i43* @serialTwoCount_V_47, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_47_load_1"/></StgValue>
</operation>

<operation id="1721" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2552" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:49  %serialTwoCount_V_48_load_1 = load i43* @serialTwoCount_V_48, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_48_load_1"/></StgValue>
</operation>

<operation id="1722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2553" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:50  %serialTwoCount_V_49_load_1 = load i43* @serialTwoCount_V_49, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_49_load_1"/></StgValue>
</operation>

<operation id="1723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2554" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:51  %serialTwoCount_V_50_load_1 = load i43* @serialTwoCount_V_50, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_50_load_1"/></StgValue>
</operation>

<operation id="1724" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2555" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:52  %serialTwoCount_V_51_load_1 = load i43* @serialTwoCount_V_51, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_51_load_1"/></StgValue>
</operation>

<operation id="1725" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2556" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:53  %serialTwoCount_V_52_load_1 = load i43* @serialTwoCount_V_52, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_52_load_1"/></StgValue>
</operation>

<operation id="1726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2557" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:54  %serialTwoCount_V_53_load_1 = load i43* @serialTwoCount_V_53, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_53_load_1"/></StgValue>
</operation>

<operation id="1727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2558" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:55  %serialTwoCount_V_54_load_1 = load i43* @serialTwoCount_V_54, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_54_load_1"/></StgValue>
</operation>

<operation id="1728" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2559" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:56  %serialTwoCount_V_55_load_1 = load i43* @serialTwoCount_V_55, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_55_load_1"/></StgValue>
</operation>

<operation id="1729" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:57  %serialTwoCount_V_56_load_1 = load i43* @serialTwoCount_V_56, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_56_load_1"/></StgValue>
</operation>

<operation id="1730" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2561" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:58  %serialTwoCount_V_57_load_1 = load i43* @serialTwoCount_V_57, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_57_load_1"/></StgValue>
</operation>

<operation id="1731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2562" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:59  %serialTwoCount_V_58_load_1 = load i43* @serialTwoCount_V_58, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_58_load_1"/></StgValue>
</operation>

<operation id="1732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2563" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:60  %serialTwoCount_V_59_load_1 = load i43* @serialTwoCount_V_59, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_59_load_1"/></StgValue>
</operation>

<operation id="1733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2564" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:61  %serialTwoCount_V_60_load_1 = load i43* @serialTwoCount_V_60, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_60_load_1"/></StgValue>
</operation>

<operation id="1734" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2565" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:62  %serialTwoCount_V_61_load_1 = load i43* @serialTwoCount_V_61, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_61_load_1"/></StgValue>
</operation>

<operation id="1735" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2566" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:63  %serialTwoCount_V_62_load_1 = load i43* @serialTwoCount_V_62, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_62_load_1"/></StgValue>
</operation>

<operation id="1736" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2567" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:64  %serialTwoCount_V_63_load_1 = load i43* @serialTwoCount_V_63, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_63_load_1"/></StgValue>
</operation>

<operation id="1737" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2568" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:65  %serialTwoCount_V_64_load_1 = load i43* @serialTwoCount_V_64, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_64_load_1"/></StgValue>
</operation>

<operation id="1738" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2569" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:66  %serialTwoCount_V_65_load_1 = load i43* @serialTwoCount_V_65, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_65_load_1"/></StgValue>
</operation>

<operation id="1739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2570" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:67  %serialTwoCount_V_66_load_1 = load i43* @serialTwoCount_V_66, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_66_load_1"/></StgValue>
</operation>

<operation id="1740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2571" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:68  %serialTwoCount_V_67_load_1 = load i43* @serialTwoCount_V_67, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_67_load_1"/></StgValue>
</operation>

<operation id="1741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2572" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:69  %serialTwoCount_V_68_load_1 = load i43* @serialTwoCount_V_68, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_68_load_1"/></StgValue>
</operation>

<operation id="1742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:70  %serialTwoCount_V_69_load_1 = load i43* @serialTwoCount_V_69, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_69_load_1"/></StgValue>
</operation>

<operation id="1743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2574" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:71  %serialTwoCount_V_70_load_1 = load i43* @serialTwoCount_V_70, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_70_load_1"/></StgValue>
</operation>

<operation id="1744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2575" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:72  %serialTwoCount_V_71_load_1 = load i43* @serialTwoCount_V_71, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_71_load_1"/></StgValue>
</operation>

<operation id="1745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2576" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:73  %serialTwoCount_V_72_load_1 = load i43* @serialTwoCount_V_72, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_72_load_1"/></StgValue>
</operation>

<operation id="1746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2577" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:74  %serialTwoCount_V_73_load_1 = load i43* @serialTwoCount_V_73, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_73_load_1"/></StgValue>
</operation>

<operation id="1747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2578" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:75  %serialTwoCount_V_74_load_1 = load i43* @serialTwoCount_V_74, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_74_load_1"/></StgValue>
</operation>

<operation id="1748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2579" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:76  %serialTwoCount_V_75_load_1 = load i43* @serialTwoCount_V_75, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_75_load_1"/></StgValue>
</operation>

<operation id="1749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2580" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:77  %serialTwoCount_V_76_load_1 = load i43* @serialTwoCount_V_76, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_76_load_1"/></StgValue>
</operation>

<operation id="1750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2581" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:78  %serialTwoCount_V_77_load_1 = load i43* @serialTwoCount_V_77, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_77_load_1"/></StgValue>
</operation>

<operation id="1751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2582" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:79  %serialTwoCount_V_78_load_1 = load i43* @serialTwoCount_V_78, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_78_load_1"/></StgValue>
</operation>

<operation id="1752" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2583" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:80  %serialTwoCount_V_79_load_1 = load i43* @serialTwoCount_V_79, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_79_load_1"/></StgValue>
</operation>

<operation id="1753" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2584" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:81  %serialTwoCount_V_80_load_1 = load i43* @serialTwoCount_V_80, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_80_load_1"/></StgValue>
</operation>

<operation id="1754" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2585" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:82  %serialTwoCount_V_81_load_1 = load i43* @serialTwoCount_V_81, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_81_load_1"/></StgValue>
</operation>

<operation id="1755" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:83  %serialTwoCount_V_82_load_1 = load i43* @serialTwoCount_V_82, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_82_load_1"/></StgValue>
</operation>

<operation id="1756" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2587" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:84  %serialTwoCount_V_83_load_1 = load i43* @serialTwoCount_V_83, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_83_load_1"/></StgValue>
</operation>

<operation id="1757" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2588" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:85  %serialTwoCount_V_84_load_1 = load i43* @serialTwoCount_V_84, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_84_load_1"/></StgValue>
</operation>

<operation id="1758" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2589" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:86  %serialTwoCount_V_85_load_1 = load i43* @serialTwoCount_V_85, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_85_load_1"/></StgValue>
</operation>

<operation id="1759" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2590" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:87  %serialTwoCount_V_86_load_1 = load i43* @serialTwoCount_V_86, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_86_load_1"/></StgValue>
</operation>

<operation id="1760" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2591" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:88  %serialTwoCount_V_87_load_1 = load i43* @serialTwoCount_V_87, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_87_load_1"/></StgValue>
</operation>

<operation id="1761" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2592" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:89  %serialTwoCount_V_88_load_1 = load i43* @serialTwoCount_V_88, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_88_load_1"/></StgValue>
</operation>

<operation id="1762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2593" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:90  %serialTwoCount_V_89_load_1 = load i43* @serialTwoCount_V_89, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_89_load_1"/></StgValue>
</operation>

<operation id="1763" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2594" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:91  %serialTwoCount_V_90_load_1 = load i43* @serialTwoCount_V_90, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_90_load_1"/></StgValue>
</operation>

<operation id="1764" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2595" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:92  %serialTwoCount_V_91_load_1 = load i43* @serialTwoCount_V_91, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_91_load_1"/></StgValue>
</operation>

<operation id="1765" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2596" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:93  %serialTwoCount_V_92_load_1 = load i43* @serialTwoCount_V_92, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_92_load_1"/></StgValue>
</operation>

<operation id="1766" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2597" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:94  %serialTwoCount_V_93_load_1 = load i43* @serialTwoCount_V_93, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_93_load_1"/></StgValue>
</operation>

<operation id="1767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2598" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:95  %serialTwoCount_V_94_load_1 = load i43* @serialTwoCount_V_94, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_94_load_1"/></StgValue>
</operation>

<operation id="1768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:96  %serialTwoCount_V_95_load_1 = load i43* @serialTwoCount_V_95, align 8

]]></node>
<StgValue><ssdm name="serialTwoCount_V_95_load_1"/></StgValue>
</operation>

<operation id="1769" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2600" bw="43" op_0_bw="43" op_1_bw="43" op_2_bw="43" op_3_bw="43" op_4_bw="43" op_5_bw="43" op_6_bw="43" op_7_bw="43" op_8_bw="43" op_9_bw="43" op_10_bw="43" op_11_bw="43" op_12_bw="43" op_13_bw="43" op_14_bw="43" op_15_bw="43" op_16_bw="43" op_17_bw="43" op_18_bw="43" op_19_bw="43" op_20_bw="43" op_21_bw="43" op_22_bw="43" op_23_bw="43" op_24_bw="43" op_25_bw="43" op_26_bw="43" op_27_bw="43" op_28_bw="43" op_29_bw="43" op_30_bw="43" op_31_bw="43" op_32_bw="43" op_33_bw="43" op_34_bw="43" op_35_bw="43" op_36_bw="43" op_37_bw="43" op_38_bw="43" op_39_bw="43" op_40_bw="43" op_41_bw="43" op_42_bw="43" op_43_bw="43" op_44_bw="43" op_45_bw="43" op_46_bw="43" op_47_bw="43" op_48_bw="43" op_49_bw="43" op_50_bw="43" op_51_bw="43" op_52_bw="43" op_53_bw="43" op_54_bw="43" op_55_bw="43" op_56_bw="43" op_57_bw="43" op_58_bw="43" op_59_bw="43" op_60_bw="43" op_61_bw="43" op_62_bw="43" op_63_bw="43" op_64_bw="43" op_65_bw="43" op_66_bw="43" op_67_bw="43" op_68_bw="43" op_69_bw="43" op_70_bw="43" op_71_bw="43" op_72_bw="43" op_73_bw="43" op_74_bw="43" op_75_bw="43" op_76_bw="43" op_77_bw="43" op_78_bw="43" op_79_bw="43" op_80_bw="43" op_81_bw="43" op_82_bw="43" op_83_bw="43" op_84_bw="43" op_85_bw="43" op_86_bw="43" op_87_bw="43" op_88_bw="43" op_89_bw="43" op_90_bw="43" op_91_bw="43" op_92_bw="43" op_93_bw="43" op_94_bw="43" op_95_bw="43" op_96_bw="43" op_97_bw="7">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:97  %tmp_195 = call i43 @_ssdm_op_Mux.ap_auto.96i43.i7(i43 %serialTwoCount_V_0_load_1, i43 %serialTwoCount_V_1_load_1, i43 %serialTwoCount_V_2_load_1, i43 %serialTwoCount_V_3_load_1, i43 %serialTwoCount_V_4_load_1, i43 %serialTwoCount_V_5_load_1, i43 %serialTwoCount_V_6_load_1, i43 %serialTwoCount_V_7_load_1, i43 %serialTwoCount_V_8_load_1, i43 %serialTwoCount_V_9_load_1, i43 %serialTwoCount_V_10_load_1, i43 %serialTwoCount_V_11_load_1, i43 %serialTwoCount_V_12_load_1, i43 %serialTwoCount_V_13_load_1, i43 %serialTwoCount_V_14_load_1, i43 %serialTwoCount_V_15_load_1, i43 %serialTwoCount_V_16_load_1, i43 %serialTwoCount_V_17_load_1, i43 %serialTwoCount_V_18_load_1, i43 %serialTwoCount_V_19_load_1, i43 %serialTwoCount_V_20_load_1, i43 %serialTwoCount_V_21_load_1, i43 %serialTwoCount_V_22_load_1, i43 %serialTwoCount_V_23_load_1, i43 %serialTwoCount_V_24_load_1, i43 %serialTwoCount_V_25_load_1, i43 %serialTwoCount_V_26_load_1, i43 %serialTwoCount_V_27_load_1, i43 %serialTwoCount_V_28_load_1, i43 %serialTwoCount_V_29_load_1, i43 %serialTwoCount_V_30_load_1, i43 %serialTwoCount_V_31_load_1, i43 %serialTwoCount_V_32_load_1, i43 %serialTwoCount_V_33_load_1, i43 %serialTwoCount_V_34_load_1, i43 %serialTwoCount_V_35_load_1, i43 %serialTwoCount_V_36_load_1, i43 %serialTwoCount_V_37_load_1, i43 %serialTwoCount_V_38_load_1, i43 %serialTwoCount_V_39_load_1, i43 %serialTwoCount_V_40_load_1, i43 %serialTwoCount_V_41_load_1, i43 %serialTwoCount_V_42_load_1, i43 %serialTwoCount_V_43_load_1, i43 %serialTwoCount_V_44_load_1, i43 %serialTwoCount_V_45_load_1, i43 %serialTwoCount_V_46_load_1, i43 %serialTwoCount_V_47_load_1, i43 %serialTwoCount_V_48_load_1, i43 %serialTwoCount_V_49_load_1, i43 %serialTwoCount_V_50_load_1, i43 %serialTwoCount_V_51_load_1, i43 %serialTwoCount_V_52_load_1, i43 %serialTwoCount_V_53_load_1, i43 %serialTwoCount_V_54_load_1, i43 %serialTwoCount_V_55_load_1, i43 %serialTwoCount_V_56_load_1, i43 %serialTwoCount_V_57_load_1, i43 %serialTwoCount_V_58_load_1, i43 %serialTwoCount_V_59_load_1, i43 %serialTwoCount_V_60_load_1, i43 %serialTwoCount_V_61_load_1, i43 %serialTwoCount_V_62_load_1, i43 %serialTwoCount_V_63_load_1, i43 %serialTwoCount_V_64_load_1, i43 %serialTwoCount_V_65_load_1, i43 %serialTwoCount_V_66_load_1, i43 %serialTwoCount_V_67_load_1, i43 %serialTwoCount_V_68_load_1, i43 %serialTwoCount_V_69_load_1, i43 %serialTwoCount_V_70_load_1, i43 %serialTwoCount_V_71_load_1, i43 %serialTwoCount_V_72_load_1, i43 %serialTwoCount_V_73_load_1, i43 %serialTwoCount_V_74_load_1, i43 %serialTwoCount_V_75_load_1, i43 %serialTwoCount_V_76_load_1, i43 %serialTwoCount_V_77_load_1, i43 %serialTwoCount_V_78_load_1, i43 %serialTwoCount_V_79_load_1, i43 %serialTwoCount_V_80_load_1, i43 %serialTwoCount_V_81_load_1, i43 %serialTwoCount_V_82_load_1, i43 %serialTwoCount_V_83_load_1, i43 %serialTwoCount_V_84_load_1, i43 %serialTwoCount_V_85_load_1, i43 %serialTwoCount_V_86_load_1, i43 %serialTwoCount_V_87_load_1, i43 %serialTwoCount_V_88_load_1, i43 %serialTwoCount_V_89_load_1, i43 %serialTwoCount_V_90_load_1, i43 %serialTwoCount_V_91_load_1, i43 %serialTwoCount_V_92_load_1, i43 %serialTwoCount_V_93_load_1, i43 %serialTwoCount_V_94_load_1, i43 %serialTwoCount_V_95_load_1, i7 %i2)

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1770" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2601" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:98  %phitmp1 = call i32 @_ssdm_op_PartSelect.i32.i43.i32.i32(i43 %tmp_195, i32 11, i32 42)

]]></node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="1771" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2602" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:99  %serialTwoStream_V_addr = getelementptr [96 x i32]* %serialTwoStream_V, i64 0, i64 %tmp_71

]]></node>
<StgValue><ssdm name="serialTwoStream_V_addr"/></StgValue>
</operation>

<operation id="1772" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2603" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:100  store i32 %phitmp1, i32* %serialTwoStream_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1773" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2604" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1:101  br label %.preheader22304

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2606" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %i3 = phi i7 [ %i_3, %_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ 0, %.preheader22304 ]

]]></node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %exitcond = icmp eq i7 %i3, -16

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2608" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 112, i64 112, i64 112)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2609" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i_3 = add i7 %i3, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %330, label %_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_76 = zext i7 %i3 to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2613" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %serialThreeCount_V_0_load_1 = load i43* @serialThreeCount_V_0, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_0_load_1"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2614" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %serialThreeCount_V_1_load_1 = load i43* @serialThreeCount_V_1, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_1_load_1"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2615" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %serialThreeCount_V_2_load_1 = load i43* @serialThreeCount_V_2, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_2_load_1"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2616" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %serialThreeCount_V_3_load_1 = load i43* @serialThreeCount_V_3, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_3_load_1"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2617" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %serialThreeCount_V_4_load_1 = load i43* @serialThreeCount_V_4, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_4_load_1"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2618" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %serialThreeCount_V_5_load_1 = load i43* @serialThreeCount_V_5, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_5_load_1"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2619" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %serialThreeCount_V_6_load_1 = load i43* @serialThreeCount_V_6, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_6_load_1"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2620" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %serialThreeCount_V_7_load_1 = load i43* @serialThreeCount_V_7, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_7_load_1"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2621" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %serialThreeCount_V_8_load_1 = load i43* @serialThreeCount_V_8, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_8_load_1"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2622" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %serialThreeCount_V_9_load_1 = load i43* @serialThreeCount_V_9, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_9_load_1"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2623" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %serialThreeCount_V_10_load_1 = load i43* @serialThreeCount_V_10, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_10_load_1"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2624" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %serialThreeCount_V_11_load_1 = load i43* @serialThreeCount_V_11, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_11_load_1"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %serialThreeCount_V_12_load_1 = load i43* @serialThreeCount_V_12, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_12_load_1"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2626" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %serialThreeCount_V_13_load_1 = load i43* @serialThreeCount_V_13, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_13_load_1"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2627" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %serialThreeCount_V_14_load_1 = load i43* @serialThreeCount_V_14, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_14_load_1"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2628" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %serialThreeCount_V_15_load_1 = load i43* @serialThreeCount_V_15, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_15_load_1"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2629" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %serialThreeCount_V_16_load_1 = load i43* @serialThreeCount_V_16, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_16_load_1"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2630" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %serialThreeCount_V_17_load_1 = load i43* @serialThreeCount_V_17, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_17_load_1"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2631" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %serialThreeCount_V_18_load_1 = load i43* @serialThreeCount_V_18, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_18_load_1"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2632" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %serialThreeCount_V_19_load_1 = load i43* @serialThreeCount_V_19, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_19_load_1"/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2633" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %serialThreeCount_V_20_load_1 = load i43* @serialThreeCount_V_20, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_20_load_1"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2634" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %serialThreeCount_V_21_load_1 = load i43* @serialThreeCount_V_21, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_21_load_1"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2635" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %serialThreeCount_V_22_load_1 = load i43* @serialThreeCount_V_22, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_22_load_1"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2636" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %serialThreeCount_V_23_load_1 = load i43* @serialThreeCount_V_23, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_23_load_1"/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2637" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %serialThreeCount_V_24_load_1 = load i43* @serialThreeCount_V_24, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_24_load_1"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %serialThreeCount_V_25_load_1 = load i43* @serialThreeCount_V_25, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_25_load_1"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2639" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %serialThreeCount_V_26_load_1 = load i43* @serialThreeCount_V_26, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_26_load_1"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2640" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  %serialThreeCount_V_27_load_1 = load i43* @serialThreeCount_V_27, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_27_load_1"/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2641" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:29  %serialThreeCount_V_28_load_1 = load i43* @serialThreeCount_V_28, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_28_load_1"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2642" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:30  %serialThreeCount_V_29_load_1 = load i43* @serialThreeCount_V_29, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_29_load_1"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2643" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:31  %serialThreeCount_V_30_load_1 = load i43* @serialThreeCount_V_30, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_30_load_1"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2644" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:32  %serialThreeCount_V_31_load_1 = load i43* @serialThreeCount_V_31, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_31_load_1"/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2645" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:33  %serialThreeCount_V_32_load_1 = load i43* @serialThreeCount_V_32, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_32_load_1"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2646" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:34  %serialThreeCount_V_33_load_1 = load i43* @serialThreeCount_V_33, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_33_load_1"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2647" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:35  %serialThreeCount_V_34_load_1 = load i43* @serialThreeCount_V_34, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_34_load_1"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2648" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:36  %serialThreeCount_V_35_load_1 = load i43* @serialThreeCount_V_35, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_35_load_1"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2649" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:37  %serialThreeCount_V_36_load_1 = load i43* @serialThreeCount_V_36, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_36_load_1"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2650" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:38  %serialThreeCount_V_37_load_1 = load i43* @serialThreeCount_V_37, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_37_load_1"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:39  %serialThreeCount_V_38_load_1 = load i43* @serialThreeCount_V_38, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_38_load_1"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2652" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:40  %serialThreeCount_V_39_load_1 = load i43* @serialThreeCount_V_39, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_39_load_1"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2653" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:41  %serialThreeCount_V_40_load_1 = load i43* @serialThreeCount_V_40, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_40_load_1"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2654" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:42  %serialThreeCount_V_41_load_1 = load i43* @serialThreeCount_V_41, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_41_load_1"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2655" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:43  %serialThreeCount_V_42_load_1 = load i43* @serialThreeCount_V_42, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_42_load_1"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2656" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:44  %serialThreeCount_V_43_load_1 = load i43* @serialThreeCount_V_43, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_43_load_1"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2657" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:45  %serialThreeCount_V_44_load_1 = load i43* @serialThreeCount_V_44, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_44_load_1"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2658" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:46  %serialThreeCount_V_45_load_1 = load i43* @serialThreeCount_V_45, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_45_load_1"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2659" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:47  %serialThreeCount_V_46_load_1 = load i43* @serialThreeCount_V_46, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_46_load_1"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2660" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:48  %serialThreeCount_V_47_load_1 = load i43* @serialThreeCount_V_47, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_47_load_1"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2661" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:49  %serialThreeCount_V_48_load_1 = load i43* @serialThreeCount_V_48, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_48_load_1"/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2662" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:50  %serialThreeCount_V_49_load_1 = load i43* @serialThreeCount_V_49, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_49_load_1"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2663" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:51  %serialThreeCount_V_50_load_1 = load i43* @serialThreeCount_V_50, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_50_load_1"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:52  %serialThreeCount_V_51_load_1 = load i43* @serialThreeCount_V_51, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_51_load_1"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2665" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:53  %serialThreeCount_V_52_load_1 = load i43* @serialThreeCount_V_52, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_52_load_1"/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2666" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:54  %serialThreeCount_V_53_load_1 = load i43* @serialThreeCount_V_53, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_53_load_1"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2667" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:55  %serialThreeCount_V_54_load_1 = load i43* @serialThreeCount_V_54, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_54_load_1"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2668" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:56  %serialThreeCount_V_55_load_1 = load i43* @serialThreeCount_V_55, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_55_load_1"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2669" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:57  %serialThreeCount_V_56_load_1 = load i43* @serialThreeCount_V_56, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_56_load_1"/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2670" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:58  %serialThreeCount_V_57_load_1 = load i43* @serialThreeCount_V_57, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_57_load_1"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2671" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:59  %serialThreeCount_V_58_load_1 = load i43* @serialThreeCount_V_58, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_58_load_1"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2672" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:60  %serialThreeCount_V_59_load_1 = load i43* @serialThreeCount_V_59, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_59_load_1"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2673" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:61  %serialThreeCount_V_60_load_1 = load i43* @serialThreeCount_V_60, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_60_load_1"/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2674" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:62  %serialThreeCount_V_61_load_1 = load i43* @serialThreeCount_V_61, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_61_load_1"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2675" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:63  %serialThreeCount_V_62_load_1 = load i43* @serialThreeCount_V_62, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_62_load_1"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2676" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:64  %serialThreeCount_V_63_load_1 = load i43* @serialThreeCount_V_63, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_63_load_1"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:65  %serialThreeCount_V_64_load_1 = load i43* @serialThreeCount_V_64, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_64_load_1"/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2678" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:66  %serialThreeCount_V_65_load_1 = load i43* @serialThreeCount_V_65, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_65_load_1"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2679" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:67  %serialThreeCount_V_66_load_1 = load i43* @serialThreeCount_V_66, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_66_load_1"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2680" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:68  %serialThreeCount_V_67_load_1 = load i43* @serialThreeCount_V_67, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_67_load_1"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2681" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:69  %serialThreeCount_V_68_load_1 = load i43* @serialThreeCount_V_68, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_68_load_1"/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2682" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:70  %serialThreeCount_V_69_load_1 = load i43* @serialThreeCount_V_69, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_69_load_1"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2683" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:71  %serialThreeCount_V_70_load_1 = load i43* @serialThreeCount_V_70, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_70_load_1"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2684" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:72  %serialThreeCount_V_71_load_1 = load i43* @serialThreeCount_V_71, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_71_load_1"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2685" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:73  %serialThreeCount_V_72_load_1 = load i43* @serialThreeCount_V_72, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_72_load_1"/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2686" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:74  %serialThreeCount_V_73_load_1 = load i43* @serialThreeCount_V_73, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_73_load_1"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2687" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:75  %serialThreeCount_V_74_load_1 = load i43* @serialThreeCount_V_74, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_74_load_1"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2688" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:76  %serialThreeCount_V_75_load_1 = load i43* @serialThreeCount_V_75, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_75_load_1"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2689" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:77  %serialThreeCount_V_76_load_1 = load i43* @serialThreeCount_V_76, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_76_load_1"/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:78  %serialThreeCount_V_77_load_1 = load i43* @serialThreeCount_V_77, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_77_load_1"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2691" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:79  %serialThreeCount_V_78_load_1 = load i43* @serialThreeCount_V_78, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_78_load_1"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2692" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:80  %serialThreeCount_V_79_load_1 = load i43* @serialThreeCount_V_79, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_79_load_1"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2693" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:81  %serialThreeCount_V_80_load_1 = load i43* @serialThreeCount_V_80, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_80_load_1"/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2694" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:82  %serialThreeCount_V_81_load_1 = load i43* @serialThreeCount_V_81, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_81_load_1"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2695" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:83  %serialThreeCount_V_82_load_1 = load i43* @serialThreeCount_V_82, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_82_load_1"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2696" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:84  %serialThreeCount_V_83_load_1 = load i43* @serialThreeCount_V_83, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_83_load_1"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2697" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:85  %serialThreeCount_V_84_load_1 = load i43* @serialThreeCount_V_84, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_84_load_1"/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2698" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:86  %serialThreeCount_V_85_load_1 = load i43* @serialThreeCount_V_85, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_85_load_1"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2699" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:87  %serialThreeCount_V_86_load_1 = load i43* @serialThreeCount_V_86, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_86_load_1"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2700" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:88  %serialThreeCount_V_87_load_1 = load i43* @serialThreeCount_V_87, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_87_load_1"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2701" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:89  %serialThreeCount_V_88_load_1 = load i43* @serialThreeCount_V_88, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_88_load_1"/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2702" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:90  %serialThreeCount_V_89_load_1 = load i43* @serialThreeCount_V_89, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_89_load_1"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:91  %serialThreeCount_V_90_load_1 = load i43* @serialThreeCount_V_90, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_90_load_1"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2704" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:92  %serialThreeCount_V_91_load_1 = load i43* @serialThreeCount_V_91, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_91_load_1"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2705" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:93  %serialThreeCount_V_92_load_1 = load i43* @serialThreeCount_V_92, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_92_load_1"/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2706" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:94  %serialThreeCount_V_93_load_1 = load i43* @serialThreeCount_V_93, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_93_load_1"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2707" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:95  %serialThreeCount_V_94_load_1 = load i43* @serialThreeCount_V_94, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_94_load_1"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2708" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:96  %serialThreeCount_V_95_load_1 = load i43* @serialThreeCount_V_95, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_95_load_1"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2709" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:97  %serialThreeCount_V_96_load_1 = load i43* @serialThreeCount_V_96, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_96_load_1"/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2710" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:98  %serialThreeCount_V_97_load_1 = load i43* @serialThreeCount_V_97, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_97_load_1"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2711" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:99  %serialThreeCount_V_98_load_1 = load i43* @serialThreeCount_V_98, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_98_load_1"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2712" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:100  %serialThreeCount_V_99_load_1 = load i43* @serialThreeCount_V_99, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_99_load_1"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2713" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:101  %serialThreeCount_V_100_load_1 = load i43* @serialThreeCount_V_100, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_100_load_1"/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2714" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:102  %serialThreeCount_V_101_load_1 = load i43* @serialThreeCount_V_101, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_101_load_1"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2715" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:103  %serialThreeCount_V_102_load_1 = load i43* @serialThreeCount_V_102, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_102_load_1"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:104  %serialThreeCount_V_103_load_1 = load i43* @serialThreeCount_V_103, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_103_load_1"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2717" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:105  %serialThreeCount_V_104_load_1 = load i43* @serialThreeCount_V_104, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_104_load_1"/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2718" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:106  %serialThreeCount_V_105_load_1 = load i43* @serialThreeCount_V_105, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_105_load_1"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2719" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:107  %serialThreeCount_V_106_load_1 = load i43* @serialThreeCount_V_106, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_106_load_1"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2720" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:108  %serialThreeCount_V_107_load_1 = load i43* @serialThreeCount_V_107, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_107_load_1"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2721" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:109  %serialThreeCount_V_108_load_1 = load i43* @serialThreeCount_V_108, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_108_load_1"/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2722" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:110  %serialThreeCount_V_109_load_1 = load i43* @serialThreeCount_V_109, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_109_load_1"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2723" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:111  %serialThreeCount_V_110_load_1 = load i43* @serialThreeCount_V_110, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_110_load_1"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2724" bw="43" op_0_bw="43">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:112  %serialThreeCount_V_111_load_1 = load i43* @serialThreeCount_V_111, align 8

]]></node>
<StgValue><ssdm name="serialThreeCount_V_111_load_1"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2725" bw="43" op_0_bw="43" op_1_bw="43" op_2_bw="43" op_3_bw="43" op_4_bw="43" op_5_bw="43" op_6_bw="43" op_7_bw="43" op_8_bw="43" op_9_bw="43" op_10_bw="43" op_11_bw="43" op_12_bw="43" op_13_bw="43" op_14_bw="43" op_15_bw="43" op_16_bw="43" op_17_bw="43" op_18_bw="43" op_19_bw="43" op_20_bw="43" op_21_bw="43" op_22_bw="43" op_23_bw="43" op_24_bw="43" op_25_bw="43" op_26_bw="43" op_27_bw="43" op_28_bw="43" op_29_bw="43" op_30_bw="43" op_31_bw="43" op_32_bw="43" op_33_bw="43" op_34_bw="43" op_35_bw="43" op_36_bw="43" op_37_bw="43" op_38_bw="43" op_39_bw="43" op_40_bw="43" op_41_bw="43" op_42_bw="43" op_43_bw="43" op_44_bw="43" op_45_bw="43" op_46_bw="43" op_47_bw="43" op_48_bw="43" op_49_bw="43" op_50_bw="43" op_51_bw="43" op_52_bw="43" op_53_bw="43" op_54_bw="43" op_55_bw="43" op_56_bw="43" op_57_bw="43" op_58_bw="43" op_59_bw="43" op_60_bw="43" op_61_bw="43" op_62_bw="43" op_63_bw="43" op_64_bw="43" op_65_bw="43" op_66_bw="43" op_67_bw="43" op_68_bw="43" op_69_bw="43" op_70_bw="43" op_71_bw="43" op_72_bw="43" op_73_bw="43" op_74_bw="43" op_75_bw="43" op_76_bw="43" op_77_bw="43" op_78_bw="43" op_79_bw="43" op_80_bw="43" op_81_bw="43" op_82_bw="43" op_83_bw="43" op_84_bw="43" op_85_bw="43" op_86_bw="43" op_87_bw="43" op_88_bw="43" op_89_bw="43" op_90_bw="43" op_91_bw="43" op_92_bw="43" op_93_bw="43" op_94_bw="43" op_95_bw="43" op_96_bw="43" op_97_bw="43" op_98_bw="43" op_99_bw="43" op_100_bw="43" op_101_bw="43" op_102_bw="43" op_103_bw="43" op_104_bw="43" op_105_bw="43" op_106_bw="43" op_107_bw="43" op_108_bw="43" op_109_bw="43" op_110_bw="43" op_111_bw="43" op_112_bw="43" op_113_bw="7">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:113  %tmp_196 = call i43 @_ssdm_op_Mux.ap_auto.112i43.i7(i43 %serialThreeCount_V_0_load_1, i43 %serialThreeCount_V_1_load_1, i43 %serialThreeCount_V_2_load_1, i43 %serialThreeCount_V_3_load_1, i43 %serialThreeCount_V_4_load_1, i43 %serialThreeCount_V_5_load_1, i43 %serialThreeCount_V_6_load_1, i43 %serialThreeCount_V_7_load_1, i43 %serialThreeCount_V_8_load_1, i43 %serialThreeCount_V_9_load_1, i43 %serialThreeCount_V_10_load_1, i43 %serialThreeCount_V_11_load_1, i43 %serialThreeCount_V_12_load_1, i43 %serialThreeCount_V_13_load_1, i43 %serialThreeCount_V_14_load_1, i43 %serialThreeCount_V_15_load_1, i43 %serialThreeCount_V_16_load_1, i43 %serialThreeCount_V_17_load_1, i43 %serialThreeCount_V_18_load_1, i43 %serialThreeCount_V_19_load_1, i43 %serialThreeCount_V_20_load_1, i43 %serialThreeCount_V_21_load_1, i43 %serialThreeCount_V_22_load_1, i43 %serialThreeCount_V_23_load_1, i43 %serialThreeCount_V_24_load_1, i43 %serialThreeCount_V_25_load_1, i43 %serialThreeCount_V_26_load_1, i43 %serialThreeCount_V_27_load_1, i43 %serialThreeCount_V_28_load_1, i43 %serialThreeCount_V_29_load_1, i43 %serialThreeCount_V_30_load_1, i43 %serialThreeCount_V_31_load_1, i43 %serialThreeCount_V_32_load_1, i43 %serialThreeCount_V_33_load_1, i43 %serialThreeCount_V_34_load_1, i43 %serialThreeCount_V_35_load_1, i43 %serialThreeCount_V_36_load_1, i43 %serialThreeCount_V_37_load_1, i43 %serialThreeCount_V_38_load_1, i43 %serialThreeCount_V_39_load_1, i43 %serialThreeCount_V_40_load_1, i43 %serialThreeCount_V_41_load_1, i43 %serialThreeCount_V_42_load_1, i43 %serialThreeCount_V_43_load_1, i43 %serialThreeCount_V_44_load_1, i43 %serialThreeCount_V_45_load_1, i43 %serialThreeCount_V_46_load_1, i43 %serialThreeCount_V_47_load_1, i43 %serialThreeCount_V_48_load_1, i43 %serialThreeCount_V_49_load_1, i43 %serialThreeCount_V_50_load_1, i43 %serialThreeCount_V_51_load_1, i43 %serialThreeCount_V_52_load_1, i43 %serialThreeCount_V_53_load_1, i43 %serialThreeCount_V_54_load_1, i43 %serialThreeCount_V_55_load_1, i43 %serialThreeCount_V_56_load_1, i43 %serialThreeCount_V_57_load_1, i43 %serialThreeCount_V_58_load_1, i43 %serialThreeCount_V_59_load_1, i43 %serialThreeCount_V_60_load_1, i43 %serialThreeCount_V_61_load_1, i43 %serialThreeCount_V_62_load_1, i43 %serialThreeCount_V_63_load_1, i43 %serialThreeCount_V_64_load_1, i43 %serialThreeCount_V_65_load_1, i43 %serialThreeCount_V_66_load_1, i43 %serialThreeCount_V_67_load_1, i43 %serialThreeCount_V_68_load_1, i43 %serialThreeCount_V_69_load_1, i43 %serialThreeCount_V_70_load_1, i43 %serialThreeCount_V_71_load_1, i43 %serialThreeCount_V_72_load_1, i43 %serialThreeCount_V_73_load_1, i43 %serialThreeCount_V_74_load_1, i43 %serialThreeCount_V_75_load_1, i43 %serialThreeCount_V_76_load_1, i43 %serialThreeCount_V_77_load_1, i43 %serialThreeCount_V_78_load_1, i43 %serialThreeCount_V_79_load_1, i43 %serialThreeCount_V_80_load_1, i43 %serialThreeCount_V_81_load_1, i43 %serialThreeCount_V_82_load_1, i43 %serialThreeCount_V_83_load_1, i43 %serialThreeCount_V_84_load_1, i43 %serialThreeCount_V_85_load_1, i43 %serialThreeCount_V_86_load_1, i43 %serialThreeCount_V_87_load_1, i43 %serialThreeCount_V_88_load_1, i43 %serialThreeCount_V_89_load_1, i43 %serialThreeCount_V_90_load_1, i43 %serialThreeCount_V_91_load_1, i43 %serialThreeCount_V_92_load_1, i43 %serialThreeCount_V_93_load_1, i43 %serialThreeCount_V_94_load_1, i43 %serialThreeCount_V_95_load_1, i43 %serialThreeCount_V_96_load_1, i43 %serialThreeCount_V_97_load_1, i43 %serialThreeCount_V_98_load_1, i43 %serialThreeCount_V_99_load_1, i43 %serialThreeCount_V_100_load_1, i43 %serialThreeCount_V_101_load_1, i43 %serialThreeCount_V_102_load_1, i43 %serialThreeCount_V_103_load_1, i43 %serialThreeCount_V_104_load_1, i43 %serialThreeCount_V_105_load_1, i43 %serialThreeCount_V_106_load_1, i43 %serialThreeCount_V_107_load_1, i43 %serialThreeCount_V_108_load_1, i43 %serialThreeCount_V_109_load_1, i43 %serialThreeCount_V_110_load_1, i43 %serialThreeCount_V_111_load_1, i7 %i3)

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2726" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:114  %phitmp = call i32 @_ssdm_op_PartSelect.i32.i43.i32.i32(i43 %tmp_196, i32 11, i32 42)

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2727" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:115  %serialThreeStream_V_addr = getelementptr [112 x i32]* %serialThreeStream_V, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="serialThreeStream_V_addr"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2728" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:116  store i32 %phitmp, i32* %serialThreeStream_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2565">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi43ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:117  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2567">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2731" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
