

================================================================
== Vitis HLS Report for 'axi_slave_lite_reg'
================================================================
* Date:           Tue Apr  9 14:26:50 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_slave_lite_demo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 2 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_0"   --->   Operation 4 'speclatency' 'speclatency_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_ar_araddr"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_ar_araddr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_ar_arready"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_ar_arready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_ar_arvalid"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_ar_arvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_aw_awaddr"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_aw_awaddr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_aw_awready"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_aw_awready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_aw_awvalid"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_aw_awvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %s_axi_b_bresp"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %s_axi_b_bresp, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_b_bready"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_b_bready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_b_bvalid"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_b_bvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_r_rdata"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_r_rdata, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %s_axi_r_rresp"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %s_axi_r_rresp, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_r_rready"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_r_rready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_r_rvalid"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_r_rvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axi_w_wdata"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axi_w_wdata, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s_axi_w_wstrb"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axi_w_wstrb, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_w_wready"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_w_wready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axi_w_wvalid"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axi_w_wvalid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%state1_V_load = load i2 %state1_V"   --->   Operation 39 'load' 'state1_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_s = load i5 %waddr_V"   --->   Operation 40 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%s_axi_w_wvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_w_wvalid"   --->   Operation 41 'read' 's_axi_w_wvalid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_w_wdata"   --->   Operation 42 'read' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i64 %lhs_V" [axi_slave_lite_reg.cpp:38]   --->   Operation 43 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.72ns)   --->   "%switch_ln38 = switch i2 %state1_V_load, void %._crit_edge, i2 0, void, i2 1, void, i2 2, void" [axi_slave_lite_reg.cpp:38]   --->   Operation 44 'switch' 'switch_ln38' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0" [axi_slave_lite_reg.cpp:81]   --->   Operation 45 'write' 'write_ln81' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0" [axi_slave_lite_reg.cpp:82]   --->   Operation 46 'write' 'write_ln82' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 1" [axi_slave_lite_reg.cpp:83]   --->   Operation 47 'write' 'write_ln83' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0" [axi_slave_lite_reg.cpp:84]   --->   Operation 48 'write' 'write_ln84' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%s_axi_b_bready_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_b_bready"   --->   Operation 49 'read' 's_axi_b_bready_read' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %s_axi_b_bready_read, void, void" [axi_slave_lite_reg.cpp:85]   --->   Operation 50 'br' 'br_ln85' <Predicate = (state1_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.47ns)   --->   "%store_ln88 = store i2 2, i2 %state1_V" [axi_slave_lite_reg.cpp:88]   --->   Operation 51 'store' 'store_ln88' <Predicate = (state1_V_load == 2 & !s_axi_b_bready_read)> <Delay = 0.47>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 52 'br' 'br_ln0' <Predicate = (state1_V_load == 2 & !s_axi_b_bready_read)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.47ns)   --->   "%store_ln86 = store i2 0, i2 %state1_V" [axi_slave_lite_reg.cpp:86]   --->   Operation 53 'store' 'store_ln86' <Predicate = (state1_V_load == 2 & s_axi_b_bready_read)> <Delay = 0.47>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln87 = br void %._crit_edge" [axi_slave_lite_reg.cpp:87]   --->   Operation 54 'br' 'br_ln87' <Predicate = (state1_V_load == 2 & s_axi_b_bready_read)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %s_axi_w_wvalid_read, void, void" [axi_slave_lite_reg.cpp:52]   --->   Operation 55 'br' 'br_ln52' <Predicate = (state1_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0" [axi_slave_lite_reg.cpp:73]   --->   Operation 56 'write' 'write_ln73' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0" [axi_slave_lite_reg.cpp:74]   --->   Operation 57 'write' 'write_ln74' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0" [axi_slave_lite_reg.cpp:75]   --->   Operation 58 'write' 'write_ln75' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0" [axi_slave_lite_reg.cpp:76]   --->   Operation 59 'write' 'write_ln76' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.47ns)   --->   "%store_ln77 = store i2 1, i2 %state1_V" [axi_slave_lite_reg.cpp:77]   --->   Operation 60 'store' 'store_ln77' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.47>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 61 'br' 'br_ln0' <Predicate = (state1_V_load == 1 & !s_axi_w_wvalid_read)> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 1" [axi_slave_lite_reg.cpp:53]   --->   Operation 62 'write' 'write_ln53' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0" [axi_slave_lite_reg.cpp:55]   --->   Operation 63 'write' 'write_ln55' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0" [axi_slave_lite_reg.cpp:56]   --->   Operation 64 'write' 'write_ln56' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0" [axi_slave_lite_reg.cpp:57]   --->   Operation 65 'write' 'write_ln57' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%rhs = read i8 @_ssdm_op_Read.ap_none.i8P0A, i8 %s_axi_w_wstrb"   --->   Operation 66 'read' 'rhs' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.33ns)   --->   "%ret = and i8 %trunc_ln38, i8 %rhs"   --->   Operation 67 'and' 'ret' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i8 %ret"   --->   Operation 68 'zext' 'zext_ln1348' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i8 %ret"   --->   Operation 69 'zext' 'zext_ln1348_1' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i8 %ret"   --->   Operation 70 'zext' 'zext_ln1348_2' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_s, i32 3, i32 4"   --->   Operation 71 'partselect' 'p_Result_s' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.72ns)   --->   "%switch_ln59 = switch i2 %p_Result_s, void %._crit_edge1, i2 0, void, i2 1, void, i2 2, void" [axi_slave_lite_reg.cpp:59]   --->   Operation 72 'switch' 'switch_ln59' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.72>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln67 = store i9 %zext_ln1348_1, i9 %inner_reg2_V" [axi_slave_lite_reg.cpp:67]   --->   Operation 73 'store' 'store_ln67' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 2)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge1" [axi_slave_lite_reg.cpp:67]   --->   Operation 74 'br' 'br_ln67' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln64 = store i11 %zext_ln1348, i11 %inner_reg1_V" [axi_slave_lite_reg.cpp:64]   --->   Operation 75 'store' 'store_ln64' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln65 = br void" [axi_slave_lite_reg.cpp:65]   --->   Operation 76 'br' 'br_ln65' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln61 = store i9 %zext_ln1348_1, i9 %inner_reg0_V" [axi_slave_lite_reg.cpp:61]   --->   Operation 77 'store' 'store_ln61' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 0)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln62 = br void" [axi_slave_lite_reg.cpp:62]   --->   Operation 78 'br' 'br_ln62' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln69 = store i12 %zext_ln1348_2, i12 %inner_reg3_V" [axi_slave_lite_reg.cpp:69]   --->   Operation 79 'store' 'store_ln69' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s != 0 & p_Result_s != 1)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln70 = br void" [axi_slave_lite_reg.cpp:70]   --->   Operation 80 'br' 'br_ln70' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read & p_Result_s != 0 & p_Result_s != 1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.47ns)   --->   "%store_ln71 = store i2 2, i2 %state1_V" [axi_slave_lite_reg.cpp:71]   --->   Operation 81 'store' 'store_ln71' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.47>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln72 = br void %._crit_edge" [axi_slave_lite_reg.cpp:72]   --->   Operation 82 'br' 'br_ln72' <Predicate = (state1_V_load == 1 & s_axi_w_wvalid_read)> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_w_wready, i1 0" [axi_slave_lite_reg.cpp:40]   --->   Operation 83 'write' 'write_ln40' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_b_bresp, i2 0" [axi_slave_lite_reg.cpp:41]   --->   Operation 84 'write' 'write_ln41' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_b_bvalid, i1 0" [axi_slave_lite_reg.cpp:42]   --->   Operation 85 'write' 'write_ln42' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%s_axi_aw_awvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_aw_awvalid"   --->   Operation 86 'read' 's_axi_aw_awvalid_read' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %s_axi_aw_awvalid_read, void, void" [axi_slave_lite_reg.cpp:43]   --->   Operation 87 'br' 'br_ln43' <Predicate = (state1_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 0" [axi_slave_lite_reg.cpp:47]   --->   Operation 88 'write' 'write_ln47' <Predicate = (state1_V_load == 0 & !s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 89 'br' 'br_ln0' <Predicate = (state1_V_load == 0 & !s_axi_aw_awvalid_read)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_aw_awready, i1 1" [axi_slave_lite_reg.cpp:44]   --->   Operation 90 'write' 'write_ln44' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%s_axi_aw_awaddr_read = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_aw_awaddr" [axi_slave_lite_reg.cpp:45]   --->   Operation 91 'read' 's_axi_aw_awaddr_read' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i64 %s_axi_aw_awaddr_read" [axi_slave_lite_reg.cpp:45]   --->   Operation 92 'trunc' 'trunc_ln45' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln45 = store i5 %trunc_ln45, i5 %waddr_V" [axi_slave_lite_reg.cpp:45]   --->   Operation 93 'store' 'store_ln45' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.47ns)   --->   "%store_ln49 = store i2 1, i2 %state1_V" [axi_slave_lite_reg.cpp:49]   --->   Operation 94 'store' 'store_ln49' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.47>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln49 = br void %._crit_edge" [axi_slave_lite_reg.cpp:49]   --->   Operation 95 'br' 'br_ln49' <Predicate = (state1_V_load == 0 & s_axi_aw_awvalid_read)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %p_Val2_s, void, i5 %trunc_ln45, void, i5 %p_Val2_s, void"   --->   Operation 96 'phi' 'p_Val2_1' <Predicate = (and_ln534 & wready_V)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%wready_V = phi i1 0, void, i1 0, void, i1 0, void, i1 1, void, i1 0, void, i1 0, void, i1 0, void"   --->   Operation 97 'phi' 'wready_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%state_V_load = load i1 %state_V"   --->   Operation 98 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %state_V_load, void, void %_ifconv" [axi_slave_lite_reg.cpp:93]   --->   Operation 99 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%s_axi_ar_arvalid_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_ar_arvalid"   --->   Operation 100 'read' 's_axi_ar_arvalid_read' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %s_axi_ar_arvalid_read, void, void" [axi_slave_lite_reg.cpp:95]   --->   Operation 101 'br' 'br_ln95' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 0" [axi_slave_lite_reg.cpp:114]   --->   Operation 102 'write' 'write_ln114' <Predicate = (!state_V_load & !s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!state_V_load & !s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 1" [axi_slave_lite_reg.cpp:96]   --->   Operation 104 'write' 'write_ln96' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_3 = read i64 @_ssdm_op_Read.ap_none.i64P0A, i64 %s_axi_ar_araddr" [axi_slave_lite_reg.cpp:97]   --->   Operation 105 'read' 'p_Val2_3' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i64 %p_Val2_3" [axi_slave_lite_reg.cpp:97]   --->   Operation 106 'trunc' 'trunc_ln97' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln97 = store i5 %trunc_ln97, i5 %raddr_V" [axi_slave_lite_reg.cpp:97]   --->   Operation 107 'store' 'store_ln97' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 1, i1 %state_V"   --->   Operation 108 'store' 'store_ln0' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.42>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %p_Val2_3, i32 3, i32 4"   --->   Operation 109 'partselect' 'p_Result_1' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.72ns)   --->   "%switch_ln99 = switch i2 %p_Result_1, void, i2 0, void, i2 1, void, i2 2, void" [axi_slave_lite_reg.cpp:99]   --->   Operation 110 'switch' 'switch_ln99' <Predicate = (!state_V_load & s_axi_ar_arvalid_read)> <Delay = 0.72>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%inner_reg2_V_load = load i9 %inner_reg2_V" [axi_slave_lite_reg.cpp:107]   --->   Operation 111 'load' 'inner_reg2_V_load' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i9 %inner_reg2_V_load" [axi_slave_lite_reg.cpp:107]   --->   Operation 112 'sext' 'sext_ln107' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i11 %sext_ln107" [axi_slave_lite_reg.cpp:107]   --->   Operation 113 'zext' 'zext_ln107' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.52ns)   --->   "%store_ln107 = store i12 %zext_ln107, i12 %rdata_V" [axi_slave_lite_reg.cpp:107]   --->   Operation 114 'store' 'store_ln107' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.52>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln108 = br void" [axi_slave_lite_reg.cpp:108]   --->   Operation 115 'br' 'br_ln108' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 2)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%inner_reg1_V_load = load i11 %inner_reg1_V" [axi_slave_lite_reg.cpp:104]   --->   Operation 116 'load' 'inner_reg1_V_load' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 1)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i11 %inner_reg1_V_load" [axi_slave_lite_reg.cpp:104]   --->   Operation 117 'zext' 'zext_ln104' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 1)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.52ns)   --->   "%store_ln104 = store i12 %zext_ln104, i12 %rdata_V" [axi_slave_lite_reg.cpp:104]   --->   Operation 118 'store' 'store_ln104' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 1)> <Delay = 0.52>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln105 = br void" [axi_slave_lite_reg.cpp:105]   --->   Operation 119 'br' 'br_ln105' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%inner_reg0_V_load = load i9 %inner_reg0_V" [axi_slave_lite_reg.cpp:101]   --->   Operation 120 'load' 'inner_reg0_V_load' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 0)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %inner_reg0_V_load" [axi_slave_lite_reg.cpp:101]   --->   Operation 121 'zext' 'zext_ln101' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 0)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.52ns)   --->   "%store_ln101 = store i12 %zext_ln101, i12 %rdata_V" [axi_slave_lite_reg.cpp:101]   --->   Operation 122 'store' 'store_ln101' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 0)> <Delay = 0.52>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln102 = br void" [axi_slave_lite_reg.cpp:102]   --->   Operation 123 'br' 'br_ln102' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 0)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%inner_reg3_V_load = load i12 %inner_reg3_V" [axi_slave_lite_reg.cpp:110]   --->   Operation 124 'load' 'inner_reg3_V_load' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 3)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.52ns)   --->   "%store_ln110 = store i12 %inner_reg3_V_load, i12 %rdata_V" [axi_slave_lite_reg.cpp:110]   --->   Operation 125 'store' 'store_ln110' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 3)> <Delay = 0.52>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln111 = br void" [axi_slave_lite_reg.cpp:111]   --->   Operation 126 'br' 'br_ln111' <Predicate = (!state_V_load & s_axi_ar_arvalid_read & p_Result_1 == 3)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_r_rvalid, i1 0"   --->   Operation 127 'write' 'write_ln329' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_r_rresp, i2 0" [axi_slave_lite_reg.cpp:118]   --->   Operation 128 'write' 'write_ln118' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln119 = br void %._crit_edge4" [axi_slave_lite_reg.cpp:119]   --->   Operation 129 'br' 'br_ln119' <Predicate = (!state_V_load)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_none.i2P0A, i2 %s_axi_r_rresp, i2 0" [axi_slave_lite_reg.cpp:121]   --->   Operation 130 'write' 'write_ln121' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_r_rvalid, i1 1"   --->   Operation 131 'write' 'write_ln329' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %s_axi_ar_arready, i1 0" [axi_slave_lite_reg.cpp:123]   --->   Operation 132 'write' 'write_ln123' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%rdata_V_load = load i12 %rdata_V" [axi_slave_lite_reg.cpp:124]   --->   Operation 133 'load' 'rdata_V_load' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i12 %rdata_V_load"   --->   Operation 134 'zext' 'zext_ln674' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_1, i32 3, i32 4"   --->   Operation 135 'partselect' 'p_Result_4' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i5 %raddr_V"   --->   Operation 136 'load' 'p_Val2_2' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_Val2_2, i32 3, i32 4"   --->   Operation 137 'partselect' 'p_Result_5' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.44ns)   --->   "%icmp_ln870 = icmp_eq  i2 %p_Result_4, i2 %p_Result_5"   --->   Operation 138 'icmp' 'icmp_ln870' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln534)   --->   "%select_ln124 = select i1 %icmp_ln870, i64 %lhs_V, i64 %zext_ln674" [axi_slave_lite_reg.cpp:124]   --->   Operation 139 'select' 'select_ln124' <Predicate = (state_V_load & and_ln534 & wready_V)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln534)   --->   "%and_ln534 = and i1 %s_axi_w_wvalid_read, i1 %wready_V"   --->   Operation 140 'and' 'and_ln534' <Predicate = (state_V_load & wready_V)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln534 = select i1 %and_ln534, i64 %select_ln124, i64 %zext_ln674"   --->   Operation 141 'select' 'select_ln534' <Predicate = (state_V_load & wready_V)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.42ns) (out node of the LUT)   --->   "%cond_lvalue1 = select i1 %wready_V, i64 %select_ln534, i64 %zext_ln674"   --->   Operation 142 'select' 'cond_lvalue1' <Predicate = (state_V_load)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_none.i64P0A, i64 %s_axi_r_rdata, i64 %cond_lvalue1" [axi_slave_lite_reg.cpp:124]   --->   Operation 143 'write' 'write_ln124' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%s_axi_r_rready_read = read i1 @_ssdm_op_Read.ap_none.i1P0A, i1 %s_axi_r_rready"   --->   Operation 144 'read' 's_axi_r_rready_read' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %s_axi_r_rready_read, void %._crit_edge4, void" [axi_slave_lite_reg.cpp:125]   --->   Operation 145 'br' 'br_ln125' <Predicate = (state_V_load)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln0 = store i1 0, i1 %state_V"   --->   Operation 146 'store' 'store_ln0' <Predicate = (state_V_load & s_axi_r_rready_read)> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge4" [axi_slave_lite_reg.cpp:126]   --->   Operation 147 'br' 'br_ln126' <Predicate = (state_V_load & s_axi_r_rready_read)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [axi_slave_lite_reg.cpp:134]   --->   Operation 148 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'load' operation ('state1_V_load') on static variable 'state1_V' [72]  (0 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('__Val2__') ('trunc_ln45', axi_slave_lite_reg.cpp:45) [144]  (0.721 ns)
	'phi' operation ('__Val2__') with incoming values : ('__Val2__') ('trunc_ln45', axi_slave_lite_reg.cpp:45) [144]  (0 ns)
	'icmp' operation ('icmp_ln870') [195]  (0.446 ns)
	'select' operation ('select_ln124', axi_slave_lite_reg.cpp:124) [196]  (0 ns)
	'select' operation ('select_ln534') [198]  (0.424 ns)
	'select' operation ('cond_lvalue1') [199]  (0.424 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
