
module bw_io_dtl_edgelogic (
    pad_up, pad_dn_l, pad_dn25_l, pad_clk_en_l, cmsi_clk_en_l, cmsi_l, se_buf, 
  bsr_up, bsr_dn_l, bsr_dn25_l, por, 
    data, oe, si, reset_l, sel_bypass, clk, bsr_mode, up_open, down_25, por_l, 
  se, bsr_data_to_core
  );

  input		data;
  input		oe;
  input		si;
  input		reset_l;
  input		sel_bypass;
  input		clk;
  input		bsr_mode;
  input		up_open;
  input		down_25;
  input		por_l;
  input		se;
  input		bsr_data_to_core;

  output	pad_up;
  output	pad_dn_l;
  output	pad_dn25_l;
  output	pad_clk_en_l;
  output	cmsi_clk_en_l;
  output	cmsi_l;
  output	se_buf;
  output	bsr_up;
  output	bsr_dn_l;
  output	bsr_dn25_l;
  output	por;


  reg