{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528314814546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528314814547 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528314814633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528314814741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528314814741 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528314816289 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/IntelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/" { { 0 { 0 ""} 0 20906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528314816480 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528314816480 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528314816482 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528314816608 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1528314816874 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528314838114 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528314838465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528314838527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528314838532 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528314838543 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528314838552 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528314838552 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528314838557 ""}
{ "Info" "ISTA_SDC_FOUND" "adderchain.sdc " "Reading SDC File: 'adderchain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1528314840056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 2 clk2x port " "Ignored filter at adderchain.sdc(2): clk2x could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1528314840097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 1 -name clk2x \[get_ports clk2x\] " "create_clock -period 1 -name clk2x \[get_ports clk2x\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528314840098 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1528314840098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 3 OSC_50_BANK2 port " "Ignored filter at adderchain.sdc(3): OSC_50_BANK2 could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1528314840098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\] " "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528314840098 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/adderchain.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1528314840098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1528314840098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528314840167 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1528314840169 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1528314840169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1528314840169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000          clk " "   2.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1528314840169 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1528314840169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528314840711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528314840719 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528314840719 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[0\] " "Node \"Mem0_Addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[10\] " "Node \"Mem0_Addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[11\] " "Node \"Mem0_Addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[12\] " "Node \"Mem0_Addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[13\] " "Node \"Mem0_Addr\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[14\] " "Node \"Mem0_Addr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[15\] " "Node \"Mem0_Addr\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[1\] " "Node \"Mem0_Addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[2\] " "Node \"Mem0_Addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[3\] " "Node \"Mem0_Addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[4\] " "Node \"Mem0_Addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[5\] " "Node \"Mem0_Addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[6\] " "Node \"Mem0_Addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[7\] " "Node \"Mem0_Addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[8\] " "Node \"Mem0_Addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Addr\[9\] " "Node \"Mem0_Addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Bank\[0\] " "Node \"Mem0_Bank\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Bank\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Bank\[1\] " "Node \"Mem0_Bank\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Bank\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Bank\[2\] " "Node \"Mem0_Bank\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Bank\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Cas_n " "Node \"Mem0_Cas_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Ck " "Node \"Mem0_Ck\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Ck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Ck_n " "Node \"Mem0_Ck_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Ck_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Cke " "Node \"Mem0_Cke\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Cs_n " "Node \"Mem0_Cs_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dm\[0\] " "Node \"Mem0_Dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dm\[1\] " "Node \"Mem0_Dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dm\[2\] " "Node \"Mem0_Dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dm\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dm\[3\] " "Node \"Mem0_Dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dm\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dm\[4\] " "Node \"Mem0_Dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dm\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dm\[5\] " "Node \"Mem0_Dm\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dm\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dm\[6\] " "Node \"Mem0_Dm\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dm\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dm\[7\] " "Node \"Mem0_Dm\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dm\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[0\] " "Node \"Mem0_Dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[10\] " "Node \"Mem0_Dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[11\] " "Node \"Mem0_Dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[12\] " "Node \"Mem0_Dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[13\] " "Node \"Mem0_Dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[14\] " "Node \"Mem0_Dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[15\] " "Node \"Mem0_Dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[16\] " "Node \"Mem0_Dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[17\] " "Node \"Mem0_Dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[18\] " "Node \"Mem0_Dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[19\] " "Node \"Mem0_Dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[1\] " "Node \"Mem0_Dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[20\] " "Node \"Mem0_Dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[21\] " "Node \"Mem0_Dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[22\] " "Node \"Mem0_Dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[23\] " "Node \"Mem0_Dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[24\] " "Node \"Mem0_Dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[25\] " "Node \"Mem0_Dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[26\] " "Node \"Mem0_Dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[27\] " "Node \"Mem0_Dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[28\] " "Node \"Mem0_Dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[29\] " "Node \"Mem0_Dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[2\] " "Node \"Mem0_Dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[30\] " "Node \"Mem0_Dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[31\] " "Node \"Mem0_Dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[32\] " "Node \"Mem0_Dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[33\] " "Node \"Mem0_Dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[34\] " "Node \"Mem0_Dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[35\] " "Node \"Mem0_Dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[36\] " "Node \"Mem0_Dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[37\] " "Node \"Mem0_Dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[38\] " "Node \"Mem0_Dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[39\] " "Node \"Mem0_Dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[3\] " "Node \"Mem0_Dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[40\] " "Node \"Mem0_Dq\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[41\] " "Node \"Mem0_Dq\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[42\] " "Node \"Mem0_Dq\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[43\] " "Node \"Mem0_Dq\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[44\] " "Node \"Mem0_Dq\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[45\] " "Node \"Mem0_Dq\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[46\] " "Node \"Mem0_Dq\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[47\] " "Node \"Mem0_Dq\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[48\] " "Node \"Mem0_Dq\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[49\] " "Node \"Mem0_Dq\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[4\] " "Node \"Mem0_Dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[50\] " "Node \"Mem0_Dq\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[51\] " "Node \"Mem0_Dq\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[52\] " "Node \"Mem0_Dq\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[53\] " "Node \"Mem0_Dq\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[54\] " "Node \"Mem0_Dq\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[55\] " "Node \"Mem0_Dq\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[56\] " "Node \"Mem0_Dq\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[57\] " "Node \"Mem0_Dq\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[58\] " "Node \"Mem0_Dq\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[59\] " "Node \"Mem0_Dq\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[5\] " "Node \"Mem0_Dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[60\] " "Node \"Mem0_Dq\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[61\] " "Node \"Mem0_Dq\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[62\] " "Node \"Mem0_Dq\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[63\] " "Node \"Mem0_Dq\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[6\] " "Node \"Mem0_Dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[7\] " "Node \"Mem0_Dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[8\] " "Node \"Mem0_Dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dq\[9\] " "Node \"Mem0_Dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs\[0\] " "Node \"Mem0_Dqs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs\[1\] " "Node \"Mem0_Dqs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs\[2\] " "Node \"Mem0_Dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs\[3\] " "Node \"Mem0_Dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs\[4\] " "Node \"Mem0_Dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs\[5\] " "Node \"Mem0_Dqs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs\[6\] " "Node \"Mem0_Dqs\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs\[7\] " "Node \"Mem0_Dqs\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs_n\[0\] " "Node \"Mem0_Dqs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs_n\[1\] " "Node \"Mem0_Dqs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs_n\[2\] " "Node \"Mem0_Dqs_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs_n\[3\] " "Node \"Mem0_Dqs_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs_n\[4\] " "Node \"Mem0_Dqs_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs_n\[5\] " "Node \"Mem0_Dqs_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs_n\[6\] " "Node \"Mem0_Dqs_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Dqs_n\[7\] " "Node \"Mem0_Dqs_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Dqs_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Odt " "Node \"Mem0_Odt\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Odt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Ras_n " "Node \"Mem0_Ras_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_RefClk " "Node \"Mem0_RefClk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_RefClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Reset_n " "Node \"Mem0_Reset_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_Rzq " "Node \"Mem0_Rzq\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_Rzq" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem0_We_n " "Node \"Mem0_We_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem0_We_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[0\] " "Node \"Mem1_Addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[10\] " "Node \"Mem1_Addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[11\] " "Node \"Mem1_Addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[12\] " "Node \"Mem1_Addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[13\] " "Node \"Mem1_Addr\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[14\] " "Node \"Mem1_Addr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[15\] " "Node \"Mem1_Addr\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[1\] " "Node \"Mem1_Addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[2\] " "Node \"Mem1_Addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[3\] " "Node \"Mem1_Addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[4\] " "Node \"Mem1_Addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[5\] " "Node \"Mem1_Addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[6\] " "Node \"Mem1_Addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[7\] " "Node \"Mem1_Addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[8\] " "Node \"Mem1_Addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Addr\[9\] " "Node \"Mem1_Addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Bank\[0\] " "Node \"Mem1_Bank\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Bank\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Bank\[1\] " "Node \"Mem1_Bank\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Bank\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Bank\[2\] " "Node \"Mem1_Bank\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Bank\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Cas_n " "Node \"Mem1_Cas_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Ck " "Node \"Mem1_Ck\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Ck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Ck_n " "Node \"Mem1_Ck_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Ck_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Cke " "Node \"Mem1_Cke\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Cs_n " "Node \"Mem1_Cs_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dm\[0\] " "Node \"Mem1_Dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dm\[1\] " "Node \"Mem1_Dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dm\[2\] " "Node \"Mem1_Dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dm\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dm\[3\] " "Node \"Mem1_Dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dm\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dm\[4\] " "Node \"Mem1_Dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dm\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dm\[5\] " "Node \"Mem1_Dm\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dm\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dm\[6\] " "Node \"Mem1_Dm\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dm\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dm\[7\] " "Node \"Mem1_Dm\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dm\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[0\] " "Node \"Mem1_Dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[10\] " "Node \"Mem1_Dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[11\] " "Node \"Mem1_Dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[12\] " "Node \"Mem1_Dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[13\] " "Node \"Mem1_Dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[14\] " "Node \"Mem1_Dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[15\] " "Node \"Mem1_Dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[16\] " "Node \"Mem1_Dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[17\] " "Node \"Mem1_Dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[18\] " "Node \"Mem1_Dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[19\] " "Node \"Mem1_Dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[1\] " "Node \"Mem1_Dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[20\] " "Node \"Mem1_Dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[21\] " "Node \"Mem1_Dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[22\] " "Node \"Mem1_Dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[23\] " "Node \"Mem1_Dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[24\] " "Node \"Mem1_Dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[25\] " "Node \"Mem1_Dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[26\] " "Node \"Mem1_Dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[27\] " "Node \"Mem1_Dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[28\] " "Node \"Mem1_Dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[29\] " "Node \"Mem1_Dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[2\] " "Node \"Mem1_Dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[30\] " "Node \"Mem1_Dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[31\] " "Node \"Mem1_Dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[32\] " "Node \"Mem1_Dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[33\] " "Node \"Mem1_Dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[34\] " "Node \"Mem1_Dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[35\] " "Node \"Mem1_Dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[36\] " "Node \"Mem1_Dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[37\] " "Node \"Mem1_Dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[38\] " "Node \"Mem1_Dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[39\] " "Node \"Mem1_Dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[3\] " "Node \"Mem1_Dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[40\] " "Node \"Mem1_Dq\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[41\] " "Node \"Mem1_Dq\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[42\] " "Node \"Mem1_Dq\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[43\] " "Node \"Mem1_Dq\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[44\] " "Node \"Mem1_Dq\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[45\] " "Node \"Mem1_Dq\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[46\] " "Node \"Mem1_Dq\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[47\] " "Node \"Mem1_Dq\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[48\] " "Node \"Mem1_Dq\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[49\] " "Node \"Mem1_Dq\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[4\] " "Node \"Mem1_Dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[50\] " "Node \"Mem1_Dq\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[51\] " "Node \"Mem1_Dq\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[52\] " "Node \"Mem1_Dq\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[53\] " "Node \"Mem1_Dq\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[54\] " "Node \"Mem1_Dq\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[55\] " "Node \"Mem1_Dq\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[56\] " "Node \"Mem1_Dq\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[57\] " "Node \"Mem1_Dq\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[58\] " "Node \"Mem1_Dq\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[59\] " "Node \"Mem1_Dq\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[5\] " "Node \"Mem1_Dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[60\] " "Node \"Mem1_Dq\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[61\] " "Node \"Mem1_Dq\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[62\] " "Node \"Mem1_Dq\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[63\] " "Node \"Mem1_Dq\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[6\] " "Node \"Mem1_Dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[7\] " "Node \"Mem1_Dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[8\] " "Node \"Mem1_Dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dq\[9\] " "Node \"Mem1_Dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs\[0\] " "Node \"Mem1_Dqs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs\[1\] " "Node \"Mem1_Dqs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs\[2\] " "Node \"Mem1_Dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs\[3\] " "Node \"Mem1_Dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs\[4\] " "Node \"Mem1_Dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs\[5\] " "Node \"Mem1_Dqs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs\[6\] " "Node \"Mem1_Dqs\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs\[7\] " "Node \"Mem1_Dqs\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs_n\[0\] " "Node \"Mem1_Dqs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs_n\[1\] " "Node \"Mem1_Dqs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs_n\[2\] " "Node \"Mem1_Dqs_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs_n\[3\] " "Node \"Mem1_Dqs_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs_n\[4\] " "Node \"Mem1_Dqs_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs_n\[5\] " "Node \"Mem1_Dqs_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs_n\[6\] " "Node \"Mem1_Dqs_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Dqs_n\[7\] " "Node \"Mem1_Dqs_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Dqs_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Odt " "Node \"Mem1_Odt\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Odt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Ras_n " "Node \"Mem1_Ras_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_RefClk " "Node \"Mem1_RefClk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_RefClk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Reset_n " "Node \"Mem1_Reset_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_Rzq " "Node \"Mem1_Rzq\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_Rzq" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mem1_We_n " "Node \"Mem1_We_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mem1_We_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "config_clk " "Node \"config_clk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "config_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hip_serial_rx_in0 " "Node \"hip_serial_rx_in0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hip_serial_rx_in1 " "Node \"hip_serial_rx_in1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hip_serial_rx_in2 " "Node \"hip_serial_rx_in2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hip_serial_rx_in3 " "Node \"hip_serial_rx_in3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_rx_in3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hip_serial_tx_out0 " "Node \"hip_serial_tx_out0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hip_serial_tx_out1 " "Node \"hip_serial_tx_out1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hip_serial_tx_out2 " "Node \"hip_serial_tx_out2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hip_serial_tx_out3 " "Node \"hip_serial_tx_out3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hip_serial_tx_out3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "kernel_pll_refclk_clk " "Node \"kernel_pll_refclk_clk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kernel_pll_refclk_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[0\] " "Node \"leds\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[1\] " "Node \"leds\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[2\] " "Node \"leds\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[3\] " "Node \"leds\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "leds\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[4\] " "Node \"leds\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "leds\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[5\] " "Node \"leds\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "leds\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[6\] " "Node \"leds\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[7\] " "Node \"leds\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pcie_refclk " "Node \"pcie_refclk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pcie_refclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "perstl0_n " "Node \"perstl0_n\" is assigned to location or region, but does not exist in design" {  } { { "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/IntelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "perstl0_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528314840949 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1528314840949 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528314840956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528314855281 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528314856709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528314864807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528314876130 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528314894620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528314894620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528314896849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X117_Y0 X127_Y10 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X117_Y0 to location X127_Y10" {  } { { "loc" "" { Generic "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X117_Y0 to location X127_Y10"} { { 12 { 0 ""} 117 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528314929158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528314929158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528314952157 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528314952157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528314952162 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.45 " "Total time spent on timing analysis during the Fitter is 21.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528314955576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528314955670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528314956600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528314956700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528314957614 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528314962601 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1528314963129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leandro/makethemsuffer/scaling/adderchain/pipeline2/top.fit.smsg " "Generated suppressed messages file /home/leandro/makethemsuffer/scaling/adderchain/pipeline2/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528314963495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 265 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3818 " "Peak virtual memory: 3818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528314964963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  6 16:56:04 2018 " "Processing ended: Wed Jun  6 16:56:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528314964963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528314964963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:03 " "Total CPU time (on all processors): 00:05:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528314964963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528314964963 ""}
