#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d865a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dd3070 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1d848d0 .functor NOT 1, L_0x1dfd450, C4<0>, C4<0>, C4<0>;
L_0x1dfd160 .functor XOR 8, L_0x1dfcf00, L_0x1dfd0c0, C4<00000000>, C4<00000000>;
L_0x1dfd340 .functor XOR 8, L_0x1dfd160, L_0x1dfd270, C4<00000000>, C4<00000000>;
v0x1dfab10_0 .net *"_ivl_10", 7 0, L_0x1dfd270;  1 drivers
v0x1dfac10_0 .net *"_ivl_12", 7 0, L_0x1dfd340;  1 drivers
v0x1dfacf0_0 .net *"_ivl_2", 7 0, L_0x1dfce60;  1 drivers
v0x1dfadb0_0 .net *"_ivl_4", 7 0, L_0x1dfcf00;  1 drivers
v0x1dfae90_0 .net *"_ivl_6", 7 0, L_0x1dfd0c0;  1 drivers
v0x1dfafc0_0 .net *"_ivl_8", 7 0, L_0x1dfd160;  1 drivers
v0x1dfb0a0_0 .net "areset", 0 0, L_0x1d84ce0;  1 drivers
v0x1dfb140_0 .var "clk", 0 0;
v0x1dfb1e0_0 .net "predict_history_dut", 6 0, v0x1df9d30_0;  1 drivers
v0x1dfb330_0 .net "predict_history_ref", 6 0, L_0x1dfccd0;  1 drivers
v0x1dfb3d0_0 .net "predict_pc", 6 0, L_0x1dfbf60;  1 drivers
v0x1dfb470_0 .net "predict_taken_dut", 0 0, v0x1dfa000_0;  1 drivers
v0x1dfb510_0 .net "predict_taken_ref", 0 0, L_0x1dfcb10;  1 drivers
v0x1dfb5b0_0 .net "predict_valid", 0 0, v0x1df6fb0_0;  1 drivers
v0x1dfb650_0 .var/2u "stats1", 223 0;
v0x1dfb6f0_0 .var/2u "strobe", 0 0;
v0x1dfb7b0_0 .net "tb_match", 0 0, L_0x1dfd450;  1 drivers
v0x1dfb960_0 .net "tb_mismatch", 0 0, L_0x1d848d0;  1 drivers
v0x1dfba00_0 .net "train_history", 6 0, L_0x1dfc510;  1 drivers
v0x1dfbac0_0 .net "train_mispredicted", 0 0, L_0x1dfc3b0;  1 drivers
v0x1dfbb60_0 .net "train_pc", 6 0, L_0x1dfc6a0;  1 drivers
v0x1dfbc20_0 .net "train_taken", 0 0, L_0x1dfc190;  1 drivers
v0x1dfbcc0_0 .net "train_valid", 0 0, v0x1df7930_0;  1 drivers
v0x1dfbd60_0 .net "wavedrom_enable", 0 0, v0x1df7a00_0;  1 drivers
v0x1dfbe00_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1df7aa0_0;  1 drivers
v0x1dfbea0_0 .net "wavedrom_title", 511 0, v0x1df7b80_0;  1 drivers
L_0x1dfce60 .concat [ 7 1 0 0], L_0x1dfccd0, L_0x1dfcb10;
L_0x1dfcf00 .concat [ 7 1 0 0], L_0x1dfccd0, L_0x1dfcb10;
L_0x1dfd0c0 .concat [ 7 1 0 0], v0x1df9d30_0, v0x1dfa000_0;
L_0x1dfd270 .concat [ 7 1 0 0], L_0x1dfccd0, L_0x1dfcb10;
L_0x1dfd450 .cmp/eeq 8, L_0x1dfce60, L_0x1dfd340;
S_0x1dc93f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1dd3070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1d83c50 .param/l "LNT" 0 3 22, C4<01>;
P_0x1d83c90 .param/l "LT" 0 3 22, C4<10>;
P_0x1d83cd0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1d83d10 .param/l "ST" 0 3 22, C4<11>;
P_0x1d83d50 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1d851c0 .functor XOR 7, v0x1df5150_0, L_0x1dfbf60, C4<0000000>, C4<0000000>;
L_0x1daf6a0 .functor XOR 7, L_0x1dfc510, L_0x1dfc6a0, C4<0000000>, C4<0000000>;
v0x1dc2630_0 .net *"_ivl_11", 0 0, L_0x1dfca20;  1 drivers
L_0x7f517aec51c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1dc2900_0 .net *"_ivl_12", 0 0, L_0x7f517aec51c8;  1 drivers
L_0x7f517aec5210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1d84940_0 .net *"_ivl_16", 6 0, L_0x7f517aec5210;  1 drivers
v0x1d84b80_0 .net *"_ivl_4", 1 0, L_0x1dfc830;  1 drivers
v0x1d84d50_0 .net *"_ivl_6", 8 0, L_0x1dfc930;  1 drivers
L_0x7f517aec5180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1d852b0_0 .net *"_ivl_9", 1 0, L_0x7f517aec5180;  1 drivers
v0x1df4e30_0 .net "areset", 0 0, L_0x1d84ce0;  alias, 1 drivers
v0x1df4ef0_0 .net "clk", 0 0, v0x1dfb140_0;  1 drivers
v0x1df4fb0 .array "pht", 0 127, 1 0;
v0x1df5070_0 .net "predict_history", 6 0, L_0x1dfccd0;  alias, 1 drivers
v0x1df5150_0 .var "predict_history_r", 6 0;
v0x1df5230_0 .net "predict_index", 6 0, L_0x1d851c0;  1 drivers
v0x1df5310_0 .net "predict_pc", 6 0, L_0x1dfbf60;  alias, 1 drivers
v0x1df53f0_0 .net "predict_taken", 0 0, L_0x1dfcb10;  alias, 1 drivers
v0x1df54b0_0 .net "predict_valid", 0 0, v0x1df6fb0_0;  alias, 1 drivers
v0x1df5570_0 .net "train_history", 6 0, L_0x1dfc510;  alias, 1 drivers
v0x1df5650_0 .net "train_index", 6 0, L_0x1daf6a0;  1 drivers
v0x1df5730_0 .net "train_mispredicted", 0 0, L_0x1dfc3b0;  alias, 1 drivers
v0x1df57f0_0 .net "train_pc", 6 0, L_0x1dfc6a0;  alias, 1 drivers
v0x1df58d0_0 .net "train_taken", 0 0, L_0x1dfc190;  alias, 1 drivers
v0x1df5990_0 .net "train_valid", 0 0, v0x1df7930_0;  alias, 1 drivers
E_0x1d94f30 .event posedge, v0x1df4e30_0, v0x1df4ef0_0;
L_0x1dfc830 .array/port v0x1df4fb0, L_0x1dfc930;
L_0x1dfc930 .concat [ 7 2 0 0], L_0x1d851c0, L_0x7f517aec5180;
L_0x1dfca20 .part L_0x1dfc830, 1, 1;
L_0x1dfcb10 .functor MUXZ 1, L_0x7f517aec51c8, L_0x1dfca20, v0x1df6fb0_0, C4<>;
L_0x1dfccd0 .functor MUXZ 7, L_0x7f517aec5210, v0x1df5150_0, v0x1df6fb0_0, C4<>;
S_0x1d88610 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1dc93f0;
 .timescale -12 -12;
v0x1dc2210_0 .var/i "i", 31 0;
S_0x1df5bb0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1dd3070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1df5d60 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1d84ce0 .functor BUFZ 1, v0x1df7080_0, C4<0>, C4<0>, C4<0>;
L_0x7f517aec50a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1df6840_0 .net *"_ivl_10", 0 0, L_0x7f517aec50a8;  1 drivers
L_0x7f517aec50f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1df6920_0 .net *"_ivl_14", 6 0, L_0x7f517aec50f0;  1 drivers
L_0x7f517aec5138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1df6a00_0 .net *"_ivl_18", 6 0, L_0x7f517aec5138;  1 drivers
L_0x7f517aec5018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1df6ac0_0 .net *"_ivl_2", 6 0, L_0x7f517aec5018;  1 drivers
L_0x7f517aec5060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1df6ba0_0 .net *"_ivl_6", 0 0, L_0x7f517aec5060;  1 drivers
v0x1df6cd0_0 .net "areset", 0 0, L_0x1d84ce0;  alias, 1 drivers
v0x1df6d70_0 .net "clk", 0 0, v0x1dfb140_0;  alias, 1 drivers
v0x1df6e40_0 .net "predict_pc", 6 0, L_0x1dfbf60;  alias, 1 drivers
v0x1df6f10_0 .var "predict_pc_r", 6 0;
v0x1df6fb0_0 .var "predict_valid", 0 0;
v0x1df7080_0 .var "reset", 0 0;
v0x1df7120_0 .net "tb_match", 0 0, L_0x1dfd450;  alias, 1 drivers
v0x1df71e0_0 .net "train_history", 6 0, L_0x1dfc510;  alias, 1 drivers
v0x1df72d0_0 .var "train_history_r", 6 0;
v0x1df7390_0 .net "train_mispredicted", 0 0, L_0x1dfc3b0;  alias, 1 drivers
v0x1df7460_0 .var "train_mispredicted_r", 0 0;
v0x1df7500_0 .net "train_pc", 6 0, L_0x1dfc6a0;  alias, 1 drivers
v0x1df7700_0 .var "train_pc_r", 6 0;
v0x1df77c0_0 .net "train_taken", 0 0, L_0x1dfc190;  alias, 1 drivers
v0x1df7890_0 .var "train_taken_r", 0 0;
v0x1df7930_0 .var "train_valid", 0 0;
v0x1df7a00_0 .var "wavedrom_enable", 0 0;
v0x1df7aa0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1df7b80_0 .var "wavedrom_title", 511 0;
E_0x1d943d0/0 .event negedge, v0x1df4ef0_0;
E_0x1d943d0/1 .event posedge, v0x1df4ef0_0;
E_0x1d943d0 .event/or E_0x1d943d0/0, E_0x1d943d0/1;
L_0x1dfbf60 .functor MUXZ 7, L_0x7f517aec5018, v0x1df6f10_0, v0x1df6fb0_0, C4<>;
L_0x1dfc190 .functor MUXZ 1, L_0x7f517aec5060, v0x1df7890_0, v0x1df7930_0, C4<>;
L_0x1dfc3b0 .functor MUXZ 1, L_0x7f517aec50a8, v0x1df7460_0, v0x1df7930_0, C4<>;
L_0x1dfc510 .functor MUXZ 7, L_0x7f517aec50f0, v0x1df72d0_0, v0x1df7930_0, C4<>;
L_0x1dfc6a0 .functor MUXZ 7, L_0x7f517aec5138, v0x1df7700_0, v0x1df7930_0, C4<>;
S_0x1df5e20 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1df5bb0;
 .timescale -12 -12;
v0x1df6080_0 .var/2u "arfail", 0 0;
v0x1df6160_0 .var "async", 0 0;
v0x1df6220_0 .var/2u "datafail", 0 0;
v0x1df62c0_0 .var/2u "srfail", 0 0;
E_0x1d94180 .event posedge, v0x1df4ef0_0;
E_0x1d769f0 .event negedge, v0x1df4ef0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1d94180;
    %wait E_0x1d94180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d94180;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1d769f0;
    %load/vec4 v0x1df7120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1df6220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %wait E_0x1d94180;
    %load/vec4 v0x1df7120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1df6080_0, 0, 1;
    %wait E_0x1d94180;
    %load/vec4 v0x1df7120_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1df62c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %load/vec4 v0x1df62c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1df6080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1df6160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1df6220_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1df6160_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1df6380 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1df5bb0;
 .timescale -12 -12;
v0x1df6580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1df6660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1df5bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1df7e00 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1dd3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x1d9e2b0 .functor XOR 7, L_0x1dfbf60, v0x1df9c20_0, C4<0000000>, C4<0000000>;
L_0x1dd4490 .functor XOR 7, L_0x1dfc6a0, L_0x1dfc510, C4<0000000>, C4<0000000>;
v0x1df8850 .array "PHT", 0 127, 1 0;
v0x1df9930_0 .var "PHT_out", 1 0;
v0x1df9a10_0 .net "areset", 0 0, L_0x1d84ce0;  alias, 1 drivers
v0x1df9b30_0 .net "clk", 0 0, v0x1dfb140_0;  alias, 1 drivers
v0x1df9c20_0 .var "global_history", 6 0;
v0x1df9d30_0 .var "predict_history", 6 0;
v0x1df9e10_0 .net "predict_index", 6 0, L_0x1d9e2b0;  1 drivers
v0x1df9ef0_0 .net "predict_pc", 6 0, L_0x1dfbf60;  alias, 1 drivers
v0x1dfa000_0 .var "predict_taken", 0 0;
v0x1dfa0c0_0 .net "predict_valid", 0 0, v0x1df6fb0_0;  alias, 1 drivers
v0x1dfa160_0 .net "train_history", 6 0, L_0x1dfc510;  alias, 1 drivers
v0x1dfa270_0 .net "train_index", 6 0, L_0x1dd4490;  1 drivers
v0x1dfa350_0 .net "train_mispredicted", 0 0, L_0x1dfc3b0;  alias, 1 drivers
v0x1dfa440_0 .net "train_pc", 6 0, L_0x1dfc6a0;  alias, 1 drivers
v0x1dfa550_0 .net "train_taken", 0 0, L_0x1dfc190;  alias, 1 drivers
v0x1dfa640_0 .net "train_valid", 0 0, v0x1df7930_0;  alias, 1 drivers
v0x1df8850_0 .array/port v0x1df8850, 0;
v0x1df8850_1 .array/port v0x1df8850, 1;
v0x1df8850_2 .array/port v0x1df8850, 2;
E_0x1ddaef0/0 .event anyedge, v0x1df9e10_0, v0x1df8850_0, v0x1df8850_1, v0x1df8850_2;
v0x1df8850_3 .array/port v0x1df8850, 3;
v0x1df8850_4 .array/port v0x1df8850, 4;
v0x1df8850_5 .array/port v0x1df8850, 5;
v0x1df8850_6 .array/port v0x1df8850, 6;
E_0x1ddaef0/1 .event anyedge, v0x1df8850_3, v0x1df8850_4, v0x1df8850_5, v0x1df8850_6;
v0x1df8850_7 .array/port v0x1df8850, 7;
v0x1df8850_8 .array/port v0x1df8850, 8;
v0x1df8850_9 .array/port v0x1df8850, 9;
v0x1df8850_10 .array/port v0x1df8850, 10;
E_0x1ddaef0/2 .event anyedge, v0x1df8850_7, v0x1df8850_8, v0x1df8850_9, v0x1df8850_10;
v0x1df8850_11 .array/port v0x1df8850, 11;
v0x1df8850_12 .array/port v0x1df8850, 12;
v0x1df8850_13 .array/port v0x1df8850, 13;
v0x1df8850_14 .array/port v0x1df8850, 14;
E_0x1ddaef0/3 .event anyedge, v0x1df8850_11, v0x1df8850_12, v0x1df8850_13, v0x1df8850_14;
v0x1df8850_15 .array/port v0x1df8850, 15;
v0x1df8850_16 .array/port v0x1df8850, 16;
v0x1df8850_17 .array/port v0x1df8850, 17;
v0x1df8850_18 .array/port v0x1df8850, 18;
E_0x1ddaef0/4 .event anyedge, v0x1df8850_15, v0x1df8850_16, v0x1df8850_17, v0x1df8850_18;
v0x1df8850_19 .array/port v0x1df8850, 19;
v0x1df8850_20 .array/port v0x1df8850, 20;
v0x1df8850_21 .array/port v0x1df8850, 21;
v0x1df8850_22 .array/port v0x1df8850, 22;
E_0x1ddaef0/5 .event anyedge, v0x1df8850_19, v0x1df8850_20, v0x1df8850_21, v0x1df8850_22;
v0x1df8850_23 .array/port v0x1df8850, 23;
v0x1df8850_24 .array/port v0x1df8850, 24;
v0x1df8850_25 .array/port v0x1df8850, 25;
v0x1df8850_26 .array/port v0x1df8850, 26;
E_0x1ddaef0/6 .event anyedge, v0x1df8850_23, v0x1df8850_24, v0x1df8850_25, v0x1df8850_26;
v0x1df8850_27 .array/port v0x1df8850, 27;
v0x1df8850_28 .array/port v0x1df8850, 28;
v0x1df8850_29 .array/port v0x1df8850, 29;
v0x1df8850_30 .array/port v0x1df8850, 30;
E_0x1ddaef0/7 .event anyedge, v0x1df8850_27, v0x1df8850_28, v0x1df8850_29, v0x1df8850_30;
v0x1df8850_31 .array/port v0x1df8850, 31;
v0x1df8850_32 .array/port v0x1df8850, 32;
v0x1df8850_33 .array/port v0x1df8850, 33;
v0x1df8850_34 .array/port v0x1df8850, 34;
E_0x1ddaef0/8 .event anyedge, v0x1df8850_31, v0x1df8850_32, v0x1df8850_33, v0x1df8850_34;
v0x1df8850_35 .array/port v0x1df8850, 35;
v0x1df8850_36 .array/port v0x1df8850, 36;
v0x1df8850_37 .array/port v0x1df8850, 37;
v0x1df8850_38 .array/port v0x1df8850, 38;
E_0x1ddaef0/9 .event anyedge, v0x1df8850_35, v0x1df8850_36, v0x1df8850_37, v0x1df8850_38;
v0x1df8850_39 .array/port v0x1df8850, 39;
v0x1df8850_40 .array/port v0x1df8850, 40;
v0x1df8850_41 .array/port v0x1df8850, 41;
v0x1df8850_42 .array/port v0x1df8850, 42;
E_0x1ddaef0/10 .event anyedge, v0x1df8850_39, v0x1df8850_40, v0x1df8850_41, v0x1df8850_42;
v0x1df8850_43 .array/port v0x1df8850, 43;
v0x1df8850_44 .array/port v0x1df8850, 44;
v0x1df8850_45 .array/port v0x1df8850, 45;
v0x1df8850_46 .array/port v0x1df8850, 46;
E_0x1ddaef0/11 .event anyedge, v0x1df8850_43, v0x1df8850_44, v0x1df8850_45, v0x1df8850_46;
v0x1df8850_47 .array/port v0x1df8850, 47;
v0x1df8850_48 .array/port v0x1df8850, 48;
v0x1df8850_49 .array/port v0x1df8850, 49;
v0x1df8850_50 .array/port v0x1df8850, 50;
E_0x1ddaef0/12 .event anyedge, v0x1df8850_47, v0x1df8850_48, v0x1df8850_49, v0x1df8850_50;
v0x1df8850_51 .array/port v0x1df8850, 51;
v0x1df8850_52 .array/port v0x1df8850, 52;
v0x1df8850_53 .array/port v0x1df8850, 53;
v0x1df8850_54 .array/port v0x1df8850, 54;
E_0x1ddaef0/13 .event anyedge, v0x1df8850_51, v0x1df8850_52, v0x1df8850_53, v0x1df8850_54;
v0x1df8850_55 .array/port v0x1df8850, 55;
v0x1df8850_56 .array/port v0x1df8850, 56;
v0x1df8850_57 .array/port v0x1df8850, 57;
v0x1df8850_58 .array/port v0x1df8850, 58;
E_0x1ddaef0/14 .event anyedge, v0x1df8850_55, v0x1df8850_56, v0x1df8850_57, v0x1df8850_58;
v0x1df8850_59 .array/port v0x1df8850, 59;
v0x1df8850_60 .array/port v0x1df8850, 60;
v0x1df8850_61 .array/port v0x1df8850, 61;
v0x1df8850_62 .array/port v0x1df8850, 62;
E_0x1ddaef0/15 .event anyedge, v0x1df8850_59, v0x1df8850_60, v0x1df8850_61, v0x1df8850_62;
v0x1df8850_63 .array/port v0x1df8850, 63;
v0x1df8850_64 .array/port v0x1df8850, 64;
v0x1df8850_65 .array/port v0x1df8850, 65;
v0x1df8850_66 .array/port v0x1df8850, 66;
E_0x1ddaef0/16 .event anyedge, v0x1df8850_63, v0x1df8850_64, v0x1df8850_65, v0x1df8850_66;
v0x1df8850_67 .array/port v0x1df8850, 67;
v0x1df8850_68 .array/port v0x1df8850, 68;
v0x1df8850_69 .array/port v0x1df8850, 69;
v0x1df8850_70 .array/port v0x1df8850, 70;
E_0x1ddaef0/17 .event anyedge, v0x1df8850_67, v0x1df8850_68, v0x1df8850_69, v0x1df8850_70;
v0x1df8850_71 .array/port v0x1df8850, 71;
v0x1df8850_72 .array/port v0x1df8850, 72;
v0x1df8850_73 .array/port v0x1df8850, 73;
v0x1df8850_74 .array/port v0x1df8850, 74;
E_0x1ddaef0/18 .event anyedge, v0x1df8850_71, v0x1df8850_72, v0x1df8850_73, v0x1df8850_74;
v0x1df8850_75 .array/port v0x1df8850, 75;
v0x1df8850_76 .array/port v0x1df8850, 76;
v0x1df8850_77 .array/port v0x1df8850, 77;
v0x1df8850_78 .array/port v0x1df8850, 78;
E_0x1ddaef0/19 .event anyedge, v0x1df8850_75, v0x1df8850_76, v0x1df8850_77, v0x1df8850_78;
v0x1df8850_79 .array/port v0x1df8850, 79;
v0x1df8850_80 .array/port v0x1df8850, 80;
v0x1df8850_81 .array/port v0x1df8850, 81;
v0x1df8850_82 .array/port v0x1df8850, 82;
E_0x1ddaef0/20 .event anyedge, v0x1df8850_79, v0x1df8850_80, v0x1df8850_81, v0x1df8850_82;
v0x1df8850_83 .array/port v0x1df8850, 83;
v0x1df8850_84 .array/port v0x1df8850, 84;
v0x1df8850_85 .array/port v0x1df8850, 85;
v0x1df8850_86 .array/port v0x1df8850, 86;
E_0x1ddaef0/21 .event anyedge, v0x1df8850_83, v0x1df8850_84, v0x1df8850_85, v0x1df8850_86;
v0x1df8850_87 .array/port v0x1df8850, 87;
v0x1df8850_88 .array/port v0x1df8850, 88;
v0x1df8850_89 .array/port v0x1df8850, 89;
v0x1df8850_90 .array/port v0x1df8850, 90;
E_0x1ddaef0/22 .event anyedge, v0x1df8850_87, v0x1df8850_88, v0x1df8850_89, v0x1df8850_90;
v0x1df8850_91 .array/port v0x1df8850, 91;
v0x1df8850_92 .array/port v0x1df8850, 92;
v0x1df8850_93 .array/port v0x1df8850, 93;
v0x1df8850_94 .array/port v0x1df8850, 94;
E_0x1ddaef0/23 .event anyedge, v0x1df8850_91, v0x1df8850_92, v0x1df8850_93, v0x1df8850_94;
v0x1df8850_95 .array/port v0x1df8850, 95;
v0x1df8850_96 .array/port v0x1df8850, 96;
v0x1df8850_97 .array/port v0x1df8850, 97;
v0x1df8850_98 .array/port v0x1df8850, 98;
E_0x1ddaef0/24 .event anyedge, v0x1df8850_95, v0x1df8850_96, v0x1df8850_97, v0x1df8850_98;
v0x1df8850_99 .array/port v0x1df8850, 99;
v0x1df8850_100 .array/port v0x1df8850, 100;
v0x1df8850_101 .array/port v0x1df8850, 101;
v0x1df8850_102 .array/port v0x1df8850, 102;
E_0x1ddaef0/25 .event anyedge, v0x1df8850_99, v0x1df8850_100, v0x1df8850_101, v0x1df8850_102;
v0x1df8850_103 .array/port v0x1df8850, 103;
v0x1df8850_104 .array/port v0x1df8850, 104;
v0x1df8850_105 .array/port v0x1df8850, 105;
v0x1df8850_106 .array/port v0x1df8850, 106;
E_0x1ddaef0/26 .event anyedge, v0x1df8850_103, v0x1df8850_104, v0x1df8850_105, v0x1df8850_106;
v0x1df8850_107 .array/port v0x1df8850, 107;
v0x1df8850_108 .array/port v0x1df8850, 108;
v0x1df8850_109 .array/port v0x1df8850, 109;
v0x1df8850_110 .array/port v0x1df8850, 110;
E_0x1ddaef0/27 .event anyedge, v0x1df8850_107, v0x1df8850_108, v0x1df8850_109, v0x1df8850_110;
v0x1df8850_111 .array/port v0x1df8850, 111;
v0x1df8850_112 .array/port v0x1df8850, 112;
v0x1df8850_113 .array/port v0x1df8850, 113;
v0x1df8850_114 .array/port v0x1df8850, 114;
E_0x1ddaef0/28 .event anyedge, v0x1df8850_111, v0x1df8850_112, v0x1df8850_113, v0x1df8850_114;
v0x1df8850_115 .array/port v0x1df8850, 115;
v0x1df8850_116 .array/port v0x1df8850, 116;
v0x1df8850_117 .array/port v0x1df8850, 117;
v0x1df8850_118 .array/port v0x1df8850, 118;
E_0x1ddaef0/29 .event anyedge, v0x1df8850_115, v0x1df8850_116, v0x1df8850_117, v0x1df8850_118;
v0x1df8850_119 .array/port v0x1df8850, 119;
v0x1df8850_120 .array/port v0x1df8850, 120;
v0x1df8850_121 .array/port v0x1df8850, 121;
v0x1df8850_122 .array/port v0x1df8850, 122;
E_0x1ddaef0/30 .event anyedge, v0x1df8850_119, v0x1df8850_120, v0x1df8850_121, v0x1df8850_122;
v0x1df8850_123 .array/port v0x1df8850, 123;
v0x1df8850_124 .array/port v0x1df8850, 124;
v0x1df8850_125 .array/port v0x1df8850, 125;
v0x1df8850_126 .array/port v0x1df8850, 126;
E_0x1ddaef0/31 .event anyedge, v0x1df8850_123, v0x1df8850_124, v0x1df8850_125, v0x1df8850_126;
v0x1df8850_127 .array/port v0x1df8850, 127;
E_0x1ddaef0/32 .event anyedge, v0x1df8850_127, v0x1df9930_0, v0x1df9c20_0;
E_0x1ddaef0 .event/or E_0x1ddaef0/0, E_0x1ddaef0/1, E_0x1ddaef0/2, E_0x1ddaef0/3, E_0x1ddaef0/4, E_0x1ddaef0/5, E_0x1ddaef0/6, E_0x1ddaef0/7, E_0x1ddaef0/8, E_0x1ddaef0/9, E_0x1ddaef0/10, E_0x1ddaef0/11, E_0x1ddaef0/12, E_0x1ddaef0/13, E_0x1ddaef0/14, E_0x1ddaef0/15, E_0x1ddaef0/16, E_0x1ddaef0/17, E_0x1ddaef0/18, E_0x1ddaef0/19, E_0x1ddaef0/20, E_0x1ddaef0/21, E_0x1ddaef0/22, E_0x1ddaef0/23, E_0x1ddaef0/24, E_0x1ddaef0/25, E_0x1ddaef0/26, E_0x1ddaef0/27, E_0x1ddaef0/28, E_0x1ddaef0/29, E_0x1ddaef0/30, E_0x1ddaef0/31, E_0x1ddaef0/32;
S_0x1df8550 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 29, 4 29 0, S_0x1df7e00;
 .timescale 0 0;
v0x1df8750_0 .var/i "i", 31 0;
S_0x1dfa8f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1dd3070;
 .timescale -12 -12;
E_0x1ddb1e0 .event anyedge, v0x1dfb6f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dfb6f0_0;
    %nor/r;
    %assign/vec4 v0x1dfb6f0_0, 0;
    %wait E_0x1ddb1e0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1df5bb0;
T_4 ;
    %wait E_0x1d94180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df6fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7460_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1df7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df6fb0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1df6f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1df6160_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1df5e20;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1df6660;
    %join;
    %wait E_0x1d94180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df6fb0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1df6f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df6fb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1df7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7460_0, 0;
    %wait E_0x1d769f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d94180;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d94180;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1df6660;
    %join;
    %wait E_0x1d94180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1df6f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df6fb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1df7700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7460_0, 0;
    %wait E_0x1d769f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7080_0, 0;
    %wait E_0x1d94180;
    %wait E_0x1d94180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7890_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d94180;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %wait E_0x1d94180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df7930_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d94180;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1df6660;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d943d0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1df7930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1df7890_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1df7700_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1df6f10_0, 0;
    %assign/vec4 v0x1df6fb0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1df72d0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1df7460_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1dc93f0;
T_5 ;
    %wait E_0x1d94f30;
    %load/vec4 v0x1df4e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1d88610;
    %jmp t_0;
    .scope S_0x1d88610;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dc2210_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1dc2210_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1dc2210_0;
    %store/vec4a v0x1df4fb0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1dc2210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1dc2210_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1dc93f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1df5150_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1df54b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1df5150_0;
    %load/vec4 v0x1df53f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1df5150_0, 0;
T_5.5 ;
    %load/vec4 v0x1df5990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1df5650_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df4fb0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1df58d0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1df5650_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df4fb0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1df5650_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1df4fb0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1df5650_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df4fb0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1df58d0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1df5650_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df4fb0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1df5650_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1df4fb0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1df5730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1df5570_0;
    %load/vec4 v0x1df58d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1df5150_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1df7e00;
T_6 ;
    %wait E_0x1d94f30;
    %load/vec4 v0x1df9a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_3, S_0x1df8550;
    %jmp t_2;
    .scope S_0x1df8550;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1df8750_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x1df8750_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1df8750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1df8850, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x1df8750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1df8750_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1df9c20_0, 0;
    %end;
    .scope S_0x1df7e00;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1dfa640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x1dfa550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x1dfa270_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df8850, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.9, 5;
    %load/vec4 v0x1dfa270_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df8850, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1dfa270_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1df8850, 0, 4;
T_6.9 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1dfa270_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df8850, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x1dfa270_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df8850, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1dfa270_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1df8850, 0, 4;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x1dfa350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v0x1dfa160_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1dfa550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1df9c20_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x1df9c20_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1dfa550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1df9c20_0, 0;
T_6.14 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x1dfa0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x1df9c20_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1df9e10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df8850, 4;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1df9c20_0, 0;
T_6.15 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1df7e00;
T_7 ;
    %wait E_0x1ddaef0;
    %load/vec4 v0x1df9e10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1df8850, 4;
    %store/vec4 v0x1df9930_0, 0, 2;
    %load/vec4 v0x1df9930_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1dfa000_0, 0, 1;
    %load/vec4 v0x1df9c20_0;
    %store/vec4 v0x1df9d30_0, 0, 7;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1dd3070;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dfb140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dfb6f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1dd3070;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dfb140_0;
    %inv;
    %store/vec4 v0x1dfb140_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1dd3070;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1df6d70_0, v0x1dfb960_0, v0x1dfb140_0, v0x1dfb0a0_0, v0x1dfb5b0_0, v0x1dfb3d0_0, v0x1dfbcc0_0, v0x1dfbc20_0, v0x1dfbac0_0, v0x1dfba00_0, v0x1dfbb60_0, v0x1dfb510_0, v0x1dfb470_0, v0x1dfb330_0, v0x1dfb1e0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1dd3070;
T_11 ;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1dd3070;
T_12 ;
    %wait E_0x1d943d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dfb650_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dfb650_0, 4, 32;
    %load/vec4 v0x1dfb7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dfb650_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dfb650_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dfb650_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1dfb510_0;
    %load/vec4 v0x1dfb510_0;
    %load/vec4 v0x1dfb470_0;
    %xor;
    %load/vec4 v0x1dfb510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dfb650_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dfb650_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1dfb330_0;
    %load/vec4 v0x1dfb330_0;
    %load/vec4 v0x1dfb1e0_0;
    %xor;
    %load/vec4 v0x1dfb330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dfb650_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1dfb650_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dfb650_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/gshare/iter1/response4/top_module.sv";
