From 3fa1868767a9eb1826d735bdda7eb2d9ca4544bf Mon Sep 17 00:00:00 2001
From: nhannguyen <nhan.nguyen.yb@renesas.com>
Date: Thu, 3 May 2018 12:03:52 +0700
Subject: [PATCH 144/476] ARM: dts: r8a7742-iwg21m: Disable QSPI to enable VIN2

There's a workaround in u-boot to control the selection of qspi and vin2
through GPIO0_18. And when working, vin2 should be selected as default
IF after kernel boot. This patch disables qspi and enables vin2.

Signed-off-by: nhannguyen <nhan.nguyen.yb@renesas.com>
Signed-off-by: Hao Bui <hao.bui.yg@renesas.com>
Signed-off-by: Loc Vu <loc.vu.zn@renesas.com>
---
 arch/arm/boot/dts/r8a7742-iwg21m.dtsi | 16 +---------------
 1 file changed, 1 insertion(+), 15 deletions(-)

diff --git a/arch/arm/boot/dts/r8a7742-iwg21m.dtsi b/arch/arm/boot/dts/r8a7742-iwg21m.dtsi
index 1c8b69d..335ff28 100644
--- a/arch/arm/boot/dts/r8a7742-iwg21m.dtsi
+++ b/arch/arm/boot/dts/r8a7742-iwg21m.dtsi
@@ -35,20 +35,6 @@
 	clock-frequency = <20000000>;
 };
 
-/*
- * When “GP0_18” pin is set to low, QSPI is selected
- * When “GP0_18” pin is set to high, VIN2 is selected
-*/
-
-&gpio0 {
-	enable-qspi{
-		gpio-hog;
-		gpios = <18 GPIO_ACTIVE_HIGH>;
-		output-low;
-		line-name = "enable-qspi";
-	};
-};
-
 &i2c0 {
 	pinctrl-0 = <&i2c0_pins>;
 	pinctrl-names = "default";
@@ -148,7 +134,7 @@
 	pinctrl-0 = <&qspi_pins>;
 	pinctrl-names = "default";
 
-	status = "okay"; /* multiplexed with VI2 */
+	status = "disabled"; /* multiplexed with VI2 */
 
 	flash: flash@0 {
 		#address-cells = <1>;
-- 
2.7.4

