INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pkocur/Documents/std/systemy_rekonfigurowalne/linia_opozniajaca/linia_opozniajaca.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pkocur/Documents/std/systemy_rekonfigurowalne/rgbb2ycbcr/rgbb2ycbcr.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pkocur/Documents/std/systemy_rekonfigurowalne/linia_opozniajaca/linia_opozniajaca.srcs/sources_1/new/multiple_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiple_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pkocur/Documents/std/systemy_rekonfigurowalne/rgbb2ycbcr/rgbb2ycbcr.srcs/sim_1/new/tb_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_main
