#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14ce73330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14ce72540 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x14cec9630_0 .net "active", 0 0, L_0x14ced29b0;  1 drivers
v0x14cec96e0_0 .var "clk", 0 0;
v0x14cec97f0_0 .var "clk_enable", 0 0;
v0x14cec9880_0 .net "data_address", 31 0, v0x14cec7410_0;  1 drivers
v0x14cec9910_0 .net "data_read", 0 0, L_0x14ced2110;  1 drivers
v0x14cec99a0_0 .var "data_readdata", 31 0;
v0x14cec9a30_0 .net "data_write", 0 0, L_0x14ced1a80;  1 drivers
v0x14cec9ac0_0 .net "data_writedata", 31 0, v0x14cec00b0_0;  1 drivers
v0x14cec9b90_0 .net "instr_address", 31 0, L_0x14ced2ae0;  1 drivers
v0x14cec9ca0_0 .var "instr_readdata", 31 0;
v0x14cec9d30_0 .net "register_v0", 31 0, L_0x14ced0350;  1 drivers
v0x14cec9e00_0 .var "reset", 0 0;
S_0x14ce75240 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x14ce72540;
 .timescale 0 0;
v0x14ceb1a20_0 .var "imm", 15 0;
v0x14cebd120_0 .var "imm_instr", 31 0;
v0x14cebd1c0_0 .var "opcode", 5 0;
v0x14cebd270_0 .var "rs", 4 0;
v0x14cebd320_0 .var "rt", 4 0;
E_0x14cea4f60 .event posedge, v0x14cec0420_0;
S_0x14cebd410 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x14ce72540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14cecb4a0 .functor OR 1, L_0x14cecb150, L_0x14cecb360, C4<0>, C4<0>;
L_0x14cecb590 .functor BUFZ 1, L_0x14cecac40, C4<0>, C4<0>, C4<0>;
L_0x14cecb920 .functor BUFZ 1, L_0x14cecad60, C4<0>, C4<0>, C4<0>;
L_0x14cecba70 .functor AND 1, L_0x14cecac40, L_0x14cecbbc0, C4<1>, C4<1>;
L_0x14cecbd60 .functor OR 1, L_0x14cecba70, L_0x14cecbae0, C4<0>, C4<0>;
L_0x14cecbea0 .functor OR 1, L_0x14cecbd60, L_0x14cecb840, C4<0>, C4<0>;
L_0x14cecbf90 .functor OR 1, L_0x14cecbea0, L_0x14cecd230, C4<0>, C4<0>;
L_0x14cecc080 .functor OR 1, L_0x14cecbf90, L_0x14ceccd10, C4<0>, C4<0>;
L_0x14ceccbd0 .functor AND 1, L_0x14cecc6e0, L_0x14cecc800, C4<1>, C4<1>;
L_0x14ceccd10 .functor OR 1, L_0x14cecc480, L_0x14ceccbd0, C4<0>, C4<0>;
L_0x14cecd230 .functor AND 1, L_0x14cecc9b0, L_0x14ceccea0, C4<1>, C4<1>;
L_0x14cecd7b0 .functor OR 1, L_0x14cecd0d0, L_0x14cecd460, C4<0>, C4<0>;
L_0x14ceca9f0 .functor OR 1, L_0x14cecdb40, L_0x14cecddf0, C4<0>, C4<0>;
L_0x14cece1d0 .functor AND 1, L_0x14cecb740, L_0x14ceca9f0, C4<1>, C4<1>;
L_0x14cece360 .functor OR 1, L_0x14cecdfb0, L_0x14cece4a0, C4<0>, C4<0>;
L_0x14cece160 .functor OR 1, L_0x14cece360, L_0x14cece750, C4<0>, C4<0>;
L_0x14cece8b0 .functor AND 1, L_0x14cecac40, L_0x14cece160, C4<1>, C4<1>;
L_0x14cece580 .functor AND 1, L_0x14cecac40, L_0x14cecea70, C4<1>, C4<1>;
L_0x14ceccaf0 .functor AND 1, L_0x14cecac40, L_0x14cece5f0, C4<1>, C4<1>;
L_0x14cecf4c0 .functor AND 1, v0x14cec72f0_0, v0x14cec9330_0, C4<1>, C4<1>;
L_0x14cecf530 .functor AND 1, L_0x14cecf4c0, L_0x14cecc080, C4<1>, C4<1>;
L_0x14cecf710 .functor OR 1, L_0x14ceccd10, L_0x14cecd230, C4<0>, C4<0>;
L_0x14ced03c0 .functor BUFZ 32, L_0x14cecfff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ced0570 .functor BUFZ 32, L_0x14ced02a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ced13d0 .functor AND 1, v0x14cec97f0_0, L_0x14cece8b0, C4<1>, C4<1>;
L_0x14ced1510 .functor AND 1, L_0x14ced13d0, v0x14cec72f0_0, C4<1>, C4<1>;
L_0x14cecfd50 .functor AND 1, L_0x14ced1510, L_0x14ced1620, C4<1>, C4<1>;
L_0x14ced1a10 .functor AND 1, v0x14cec72f0_0, v0x14cec9330_0, C4<1>, C4<1>;
L_0x14ced1a80 .functor AND 1, L_0x14ced1a10, L_0x14cecc210, C4<1>, C4<1>;
L_0x14ced1760 .functor OR 1, L_0x14ced1930, L_0x14ced1c60, C4<0>, C4<0>;
L_0x14ced1fa0 .functor AND 1, L_0x14ced1760, L_0x14ced1850, C4<1>, C4<1>;
L_0x14ced2110 .functor OR 1, L_0x14cecb840, L_0x14ced1fa0, C4<0>, C4<0>;
L_0x14ced29b0 .functor BUFZ 1, v0x14cec72f0_0, C4<0>, C4<0>, C4<0>;
L_0x14ced2ae0 .functor BUFZ 32, v0x14cec7380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14cec2460_0 .net *"_ivl_102", 31 0, L_0x14cecce00;  1 drivers
L_0x1500884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec24f0_0 .net *"_ivl_105", 25 0, L_0x1500884d8;  1 drivers
L_0x150088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec2580_0 .net/2u *"_ivl_106", 31 0, L_0x150088520;  1 drivers
v0x14cec2610_0 .net *"_ivl_108", 0 0, L_0x14cecc9b0;  1 drivers
v0x14cec26a0_0 .net *"_ivl_111", 5 0, L_0x14cecd030;  1 drivers
L_0x150088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14cec2740_0 .net/2u *"_ivl_112", 5 0, L_0x150088568;  1 drivers
v0x14cec27f0_0 .net *"_ivl_114", 0 0, L_0x14ceccea0;  1 drivers
v0x14cec2890_0 .net *"_ivl_118", 31 0, L_0x14cecd3c0;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14cec2940_0 .net/2u *"_ivl_12", 5 0, L_0x1500880a0;  1 drivers
L_0x1500885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec2a50_0 .net *"_ivl_121", 25 0, L_0x1500885b0;  1 drivers
L_0x1500885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14cec2b00_0 .net/2u *"_ivl_122", 31 0, L_0x1500885f8;  1 drivers
v0x14cec2bb0_0 .net *"_ivl_124", 0 0, L_0x14cecd0d0;  1 drivers
v0x14cec2c50_0 .net *"_ivl_126", 31 0, L_0x14cecd590;  1 drivers
L_0x150088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec2d00_0 .net *"_ivl_129", 25 0, L_0x150088640;  1 drivers
L_0x150088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14cec2db0_0 .net/2u *"_ivl_130", 31 0, L_0x150088688;  1 drivers
v0x14cec2e60_0 .net *"_ivl_132", 0 0, L_0x14cecd460;  1 drivers
v0x14cec2f00_0 .net *"_ivl_136", 31 0, L_0x14cecd8a0;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec3090_0 .net *"_ivl_139", 25 0, L_0x1500886d0;  1 drivers
L_0x150088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec3120_0 .net/2u *"_ivl_140", 31 0, L_0x150088718;  1 drivers
v0x14cec31d0_0 .net *"_ivl_142", 0 0, L_0x14cecb740;  1 drivers
v0x14cec3270_0 .net *"_ivl_145", 5 0, L_0x14cecdc50;  1 drivers
L_0x150088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14cec3320_0 .net/2u *"_ivl_146", 5 0, L_0x150088760;  1 drivers
v0x14cec33d0_0 .net *"_ivl_148", 0 0, L_0x14cecdb40;  1 drivers
v0x14cec3470_0 .net *"_ivl_151", 5 0, L_0x14cecdf10;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14cec3520_0 .net/2u *"_ivl_152", 5 0, L_0x1500887a8;  1 drivers
v0x14cec35d0_0 .net *"_ivl_154", 0 0, L_0x14cecddf0;  1 drivers
v0x14cec3670_0 .net *"_ivl_157", 0 0, L_0x14ceca9f0;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14cec3710_0 .net/2u *"_ivl_16", 5 0, L_0x1500880e8;  1 drivers
v0x14cec37c0_0 .net *"_ivl_161", 1 0, L_0x14cece280;  1 drivers
L_0x1500887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14cec3870_0 .net/2u *"_ivl_162", 1 0, L_0x1500887f0;  1 drivers
v0x14cec3920_0 .net *"_ivl_164", 0 0, L_0x14cecdfb0;  1 drivers
L_0x150088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14cec39c0_0 .net/2u *"_ivl_166", 5 0, L_0x150088838;  1 drivers
v0x14cec3a70_0 .net *"_ivl_168", 0 0, L_0x14cece4a0;  1 drivers
v0x14cec2fa0_0 .net *"_ivl_171", 0 0, L_0x14cece360;  1 drivers
L_0x150088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14cec3d00_0 .net/2u *"_ivl_172", 5 0, L_0x150088880;  1 drivers
v0x14cec3d90_0 .net *"_ivl_174", 0 0, L_0x14cece750;  1 drivers
v0x14cec3e20_0 .net *"_ivl_177", 0 0, L_0x14cece160;  1 drivers
L_0x1500888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14cec3eb0_0 .net/2u *"_ivl_180", 5 0, L_0x1500888c8;  1 drivers
v0x14cec3f50_0 .net *"_ivl_182", 0 0, L_0x14cecea70;  1 drivers
L_0x150088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14cec3ff0_0 .net/2u *"_ivl_186", 5 0, L_0x150088910;  1 drivers
v0x14cec40a0_0 .net *"_ivl_188", 0 0, L_0x14cece5f0;  1 drivers
L_0x150088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14cec4140_0 .net/2u *"_ivl_196", 4 0, L_0x150088958;  1 drivers
v0x14cec41f0_0 .net *"_ivl_199", 4 0, L_0x14cecebb0;  1 drivers
v0x14cec42a0_0 .net *"_ivl_20", 31 0, L_0x14cecafb0;  1 drivers
v0x14cec4350_0 .net *"_ivl_201", 4 0, L_0x14cecf170;  1 drivers
v0x14cec4400_0 .net *"_ivl_202", 4 0, L_0x14cecf210;  1 drivers
v0x14cec44b0_0 .net *"_ivl_207", 0 0, L_0x14cecf4c0;  1 drivers
v0x14cec4550_0 .net *"_ivl_211", 0 0, L_0x14cecf710;  1 drivers
L_0x1500889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14cec45f0_0 .net/2u *"_ivl_212", 31 0, L_0x1500889a0;  1 drivers
v0x14cec46a0_0 .net *"_ivl_214", 31 0, L_0x14cecf780;  1 drivers
v0x14cec4750_0 .net *"_ivl_216", 31 0, L_0x14cecf2b0;  1 drivers
v0x14cec4800_0 .net *"_ivl_218", 31 0, L_0x14cecfa20;  1 drivers
v0x14cec48b0_0 .net *"_ivl_220", 31 0, L_0x14cecf8e0;  1 drivers
v0x14cec4960_0 .net *"_ivl_229", 0 0, L_0x14ced13d0;  1 drivers
L_0x150088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec4a00_0 .net *"_ivl_23", 25 0, L_0x150088130;  1 drivers
v0x14cec4ab0_0 .net *"_ivl_231", 0 0, L_0x14ced1510;  1 drivers
v0x14cec4b50_0 .net *"_ivl_232", 31 0, L_0x14ced1580;  1 drivers
L_0x150088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec4c00_0 .net *"_ivl_235", 30 0, L_0x150088ac0;  1 drivers
L_0x150088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14cec4cb0_0 .net/2u *"_ivl_236", 31 0, L_0x150088b08;  1 drivers
v0x14cec4d60_0 .net *"_ivl_238", 0 0, L_0x14ced1620;  1 drivers
L_0x150088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14cec4e00_0 .net/2u *"_ivl_24", 31 0, L_0x150088178;  1 drivers
v0x14cec4eb0_0 .net *"_ivl_243", 0 0, L_0x14ced1a10;  1 drivers
L_0x150088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14cec4f50_0 .net/2u *"_ivl_246", 5 0, L_0x150088b50;  1 drivers
L_0x150088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14cec5000_0 .net/2u *"_ivl_250", 5 0, L_0x150088b98;  1 drivers
v0x14cec50b0_0 .net *"_ivl_257", 0 0, L_0x14ced1850;  1 drivers
v0x14cec3b10_0 .net *"_ivl_259", 0 0, L_0x14ced1fa0;  1 drivers
v0x14cec3bb0_0 .net *"_ivl_26", 0 0, L_0x14cecb150;  1 drivers
L_0x150088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x14cec3c50_0 .net/2u *"_ivl_262", 5 0, L_0x150088be0;  1 drivers
L_0x150088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x14cec5140_0 .net/2u *"_ivl_266", 5 0, L_0x150088c28;  1 drivers
v0x14cec51f0_0 .net *"_ivl_271", 15 0, L_0x14ced2650;  1 drivers
v0x14cec52a0_0 .net *"_ivl_272", 17 0, L_0x14ced2200;  1 drivers
L_0x150088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14cec5350_0 .net *"_ivl_275", 1 0, L_0x150088cb8;  1 drivers
v0x14cec5400_0 .net *"_ivl_278", 15 0, L_0x14ced2910;  1 drivers
v0x14cec54b0_0 .net *"_ivl_28", 31 0, L_0x14cecb270;  1 drivers
L_0x150088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14cec5560_0 .net *"_ivl_280", 1 0, L_0x150088d00;  1 drivers
v0x14cec5610_0 .net *"_ivl_283", 0 0, L_0x14ced2830;  1 drivers
L_0x150088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14cec56c0_0 .net/2u *"_ivl_284", 13 0, L_0x150088d48;  1 drivers
L_0x150088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec5770_0 .net/2u *"_ivl_286", 13 0, L_0x150088d90;  1 drivers
v0x14cec5820_0 .net *"_ivl_288", 13 0, L_0x14ced2bd0;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec58d0_0 .net *"_ivl_31", 25 0, L_0x1500881c0;  1 drivers
L_0x150088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14cec5980_0 .net/2u *"_ivl_32", 31 0, L_0x150088208;  1 drivers
v0x14cec5a30_0 .net *"_ivl_34", 0 0, L_0x14cecb360;  1 drivers
v0x14cec5ad0_0 .net *"_ivl_4", 31 0, L_0x14cecab10;  1 drivers
v0x14cec5b80_0 .net *"_ivl_41", 2 0, L_0x14cecb640;  1 drivers
L_0x150088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14cec5c30_0 .net/2u *"_ivl_42", 2 0, L_0x150088250;  1 drivers
v0x14cec5ce0_0 .net *"_ivl_49", 2 0, L_0x14cecb9d0;  1 drivers
L_0x150088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14cec5d90_0 .net/2u *"_ivl_50", 2 0, L_0x150088298;  1 drivers
v0x14cec5e40_0 .net *"_ivl_55", 0 0, L_0x14cecbbc0;  1 drivers
v0x14cec5ee0_0 .net *"_ivl_57", 0 0, L_0x14cecba70;  1 drivers
v0x14cec5f80_0 .net *"_ivl_59", 0 0, L_0x14cecbd60;  1 drivers
v0x14cec6020_0 .net *"_ivl_61", 0 0, L_0x14cecbea0;  1 drivers
v0x14cec60c0_0 .net *"_ivl_63", 0 0, L_0x14cecbf90;  1 drivers
v0x14cec6160_0 .net *"_ivl_67", 2 0, L_0x14cecc150;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14cec6210_0 .net/2u *"_ivl_68", 2 0, L_0x1500882e0;  1 drivers
L_0x150088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec62c0_0 .net *"_ivl_7", 25 0, L_0x150088010;  1 drivers
v0x14cec6370_0 .net *"_ivl_72", 31 0, L_0x14cecc3e0;  1 drivers
L_0x150088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec6420_0 .net *"_ivl_75", 25 0, L_0x150088328;  1 drivers
L_0x150088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14cec64d0_0 .net/2u *"_ivl_76", 31 0, L_0x150088370;  1 drivers
v0x14cec6580_0 .net *"_ivl_78", 0 0, L_0x14cecc480;  1 drivers
L_0x150088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec6620_0 .net/2u *"_ivl_8", 31 0, L_0x150088058;  1 drivers
v0x14cec66d0_0 .net *"_ivl_80", 31 0, L_0x14cecc640;  1 drivers
L_0x1500883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec6780_0 .net *"_ivl_83", 25 0, L_0x1500883b8;  1 drivers
L_0x150088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14cec6830_0 .net/2u *"_ivl_84", 31 0, L_0x150088400;  1 drivers
v0x14cec68e0_0 .net *"_ivl_86", 0 0, L_0x14cecc6e0;  1 drivers
v0x14cec6980_0 .net *"_ivl_89", 0 0, L_0x14cecc5a0;  1 drivers
v0x14cec6a30_0 .net *"_ivl_90", 31 0, L_0x14cecc8b0;  1 drivers
L_0x150088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cec6ae0_0 .net *"_ivl_93", 30 0, L_0x150088448;  1 drivers
L_0x150088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14cec6b90_0 .net/2u *"_ivl_94", 31 0, L_0x150088490;  1 drivers
v0x14cec6c40_0 .net *"_ivl_96", 0 0, L_0x14cecc800;  1 drivers
v0x14cec6ce0_0 .net *"_ivl_99", 0 0, L_0x14ceccbd0;  1 drivers
v0x14cec6d80_0 .net "active", 0 0, L_0x14ced29b0;  alias, 1 drivers
v0x14cec6e20_0 .net "alu_op1", 31 0, L_0x14ced03c0;  1 drivers
v0x14cec6ec0_0 .net "alu_op2", 31 0, L_0x14ced0570;  1 drivers
v0x14cec6f60_0 .net "alui_instr", 0 0, L_0x14cecbae0;  1 drivers
v0x14cec7000_0 .net "b_flag", 0 0, v0x14cebe090_0;  1 drivers
v0x14cec70b0_0 .net "b_imm", 17 0, L_0x14ced2710;  1 drivers
v0x14cec7140_0 .net "b_offset", 31 0, L_0x14ced2d50;  1 drivers
v0x14cec71d0_0 .net "clk", 0 0, v0x14cec96e0_0;  1 drivers
v0x14cec7260_0 .net "clk_enable", 0 0, v0x14cec97f0_0;  1 drivers
v0x14cec72f0_0 .var "cpu_active", 0 0;
v0x14cec7380_0 .var "curr_addr", 31 0;
v0x14cec7410_0 .var "data_address", 31 0;
v0x14cec74b0_0 .net "data_read", 0 0, L_0x14ced2110;  alias, 1 drivers
v0x14cec7550_0 .net "data_readdata", 31 0, v0x14cec99a0_0;  1 drivers
v0x14cec7630_0 .net "data_write", 0 0, L_0x14ced1a80;  alias, 1 drivers
v0x14cec76d0_0 .net "data_writedata", 31 0, v0x14cec00b0_0;  alias, 1 drivers
v0x14cec7770_0 .var "delay_slot", 31 0;
v0x14cec7810_0 .net "effective_addr", 31 0, v0x14cebe450_0;  1 drivers
v0x14cec78b0_0 .net "funct_code", 5 0, L_0x14cecaa70;  1 drivers
v0x14cec7960_0 .net "hi_out", 31 0, v0x14cec04b0_0;  1 drivers
v0x14cec7a20_0 .net "hl_reg_enable", 0 0, L_0x14cecfd50;  1 drivers
v0x14cec7af0_0 .net "instr_address", 31 0, L_0x14ced2ae0;  alias, 1 drivers
v0x14cec7b90_0 .net "instr_opcode", 5 0, L_0x14ceca910;  1 drivers
v0x14cec7c30_0 .net "instr_readdata", 31 0, v0x14cec9ca0_0;  1 drivers
v0x14cec7d00_0 .net "j_imm", 0 0, L_0x14cecd7b0;  1 drivers
v0x14cec7da0_0 .net "j_reg", 0 0, L_0x14cece1d0;  1 drivers
v0x14cec7e40_0 .net "link_const", 0 0, L_0x14ceccd10;  1 drivers
v0x14cec7ee0_0 .net "link_reg", 0 0, L_0x14cecd230;  1 drivers
v0x14cec7f80_0 .net "lo_out", 31 0, v0x14cec0bc0_0;  1 drivers
v0x14cec8020_0 .net "load_data", 31 0, v0x14cebf500_0;  1 drivers
v0x14cec80d0_0 .net "load_instr", 0 0, L_0x14cecb840;  1 drivers
v0x14cec8160_0 .net "lw", 0 0, L_0x14cecad60;  1 drivers
v0x14cec8200_0 .net "lwl", 0 0, L_0x14ced1bb0;  1 drivers
v0x14cec82a0_0 .net "lwr", 0 0, L_0x14ced1d40;  1 drivers
v0x14cec8340_0 .net "mem_to_reg", 0 0, L_0x14cecb920;  1 drivers
v0x14cec83e0_0 .net "mfhi", 0 0, L_0x14cece580;  1 drivers
v0x14cec8480_0 .net "mflo", 0 0, L_0x14ceccaf0;  1 drivers
v0x14cec8520_0 .net "movefrom", 0 0, L_0x14cecb4a0;  1 drivers
v0x14cec85c0_0 .net "muldiv", 0 0, L_0x14cece8b0;  1 drivers
v0x14cec8660_0 .var "next_delay_slot", 31 0;
v0x14cec8710_0 .net "partial_store", 0 0, L_0x14ced1760;  1 drivers
v0x14cec87b0_0 .net "r_format", 0 0, L_0x14cecac40;  1 drivers
v0x14cec8850_0 .net "reg_a_read_data", 31 0, L_0x14cecfff0;  1 drivers
v0x14cec8910_0 .net "reg_a_read_index", 4 0, L_0x14cecef10;  1 drivers
v0x14cec89c0_0 .net "reg_b_read_data", 31 0, L_0x14ced02a0;  1 drivers
v0x14cec8a90_0 .net "reg_b_read_index", 4 0, L_0x14ceceb10;  1 drivers
v0x14cec8b30_0 .net "reg_dst", 0 0, L_0x14cecb590;  1 drivers
v0x14cec8bc0_0 .net "reg_write", 0 0, L_0x14cecc080;  1 drivers
v0x14cec8c60_0 .net "reg_write_data", 31 0, L_0x14cecfcb0;  1 drivers
v0x14cec8d20_0 .net "reg_write_enable", 0 0, L_0x14cecf530;  1 drivers
v0x14cec8dd0_0 .net "reg_write_index", 4 0, L_0x14cecf070;  1 drivers
v0x14cec8e80_0 .net "register_v0", 31 0, L_0x14ced0350;  alias, 1 drivers
v0x14cec8f30_0 .net "reset", 0 0, v0x14cec9e00_0;  1 drivers
v0x14cec8fc0_0 .net "result", 31 0, v0x14cebe8a0_0;  1 drivers
v0x14cec9070_0 .net "result_hi", 31 0, v0x14cebe240_0;  1 drivers
v0x14cec9140_0 .net "result_lo", 31 0, v0x14cebe3a0_0;  1 drivers
v0x14cec9210_0 .net "sb", 0 0, L_0x14ced1930;  1 drivers
v0x14cec92a0_0 .net "sh", 0 0, L_0x14ced1c60;  1 drivers
v0x14cec9330_0 .var "state", 0 0;
v0x14cec93d0_0 .net "store_instr", 0 0, L_0x14cecc210;  1 drivers
v0x14cec9470_0 .net "sw", 0 0, L_0x14cecaed0;  1 drivers
E_0x14cebd760/0 .event edge, v0x14cebe090_0, v0x14cec7770_0, v0x14cec7140_0, v0x14cec7d00_0;
E_0x14cebd760/1 .event edge, v0x14cebe2f0_0, v0x14cec7da0_0, v0x14cec1880_0, v0x14cec7380_0;
E_0x14cebd760 .event/or E_0x14cebd760/0, E_0x14cebd760/1;
E_0x14cebd7d0 .event edge, v0x14cec8200_0, v0x14cec82a0_0, v0x14cebfdb0_0, v0x14cebe450_0;
L_0x14ceca910 .part v0x14cec9ca0_0, 26, 6;
L_0x14cecaa70 .part v0x14cec9ca0_0, 0, 6;
L_0x14cecab10 .concat [ 6 26 0 0], L_0x14ceca910, L_0x150088010;
L_0x14cecac40 .cmp/eq 32, L_0x14cecab10, L_0x150088058;
L_0x14cecad60 .cmp/eq 6, L_0x14ceca910, L_0x1500880a0;
L_0x14cecaed0 .cmp/eq 6, L_0x14ceca910, L_0x1500880e8;
L_0x14cecafb0 .concat [ 6 26 0 0], L_0x14ceca910, L_0x150088130;
L_0x14cecb150 .cmp/eq 32, L_0x14cecafb0, L_0x150088178;
L_0x14cecb270 .concat [ 6 26 0 0], L_0x14ceca910, L_0x1500881c0;
L_0x14cecb360 .cmp/eq 32, L_0x14cecb270, L_0x150088208;
L_0x14cecb640 .part L_0x14ceca910, 3, 3;
L_0x14cecb840 .cmp/eq 3, L_0x14cecb640, L_0x150088250;
L_0x14cecb9d0 .part L_0x14ceca910, 3, 3;
L_0x14cecbae0 .cmp/eq 3, L_0x14cecb9d0, L_0x150088298;
L_0x14cecbbc0 .reduce/nor L_0x14cece8b0;
L_0x14cecc150 .part L_0x14ceca910, 3, 3;
L_0x14cecc210 .cmp/eq 3, L_0x14cecc150, L_0x1500882e0;
L_0x14cecc3e0 .concat [ 6 26 0 0], L_0x14ceca910, L_0x150088328;
L_0x14cecc480 .cmp/eq 32, L_0x14cecc3e0, L_0x150088370;
L_0x14cecc640 .concat [ 6 26 0 0], L_0x14ceca910, L_0x1500883b8;
L_0x14cecc6e0 .cmp/eq 32, L_0x14cecc640, L_0x150088400;
L_0x14cecc5a0 .part v0x14cec9ca0_0, 20, 1;
L_0x14cecc8b0 .concat [ 1 31 0 0], L_0x14cecc5a0, L_0x150088448;
L_0x14cecc800 .cmp/eq 32, L_0x14cecc8b0, L_0x150088490;
L_0x14cecce00 .concat [ 6 26 0 0], L_0x14ceca910, L_0x1500884d8;
L_0x14cecc9b0 .cmp/eq 32, L_0x14cecce00, L_0x150088520;
L_0x14cecd030 .part v0x14cec9ca0_0, 0, 6;
L_0x14ceccea0 .cmp/eq 6, L_0x14cecd030, L_0x150088568;
L_0x14cecd3c0 .concat [ 6 26 0 0], L_0x14ceca910, L_0x1500885b0;
L_0x14cecd0d0 .cmp/eq 32, L_0x14cecd3c0, L_0x1500885f8;
L_0x14cecd590 .concat [ 6 26 0 0], L_0x14ceca910, L_0x150088640;
L_0x14cecd460 .cmp/eq 32, L_0x14cecd590, L_0x150088688;
L_0x14cecd8a0 .concat [ 6 26 0 0], L_0x14ceca910, L_0x1500886d0;
L_0x14cecb740 .cmp/eq 32, L_0x14cecd8a0, L_0x150088718;
L_0x14cecdc50 .part v0x14cec9ca0_0, 0, 6;
L_0x14cecdb40 .cmp/eq 6, L_0x14cecdc50, L_0x150088760;
L_0x14cecdf10 .part v0x14cec9ca0_0, 0, 6;
L_0x14cecddf0 .cmp/eq 6, L_0x14cecdf10, L_0x1500887a8;
L_0x14cece280 .part L_0x14cecaa70, 3, 2;
L_0x14cecdfb0 .cmp/eq 2, L_0x14cece280, L_0x1500887f0;
L_0x14cece4a0 .cmp/eq 6, L_0x14cecaa70, L_0x150088838;
L_0x14cece750 .cmp/eq 6, L_0x14cecaa70, L_0x150088880;
L_0x14cecea70 .cmp/eq 6, L_0x14cecaa70, L_0x1500888c8;
L_0x14cece5f0 .cmp/eq 6, L_0x14cecaa70, L_0x150088910;
L_0x14cecef10 .part v0x14cec9ca0_0, 21, 5;
L_0x14ceceb10 .part v0x14cec9ca0_0, 16, 5;
L_0x14cecebb0 .part v0x14cec9ca0_0, 11, 5;
L_0x14cecf170 .part v0x14cec9ca0_0, 16, 5;
L_0x14cecf210 .functor MUXZ 5, L_0x14cecf170, L_0x14cecebb0, L_0x14cecb590, C4<>;
L_0x14cecf070 .functor MUXZ 5, L_0x14cecf210, L_0x150088958, L_0x14ceccd10, C4<>;
L_0x14cecf780 .arith/sum 32, v0x14cec7770_0, L_0x1500889a0;
L_0x14cecf2b0 .functor MUXZ 32, v0x14cebe8a0_0, v0x14cebf500_0, L_0x14cecb920, C4<>;
L_0x14cecfa20 .functor MUXZ 32, L_0x14cecf2b0, v0x14cec0bc0_0, L_0x14ceccaf0, C4<>;
L_0x14cecf8e0 .functor MUXZ 32, L_0x14cecfa20, v0x14cec04b0_0, L_0x14cece580, C4<>;
L_0x14cecfcb0 .functor MUXZ 32, L_0x14cecf8e0, L_0x14cecf780, L_0x14cecf710, C4<>;
L_0x14ced1580 .concat [ 1 31 0 0], v0x14cec9330_0, L_0x150088ac0;
L_0x14ced1620 .cmp/eq 32, L_0x14ced1580, L_0x150088b08;
L_0x14ced1930 .cmp/eq 6, L_0x14ceca910, L_0x150088b50;
L_0x14ced1c60 .cmp/eq 6, L_0x14ceca910, L_0x150088b98;
L_0x14ced1850 .reduce/nor v0x14cec9330_0;
L_0x14ced1bb0 .cmp/eq 6, L_0x14ceca910, L_0x150088be0;
L_0x14ced1d40 .cmp/eq 6, L_0x14ceca910, L_0x150088c28;
L_0x14ced2650 .part v0x14cec9ca0_0, 0, 16;
L_0x14ced2200 .concat [ 16 2 0 0], L_0x14ced2650, L_0x150088cb8;
L_0x14ced2910 .part L_0x14ced2200, 0, 16;
L_0x14ced2710 .concat [ 2 16 0 0], L_0x150088d00, L_0x14ced2910;
L_0x14ced2830 .part L_0x14ced2710, 17, 1;
L_0x14ced2bd0 .functor MUXZ 14, L_0x150088d90, L_0x150088d48, L_0x14ced2830, C4<>;
L_0x14ced2d50 .concat [ 18 14 0 0], L_0x14ced2710, L_0x14ced2bd0;
S_0x14cebd800 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x14cebd410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14cebdb60_0 .net *"_ivl_10", 15 0, L_0x14ced0e50;  1 drivers
L_0x150088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14cebdc20_0 .net/2u *"_ivl_14", 15 0, L_0x150088a78;  1 drivers
v0x14cebdcd0_0 .net *"_ivl_17", 15 0, L_0x14ced0f90;  1 drivers
v0x14cebdd90_0 .net *"_ivl_5", 0 0, L_0x14ced07a0;  1 drivers
v0x14cebde40_0 .net *"_ivl_6", 15 0, L_0x14cecdcf0;  1 drivers
v0x14cebdf30_0 .net *"_ivl_9", 15 0, L_0x14ced0b50;  1 drivers
v0x14cebdfe0_0 .net "addr_rt", 4 0, L_0x14ced1170;  1 drivers
v0x14cebe090_0 .var "b_flag", 0 0;
v0x14cebe130_0 .net "funct", 5 0, L_0x14ced0700;  1 drivers
v0x14cebe240_0 .var "hi", 31 0;
v0x14cebe2f0_0 .net "instructionword", 31 0, v0x14cec9ca0_0;  alias, 1 drivers
v0x14cebe3a0_0 .var "lo", 31 0;
v0x14cebe450_0 .var "memaddroffset", 31 0;
v0x14cebe500_0 .var "multresult", 63 0;
v0x14cebe5b0_0 .net "op1", 31 0, L_0x14ced03c0;  alias, 1 drivers
v0x14cebe660_0 .net "op2", 31 0, L_0x14ced0570;  alias, 1 drivers
v0x14cebe710_0 .net "opcode", 5 0, L_0x14ced0660;  1 drivers
v0x14cebe8a0_0 .var "result", 31 0;
v0x14cebe930_0 .net "shamt", 4 0, L_0x14ced10d0;  1 drivers
v0x14cebe9e0_0 .net/s "sign_op1", 31 0, L_0x14ced03c0;  alias, 1 drivers
v0x14cebeaa0_0 .net/s "sign_op2", 31 0, L_0x14ced0570;  alias, 1 drivers
v0x14cebeb30_0 .net "simmediatedata", 31 0, L_0x14ced0ef0;  1 drivers
v0x14cebebc0_0 .net "simmediatedatas", 31 0, L_0x14ced0ef0;  alias, 1 drivers
v0x14cebec50_0 .net "uimmediatedata", 31 0, L_0x14ced1030;  1 drivers
v0x14cebece0_0 .net "unsign_op1", 31 0, L_0x14ced03c0;  alias, 1 drivers
v0x14cebedb0_0 .net "unsign_op2", 31 0, L_0x14ced0570;  alias, 1 drivers
v0x14cebee90_0 .var "unsigned_result", 31 0;
E_0x14cebdad0/0 .event edge, v0x14cebe710_0, v0x14cebe130_0, v0x14cebe660_0, v0x14cebe930_0;
E_0x14cebdad0/1 .event edge, v0x14cebe5b0_0, v0x14cebe500_0, v0x14cebdfe0_0, v0x14cebeb30_0;
E_0x14cebdad0/2 .event edge, v0x14cebec50_0, v0x14cebee90_0;
E_0x14cebdad0 .event/or E_0x14cebdad0/0, E_0x14cebdad0/1, E_0x14cebdad0/2;
L_0x14ced0660 .part v0x14cec9ca0_0, 26, 6;
L_0x14ced0700 .part v0x14cec9ca0_0, 0, 6;
L_0x14ced07a0 .part v0x14cec9ca0_0, 15, 1;
LS_0x14cecdcf0_0_0 .concat [ 1 1 1 1], L_0x14ced07a0, L_0x14ced07a0, L_0x14ced07a0, L_0x14ced07a0;
LS_0x14cecdcf0_0_4 .concat [ 1 1 1 1], L_0x14ced07a0, L_0x14ced07a0, L_0x14ced07a0, L_0x14ced07a0;
LS_0x14cecdcf0_0_8 .concat [ 1 1 1 1], L_0x14ced07a0, L_0x14ced07a0, L_0x14ced07a0, L_0x14ced07a0;
LS_0x14cecdcf0_0_12 .concat [ 1 1 1 1], L_0x14ced07a0, L_0x14ced07a0, L_0x14ced07a0, L_0x14ced07a0;
L_0x14cecdcf0 .concat [ 4 4 4 4], LS_0x14cecdcf0_0_0, LS_0x14cecdcf0_0_4, LS_0x14cecdcf0_0_8, LS_0x14cecdcf0_0_12;
L_0x14ced0b50 .part v0x14cec9ca0_0, 0, 16;
L_0x14ced0e50 .concat [ 16 0 0 0], L_0x14ced0b50;
L_0x14ced0ef0 .concat [ 16 16 0 0], L_0x14ced0e50, L_0x14cecdcf0;
L_0x14ced0f90 .part v0x14cec9ca0_0, 0, 16;
L_0x14ced1030 .concat [ 16 16 0 0], L_0x14ced0f90, L_0x150088a78;
L_0x14ced10d0 .part v0x14cec9ca0_0, 6, 5;
L_0x14ced1170 .part v0x14cec9ca0_0, 16, 5;
S_0x14cebefe0 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x14cebd410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x14cebf230_0 .net "address", 31 0, v0x14cebe450_0;  alias, 1 drivers
v0x14cebf2f0_0 .net "datafromMem", 31 0, v0x14cec99a0_0;  alias, 1 drivers
v0x14cebf390_0 .net "instr_word", 31 0, v0x14cec9ca0_0;  alias, 1 drivers
v0x14cebf460_0 .net "opcode", 5 0, L_0x14ced1210;  1 drivers
v0x14cebf500_0 .var "out_transformed", 31 0;
v0x14cebf5f0_0 .net "whichbyte", 1 0, L_0x14ced12b0;  1 drivers
E_0x14cebf200 .event edge, v0x14cebf460_0, v0x14cebf2f0_0, v0x14cebf5f0_0, v0x14cebe2f0_0;
L_0x14ced1210 .part v0x14cec9ca0_0, 26, 6;
L_0x14ced12b0 .part v0x14cebe450_0, 0, 2;
S_0x14cebf6e0 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x14cebd410;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14cebf9b0_0 .net *"_ivl_1", 1 0, L_0x14ced1e20;  1 drivers
L_0x150088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14cebfa70_0 .net *"_ivl_5", 0 0, L_0x150088c70;  1 drivers
v0x14cebfb20_0 .net "bytenum", 2 0, L_0x14ced23f0;  1 drivers
v0x14cebfbe0_0 .net "dataword", 31 0, v0x14cec99a0_0;  alias, 1 drivers
v0x14cebfca0_0 .net "eff_addr", 31 0, v0x14cebe450_0;  alias, 1 drivers
v0x14cebfdb0_0 .net "opcode", 5 0, L_0x14ceca910;  alias, 1 drivers
v0x14cebfe40_0 .net "regbyte", 7 0, L_0x14ced24d0;  1 drivers
v0x14cebfef0_0 .net "reghalfword", 15 0, L_0x14ced2590;  1 drivers
v0x14cebffa0_0 .net "regword", 31 0, L_0x14ced02a0;  alias, 1 drivers
v0x14cec00b0_0 .var "storedata", 31 0;
E_0x14cebf950/0 .event edge, v0x14cebfdb0_0, v0x14cebffa0_0, v0x14cebfb20_0, v0x14cebfe40_0;
E_0x14cebf950/1 .event edge, v0x14cebf2f0_0, v0x14cebfef0_0;
E_0x14cebf950 .event/or E_0x14cebf950/0, E_0x14cebf950/1;
L_0x14ced1e20 .part v0x14cebe450_0, 0, 2;
L_0x14ced23f0 .concat [ 2 1 0 0], L_0x14ced1e20, L_0x150088c70;
L_0x14ced24d0 .part L_0x14ced02a0, 0, 8;
L_0x14ced2590 .part L_0x14ced02a0, 0, 16;
S_0x14cec01e0 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x14cebd410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14cec0420_0 .net "clk", 0 0, v0x14cec96e0_0;  alias, 1 drivers
v0x14cec04b0_0 .var "data", 31 0;
v0x14cec0540_0 .net "data_in", 31 0, v0x14cebe240_0;  alias, 1 drivers
v0x14cec0610_0 .net "data_out", 31 0, v0x14cec04b0_0;  alias, 1 drivers
v0x14cec06b0_0 .net "enable", 0 0, L_0x14cecfd50;  alias, 1 drivers
v0x14cec0790_0 .net "reset", 0 0, v0x14cec9e00_0;  alias, 1 drivers
S_0x14cec08b0 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x14cebd410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14cec0b30_0 .net "clk", 0 0, v0x14cec96e0_0;  alias, 1 drivers
v0x14cec0bc0_0 .var "data", 31 0;
v0x14cec0c50_0 .net "data_in", 31 0, v0x14cebe3a0_0;  alias, 1 drivers
v0x14cec0d20_0 .net "data_out", 31 0, v0x14cec0bc0_0;  alias, 1 drivers
v0x14cec0dc0_0 .net "enable", 0 0, L_0x14cecfd50;  alias, 1 drivers
v0x14cec0e90_0 .net "reset", 0 0, v0x14cec9e00_0;  alias, 1 drivers
S_0x14cec0fa0 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x14cebd410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14cecfff0 .functor BUFZ 32, L_0x14cecfb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14ced02a0 .functor BUFZ 32, L_0x14ced00e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14cec1c00_2 .array/port v0x14cec1c00, 2;
L_0x14ced0350 .functor BUFZ 32, v0x14cec1c00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14cec12d0_0 .net *"_ivl_0", 31 0, L_0x14cecfb80;  1 drivers
v0x14cec1390_0 .net *"_ivl_10", 6 0, L_0x14ced0180;  1 drivers
L_0x150088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14cec1430_0 .net *"_ivl_13", 1 0, L_0x150088a30;  1 drivers
v0x14cec14d0_0 .net *"_ivl_2", 6 0, L_0x14cecff10;  1 drivers
L_0x1500889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14cec1580_0 .net *"_ivl_5", 1 0, L_0x1500889e8;  1 drivers
v0x14cec1670_0 .net *"_ivl_8", 31 0, L_0x14ced00e0;  1 drivers
v0x14cec1720_0 .net "r_clk", 0 0, v0x14cec96e0_0;  alias, 1 drivers
v0x14cec17f0_0 .net "r_clk_enable", 0 0, v0x14cec97f0_0;  alias, 1 drivers
v0x14cec1880_0 .net "read_data1", 31 0, L_0x14cecfff0;  alias, 1 drivers
v0x14cec1990_0 .net "read_data2", 31 0, L_0x14ced02a0;  alias, 1 drivers
v0x14cec1a40_0 .net "read_reg1", 4 0, L_0x14cecef10;  alias, 1 drivers
v0x14cec1ad0_0 .net "read_reg2", 4 0, L_0x14ceceb10;  alias, 1 drivers
v0x14cec1b60_0 .net "register_v0", 31 0, L_0x14ced0350;  alias, 1 drivers
v0x14cec1c00 .array "registers", 0 31, 31 0;
v0x14cec1fa0_0 .net "reset", 0 0, v0x14cec9e00_0;  alias, 1 drivers
v0x14cec2070_0 .net "write_control", 0 0, L_0x14cecf530;  alias, 1 drivers
v0x14cec2110_0 .net "write_data", 31 0, L_0x14cecfcb0;  alias, 1 drivers
v0x14cec22a0_0 .net "write_reg", 4 0, L_0x14cecf070;  alias, 1 drivers
L_0x14cecfb80 .array/port v0x14cec1c00, L_0x14cecff10;
L_0x14cecff10 .concat [ 5 2 0 0], L_0x14cecef10, L_0x1500889e8;
L_0x14ced00e0 .array/port v0x14cec1c00, L_0x14ced0180;
L_0x14ced0180 .concat [ 5 2 0 0], L_0x14ceceb10, L_0x150088a30;
S_0x14cea77a0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x14cea6530 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1500535e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14cec9f10_0 .net "in", 31 0, o0x1500535e0;  0 drivers
v0x14cec9fa0_0 .var "out", 31 0;
S_0x14ce93b10 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1500536a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ceca030_0 .net "clk", 0 0, o0x1500536a0;  0 drivers
o0x1500536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ceca0c0_0 .net "data_address", 31 0, o0x1500536d0;  0 drivers
o0x150053700 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ceca170_0 .net "data_read", 0 0, o0x150053700;  0 drivers
v0x14ceca220_0 .var "data_readdata", 31 0;
o0x150053760 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ceca2d0_0 .net "data_write", 0 0, o0x150053760;  0 drivers
o0x150053790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ceca3b0_0 .net "data_writedata", 31 0, o0x150053790;  0 drivers
S_0x14cea57e0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1500538e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ceca4f0_0 .net "clk", 0 0, o0x1500538e0;  0 drivers
v0x14ceca5a0_0 .var "curr_addr", 31 0;
o0x150053940 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ceca650_0 .net "enable", 0 0, o0x150053940;  0 drivers
o0x150053970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14ceca700_0 .net "next_addr", 31 0, o0x150053970;  0 drivers
o0x1500539a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ceca7b0_0 .net "reset", 0 0, o0x1500539a0;  0 drivers
E_0x14ceb21e0 .event posedge, v0x14ceca4f0_0;
    .scope S_0x14cec0fa0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14cec1c00, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14cec0fa0;
T_1 ;
    %wait E_0x14cea4f60;
    %load/vec4 v0x14cec1fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14cec17f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14cec2070_0;
    %load/vec4 v0x14cec22a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14cec2110_0;
    %load/vec4 v0x14cec22a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14cec1c00, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14cebd800;
T_2 ;
    %wait E_0x14cebdad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %load/vec4 v0x14cebe710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x14cebe130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x14cebeaa0_0;
    %ix/getv 4, v0x14cebe930_0;
    %shiftl 4;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x14cebeaa0_0;
    %ix/getv 4, v0x14cebe930_0;
    %shiftr 4;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x14cebeaa0_0;
    %ix/getv 4, v0x14cebe930_0;
    %shiftr/s 4;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x14cebeaa0_0;
    %load/vec4 v0x14cebece0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x14cebeaa0_0;
    %load/vec4 v0x14cebece0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x14cebeaa0_0;
    %load/vec4 v0x14cebece0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x14cebe9e0_0;
    %pad/s 64;
    %load/vec4 v0x14cebeaa0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14cebe500_0, 0, 64;
    %load/vec4 v0x14cebe500_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14cebe240_0, 0, 32;
    %load/vec4 v0x14cebe500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14cebe3a0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x14cebece0_0;
    %pad/u 64;
    %load/vec4 v0x14cebedb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14cebe500_0, 0, 64;
    %load/vec4 v0x14cebe500_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14cebe240_0, 0, 32;
    %load/vec4 v0x14cebe500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14cebe3a0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeaa0_0;
    %mod/s;
    %store/vec4 v0x14cebe240_0, 0, 32;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeaa0_0;
    %div/s;
    %store/vec4 v0x14cebe3a0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %mod;
    %store/vec4 v0x14cebe240_0, 0, 32;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %div;
    %store/vec4 v0x14cebe3a0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x14cebe5b0_0;
    %store/vec4 v0x14cebe240_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x14cebe5b0_0;
    %store/vec4 v0x14cebe3a0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeaa0_0;
    %add;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %add;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %sub;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %and;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %or;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %xor;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %or;
    %inv;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeaa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebedb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x14cebdfe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x14cebe9e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x14cebe9e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x14cebe9e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x14cebe9e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeaa0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebe660_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x14cebe9e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x14cebe9e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cebe090_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebebc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebec50_0;
    %and;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebec50_0;
    %or;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x14cebece0_0;
    %load/vec4 v0x14cebec50_0;
    %xor;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x14cebec50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14cebee90_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebe450_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebe450_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebe450_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebe450_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebe450_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebe450_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebe450_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x14cebe9e0_0;
    %load/vec4 v0x14cebeb30_0;
    %add;
    %store/vec4 v0x14cebe450_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x14cebee90_0;
    %store/vec4 v0x14cebe8a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14cebefe0;
T_3 ;
    %wait E_0x14cebf200;
    %load/vec4 v0x14cebf460_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x14cebf5f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x14cebf5f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x14cebf5f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x14cebf5f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14cebf2f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x14cebf390_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14cebf500_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14cec08b0;
T_4 ;
    %wait E_0x14cea4f60;
    %load/vec4 v0x14cec0e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14cec0bc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14cec0dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14cec0c50_0;
    %assign/vec4 v0x14cec0bc0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14cec01e0;
T_5 ;
    %wait E_0x14cea4f60;
    %load/vec4 v0x14cec0790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14cec04b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14cec06b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14cec0540_0;
    %assign/vec4 v0x14cec04b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14cebf6e0;
T_6 ;
    %wait E_0x14cebf950;
    %load/vec4 v0x14cebfdb0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14cebffa0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cec00b0_0, 4, 8;
    %load/vec4 v0x14cebffa0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cec00b0_0, 4, 8;
    %load/vec4 v0x14cebffa0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cec00b0_0, 4, 8;
    %load/vec4 v0x14cebffa0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14cec00b0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14cebfdb0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14cebfb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x14cebfe40_0;
    %load/vec4 v0x14cebfbe0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cec00b0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x14cebfbe0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14cebfe40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14cebfbe0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14cec00b0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x14cebfbe0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14cebfe40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14cebfbe0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cec00b0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x14cebfbe0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14cebfe40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cec00b0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14cebfdb0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x14cebfb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x14cebfef0_0;
    %load/vec4 v0x14cebfbe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cec00b0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14cebfbe0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14cebfef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cec00b0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14cebd410;
T_7 ;
    %wait E_0x14cebd7d0;
    %load/vec4 v0x14cec8200_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14cec82a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14cec7b90_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14cec7810_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14cec7410_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14cebd410;
T_8 ;
    %wait E_0x14cebd760;
    %load/vec4 v0x14cec7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14cec7770_0;
    %load/vec4 v0x14cec7140_0;
    %add;
    %store/vec4 v0x14cec8660_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14cec7d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14cec7770_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14cec7c30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14cec8660_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14cec7da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14cec8850_0;
    %store/vec4 v0x14cec8660_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14cec7380_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14cec8660_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14cebd410;
T_9 ;
    %wait E_0x14cea4f60;
    %load/vec4 v0x14cec7260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14cec8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14cec7380_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14cec7770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cec72f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cec9330_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14cec72f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14cec9330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14cec9330_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x14cec9330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cec9330_0, 0;
    %load/vec4 v0x14cec7770_0;
    %assign/vec4 v0x14cec7380_0, 0;
    %load/vec4 v0x14cec8660_0;
    %assign/vec4 v0x14cec7770_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x14cec7770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14cec72f0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14cebd410;
T_10 ;
    %wait E_0x14cea4f60;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x14cec8f30_0, v0x14cec7260_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x14cec7c30_0, v0x14cec6d80_0, v0x14cec8bc0_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x14cec8910_0, v0x14cec8a90_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x14cec8850_0, v0x14cec89c0_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x14cec8c60_0, v0x14cec8fc0_0, v0x14cec8dd0_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x14cec85c0_0, v0x14cec9140_0, v0x14cec9070_0, v0x14cec7f80_0, v0x14cec7960_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x14cec7380_0, v0x14cec9330_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "data_writedata", v0x14cec76d0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x14ce72540;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cec96e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14cec96e0_0;
    %inv;
    %store/vec4 v0x14cec96e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x14ce72540;
T_12 ;
    %fork t_1, S_0x14ce75240;
    %jmp t_0;
    .scope S_0x14ce75240;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cec9e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14cec97f0_0, 0, 1;
    %wait E_0x14cea4f60;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14cec9e00_0, 0, 1;
    %wait E_0x14cea4f60;
    %wait E_0x14cea4f60;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14cebd1c0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14cebd270_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14cebd320_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x14ceb1a20_0, 0, 16;
    %load/vec4 v0x14cebd1c0_0;
    %load/vec4 v0x14cebd270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14cebd320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14ceb1a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebd120_0, 0, 32;
    %load/vec4 v0x14cebd120_0;
    %store/vec4 v0x14cec9ca0_0, 0, 32;
    %wait E_0x14cea4f60;
    %wait E_0x14cea4f60;
    %delay 2, 0;
    %load/vec4 v0x14cec9a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.1 ;
    %load/vec4 v0x14cec9910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x14cec9d30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x14cec9d30_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14cebd1c0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14cebd270_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14cebd320_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14ceb1a20_0, 0, 16;
    %load/vec4 v0x14cebd1c0_0;
    %load/vec4 v0x14cebd270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14cebd320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14ceb1a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebd120_0, 0, 32;
    %load/vec4 v0x14cebd120_0;
    %store/vec4 v0x14cec9ca0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x14cec99a0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x14cea4f60;
    %wait E_0x14cea4f60;
    %delay 2, 0;
    %load/vec4 v0x14cec9a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x14cec9910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x14cec9880_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x14cec9880_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x14cec9d30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14cebd1c0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x14cebd270_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14cebd320_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x14ceb1a20_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x14ceb1a20_0 {0 0 0};
    %load/vec4 v0x14cebd1c0_0;
    %load/vec4 v0x14cebd270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14cebd320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14ceb1a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14cebd120_0, 0, 32;
    %load/vec4 v0x14cebd120_0;
    %store/vec4 v0x14cec9ca0_0, 0, 32;
    %wait E_0x14cea4f60;
    %wait E_0x14cea4f60;
    %delay 2, 0;
    %load/vec4 v0x14cec9a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.15 ;
    %load/vec4 v0x14cec9910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.17 ;
    %load/vec4 v0x14cec9d30_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x14cec9d30_0 {0 0 0};
T_12.19 ;
    %end;
    .scope S_0x14ce72540;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x14cea57e0;
T_13 ;
    %wait E_0x14ceb21e0;
    %load/vec4 v0x14ceca7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14ceca5a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14ceca650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x14ceca700_0;
    %assign/vec4 v0x14ceca5a0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
