# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu_test.srcs/sources_1/imports/processor/RAM.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/ROM.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/and_32.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/counter.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/counter_32.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/dffe_ref.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/div.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/full_adder.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/mult.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/mult_ctrl.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/multdiv.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_16.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_2.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_4.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/not_32.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/or_32.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/processor.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/register.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift1.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift16.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift2.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift4.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift8.v" \
"../../../../cpu_test.srcs/sources_1/imports/processor/multdiv/tff.v" \
"../../../../cpu_test.srcs/sources_1/imports/Downloads/Wrapper_timing.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
