entity mux_vasy_boom_boog_loon is
   port (
      sel : in      bit;
      a   : in      bit_vector(3 downto 0);
      b   : in      bit_vector(3 downto 0);
      s   : out     bit_vector(3 downto 0);
      vdd : in      bit;
      vss : in      bit
 );
end mux_vasy_boom_boog_loon;

architecture structural of mux_vasy_boom_boog_loon is
Component inv_x8
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao2o22_x2
   port (
      i1  : in      bit;
      i0  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i1  : in      bit;
      i0  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal not_sel : bit;

begin

not_sel_ins : inv_x8
   port map (
      i   => sel,
      nq  => not_sel,
      vdd => vdd,
      vss => vss
   );

s_0_ins : oa2a22_x2
   port map (
      i1  => a(0),
      i0  => not_sel,
      i2  => sel,
      i3  => b(0),
      q   => s(0),
      vdd => vdd,
      vss => vss
   );

s_1_ins : ao2o22_x2
   port map (
      i1  => b(1),
      i0  => not_sel,
      i2  => sel,
      i3  => a(1),
      q   => s(1),
      vdd => vdd,
      vss => vss
   );

s_2_ins : ao2o22_x2
   port map (
      i1  => b(2),
      i0  => not_sel,
      i2  => sel,
      i3  => a(2),
      q   => s(2),
      vdd => vdd,
      vss => vss
   );

s_3_ins : oa2a22_x2
   port map (
      i1  => a(3),
      i0  => not_sel,
      i2  => sel,
      i3  => b(3),
      q   => s(3),
      vdd => vdd,
      vss => vss
   );


end structural;
