// Seed: 1192950323
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6
);
  wire id_8;
  uwire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  wire id_27;
  always @(posedge id_0 == 1) #1;
  assign id_25 = 1 != id_15;
  wire id_28;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input wire id_5,
    output tri0 id_6,
    input supply1 id_7
);
  wire id_9;
  module_0(
      id_3, id_6, id_6, id_0, id_5, id_6, id_5
  );
endmodule
