vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_LittleNetAccAxi_0_0/ip/DSP_A_mul_B_ACC/sim/DSP_A_mul_B_ACC.vhd" \
"../../../bd/design_1/ip/design_1_LittleNetAccAxi_0_0/ip/DSP_A_mul_B_add_C/sim/DSP_A_mul_B_add_C.vhd" \
"../../../bd/design_1/ip/design_1_LittleNetAccAxi_0_0/ip/DSP_A_mul_B_add_C_PCOUT/sim/DSP_A_mul_B_add_C_PCOUT.vhd" \
"../../../bd/design_1/ip/design_1_LittleNetAccAxi_0_0/ip/DSP_A_mul_B_add_PCIN/sim/DSP_A_mul_B_add_PCIN.vhd" \
"../../../bd/design_1/ip/design_1_LittleNetAccAxi_0_0/ip/DSP_A_mul_B_add_PCIN_PCOUT/sim/DSP_A_mul_B_add_PCIN_PCOUT.vhd" \
"../../../bd/design_1/ip/design_1_LittleNetAccAxi_0_0/ip/DSP_A_mul_B_PCOUT/sim/DSP_A_mul_B_PCOUT.vhd" \
"../../../bd/design_1/ip/design_1_LittleNetAccAxi_0_0/ip/DSP_STREAMER/sim/DSP_STREAMER.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \

nosort
