Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id CB9C928D7F6
	for <lists+qemu-devel@lfdr.de>; Wed, 14 Oct 2020 03:29:47 +0200 (CEST)
Received: from localhost ([::1]:37846 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kSVbt-0002VC-5N
	for lists+qemu-devel@lfdr.de; Tue, 13 Oct 2020 21:29:45 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:32956)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <chenhuacai@gmail.com>)
 id 1kSVaz-00023R-Qw
 for qemu-devel@nongnu.org; Tue, 13 Oct 2020 21:28:49 -0400
Received: from mail-io1-xd42.google.com ([2607:f8b0:4864:20::d42]:46173)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <chenhuacai@gmail.com>)
 id 1kSVau-00023V-SJ
 for qemu-devel@nongnu.org; Tue, 13 Oct 2020 21:28:48 -0400
Received: by mail-io1-xd42.google.com with SMTP id g7so2950887iov.13
 for <qemu-devel@nongnu.org>; Tue, 13 Oct 2020 18:28:44 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=Vta9TOgUqZnWQlBYlCMkmHrSJh9M+DP0N2AlPpXgIFg=;
 b=Gu7KiTGKTgiUEfSn5qVEHP5d7eF1Mivdu4VepdzJYLsout15n0vyrJPq2R8gLudZW+
 r2AqEAHzbqZZ1GsP0zu+fjf2j3G+On7gmjFX4nk3QXnmDOoK7hbD3GMmGrBUhJMa4Puf
 fNQ2E7lOxST+jK65e3u48/ZjES76FVNXOMWgiaicKH7P8gZKltcnOWCOeeK6k/Gsb8n0
 hZQ33ABAN8v0UmaoCRfoM4cB9J6DB2NZJnVYYpPAcyZfTXQT3u4QUV/LdEwrpaegUAsx
 1XsQ+yNMKBeNP87yuVSg1I/m1wx/9go+sx1PzHbfOuwiBMOAuHO6PrmWmYvLe0sVgiGw
 rGCw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=Vta9TOgUqZnWQlBYlCMkmHrSJh9M+DP0N2AlPpXgIFg=;
 b=TGOu9p0dvexkXmTWhjqqii7295Tohj3WZPtzmgInkUDL+4Jq8pRMMXMzd+qDfdKSFJ
 Gsmv3HSB/VbCEfqn065C28S9p0ZEaN7HSMrVHF8rqoI8gVnMuZhP1qE8KwDJwHlsIFXX
 C4mIsZ6FuzGQOszapeipFpsz17wDaG9Rh1l/eb55Wl8kcgS5wHUtkYAWRLeySL/gFKjf
 MqDpxo+SdXwML1ugRlcARhZ45TxbvFiiCMgj5NrMwqiyY3iqLlwS5l/S9zaSMOcNv0rd
 3gpu9Bc2yKM3s5w4mrKdUd3pxiYGDFvtbQJZ1t8sGpcaEZ36TFLrefIKjYBvU+T3ibQX
 nvgg==
X-Gm-Message-State: AOAM5310DbO6UWWVVDcVCsfn5A5U1lazomayPhaahXI2AkokITIbFXIF
 n6x9ubh3tk9rgSQFVoBu5retdn6Rxz605Gluans=
X-Google-Smtp-Source: ABdhPJwkN5CYkbX2r/E+yKDddQ4pVRwXcnoEStNf/9hCWGYoVXkJJ2CDjefNLOz7UtFLSH0NkJnKPrVD9Bt6/h2+J5Q=
X-Received: by 2002:a02:a0c2:: with SMTP id i2mr1240106jah.92.1602638923446;
 Tue, 13 Oct 2020 18:28:43 -0700 (PDT)
MIME-Version: 1.0
References: <1602059975-10115-1-git-send-email-chenhc@lemote.com>
 <1602059975-10115-9-git-send-email-chenhc@lemote.com>
 <2867f40b-4a43-f2ce-661a-d0fdbd1a2efd@amsat.org>
 <CAAhV-H52M8exRQzi+jfa7x=dU7apQGHcrOQXbgfsG=hxfjj=cQ@mail.gmail.com>
 <8845b268-cd1e-f237-59c1-271c0f65fca3@amsat.org>
 <CAAhV-H70JNviSQn_5B-KL8=7=0=1kp+UwPODA95BV_fSowxR6A@mail.gmail.com>
 <a680b5f1-06be-138a-271c-3268ad033eb0@amsat.org>
In-Reply-To: <a680b5f1-06be-138a-271c-3268ad033eb0@amsat.org>
From: Huacai Chen <chenhuacai@gmail.com>
Date: Wed, 14 Oct 2020 09:28:31 +0800
Message-ID: <CAAhV-H7_8RnxgDtt5Kp6H_67jaVS+X_ytS1W4XNXbkJDY8xyGg@mail.gmail.com>
Subject: Re: [PATCH V13 8/9] hw/mips: Add Loongson-3 machine support
To: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <f4bug@amsat.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::d42;
 envelope-from=chenhuacai@gmail.com; helo=mail-io1-xd42.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Huacai Chen <zltjiangshi@gmail.com>,
 Aleksandar Rikalo <aleksandar.rikalo@syrmia.com>,
 QEMU Developers <qemu-devel@nongnu.org>, Aurelien Jarno <aurelien@aurel32.net>,
 Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Hi, Philippe,

On Tue, Oct 13, 2020 at 9:45 PM Philippe Mathieu-Daud=C3=A9 <f4bug@amsat.or=
g> wrote:
>
> On 10/13/20 1:12 PM, Huacai Chen wrote:
> > Hi, Philippe,
> >
> > On Mon, Oct 12, 2020 at 4:12 PM Philippe Mathieu-Daud=C3=A9 <f4bug@amsa=
t.org> wrote:
> >>
> >> On 10/11/20 4:53 AM, Huacai Chen wrote:
> >>> Hi, Philippe,
> >>>
> >>> On Sat, Oct 10, 2020 at 5:09 PM Philippe Mathieu-Daud=C3=A9 <f4bug@am=
sat.org> wrote:
> >>>>
> >>>> Hi Huacai,
> >>>>
> >>>> On 10/7/20 10:39 AM, Huacai Chen wrote:
> >>>>> Add Loongson-3 based machine support, it use liointc as the interru=
pt
> >>>>> controler and use GPEX as the pci controller. Currently it can work=
 with
> >>>>> both TCG and KVM.
> >>>>>
> >>>>> As the machine model is not based on any exiting physical hardware,=
 the
> >>>>> name of the machine is "loongson3-virt". It may be superseded in fu=
ture
> >>>>> by a real machine model. If this happens, then a regular deprecatio=
n
> >>>>> procedure shall occur for "loongson3-virt" machine.
> >>>>>
> >>>>> We now already have a full functional Linux kernel (based on Linux-=
5.4.x
> >>>>> LTS, the kvm host side and guest side have both been upstream for L=
inux-
> >>>>> 5.9, but Linux-5.9 has not been released yet) here:
> >>>>>
> >>>>> https://github.com/chenhuacai/linux
> >>>>>
> >>>>> Of course the upstream kernel is also usable (though it is "unstabl=
e"
> >>>>> now):
> >>>>>
> >>>>> https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
> >>>>>
> >>>>> How to use QEMU/Loongson-3?
> >>>>> 1, Download kernel source from the above URL;
> >>>>> 2, Build a kernel with arch/mips/configs/loongson3_defconfig;
> >>>>> 3, Boot a Loongson-3A4000 host with this kernel (for KVM mode);
> >>>>> 4, Build QEMU-master with this patchset;
> >>>>> 5, modprobe kvm (only necessary for KVM mode);
> >>>>> 6, Use QEMU with TCG:
> >>>>>           qemu-system-mips64el -M loongson3-virt,accel=3Dtcg -cpu L=
oongson-3A1000 -kernel <path_to_kernel> -append ...
> >>>>>       Use QEMU with KVM:
> >>>>>           qemu-system-mips64el -M loongson3-virt,accel=3Dkvm -cpu L=
oongson-3A4000 -kernel <path_to_kernel> -append ...
> >>>>>
> >>>>>       The "-cpu" parameter is optional here and QEMU will use the c=
orrect type for TCG/KVM automatically.
> >>>>>
> >>>>> Signed-off-by: Huacai Chen <chenhc@lemote.com>
> >>>>> Co-developed-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
> >>>>> ---
> >>>>>     default-configs/devices/mips64el-softmmu.mak |   1 +
> >>>>>     hw/mips/Kconfig                              |  12 +
> >>>>>     hw/mips/loongson3_bootp.c                    | 162 +++++++
> >>>>>     hw/mips/loongson3_bootp.h                    | 225 ++++++++++
> >>>>
> >>>> In a previous version I asked if you could split the bootp* files
> >>>> (firmware related) in a previous separate patch to ease the review
> >>>> of the machine part.
> >>   >
> >>> In previous version you told me to split the fw_cfg to a separate
> >>> patch, but split the efi-related helpers to seprate files (not to a
> >>> patch). But anyway, I will split them to a patch in the next version.
> >>
> >> Sorry if I wasn't clear enough. It is very hard to review a patch
> >> of more than 1000 lines of C code without loosing focus or missing
> >> problems. It explains why big patches might stay unreviewed on the
> >> list. If you can split in smaller logical units, it will be very
> >> helpful.
> >>
> >> Peter Maydell rule of thumb is to keep patch below 200 lines.
> >> This is a good limit.
> >>
> >>>
> >>>>
> >>>>>     hw/mips/loongson3_virt.c                     | 615 ++++++++++++=
+++++++++++++++
> >>>>>     hw/mips/meson.build                          |   1 +
> >>>>>     6 files changed, 1016 insertions(+)
> >>>> [...]
> >>>>
> >>>>> diff --git a/hw/mips/loongson3_virt.c b/hw/mips/loongson3_virt.c
> >>>>> new file mode 100644
> >>>>> index 0000000..4e573d6
> >>>>> --- /dev/null
> >>>>> +++ b/hw/mips/loongson3_virt.c
> >>>>> @@ -0,0 +1,615 @@
> >>>>> +/*
> >>>>> + * Generic Loongson-3 Platform support
> >>>>> + *
> >>>>> + * Copyright (c) 2017-2020 Huacai Chen (chenhc@lemote.com)
> >>>>> + * Copyright (c) 2017-2020 Jiaxun Yang <jiaxun.yang@flygoat.com>
> >>>>> + *
> >>>>> + * This program is free software: you can redistribute it and/or m=
odify
> >>>>> + * it under the terms of the GNU General Public License as publish=
ed by
> >>>>> + * the Free Software Foundation, either version 2 of the License, =
or
> >>>>> + * (at your option) any later version.
> >>>>> + *
> >>>>> + * This program is distributed in the hope that it will be useful,
> >>>>> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> >>>>> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> >>>>> + * GNU General Public License for more details.
> >>>>> + *
> >>>>> + * You should have received a copy of the GNU General Public Licen=
se
> >>>>> + * along with this program. If not, see <https://www.gnu.org/licen=
ses/>.
> >>>>> + */
> >>>>> +
> >>>>> +/*
> >>>>> + * Generic virtualized PC Platform based on Loongson-3 CPU (MIPS64=
R2 with
> >>>>> + * extensions, 800~2000MHz)
> >>>>> + */
> >>>>> +
> >>>>> +#include "qemu/osdep.h"
> >>>>> +#include "qemu-common.h"
> >>>>> +#include "qemu/units.h"
> >>>>> +#include "qemu/cutils.h"
> >>>>> +#include "qapi/error.h"
> >>>>> +#include "cpu.h"
> >>>>> +#include "elf.h"
> >>>>> +#include "kvm_mips.h"
> >>>>> +#include "hw/boards.h"
> >>>>> +#include "hw/char/serial.h"
> >>>>> +#include "hw/mips/mips.h"
> >>>>> +#include "hw/mips/cpudevs.h"
> >>>>> +#include "hw/mips/fw_cfg.h"
> >>>>> +#include "hw/mips/loongson3_bootp.h"
> >>>>> +#include "hw/misc/unimp.h"
> >>>>> +#include "hw/intc/i8259.h"
> >>>>> +#include "hw/loader.h"
> >>>>> +#include "hw/isa/superio.h"
> >>>>> +#include "hw/pci/msi.h"
> >>>>> +#include "hw/pci/pci.h"
> >>>>> +#include "hw/pci/pci_host.h"
> >>>>> +#include "hw/pci-host/gpex.h"
> >>>>> +#include "hw/rtc/mc146818rtc.h"
> >>>>> +#include "hw/usb.h"
> >>>>> +#include "net/net.h"
> >>>>> +#include "exec/address-spaces.h"
> >>>>> +#include "sysemu/kvm.h"
> >>>>> +#include "sysemu/qtest.h"
> >>>>> +#include "sysemu/reset.h"
> >>>>> +#include "sysemu/runstate.h"
> >>>>> +#include "qemu/log.h"
> >>>>> +#include "qemu/error-report.h"
> >>>>> +
> >>>>> +#define PM_CNTL_MODE          0x10
> >>>>> +
> >>>>> +#define LOONGSON_MAX_VCPUS      16
> >>>>> +
> >>>>> +#define LOONGSON3_BIOSNAME "bios_loongson3.bin"
> >>>>
> >>>> Where is that file?
> >>   >
> >>> I don't know the policy of QEMU's binary file, just put that in the
> >>> roms directory?
> >>
> >> If this is a closed source binary, we reference the URL where it can
> >> be downloaded accepting eventual EULA.
> >> If it is open source, the project is added as submodule. QEMU then
> >> provides a link to how to build the firmware, or if there is no such
> >> documentation, buildsys machinery is added to QEMU to build to it
> >> (see roms/Makefile).
> > OK, now the firmware is close-source (maybe open source in future), so
> > I will put an URL here.
> >
> >>
> >>>
> >>>>
> >>>>> +
> >>>>> +#define UART_IRQ            0
> >>>>> +#define RTC_IRQ             1
> >>>>> +#define PCIE_IRQ_BASE       2
> >>>>> +
> >>>>> +const struct MemmapEntry virt_memmap[] =3D {
> >>>>> +    [VIRT_LOWMEM] =3D      { 0x00000000,    0x10000000 },
> >>>>> +    [VIRT_PM] =3D          { 0x10080000,         0x100 },
> >>>>> +    [VIRT_FW_CFG] =3D      { 0x10080100,         0x100 },
> >>>>> +    [VIRT_RTC] =3D         { 0x10081000,        0x1000 },
> >>>>> +    [VIRT_PCIE_PIO] =3D    { 0x18000000,       0x80000 },
> >>>>> +    [VIRT_PCIE_ECAM] =3D   { 0x1a000000,     0x2000000 },
> >>>>> +    [VIRT_BIOS_ROM] =3D    { 0x1fc00000,      0x200000 },
> >>>>> +    [VIRT_UART] =3D        { 0x1fe001e0,           0x8 },
> >>>>
> >>>> See below about this mapping.
> >>>>
> >>>>> +    [VIRT_LIOINTC] =3D     { 0x3ff01400,          0x64 },
> >>>>> +    [VIRT_PCIE_MMIO] =3D   { 0x40000000,    0x40000000 },
> >>>>> +    [VIRT_HIGHMEM] =3D     { 0x80000000,           0x0 }, /* Varia=
ble */
> >>>>> +};
> >>>>> +
> >>>>> +static const struct MemmapEntry loader_memmap[] =3D {
> >>>>> +    [LOADER_KERNEL] =3D    { 0x00000000,     0x4000000 },
> >>>>> +    [LOADER_INITRD] =3D    { 0x04000000,           0x0 }, /* Varia=
ble */
> >>>>> +    [LOADER_CMDLINE] =3D   { 0x0ff00000,      0x100000 },
> >>>>> +};
> >>>>> +
> >>>>> +static const struct MemmapEntry loader_rommap[] =3D {
> >>>>> +    [LOADER_BOOTROM] =3D   { 0x1fc00000,        0x1000 },
> >>>>> +    [LOADER_PARAM] =3D     { 0x1fc01000,       0x10000 },
> >>>>> +};
> >>>>> +
> >>>>> +static struct _loaderparams {
> >>>>> +    uint64_t cpu_freq;
> >>>>> +    uint64_t ram_size;
> >>>>> +    const char *kernel_cmdline;
> >>>>> +    const char *kernel_filename;
> >>>>> +    const char *initrd_filename;
> >>>>> +    uint64_t kernel_entry;
> >>>>> +    uint64_t a0, a1, a2;
> >>>>> +} loaderparams;
> >>>>> +
> >>>>> +static uint64_t loongson3_pm_read(void *opaque, hwaddr addr, unsig=
ned size)
> >>>>> +{
> >>>>> +    return 0;
> >>>>> +}
> >>>>> +
> >>>>> +static void loongson3_pm_write(void *opaque, hwaddr addr, uint64_t=
 val, unsigned size)
> >>>>> +{
> >>>>> +    if (addr !=3D PM_CNTL_MODE) {
> >>>>> +        return;
> >>>>> +    }
> >>>>> +
> >>>>> +    switch (val) {
> >>>>> +    case 0x00:
> >>>>> +        qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
> >>>>> +        return;
> >>>>> +    case 0xff:
> >>>>> +        qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN=
);
> >>>>> +        return;
> >>>>> +    default:
> >>>>> +        return;
> >>>>> +    }
> >>>>> +}
> >>>>> +
> >>>>> +static const MemoryRegionOps loongson3_pm_ops =3D {
> >>>>> +    .read  =3D loongson3_pm_read,
> >>>>> +    .write =3D loongson3_pm_write,
> >>>>> +    .endianness =3D DEVICE_NATIVE_ENDIAN,
> >>>>> +};
> >>>>> +
> >>>>> +#define DEF_TCG_FREQ (200 * 1000 * 1000)
> >>>>> +#define DEF_KVM_FREQ (1600 * 1000 * 1000)
> >>>>> +
> >>>>> +static uint64_t get_cpu_freq(void)
> >>>>> +{
> >>>>> +#ifdef CONFIG_KVM
> >>>>> +    int ret;
> >>>>> +    uint64_t freq;
> >>>>> +    struct kvm_one_reg freq_reg =3D {
> >>>>> +        .id =3D KVM_REG_MIPS_COUNT_HZ,
> >>>>> +        .addr =3D (uintptr_t)(&freq)
> >>>>> +    };
> >>>>> +
> >>>>> +    if (kvm_enabled()) {
> >>>>> +        ret =3D kvm_vcpu_ioctl(first_cpu, KVM_GET_ONE_REG, &freq_r=
eg);
> >>>>> +        if (ret < 0) {
> >>>>> +            return DEF_KVM_FREQ;
> >>>>> +        }
> >>>>> +        return freq * 2;
> >>>>> +    } else {
> >>>>> +        /*
> >>>>> +         * TCG has a default CP0 Timer period 10 ns, which is 100M=
Hz,
> >>>>> +         * CPU frequency is defined as double of CP0 timer frequen=
cy.
> >>>>> +         */
> >>>>> +        return DEF_TCG_FREQ;
> >>>>> +    }
> >>>>> +#else
> >>>>> +    return DEF_TCG_FREQ;
> >>>>> +#endif
> >>>>> +}
> >>>>> +
> >>>>> +static void init_boot_param(void)
> >>>>> +{
> >>>>> +    void *p;
> >>>>> +    struct boot_params *bp;
> >>>>> +
> >>>>> +    p =3D g_malloc0(loader_rommap[LOADER_PARAM].size);
> >>>>> +    bp =3D p;
> >>>>> +
> >>>>> +    stw_le_p(&bp->efi.smbios.vers, 1);
> >>>>> +    init_reset_system(&(bp->reset_system));
> >>>>> +    p +=3D ROUND_UP(sizeof(struct boot_params), 64);
> >>>>> +    init_loongson_params(&(bp->efi.smbios.lp), p,
> >>>>> +                         loaderparams.cpu_freq, loaderparams.ram_s=
ize);
> >>>>> +
> >>>>> +    rom_add_blob_fixed("params_rom", bp,
> >>>>> +                       loader_rommap[LOADER_PARAM].size,
> >>>>> +                       loader_rommap[LOADER_PARAM].base);
> >>>>> +
> >>>>> +    g_free(bp);
> >>>>> +
> >>>>> +    loaderparams.a2 =3D cpu_mips_phys_to_kseg0(NULL, loader_rommap=
[LOADER_PARAM].base);
> >>>>> +}
> >>>>> +
> >>>>> +static void init_boot_rom(void)
> >>>>> +{
> >>>>> +    const unsigned int boot_code[] =3D {
> >>>>> +        0x40086000,   /* mfc0    t0, CP0_STATUS                   =
            */
> >>>>> +        0x240900E4,   /* li      t1, 0xe4         #set kx, sx, ux,=
 erl        */
> >>>>> +        0x01094025,   /* or      t0, t0, t1                       =
            */
> >>>>> +        0x3C090040,   /* lui     t1, 0x40         #set bev        =
            */
> >>>>> +        0x01094025,   /* or      t0, t0, t1                       =
            */
> >>>>> +        0x40886000,   /* mtc0    t0, CP0_STATUS                   =
            */
> >>>>> +        0x00000000,
> >>>>> +        0x40806800,   /* mtc0    zero, CP0_CAUSE                  =
            */
> >>>>> +        0x00000000,
> >>>>> +        0x400A7801,   /* mfc0    t2, $15, 1                       =
            */
> >>>>> +        0x314A00FF,   /* andi    t2, 0x0ff                        =
            */
> >>>>> +        0x3C089000,   /* dli     t0, 0x900000003ff01000           =
            */
> >>>>> +        0x00084438,
> >>>>> +        0x35083FF0,
> >>>>> +        0x00084438,
> >>>>> +        0x35081000,
> >>>>> +        0x314B0003,   /* andi    t3, t2, 0x3      #local cpuid    =
            */
> >>>>> +        0x000B5A00,   /* sll     t3, 8                            =
            */
> >>>>> +        0x010B4025,   /* or      t0, t0, t3                       =
            */
> >>>>> +        0x314C000C,   /* andi    t4, t2, 0xc      #node id        =
            */
> >>>>> +        0x000C62BC,   /* dsll    t4, 42                           =
            */
> >>>>> +        0x010C4025,   /* or      t0, t0, t4                       =
            */
> >>>>> +                      /* WaitForInit:                             =
            */
> >>>>> +        0xDD020020,   /* ld      v0, FN_OFF(t0)   #FN_OFF 0x020   =
            */
> >>>>> +        0x1040FFFE,   /* beqz    v0, WaitForInit                  =
            */
> >>>>> +        0x00000000,   /* nop                                      =
            */
> >>>>> +        0xDD1D0028,   /* ld      sp, SP_OFF(t0)   #FN_OFF 0x028   =
            */
> >>>>> +        0xDD1C0030,   /* ld      gp, GP_OFF(t0)   #FN_OFF 0x030   =
            */
> >>>>> +        0xDD050038,   /* ld      a1, A1_OFF(t0)   #FN_OFF 0x038   =
            */
> >>>>> +        0x00400008,   /* jr      v0               #byebye         =
            */
> >>>>> +        0x00000000,   /* nop                                      =
            */
> >>>>> +        0x1000FFFF,   /* 1:  b   1b                               =
            */
> >>>>> +        0x00000000,   /* nop                                      =
            */
> >>>>> +
> >>>>> +                      /* Reset                                    =
            */
> >>>>> +        0x3C0C9000,   /* dli     t0, 0x9000000010080010           =
            */
> >>>>> +        0x358C0000,
> >>>>> +        0x000C6438,
> >>>>> +        0x358C1008,
> >>>>> +        0x000C6438,
> >>>>> +        0x358C0010,
> >>>>> +        0x240D0000,   /* li      t1, 0x00                         =
            */
> >>>>> +        0xA18D0000,   /* sb      t1, (t0)                         =
            */
> >>>>> +        0x1000FFFF,   /* 1:  b   1b                               =
            */
> >>>>> +        0x00000000,   /* nop                                      =
            */
> >>>>> +
> >>>>> +                      /* Shutdown                                 =
            */
> >>>>> +        0x3C0C9000,   /* dli     t0, 0x9000000010080010           =
            */
> >>>>> +        0x358C0000,
> >>>>> +        0x000C6438,
> >>>>> +        0x358C1008,
> >>>>> +        0x000C6438,
> >>>>> +        0x358C0010,
> >>>>> +        0x240D00FF,   /* li      t1, 0xff                         =
            */
> >>>>> +        0xA18D0000,   /* sb      t1, (t0)                         =
            */
> >>>>> +        0x1000FFFF,   /* 1:  b   1b                               =
            */
> >>>>> +        0x00000000    /* nop                                      =
            */
> >>>>> +    };
> >>>>> +
> >>>>> +    rom_add_blob_fixed("boot_rom", boot_code, sizeof(boot_code),
> >>>>> +                        loader_rommap[LOADER_BOOTROM].base);
> >>>>> +}
> >>>>> +
> >>>>> +static void fw_cfg_boot_set(void *opaque, const char *boot_device,
> >>>>> +                            Error **errp)
> >>>>> +{
> >>>>> +    fw_cfg_modify_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]);
> >>>>> +}
> >>>>> +
> >>>>> +static void fw_conf_init(unsigned long ram_size)
> >>>>> +{
> >>>>> +    FWCfgState *fw_cfg;
> >>>>> +    hwaddr cfg_addr =3D virt_memmap[VIRT_FW_CFG].base;
> >>>>> +
> >>>>> +    fw_cfg =3D fw_cfg_init_mem_wide(cfg_addr, cfg_addr + 8, 8, 0, =
NULL);
> >>>>> +    fw_cfg_add_i16(fw_cfg, FW_CFG_NB_CPUS, (uint16_t)current_machi=
ne->smp.cpus);
> >>>>> +    fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, (uint16_t)current_mach=
ine->smp.max_cpus);
> >>>>> +    fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size);
> >>>>> +    fw_cfg_add_i32(fw_cfg, FW_CFG_MACHINE_VERSION, 1);
> >>>>> +    fw_cfg_add_i64(fw_cfg, FW_CFG_CPU_FREQ, get_cpu_freq());
> >>>>> +    qemu_register_boot_set(fw_cfg_boot_set, fw_cfg);
> >>>>> +}
> >>>>> +
> >>>>> +static int set_prom_cmdline(ram_addr_t initrd_offset, long initrd_=
size)
> >>>>> +{
> >>>>> +    hwaddr cmdline_vaddr;
> >>>>> +    char memenv[32];
> >>>>> +    char highmemenv[32];
> >>>>> +    void *cmdline_buf;
> >>>>> +    unsigned int *parg_env;
> >>>>> +    int ret =3D 0;
> >>>>> +
> >>>>> +    /* Allocate cmdline_buf for command line. */
> >>>>> +    cmdline_buf =3D g_malloc0(loader_memmap[LOADER_CMDLINE].size);
> >>>>> +    cmdline_vaddr =3D cpu_mips_phys_to_kseg0(NULL,
> >>>>> +                                           loader_memmap[LOADER_CM=
DLINE].base);
> >>>>> +
> >>>>> +    /*
> >>>>> +     * Layout of cmdline_buf looks like this:
> >>>>> +     * argv[0], argv[1], 0, env[0], env[1], ... env[i], 0,
> >>>>> +     * argv[0]'s data, argv[1]'s data, env[0]'data, ..., env[i]'s =
data, 0
> >>>>> +     */
> >>>>> +    parg_env =3D (void *)cmdline_buf;
> >>>>> +
> >>>>> +    ret =3D (3 + 1) * 4;
> >>>>> +    *parg_env++ =3D cmdline_vaddr + ret;
> >>>>> +    ret +=3D (1 + snprintf(cmdline_buf + ret, 256 - ret, "g"));
> >>>>> +
> >>>>> +    /* argv1 */
> >>>>> +    *parg_env++ =3D cmdline_vaddr + ret;
> >>>>> +    if (initrd_size > 0)
> >>>>> +        ret +=3D (1 + snprintf(cmdline_buf + ret, 256 - ret,
> >>>>> +                "rd_start=3D0x" TARGET_FMT_lx " rd_size=3D%li %s",
> >>>>> +                cpu_mips_phys_to_kseg0(NULL, initrd_offset),
> >>>>> +                initrd_size, loaderparams.kernel_cmdline));
> >>>>> +    else
> >>>>> +        ret +=3D (1 + snprintf(cmdline_buf + ret, 256 - ret, "%s",
> >>>>> +                loaderparams.kernel_cmdline));
> >>>>> +
> >>>>> +    /* argv2 */
> >>>>> +    *parg_env++ =3D cmdline_vaddr + 4 * ret;
> >>>>> +
> >>>>> +    /* env */
> >>>>> +    sprintf(memenv, "%d", 256);
> >>>>> +    sprintf(highmemenv, "%ld", (unsigned long)(loaderparams.ram_si=
ze / MiB) - 256);
> >>>>> +
> >>>>> +    rom_add_blob_fixed("cmdline", cmdline_buf,
> >>>>> +                       loader_memmap[LOADER_CMDLINE].size,
> >>>>> +                       loader_memmap[LOADER_CMDLINE].base);
> >>>>> +
> >>>>> +    g_free(cmdline_buf);
> >>>>> +
> >>>>> +    loaderparams.a0 =3D 2;
> >>>>> +    loaderparams.a1 =3D cmdline_vaddr;
> >>>>> +
> >>>>> +    return 0;
> >>>>> +}
> >>>>> +
> >>>>> +static uint64_t load_kernel(CPUMIPSState *env)
> >>>>> +{
> >>>>> +    long kernel_size;
> >>>>> +    ram_addr_t initrd_offset;
> >>>>> +    uint64_t kernel_entry, kernel_low, kernel_high, initrd_size;
> >>>>> +
> >>>>> +    kernel_size =3D load_elf(loaderparams.kernel_filename, NULL,
> >>>>> +                           cpu_mips_kseg0_to_phys, NULL,
> >>>>> +                           (uint64_t *)&kernel_entry,
> >>>>> +                           (uint64_t *)&kernel_low, (uint64_t *)&k=
ernel_high,
> >>>>> +                           NULL, 0, EM_MIPS, 1, 0);
> >>>>> +    if (kernel_size < 0) {
> >>>>> +        error_report("could not load kernel '%s': %s",
> >>>>> +                     loaderparams.kernel_filename,
> >>>>> +                     load_elf_strerror(kernel_size));
> >>>>> +        exit(1);
> >>>>> +    }
> >>>>> +
> >>>>> +    /* load initrd */
> >>>>> +    initrd_size =3D 0;
> >>>>> +    initrd_offset =3D 0;
> >>>>> +    if (loaderparams.initrd_filename) {
> >>>>> +        initrd_size =3D get_image_size(loaderparams.initrd_filenam=
e);
> >>>>> +        if (initrd_size > 0) {
> >>>>> +            initrd_offset =3D (kernel_high + ~INITRD_PAGE_MASK) &
> >>>>> +                            INITRD_PAGE_MASK;
> >>>>> +            initrd_offset =3D MAX(initrd_offset,
> >>>>> +                                loader_memmap[LOADER_INITRD].base)=
;
> >>>>> +
> >>>>> +            if (initrd_offset + initrd_size > ram_size) {
> >>>>> +                error_report("memory too small for initial ram dis=
k '%s'",
> >>>>> +                             loaderparams.initrd_filename);
> >>>>> +                exit(1);
> >>>>> +            }
> >>>>> +
> >>>>> +            initrd_size =3D load_image_targphys(loaderparams.initr=
d_filename,
> >>>>> +                                              initrd_offset,
> >>>>> +                                              ram_size - initrd_of=
fset);
> >>>>> +        }
> >>>>> +
> >>>>> +        if (initrd_size =3D=3D (target_ulong) -1) {
> >>>>> +            error_report("could not load initial ram disk '%s'",
> >>>>> +                         loaderparams.initrd_filename);
> >>>>> +            exit(1);
> >>>>> +        }
> >>>>> +    }
> >>>>> +
> >>>>> +    /* Setup prom cmdline. */
> >>>>> +    set_prom_cmdline(initrd_offset, initrd_size);
> >>>>> +
> >>>>> +    return kernel_entry;
> >>>>> +}
> >>>>> +
> >>>>> +static void main_cpu_reset(void *opaque)
> >>>>> +{
> >>>>> +    MIPSCPU *cpu =3D opaque;
> >>>>> +    CPUMIPSState *env =3D &cpu->env;
> >>>>> +
> >>>>> +    cpu_reset(CPU(cpu));
> >>>>> +
> >>>>> +    /* Loongson-3 reset stuff */
> >>>>> +    if (loaderparams.kernel_filename) {
> >>>>> +        if (cpu =3D=3D MIPS_CPU(first_cpu)) {
> >>>>> +            env->active_tc.gpr[4] =3D loaderparams.a0;
> >>>>> +            env->active_tc.gpr[5] =3D loaderparams.a1;
> >>>>> +            env->active_tc.gpr[6] =3D loaderparams.a2;
> >>>>> +            env->active_tc.PC =3D loaderparams.kernel_entry;
> >>>>> +        }
> >>>>> +        env->CP0_Status &=3D ~((1 << CP0St_BEV) | (1 << CP0St_ERL)=
);
> >>>>> +    }
> >>>>> +}
> >>>>> +
> >>>>> +static inline void loongson3_virt_devices_init(MachineState *machi=
ne, DeviceState *pic)
> >>>>> +{
> >>>>> +    int i;
> >>>>> +    qemu_irq irq;
> >>>>> +    PCIBus *pci_bus;
> >>>>> +    DeviceState *dev;
> >>>>> +    MemoryRegion *pio_alias;
> >>>>> +    MemoryRegion *mmio_alias, *mmio_reg;
> >>>>> +    MemoryRegion *ecam_alias, *ecam_reg;
> >>>>> +
> >>>>> +    dev =3D qdev_new(TYPE_GPEX_HOST);
> >>>>> +    sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
> >>>>> +    pci_bus =3D PCI_HOST_BRIDGE(dev)->bus;
> >>>>> +
> >>>>> +    ecam_alias =3D g_new0(MemoryRegion, 1);
> >>>>> +    ecam_reg =3D sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
> >>>>> +    memory_region_init_alias(ecam_alias, OBJECT(dev), "pcie-ecam",
> >>>>> +                             ecam_reg, 0, virt_memmap[VIRT_PCIE_EC=
AM].size);
> >>>>> +    memory_region_add_subregion(get_system_memory(),
> >>>>> +                                virt_memmap[VIRT_PCIE_ECAM].base, =
ecam_alias);
> >>>>> +
> >>>>> +    mmio_alias =3D g_new0(MemoryRegion, 1);
> >>>>> +    mmio_reg =3D sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 1);
> >>>>> +    memory_region_init_alias(mmio_alias, OBJECT(dev), "pcie-mmio",
> >>>>> +                             mmio_reg, virt_memmap[VIRT_PCIE_MMIO]=
.base,
> >>>>> +                             virt_memmap[VIRT_PCIE_MMIO].size);
> >>>>> +    memory_region_add_subregion(get_system_memory(),
> >>>>> +                                virt_memmap[VIRT_PCIE_MMIO].base, =
mmio_alias);
> >>>>> +
> >>>>> +    pio_alias =3D g_new0(MemoryRegion, 1);
> >>>>> +    memory_region_init_alias(pio_alias, OBJECT(dev), "pcie-pio",
> >>>>> +                             get_system_io(), 0, virt_memmap[VIRT_=
PCIE_PIO].size);
> >>>>> +    memory_region_add_subregion(get_system_memory(),
> >>>>> +                                virt_memmap[VIRT_PCIE_PIO].base, p=
io_alias);
> >>>>> +    sysbus_mmio_map(SYS_BUS_DEVICE(dev), 2, virt_memmap[VIRT_PCIE_=
PIO].base);
> >>>>> +
> >>>>> +    for (i =3D 0; i < GPEX_NUM_IRQS; i++) {
> >>>>> +        irq =3D qdev_get_gpio_in(pic, PCIE_IRQ_BASE + i);
> >>>>> +        sysbus_connect_irq(SYS_BUS_DEVICE(dev), i, irq);
> >>>>> +        gpex_set_irq_num(GPEX_HOST(dev), i, PCIE_IRQ_BASE + i);
> >>>>> +    }
> >>>>> +
> >>>>> +    pci_vga_init(pci_bus);
> >>>>> +
> >>>>> +    if (defaults_enabled()) {
> >>>>> +        pci_create_simple(pci_bus, -1, "pci-ohci");
> >>>>> +        usb_create_simple(usb_bus_find(-1), "usb-kbd");
> >>>>> +        usb_create_simple(usb_bus_find(-1), "usb-tablet");
> >>>>> +    }
> >>>>> +
> >>>>> +    for (i =3D 0; i < nb_nics; i++) {
> >>>>> +        NICInfo *nd =3D &nd_table[i];
> >>>>> +
> >>>>> +        if (!nd->model) {
> >>>>> +            nd->model =3D g_strdup("virtio");
> >>>>> +        }
> >>>>> +
> >>>>> +        pci_nic_init_nofail(nd, pci_bus, nd->model, NULL);
> >>>>> +    }
> >>>>> +}
> >>>>> +
> >>>>> +static void mips_loongson3_virt_init(MachineState *machine)
> >>>>> +{
> >>>>> +    int i;
> >>>>> +    long bios_size;
> >>>>> +    MIPSCPU *cpu;
> >>>>> +    CPUMIPSState *env;
> >>>>> +    DeviceState *liointc;
> >>>>> +    char *filename;
> >>>>> +    const char *kernel_cmdline =3D machine->kernel_cmdline;
> >>>>> +    const char *kernel_filename =3D machine->kernel_filename;
> >>>>> +    const char *initrd_filename =3D machine->initrd_filename;
> >>>>> +    ram_addr_t ram_size =3D machine->ram_size;
> >>>>> +    MemoryRegion *address_space_mem =3D get_system_memory();
> >>>>> +    MemoryRegion *ram =3D g_new(MemoryRegion, 1);
> >>>>> +    MemoryRegion *bios =3D g_new(MemoryRegion, 1);
> >>>>> +    MemoryRegion *iomem =3D g_new(MemoryRegion, 1);
> >>>>> +
> >>>>> +    /* TODO: TCG will support all CPU types */
> >>>>> +    if (!kvm_enabled()) {
> >>>>> +        if (!machine->cpu_type) {
> >>>>> +            machine->cpu_type =3D MIPS_CPU_TYPE_NAME("Loongson-3A1=
000");
> >>>>> +        }
> >>>>> +        if (!strstr(machine->cpu_type, "Loongson-3A1000")) {
> >>>>> +            error_report("Loongson-3/TCG needs cpu type Loongson-3=
A1000");
> >>>>> +            exit(1);
> >>>>> +        }
> >>>>
> >>>> IIUC here you need to check machine->smp.cpus is 4 or 8 for the 3A10=
00.
> >>>> It would be easier if you model this as a qdev SoC, and this model
> >>>> cares to create the 4/8 cores (QEMU MIPSCPU).
> >>>>
> >>>> You defined max_cpu =3D LOONGSON_MAX_VCPUS =3D 16, this seems an imp=
ossible
> >>>> configuration for the 3A1000.
> >>   >
> >>> There are 4 cores in a SoC, but Loongson-3 support multi-sockets, mor=
e
> >>> than 4 vcpus will be treated as multi-sockets automatically in guests=
.
> >>> And current linux kernel also handle the case that only boot part of =
4
> >>> cores in a socket.
> >>
> >> What I want to avoid is user booting the machine with 3 or 5 vCPUs,
> >> then complain booting Linux isn't working. It is simpler to check
> >> the number of vCPUs matches the hardware possibilities.
>  >
> > The upstream kernel can boot 3 or 5 cores on real hardware (reserve
> > several cores via boot parameters), so in virtual machine there is
> > also no problems to boot 3 or 5 vCPUs.
>
> So we have:
>
> - emulate hw with TCG, boot with fw
>    -> follow real hw, 1 socket must have 4 cores
>
> - virtualize with KVM, boot kernel
>    -> any number of vCPU
>
> Other use cases?
"How many cores a socket have" need not be the same as "how many cores
we boot", both for real hardware and virtual machines. Though the
"standard configuration" of Loongson-3A is 4 cores, there are some
real chips with hardware flaws. Our solution is to mask some cores in
hardware and modify the kernel to boot any number of cores (already
upstream since 3.17). So, our infrastructure already supports this, we
needn't limit anything.

>
> >
> >>
> >>>
> >>>>
> >>>>> +    } else {
> >>>>> +        if (!machine->cpu_type) {
> >>>>> +            machine->cpu_type =3D MIPS_CPU_TYPE_NAME("Loongson-3A4=
000");
> >>>>> +        }
> >>>>> +        if (!strstr(machine->cpu_type, "Loongson-3A4000")) {
> >>>>> +            error_report("Loongson-3/KVM needs cpu type Loongson-3=
A4000");
> >>>>> +            exit(1);
> >>>>> +        }
> >>>>
> >>>> Similar comment, as the 3A4000 is also a quad-core.
> >>>>
> >>>>> +    }
> >>>>> +
> >>>>> +    if (ram_size < 512 * MiB) {
> >>>>> +        error_report("Loongson-3 machine needs at least 512MB memo=
ry");
> >>>>> +        exit(1);
> >>>>> +    }
> >>>>> +
> >>>>> +    /*
> >>>>> +     * The whole MMIO range among configure registers doesn't gene=
rate
> >>>>> +     * exception when accessing invalid memory. Create an unimplem=
emted
> >>>>> +     * device to emulate this feature.
> >>>>> +     */
> >>>>> +    create_unimplemented_device("fallback", 0x10000000, 0x30000000=
);
> >>>>
> >>>> The secondary crosswise switch description is hard to follow:
> >>>>
> >>>> * 2.4 Address routing distribution and configuration
> >>>>
> >>>> According  to  the  default  register  configuration,  CPU [...]
> >>>> 0x10000000-0x1fffffff  of  CPU  (256M)  is  mapped  to
> >>>> 0x10000000-0x1fffffff  of  PCI,  and  0x80000000  of  PCIDMA.
> >>>> In addition, when read access to illegal addresses occurs due to CPU
> >>>> guess execution, all 8 address Windows fail to hit, ?
> >>>>
> >>>> Table 2-9 XBAR level 2 default address configuration
> >>>>                      base                    high                   =
  owner
> >>>> 0 x0000_0000_1000_0000  0 x0000_0000_2000_0000  Low speed I/O (PCI, =
etc)
> >>>>
> >>>> * 14.4 Secondary cross-switch address window
> >>>>
> >>>> After the address window is configured, the system address
> >>>> 0x0000_2000_0000 is added-- 0x0000_2FFFF_FFFF  maps  to
> >>>> 0x0000_0000_0000  -- 0x0000_0FFF_FFFF  of  memory  controller 0.An
> >>>> access to 0x0000_2000_0000 at this time will result in the original
> >>>> enabledThe value stored at address 0x0000_0000_0000.
> >>>>
> >>>> But see:
> >>>>
> >>>> * 14.6.3 Low speed device address window
> >>>>
> >>>> Here are defined the peripherals in the 0x1c00_0000-0x1ff0_ffff rang=
e.
> >>>>
> >>>> * 15.1 System memory space
> >>>>
> >>>> IO device, 0x1000_0000 --  0x1FFF_FFFF
> >>>>
> >>>> * 16 Memory allocation for system X
> >>>>
> >>>> ... divide  the  256M  PCI  space  (0x10000000~0x20000000)  into  tw=
o
> >>>> parts:  0x10000000~0x17ffffff for mem space and 0x18000000~0x2000000=
0
> >>>> for IO space.
> >>>>
> >>>> I still don't understand what is in the 0x20000000-0x30000000 range.
> >>> Loongson's user manual is a little confusing, as a native Chinese I
> >>> also feel uncomfortable sometimes. :)
> >>> Generally speaking, Loongson-3's address space is configurable via
> >>> address windows, and the recommended configurations is like this:
> >>> 0x00000000-0x10000000   Low RAM
> >>> 0x10000000-0x40000000   ROM and MMIO Registers (such as BIOS_ROM at
> >>> 0x1fc00000, UART at 0x1fe001e0, LIOINTC at 0x3ff00140)
> >>> 0x40000000-0x80000000  PCI MEM
> >>> 0x80000000-TOM             High RAM
> >>
> >> Having a "fallback" region catching everything is not very helpful
> >> when debugging. Listing each unimplemented peripheral is more useful:
> >>
> >>     create_unimplemented_device("LPC MEM", 0x1c000000, 32 * MiB);
> >>     ...
> >>     create_unimplemented_device("UART1",   0x1fe001e8, 8);
> >>     create_unimplemented_device("SPI",     0x1fe001f0, 16);
> >>     create_unimplemented_device("LPC IO",  0x1ff00000, 64 * KiB);
> >>     ...
> > Catch everything here is because both host and guest use the same
> > kernel now, and there is some code try to access some address regions
> > which doesn't exist on virtual machine.
>
> Why don't you want to start clean and create each unimp region?
Let me explain the memory layout again:
0x00000000-0x10000000 256M low RAM
0x10000000-0x20000000 256M MMIO space 0
0x20000000-0x30000000 256M reserved
0x30000000-0x40000000 256M MMIO space 1
0x40000000-0x80000000 1G PCI MEM
0x80000000-TOM           high RAM

Now I realize that 0x20000000-0x30000000 should not be accessed by
software, so I want to change the code like this:
    create_unimplemented_device("mmio fallback 0", 0x10000000, 256 * MiB);
    create_unimplemented_device("mmio fallback 1", 0x30000000, 256 * MiB);

Then, why don't I want to create small regions? Because the MMIO space
contains something from SoC, and also something from peripheral
devices (mainly from the host bridge), this fact makes the detail
layout of MMIO space different from one real hardware to another real
hardware, and also different from real hardware to virtual machine.
So, a small region which holds a real device on a real machine may be
meaningless for the virtual machine, or meaningful but hold a
different virtual device (but we need to catch these addresses in
virtual machines, because real machines and virtual machines use the
same kernel, and some kernel code may unconditionally access these
addresses).

>
> >
> >>
> >>>
> >>> PCI DMA of 0x10000000-0x1fffffff is a legacy region from
> >>> Loongson-2E/2F, and be cancelled in Loongson-3's configuration.
> >>> In real hardware, there should be a default "big enough" address
> >>> window to catch illegal address, return 0 for read access.
> >>> Yes, there is "nothing" in 0x20000000-0x30000000, because it is
> >>> undocumented which means "reserved for internal usage".
> >>
> >> If it is reserved, then the guest shouldn't be trying to use it...
> > OK, this will be improved, but create_uniplemented_device() for every
> > small region seems not good (see above).
>
> "not good" -> why?
See above.

Huacai

