(librepcb_component 43be369c-7a79-49bd-888e-1ab90772193c
 (name "OR2")
 (description "Or2 gate")
 (keywords "digital.logic,or")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-07-31T16:06:57Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (schematic_only false)
 (default_value "{{PARTNUMBER or DEVICE}}")
 (prefix "U")
 (signal 04df8aeb-4f44-44a0-8e9f-79f7fcbaee07 (name "OUT") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (signal 1f4c86d3-0ba7-49ce-909b-c8d9d841e038 (name "A") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (signal a22eeed6-61ca-4548-81ff-e808a57267fc (name "B") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (variant f3c8ab04-2b39-4df0-bf2a-e192c416bd6c (norm "")
  (name "default")
  (description "")
  (gate d1782ff7-0fc4-40a2-bd0e-08014011e1a3
   (symbol 539f98ce-f367-43b0-9831-23f126c95700)
   (position 0.0 0.0) (rotation 0.0) (required true) (suffix "")
   (pin 46b557ac-188e-4e03-a7c3-7da5bb418b8e (signal 1f4c86d3-0ba7-49ce-909b-c8d9d841e038) (text none))
   (pin 5cdcbfee-a426-4eee-80f4-d7a1df73cc97 (signal 04df8aeb-4f44-44a0-8e9f-79f7fcbaee07) (text none))
   (pin 7cf4d658-4446-4996-b23f-d8e2ae321013 (signal a22eeed6-61ca-4548-81ff-e808a57267fc) (text none))
  )
 )
)
