ğŸš€ 5-Stage Pipelined RISC-V Processor
ğŸ§© Overview

This project implements a 32-bit RISC-V CPU in Verilog, featuring a 5-stage pipelined architecture â€” Fetch, Decode, Execute, Memory, Write-Back.
It supports RV32IMC instructions and can run C programs compiled using a standard RISC-V GCC toolchain.

The design focuses on correctness, clarity, and performance, with data forwarding and hazard detection to maintain pipeline efficiency.

âš™ï¸ Key Features
ğŸ§  ISA Support

RV32I â€“ Base Integer instructions

M â€“ Multiply and Divide

C â€“ Compressed instructions (reduces code size by ~30%)

ğŸ—ï¸ 5-Stage Pipeline

IF â€“ Instruction Fetch

ID â€“ Decode & Register Fetch

EX â€“ Execute / Address Calculation

MEM â€“ Memory Access

WB â€“ Write Back

ğŸ”„ Hazard Handling

Data Forwarding: Handles RAW hazards by forwarding data from EX/MEM stages.

Load-Use Detection: Stalls pipeline for one cycle when needed.

Branch Prediction: Branches resolved in Decode stage â†’ only one-cycle penalty.

ğŸ§± Architecture Components

Control Unit

Register File

ALU

Pipeline Registers

Forwarding & Hazard Detection Units

Instruction & Data Memory

ğŸ§° Tools & Requirements

RISC-V GCC Toolchain (riscv64-unknown-elf-gcc, objdump)

Verilog Simulator: Icarus Verilog (iverilog, vvp)

Build System: make
