
---------- Begin Simulation Statistics ----------
final_tick                                 1219489000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177060                       # Simulator instruction rate (inst/s)
host_mem_usage                                 862028                       # Number of bytes of host memory used
host_op_rate                                   179880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.48                       # Real time elapsed on the host
host_tick_rate                               21592136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10159353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001219                       # Number of seconds simulated
sim_ticks                                  1219489000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.922821                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1257145                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1258116                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1903                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1899609                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             146                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              136                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1935469                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11159                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5559657                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5577332                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1543                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1922758                       # Number of branches committed
system.cpu.commit.bw_lim_events                811096                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           33238                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000096                       # Number of instructions committed
system.cpu.commit.committedOps               10159447                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2351753                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.319946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.339939                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       313549     13.33%     13.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       492843     20.96%     34.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       333029     14.16%     48.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        37382      1.59%     50.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21834      0.93%     50.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3313      0.14%     51.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        75218      3.20%     54.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       263489     11.20%     65.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       811096     34.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2351753                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10907                       # Number of function calls committed.
system.cpu.commit.int_insts                   8219726                       # Number of committed integer instructions.
system.cpu.commit.loads                       2577573                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6883583     67.76%     67.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6246      0.06%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.04%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          16376      0.16%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.06%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         22517      0.22%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        22517      0.22%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2577573     25.37%     93.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616071      6.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10159447                       # Class of committed instruction
system.cpu.commit.refs                        3193644                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    147983                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10159353                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.243898                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.243898                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                116102                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   361                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1256071                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10207257                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   479085                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1698190                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1593                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1329                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 61815                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1935469                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    306489                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1896440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1096                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10059604                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3906                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.793557                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             458208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1268314                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        4.124514                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2356785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.336987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.444665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   577185     24.49%     24.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   251979     10.69%     35.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   178103      7.56%     42.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    73583      3.12%     45.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48213      2.05%     47.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    83458      3.54%     51.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    77506      3.29%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   216830      9.20%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   849928     36.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2356785                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        32592                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       323600                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       382437                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        17263                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       1651253                       # number of prefetches that crossed the page
system.cpu.idleCycles                           82194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2328                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1925420                       # Number of branches executed
system.cpu.iew.exec_nop                           124                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.179707                       # Inst execution rate
system.cpu.iew.exec_refs                      3216495                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     617141                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3850                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2585083                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               297                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               618721                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10192767                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2599354                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1915                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10194217                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1267                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1593                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1273                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           519                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              497                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16884                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7501                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2648                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1608                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            720                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12957566                       # num instructions consuming a value
system.cpu.iew.wb_count                      10174338                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.559199                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7245853                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.171556                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10175701                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12566744                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7564909                       # number of integer regfile writes
system.cpu.ipc                               4.100077                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         4.100077                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6896297     67.64%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6247      0.06%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    17      0.00%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.04%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               16376      0.16%     67.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.06%     67.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22519      0.22%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22519      0.22%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2071      0.02%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2085      0.02%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2600125     25.50%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              617465      6.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10196134                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       97779                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009590                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   61735     63.14%     63.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  326      0.33%     63.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 8      0.01%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18105     18.52%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17601     18.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10136472                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22541068                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10026198                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10076326                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10192577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10196134                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           33254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               186                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        34250                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2356785                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.326289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.346408                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              215224      9.13%      9.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               76301      3.24%     12.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              267325     11.34%     23.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              442909     18.79%     42.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              127242      5.40%     47.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              259939     11.03%     58.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              451652     19.16%     78.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              391663     16.62%     94.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              124530      5.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2356785                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.180493                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 157430                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             305948                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       148140                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            149595                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2962                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2063                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2585083                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              618721                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6425955                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  71882                       # number of misc regfile writes
system.cpu.numCycles                          2438979                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    5122                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              13290416                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  28803                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   510648                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15337                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              18738616                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10201957                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13343495                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1728208                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  31801                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1593                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                106260                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    53013                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12579384                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4954                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                244                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    309437                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           210405                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     11732978                       # The number of ROB reads
system.cpu.rob.rob_writes                    20390441                       # The number of ROB writes
system.cpu.timesIdled                            6257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   209622                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   96650                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        36933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        74902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                691                       # Transaction distribution
system.membus.trans_dist::ReadExReq               695                       # Transaction distribution
system.membus.trans_dist::ReadExResp              695                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           691                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        88704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   88704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1935                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1935    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1935                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2234000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7322500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             36517                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33311                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             903                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33327                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3190                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          549                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          549                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        99965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                112871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4264832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       488256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4753088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            37969                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000132                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  37964     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              37969                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           81671399                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6465896                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          49990500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 6807                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3296                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        25931                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36034                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6807                       # number of overall hits
system.l2.overall_hits::.cpu.data                3296                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        25931                       # number of overall hits
system.l2.overall_hits::total                   36034                       # number of overall hits
system.l2.demand_misses::.cpu.inst                589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                797                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1386                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               589                       # number of overall misses
system.l2.overall_misses::.cpu.data               797                       # number of overall misses
system.l2.overall_misses::total                  1386                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46475000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     60571500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        107046500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46475000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     60571500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       107046500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        25931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37420                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        25931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37420                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.079638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.194723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037039                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.079638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.194723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037039                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78904.923599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75999.372647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77234.126984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78904.923599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75999.372647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77234.126984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1386                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     52601001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     93186001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     52601001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     93186001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.079638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.194723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.079638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.194723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037039                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68904.923599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65998.746550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67233.766955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68904.923599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65998.746550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67233.766955                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3536                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3536                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        33306                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            33306                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        33306                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        33306                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   208                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 695                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     51978500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      51978500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.769657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.769657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74789.208633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74789.208633                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45028001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45028001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.769657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.769657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64788.490647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64788.490647                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        25931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46475000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46475000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        25931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33327                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.079638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78904.923599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78904.923599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.079638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68904.923599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68904.923599                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8593000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84245.098039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84245.098039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7573000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7573000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74245.098039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74245.098039                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          549                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             549                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          549                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           549                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          549                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          549                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10456500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10456500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19046.448087                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19046.448087                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1396.822606                       # Cycle average of tags in use
system.l2.tags.total_refs                       74348                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1496                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.697861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      98.728894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       562.876674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       735.217038                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.022437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042628                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045654                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    600672                       # Number of tag accesses
system.l2.tags.data_accesses                   600672                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          37696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              88704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1386                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          30911308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41827356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72738663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     30911308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30911308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         30911308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41827356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72738663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1386                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10275000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                36262500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7413.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26163.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1142                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.540984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.294252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.622177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           70     28.69%     28.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           60     24.59%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39     15.98%     69.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.28%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.87%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.28%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.87%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.82%     82.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43     17.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          244                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  88704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   88704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        72.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     72.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     437169500                       # Total gap between requests
system.mem_ctrls.avgGap                     315418.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 30911307.933076884598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41827355.556302681565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16334250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19928250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27732.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25004.08                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5754840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95883840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         53114310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        423556320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          579326265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.056573                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1100653500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     40560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     78275500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1078140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               573045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4141200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95883840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         87432870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        394656480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          583765575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        478.696876                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1025138000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     40560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    153791000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       298377                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           298377                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       298377                       # number of overall hits
system.cpu.icache.overall_hits::total          298377                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8112                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8112                       # number of overall misses
system.cpu.icache.overall_misses::total          8112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    157235489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157235489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    157235489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157235489                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       306489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       306489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       306489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       306489                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026468                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026468                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026468                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026468                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19383.073102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19383.073102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19383.073102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19383.073102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2510                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               238                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.546218                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             24725                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        33311                       # number of writebacks
system.cpu.icache.writebacks::total             33311                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          716                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          716                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          716                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        25931                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33327                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    135277991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    135277991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    135277991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    314601019                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    449879010                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024131                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024131                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024131                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108738                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18290.696458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18290.696458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18290.696458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12132.236281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13498.935098                       # average overall mshr miss latency
system.cpu.icache.replacements                  33311                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       298377                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          298377                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8112                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    157235489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157235489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       306489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       306489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19383.073102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19383.073102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          716                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    135277991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    135277991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18290.696458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18290.696458                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        25931                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        25931                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    314601019                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    314601019                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12132.236281                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12132.236281                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.990558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              331704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33327                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.953011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.919823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    14.070735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.119989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.879421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            646305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           646305                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3178106                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3178106                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3178128                       # number of overall hits
system.cpu.dcache.overall_hits::total         3178128                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        19576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19578                       # number of overall misses
system.cpu.dcache.overall_misses::total         19578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    656436489                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    656436489                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    656436489                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    656436489                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3197682                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3197682                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3197706                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3197706                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33532.718073                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33532.718073                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33529.292522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33529.292522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11583                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               605                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.145455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3536                       # number of writebacks
system.cpu.dcache.writebacks::total              3536                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        14936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14936                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14936                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4642                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4642                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    118663055                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    118663055                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    118825555                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    118825555                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001452                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25573.934267                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25573.934267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25597.922232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25597.922232                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3622                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2572515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2572515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    129072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    129072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2581657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2581657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14118.573616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14118.573616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45994500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45994500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14427.383940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14427.383940                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       605572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         605572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    509864430                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    509864430                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51558.745070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51558.745070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8982                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8982                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55713496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55713496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001474                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001474                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61426.125689                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61426.125689                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17500059                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17500059                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32110.200000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32110.200000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16955059                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16955059                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31110.200000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31110.200000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           973.864299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3182871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4642                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            685.668031                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   973.864299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1016                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6400256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6400256                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1219489000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1219489000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
