<stg><name>equalizer_Pipeline_Shift_Accumulate_Loop</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %accumulate = alloca i32 1

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 98, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %accumulate

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc46:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc46:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc46:2 %icmp_ln82 = icmp_eq  i7 %i_2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 98, i64 98, i64 98

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46:4 %br_ln82 = br i1 %icmp_ln82, void %for.inc46.split, void %for.end48.exitStub

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc46.split:4 %add_ln84 = add i7 %i_2, i7 127

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
for.inc46.split:5 %zext_ln84 = zext i7 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:6 %signal_shift_reg_addr = getelementptr i32 %signal_shift_reg, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="signal_shift_reg_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
for.inc46.split:7 %signal_shift_reg_load = load i7 %signal_shift_reg_addr

]]></Node>
<StgValue><ssdm name="signal_shift_reg_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc46.split:10 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="9">
<![CDATA[
for.inc46.split:11 %zext_ln85 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc46.split:12 %add_ln85 = add i64 %zext_ln85, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46.split:13 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln85, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="62">
<![CDATA[
for.inc46.split:14 %sext_ln85 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc46.split:15 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln85

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.split:20 %store_ln82 = store i7 %add_ln84, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.inc46.split:1 %zext_ln82 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
for.inc46.split:7 %signal_shift_reg_load = load i7 %signal_shift_reg_addr

]]></Node>
<StgValue><ssdm name="signal_shift_reg_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:8 %signal_shift_reg_addr_1 = getelementptr i32 %signal_shift_reg, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="signal_shift_reg_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc46.split:9 %store_ln84 = store i32 %signal_shift_reg_load, i7 %signal_shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="45" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="46" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="47" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc46.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="48" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc46.split:17 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="49" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.split:18 %mul_ln85 = mul i32 %gmem_addr_read, i32 %signal_shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln85"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end48.exitStub:0 %accumulate_load_1 = load i32 %accumulate

]]></Node>
<StgValue><ssdm name="accumulate_load_1"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end48.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %accumulate_out, i32 %accumulate_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.end48.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc46.split:0 %accumulate_load = load i32 %accumulate

]]></Node>
<StgValue><ssdm name="accumulate_load"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc46.split:2 %specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln83"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.split:3 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.split:19 %accumulate_1 = add i32 %mul_ln85, i32 %accumulate_load

]]></Node>
<StgValue><ssdm name="accumulate_1"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.split:21 %store_ln82 = store i32 %accumulate_1, i32 %accumulate

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.split:22 %br_ln82 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="87" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="88" name="accumulate_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="accumulate_out"/></StgValue>
</port>
<port id="89" name="signal_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="91" from="StgValue_90" to="accumulate" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_90" to="i" fromId="90" toId="15">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="95" from="gmem" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="16">
</dataflow>
<dataflow id="107" from="empty_1" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="109" from="empty_2" to="specinterface_ln0" fromId="108" toId="16">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="122" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="121" toId="17">
</dataflow>
<dataflow id="123" from="coefs" to="coefs_read" fromId="87" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln0" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="i" to="store_ln0" fromId="15" toId="18">
</dataflow>
<dataflow id="127" from="StgValue_98" to="store_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="128" from="accumulate" to="store_ln0" fromId="14" toId="19">
</dataflow>
<dataflow id="129" from="i" to="i_2" fromId="15" toId="21">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="gmem" to="specbitsmap_ln0" fromId="86" toId="22">
</dataflow>
<dataflow id="133" from="i_2" to="icmp_ln82" fromId="21" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_134" to="icmp_ln82" fromId="134" toId="23">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="136" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_138" to="empty" fromId="138" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_138" to="empty" fromId="138" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_138" to="empty" fromId="138" toId="24">
</dataflow>
<dataflow id="142" from="icmp_ln82" to="br_ln82" fromId="23" toId="25">
</dataflow>
<dataflow id="143" from="i_2" to="add_ln84" fromId="21" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln84" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="add_ln84" to="zext_ln84" fromId="26" toId="27">
</dataflow>
<dataflow id="147" from="signal_shift_reg" to="signal_shift_reg_addr" fromId="89" toId="28">
</dataflow>
<dataflow id="149" from="StgValue_148" to="signal_shift_reg_addr" fromId="148" toId="28">
</dataflow>
<dataflow id="150" from="zext_ln84" to="signal_shift_reg_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="151" from="signal_shift_reg_addr" to="signal_shift_reg_load" fromId="28" toId="29">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln" fromId="152" toId="30">
</dataflow>
<dataflow id="154" from="i_2" to="shl_ln" fromId="21" toId="30">
</dataflow>
<dataflow id="156" from="StgValue_155" to="shl_ln" fromId="155" toId="30">
</dataflow>
<dataflow id="157" from="shl_ln" to="zext_ln85" fromId="30" toId="31">
</dataflow>
<dataflow id="158" from="zext_ln85" to="add_ln85" fromId="31" toId="32">
</dataflow>
<dataflow id="159" from="coefs_read" to="add_ln85" fromId="17" toId="32">
</dataflow>
<dataflow id="161" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="160" toId="33">
</dataflow>
<dataflow id="162" from="add_ln85" to="trunc_ln1" fromId="32" toId="33">
</dataflow>
<dataflow id="164" from="StgValue_163" to="trunc_ln1" fromId="163" toId="33">
</dataflow>
<dataflow id="166" from="StgValue_165" to="trunc_ln1" fromId="165" toId="33">
</dataflow>
<dataflow id="167" from="trunc_ln1" to="sext_ln85" fromId="33" toId="34">
</dataflow>
<dataflow id="168" from="gmem" to="gmem_addr" fromId="86" toId="35">
</dataflow>
<dataflow id="169" from="sext_ln85" to="gmem_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="170" from="add_ln84" to="store_ln82" fromId="26" toId="36">
</dataflow>
<dataflow id="171" from="i" to="store_ln82" fromId="15" toId="36">
</dataflow>
<dataflow id="172" from="i_2" to="zext_ln82" fromId="21" toId="37">
</dataflow>
<dataflow id="173" from="signal_shift_reg_addr" to="signal_shift_reg_load" fromId="28" toId="38">
</dataflow>
<dataflow id="174" from="signal_shift_reg" to="signal_shift_reg_addr_1" fromId="89" toId="39">
</dataflow>
<dataflow id="175" from="StgValue_148" to="signal_shift_reg_addr_1" fromId="148" toId="39">
</dataflow>
<dataflow id="176" from="zext_ln82" to="signal_shift_reg_addr_1" fromId="37" toId="39">
</dataflow>
<dataflow id="177" from="signal_shift_reg_load" to="store_ln84" fromId="38" toId="40">
</dataflow>
<dataflow id="178" from="signal_shift_reg_addr_1" to="store_ln84" fromId="39" toId="40">
</dataflow>
<dataflow id="180" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="179" toId="41">
</dataflow>
<dataflow id="181" from="gmem_addr" to="gmem_load_req" fromId="35" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_90" to="gmem_load_req" fromId="90" toId="41">
</dataflow>
<dataflow id="183" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="179" toId="42">
</dataflow>
<dataflow id="184" from="gmem_addr" to="gmem_load_req" fromId="35" toId="42">
</dataflow>
<dataflow id="185" from="StgValue_90" to="gmem_load_req" fromId="90" toId="42">
</dataflow>
<dataflow id="186" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="179" toId="43">
</dataflow>
<dataflow id="187" from="gmem_addr" to="gmem_load_req" fromId="35" toId="43">
</dataflow>
<dataflow id="188" from="StgValue_90" to="gmem_load_req" fromId="90" toId="43">
</dataflow>
<dataflow id="189" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="179" toId="44">
</dataflow>
<dataflow id="190" from="gmem_addr" to="gmem_load_req" fromId="35" toId="44">
</dataflow>
<dataflow id="191" from="StgValue_90" to="gmem_load_req" fromId="90" toId="44">
</dataflow>
<dataflow id="192" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="179" toId="45">
</dataflow>
<dataflow id="193" from="gmem_addr" to="gmem_load_req" fromId="35" toId="45">
</dataflow>
<dataflow id="194" from="StgValue_90" to="gmem_load_req" fromId="90" toId="45">
</dataflow>
<dataflow id="195" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="179" toId="46">
</dataflow>
<dataflow id="196" from="gmem_addr" to="gmem_load_req" fromId="35" toId="46">
</dataflow>
<dataflow id="197" from="StgValue_90" to="gmem_load_req" fromId="90" toId="46">
</dataflow>
<dataflow id="198" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="179" toId="47">
</dataflow>
<dataflow id="199" from="gmem_addr" to="gmem_load_req" fromId="35" toId="47">
</dataflow>
<dataflow id="200" from="StgValue_90" to="gmem_load_req" fromId="90" toId="47">
</dataflow>
<dataflow id="202" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="201" toId="48">
</dataflow>
<dataflow id="203" from="gmem_addr" to="gmem_addr_read" fromId="35" toId="48">
</dataflow>
<dataflow id="204" from="gmem_addr_read" to="mul_ln85" fromId="48" toId="49">
</dataflow>
<dataflow id="205" from="signal_shift_reg_load" to="mul_ln85" fromId="38" toId="49">
</dataflow>
<dataflow id="206" from="accumulate" to="accumulate_load" fromId="14" toId="50">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecPipeline" to="specpipeline_ln83" fromId="207" toId="51">
</dataflow>
<dataflow id="209" from="StgValue_118" to="specpipeline_ln83" fromId="118" toId="51">
</dataflow>
<dataflow id="210" from="StgValue_98" to="specpipeline_ln83" fromId="98" toId="51">
</dataflow>
<dataflow id="211" from="StgValue_98" to="specpipeline_ln83" fromId="98" toId="51">
</dataflow>
<dataflow id="212" from="StgValue_98" to="specpipeline_ln83" fromId="98" toId="51">
</dataflow>
<dataflow id="213" from="empty_0" to="specpipeline_ln83" fromId="101" toId="51">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="214" toId="52">
</dataflow>
<dataflow id="217" from="empty_12" to="specloopname_ln12" fromId="216" toId="52">
</dataflow>
<dataflow id="218" from="mul_ln85" to="accumulate_1" fromId="49" toId="53">
</dataflow>
<dataflow id="219" from="accumulate_load" to="accumulate_1" fromId="50" toId="53">
</dataflow>
<dataflow id="220" from="accumulate_1" to="store_ln82" fromId="53" toId="54">
</dataflow>
<dataflow id="221" from="accumulate" to="store_ln82" fromId="14" toId="54">
</dataflow>
<dataflow id="222" from="accumulate" to="accumulate_load_1" fromId="14" toId="56">
</dataflow>
<dataflow id="224" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="223" toId="57">
</dataflow>
<dataflow id="225" from="accumulate_out" to="write_ln0" fromId="88" toId="57">
</dataflow>
<dataflow id="226" from="accumulate_load_1" to="write_ln0" fromId="56" toId="57">
</dataflow>
<dataflow id="227" from="icmp_ln82" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="228" from="icmp_ln82" to="StgValue_11" fromId="23" toId="11">
</dataflow>
</dataflows>


</stg>
