Classic Timing Analyzer report for sisau
Wed May 22 02:10:34 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzor_5'
 10. Clock Setup: 'senzon_1'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                            ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.362 ns                         ; senzor_2                                        ; Logica_miscare:inst6|dreapta           ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 27.438 ns                        ; Logica_miscare:inst6|count_ture[0]              ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.225 ns                        ; senzor_2                                        ; C_IN1_D2                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 9.103 ns                         ; senzor_5                                        ; debouncing:inst17|inst                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 98.29 MHz ( period = 10.174 ns ) ; count_ture:inst12|cifra_zeci[2]                 ; afisare_multiplexata:inst11|digit_2[2] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 276.63 MHz ( period = 3.615 ns ) ; Logica_miscare:inst6|count_ture[2]              ; Logica_miscare:inst6|count_ture[3]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 276.63 MHz ( period = 3.615 ns ) ; Logica_miscare:inst6|count_ture[2]              ; Logica_miscare:inst6|count_ture[3]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 276.63 MHz ( period = 3.615 ns ) ; Logica_miscare:inst6|count_ture[2]              ; Logica_miscare:inst6|count_ture[3]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 276.63 MHz ( period = 3.615 ns ) ; Logica_miscare:inst6|count_ture[2]              ; Logica_miscare:inst6|count_ture[3]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D4         ; clk        ; clk      ; 100          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                 ;                                        ;            ;          ; 100          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 98.29 MHz ( period = 10.174 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.751 ns                ;
; N/A                                     ; 98.31 MHz ( period = 10.172 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 98.33 MHz ( period = 10.170 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 98.58 MHz ( period = 10.144 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.733 ns                ;
; N/A                                     ; 98.60 MHz ( period = 10.142 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.731 ns                ;
; N/A                                     ; 98.62 MHz ( period = 10.140 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.729 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.389 ns                ;
; N/A                                     ; 102.06 MHz ( period = 9.798 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.387 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.385 ns                ;
; N/A                                     ; 103.06 MHz ( period = 9.703 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 103.08 MHz ( period = 9.701 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; 103.10 MHz ( period = 9.699 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.288 ns                ;
; N/A                                     ; 117.36 MHz ( period = 8.521 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.098 ns                ;
; N/A                                     ; 120.44 MHz ( period = 8.303 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 0.880 ns                ;
; N/A                                     ; 122.14 MHz ( period = 8.187 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 128.35 MHz ( period = 7.791 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.484 ns                ;
; N/A                                     ; 139.51 MHz ( period = 7.168 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.484 ns                ;
; N/A                                     ; 140.17 MHz ( period = 7.134 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 147.15 MHz ( period = 6.796 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_1[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.112 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_4[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 147.91 MHz ( period = 6.761 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_1[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; 150.22 MHz ( period = 6.657 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; 150.99 MHz ( period = 6.623 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 160.93 MHz ( period = 6.214 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_1[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.530 ns                ;
; N/A                                     ; 160.93 MHz ( period = 6.214 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.530 ns                ;
; N/A                                     ; 160.95 MHz ( period = 6.213 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_4[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.529 ns                ;
; N/A                                     ; 161.19 MHz ( period = 6.204 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_1[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; 161.86 MHz ( period = 6.178 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.490 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.668 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 200.96 MHz ( period = 4.976 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.306 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 205.68 MHz ( period = 4.862 ns )                    ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 2.214 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; Selectie_proba:inst1|reset_counter                                   ; debouncing:inst3|inst                                                ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A                                     ; 226.86 MHz ( period = 4.408 ns )                    ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.983 ns                ;
; N/A                                     ; 231.32 MHz ( period = 4.323 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.996 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 2.222 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; 242.60 MHz ( period = 4.122 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.985 ns                ;
; N/A                                     ; 245.76 MHz ( period = 4.069 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.733 ns                ;
; N/A                                     ; 245.94 MHz ( period = 4.066 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.978 ns                ;
; N/A                                     ; 248.57 MHz ( period = 4.023 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 253.94 MHz ( period = 3.938 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.559 ns                ;
; N/A                                     ; 254.84 MHz ( period = 3.924 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A                                     ; 255.04 MHz ( period = 3.921 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.833 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.572 ns                ;
; N/A                                     ; 257.20 MHz ( period = 3.888 ns )                    ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.728 ns                ;
; N/A                                     ; 257.60 MHz ( period = 3.882 ns )                    ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 268.31 MHz ( period = 3.727 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.474 ns                ;
; N/A                                     ; 268.67 MHz ( period = 3.722 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A                                     ; 269.32 MHz ( period = 3.713 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 274.20 MHz ( period = 3.647 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 274.35 MHz ( period = 3.645 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 274.57 MHz ( period = 3.642 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.557 ns                ;
; N/A                                     ; 274.80 MHz ( period = 3.639 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.554 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; 277.32 MHz ( period = 3.606 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.519 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 278.71 MHz ( period = 3.588 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 281.29 MHz ( period = 3.555 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.465 ns                ;
; N/A                                     ; 281.93 MHz ( period = 3.547 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.462 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 289.27 MHz ( period = 3.457 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; 289.27 MHz ( period = 3.457 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; 289.27 MHz ( period = 3.457 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.758 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.039 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; 313.68 MHz ( period = 3.188 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; 313.87 MHz ( period = 3.186 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 313.87 MHz ( period = 3.186 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 313.87 MHz ( period = 3.186 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.783 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.575 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.381 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[2]                                   ; intarziere_semnal:inst4|semnal_out                                   ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.105 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.449 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.458 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 6.955 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 6.934 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 6.944 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.298 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.348 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.151 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.307 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.848 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.272 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.496 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.788 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.787 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.450 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.782 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.522 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.441 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.406 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.405 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 6.980 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 6.956 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.698 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 6.941 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 6.935 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.677 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.340 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.337 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.081 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.295 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.285 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.263 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.247 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.216 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.961 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.207 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 276.63 MHz ( period = 3.615 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; 284.66 MHz ( period = 3.513 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 301.75 MHz ( period = 3.314 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; 331.67 MHz ( period = 3.015 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; 359.71 MHz ( period = 2.780 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.540 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 276.63 MHz ( period = 3.615 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; 284.66 MHz ( period = 3.513 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 301.75 MHz ( period = 3.314 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; 331.67 MHz ( period = 3.015 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; 359.71 MHz ( period = 2.780 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.540 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 276.63 MHz ( period = 3.615 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; 284.66 MHz ( period = 3.513 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 301.75 MHz ( period = 3.314 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; 331.67 MHz ( period = 3.015 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; 359.71 MHz ( period = 2.780 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.540 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 276.63 MHz ( period = 3.615 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.933 ns                ;
; N/A   ; 284.66 MHz ( period = 3.513 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 301.75 MHz ( period = 3.314 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 330.80 MHz ( period = 3.023 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; 331.67 MHz ( period = 3.015 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; 359.71 MHz ( period = 2.780 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.540 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|D4                                      ; clk        ; clk      ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|D3                                      ; clk        ; clk      ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|D3                                      ; clk        ; clk      ; None                       ; None                       ; 1.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|D4                                      ; clk        ; clk      ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|D2                                      ; clk        ; clk      ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|D1                                      ; clk        ; clk      ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|D2                                      ; clk        ; clk      ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|D1                                      ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|led1                                           ; clk        ; clk      ; None                       ; None                       ; 0.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|led1                                           ; clk        ; clk      ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                     ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 5.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 6.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 6.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|led2                                           ; clk        ; clk      ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|reset_counter                                  ; clk        ; clk      ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Selectie_proba:inst1|led3                                           ; clk        ; clk      ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 6.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 5.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 5.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 5.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 5.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 5.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 6.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 6.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                     ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 5.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 6.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 6.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 6.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 6.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 6.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 6.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 6.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 6.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 6.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 6.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 6.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 6.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 6.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 6.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 6.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 6.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 6.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 6.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 6.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|led3                                           ; clk        ; clk      ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 6.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 6.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 6.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 6.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 6.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 6.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 6.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|reset_counter                                  ; clk        ; clk      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Selectie_proba:inst1|led2                                           ; clk        ; clk      ; None                       ; None                       ; 1.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 7.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Logica_miscare:inst6|count_ture[2]                                  ; clk        ; clk      ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 7.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 7.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 7.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[0]                                  ; count_ture:inst12|cifra_unitati[0]                                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[0]                                     ; count_ture:inst12|cifra_zeci[0]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[2]                                     ; count_ture:inst12|cifra_zeci[2]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[1]                                     ; count_ture:inst12|cifra_zeci[1]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[3]                                     ; count_ture:inst12|cifra_zeci[3]                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[3]                                  ; count_ture:inst12|cifra_unitati[3]                                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[2]                                  ; count_ture:inst12|cifra_unitati[2]                                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[1]                                  ; count_ture:inst12|cifra_unitati[1]                                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 6.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]                              ; afisare_multiplexata:inst11|a                                       ; clk        ; clk      ; None                       ; None                       ; 7.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                     ; Logica_miscare:inst6|count_ture[2]                                  ; clk        ; clk      ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                     ; Logica_miscare:inst6|count_ture[3]                                  ; clk        ; clk      ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 7.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 7.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 7.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 7.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 7.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 7.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 7.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 7.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 7.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 7.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|f                                       ; clk        ; clk      ; None                       ; None                       ; 7.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|d                                       ; clk        ; clk      ; None                       ; None                       ; 7.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|c                                       ; clk        ; clk      ; None                       ; None                       ; 7.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 7.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                              ; afisare_multiplexata:inst11|g                                       ; clk        ; clk      ; None                       ; None                       ; 7.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                              ; afisare_multiplexata:inst11|b                                       ; clk        ; clk      ; None                       ; None                       ; 7.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                              ; afisare_multiplexata:inst11|e                                       ; clk        ; clk      ; None                       ; None                       ; 7.323 ns                 ;
+------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.362 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 5.219 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 5.151 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 5.008 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 4.561 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; 4.418 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; 2.942 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; 2.702 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; 2.671 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; 2.653 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; 2.592 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; 2.561 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; 2.422 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 2.413 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; 2.382 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; 2.352 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; 2.321 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; 2.321 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; 2.321 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; 2.321 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; 2.303 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; 2.290 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; 2.272 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; 2.182 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 2.163 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; 2.151 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; 2.081 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; 2.072 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 2.063 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; 2.050 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; 2.041 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 2.032 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; 2.032 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; 2.032 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; 2.032 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; 2.001 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; 1.971 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; 1.940 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; 1.923 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; 1.892 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; 1.832 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 1.813 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; 1.801 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 1.801 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 1.801 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; 1.801 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 1.792 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; 1.782 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; 1.770 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; 1.761 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; 1.700 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; 1.682 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; 1.651 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; 1.573 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; 1.561 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 1.542 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; 1.542 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; 1.542 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; 1.542 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; 1.530 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; 1.511 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; 1.451 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 1.420 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 1.411 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; 1.302 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; 1.271 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; 1.192 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; 1.180 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 1.161 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; 0.921 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -2.745 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -2.751 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; -2.751 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; -2.785 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; -2.864 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -4.114 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; -4.674 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A   ; None         ; -4.674 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A   ; None         ; -4.674 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; -4.674 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; -4.801 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; -4.807 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; -5.595 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -5.884 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -5.945 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -5.976 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -6.115 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -6.216 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -6.234 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -6.265 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -6.374 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -6.465 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -6.496 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -6.505 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -6.724 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -6.736 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -6.755 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -6.995 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -7.823 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -8.216 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -8.566 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -8.579 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -8.597 ns  ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -8.821 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -8.837 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 27.438 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 27.000 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 26.398 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 26.284 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 25.971 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 25.960 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 25.756 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.685 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.626 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.625 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.421 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 25.318 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.247 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.244 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.942 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.931 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 24.931 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.924 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 24.921 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 24.864 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.723 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.602 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.589 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 24.586 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.585 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.583 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 24.582 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 24.573 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 24.531 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.504 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.426 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 24.381 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.289 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.218 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.081 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.010 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.944 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.943 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.873 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.872 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.788 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.739 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.710 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.668 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.475 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.397 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.267 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.265 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 23.189 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.130 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.129 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.052 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.051 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.925 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.871 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 22.847 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 22.843 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 22.815 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 21.498 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 21.239 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 21.017 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 19.114 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.764 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.733 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.676 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.537 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.493 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.326 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.295 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.191 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.074 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.055 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.960 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.724 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.693 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.647 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.636 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.610 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.579 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.453 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.439 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.432 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.407 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 17.397 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 17.361 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.339 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.302 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.301 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.297 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.286 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.266 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.255 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.097 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.089 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.082 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.058 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.051 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.026 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.015 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.011 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.994 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.980 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.952 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.951 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.923 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.921 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.920 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.920 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.818 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.811 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.747 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.740 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.716 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.681 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.680 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.644 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.613 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.607 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.573 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.570 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.542 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.539 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.476 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.399 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.373 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.302 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.299 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.278 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.262 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.261 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.257 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.226 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.207 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.057 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.049 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.018 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.986 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.965 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.928 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.912 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.911 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.897 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.894 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.881 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.880 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.857 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.826 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.778 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.757 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.707 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.686 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.676 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.657 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.641 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.640 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.620 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.619 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.615 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.586 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.584 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.549 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.548 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.544 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.513 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.436 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.415 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.407 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.376 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.344 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.344 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.336 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.305 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.273 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.270 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.269 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.239 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.238 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.199 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.198 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.168 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.167 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.136 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.065 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.065 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.034 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 14.999 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.998 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.994 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 14.963 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 14.928 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.927 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.794 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.723 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.498 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.060 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.937 ns  ; Logica_miscare:inst6|stanga        ; C_IN1_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.908 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.697 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.627 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_3   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.225 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 14.912 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 14.907 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 14.594 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 14.470 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.469 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.369 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.127 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.126 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.931 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.545 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.370 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 13.107 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 12.932 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 12.860 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.742 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.518 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.465 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 12.464 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 12.429 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.158 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 11.816 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 11.441 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 11.099 ns       ; senzor_3 ; D_IN4_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 9.103 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.087 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; 8.863 ns  ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 8.845 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 8.832 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 8.824 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 8.801 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 8.584 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 8.561 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 8.553 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 8.530 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 8.482 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 8.203 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 8.180 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 8.153 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 8.089 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 7.913 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 7.882 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 7.861 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 7.621 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 7.590 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 7.532 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 7.240 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 5.073 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; 5.067 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; 4.940 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A           ; None        ; 4.940 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A           ; None        ; 4.940 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; 4.940 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; 4.380 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; 4.377 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; 3.130 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; 3.051 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; 3.017 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; 3.011 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; 0.500 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 0.477 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 0.260 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 0.237 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 0.229 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 0.206 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 0.150 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 0.127 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 0.119 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 0.096 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; -0.090 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; -0.113 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; -0.121 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; -0.121 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; -0.121 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; -0.121 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; -0.144 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; -0.144 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; -0.144 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; -0.144 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; -0.152 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; -0.171 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; -0.175 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; -0.361 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; -0.384 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; -0.392 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; -0.411 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; -0.415 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; -0.442 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; -0.463 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; -0.471 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; -0.494 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; -0.502 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; -0.521 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; -0.525 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; -0.552 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; -0.703 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; -0.734 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; -0.742 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; -0.761 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; -0.765 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; -0.792 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; -0.792 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; -0.792 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; -0.792 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; -0.813 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; -0.823 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; -0.844 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; -1.032 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; -1.053 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; -1.063 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; -1.084 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; -1.084 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; -1.084 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; -1.084 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; -1.115 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; -1.142 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; -1.173 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; -1.324 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; -1.355 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; -1.413 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; -1.434 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; -1.465 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; -1.705 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; -3.235 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -3.579 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A           ; None        ; -3.825 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A           ; None        ; -4.036 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A           ; None        ; -4.169 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A           ; None        ; -4.380 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 22 02:10:33 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[0]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[1]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal6~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|count_ture[2]~8" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[2]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12" as buffer
Info: Clock "clk" has Internal fmax of 98.29 MHz between source register "count_ture:inst12|cifra_zeci[2]" and destination register "afisare_multiplexata:inst11|digit_2[2]" (period= 10.174 ns)
    Info: + Longest register to register delay is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N9; Fanout = 5; REG Node = 'count_ture:inst12|cifra_zeci[2]'
        Info: 2: + IC(1.157 ns) + CELL(0.651 ns) = 1.808 ns; Loc. = LCCOMB_X20_Y5_N14; Fanout = 4; COMB Node = 'afisare_multiplexata:inst11|digit_2[2]~1'
        Info: 3: + IC(0.629 ns) + CELL(0.206 ns) = 2.643 ns; Loc. = LCCOMB_X21_Y5_N16; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|digit_2~4'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.751 ns; Loc. = LCFF_X21_Y5_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[2]'
        Info: Total cell delay = 0.965 ns ( 35.08 % )
        Info: Total interconnect delay = 1.786 ns ( 64.92 % )
    Info: - Smallest clock skew is -7.159 ns
        Info: + Shortest clock path from clock "clk" to destination register is 12.852 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.930 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.373 ns) + CELL(0.970 ns) = 5.273 ns; Loc. = LCFF_X7_Y5_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.446 ns) + CELL(0.970 ns) = 7.689 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.408 ns) + CELL(0.970 ns) = 9.067 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(1.097 ns) + CELL(0.970 ns) = 11.134 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(1.052 ns) + CELL(0.666 ns) = 12.852 ns; Loc. = LCFF_X21_Y5_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[2]'
            Info: Total cell delay = 6.616 ns ( 51.48 % )
            Info: Total interconnect delay = 6.236 ns ( 48.52 % )
        Info: - Longest clock path from clock "clk" to source register is 20.011 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.930 ns; Loc. = LCFF_X2_Y6_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(2.593 ns) + CELL(0.970 ns) = 6.493 ns; Loc. = LCFF_X13_Y11_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 7.856 ns; Loc. = LCFF_X13_Y11_N29; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.121 ns) + CELL(0.970 ns) = 9.947 ns; Loc. = LCFF_X9_Y11_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
            Info: 6: + IC(0.394 ns) + CELL(0.970 ns) = 11.311 ns; Loc. = LCFF_X9_Y11_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
            Info: 7: + IC(2.203 ns) + CELL(0.970 ns) = 14.484 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
            Info: 8: + IC(0.416 ns) + CELL(0.970 ns) = 15.870 ns; Loc. = LCFF_X25_Y11_N25; Fanout = 2; REG Node = 'debouncing:inst17|inst'
            Info: 9: + IC(0.492 ns) + CELL(0.647 ns) = 17.009 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; COMB Node = 'debouncing:inst17|inst3'
            Info: 10: + IC(1.497 ns) + CELL(0.000 ns) = 18.506 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'debouncing:inst17|inst3~clkctrl'
            Info: 11: + IC(0.839 ns) + CELL(0.666 ns) = 20.011 ns; Loc. = LCFF_X21_Y5_N9; Fanout = 5; REG Node = 'count_ture:inst12|cifra_zeci[2]'
            Info: Total cell delay = 9.203 ns ( 45.99 % )
            Info: Total interconnect delay = 10.808 ns ( 54.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" has Internal fmax of 276.63 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.615 ns)
    Info: + Longest register to register delay is 1.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.414 ns) + CELL(0.370 ns) = 0.784 ns; Loc. = LCCOMB_X17_Y8_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 1.933 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 0.782 ns ( 40.46 % )
        Info: Total interconnect delay = 1.151 ns ( 59.54 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 6.384 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.728 ns) + CELL(0.206 ns) = 2.879 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.824 ns) + CELL(0.624 ns) = 5.327 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(0.691 ns) + CELL(0.366 ns) = 6.384 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.141 ns ( 33.54 % )
            Info: Total interconnect delay = 4.243 ns ( 66.46 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 6.386 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.728 ns) + CELL(0.206 ns) = 2.879 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.824 ns) + CELL(0.624 ns) = 5.327 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(0.693 ns) + CELL(0.366 ns) = 6.386 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 2.141 ns ( 33.53 % )
            Info: Total interconnect delay = 4.245 ns ( 66.47 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.680 ns
Info: Clock "senzor_4" has Internal fmax of 276.63 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.615 ns)
    Info: + Longest register to register delay is 1.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.414 ns) + CELL(0.370 ns) = 0.784 ns; Loc. = LCCOMB_X17_Y8_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 1.933 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 0.782 ns ( 40.46 % )
        Info: Total interconnect delay = 1.151 ns ( 59.54 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 6.415 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.351 ns) + CELL(0.614 ns) = 2.910 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.824 ns) + CELL(0.624 ns) = 5.358 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(0.691 ns) + CELL(0.366 ns) = 6.415 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.549 ns ( 39.73 % )
            Info: Total interconnect delay = 3.866 ns ( 60.27 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 6.417 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.351 ns) + CELL(0.614 ns) = 2.910 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.824 ns) + CELL(0.624 ns) = 5.358 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(0.693 ns) + CELL(0.366 ns) = 6.417 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 2.549 ns ( 39.72 % )
            Info: Total interconnect delay = 3.868 ns ( 60.28 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.680 ns
Info: Clock "senzor_5" has Internal fmax of 276.63 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.615 ns)
    Info: + Longest register to register delay is 1.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.414 ns) + CELL(0.370 ns) = 0.784 ns; Loc. = LCCOMB_X17_Y8_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 1.933 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 0.782 ns ( 40.46 % )
        Info: Total interconnect delay = 1.151 ns ( 59.54 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 6.144 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.334 ns) + CELL(0.370 ns) = 2.639 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.824 ns) + CELL(0.624 ns) = 5.087 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(0.691 ns) + CELL(0.366 ns) = 6.144 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.295 ns ( 37.35 % )
            Info: Total interconnect delay = 3.849 ns ( 62.65 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 6.146 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.334 ns) + CELL(0.370 ns) = 2.639 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.824 ns) + CELL(0.624 ns) = 5.087 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(0.693 ns) + CELL(0.366 ns) = 6.146 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 2.295 ns ( 37.34 % )
            Info: Total interconnect delay = 3.851 ns ( 62.66 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.680 ns
Info: Clock "senzon_1" has Internal fmax of 276.63 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.615 ns)
    Info: + Longest register to register delay is 1.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.414 ns) + CELL(0.370 ns) = 0.784 ns; Loc. = LCCOMB_X17_Y8_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.370 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 1.933 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 0.782 ns ( 40.46 % )
        Info: Total interconnect delay = 1.151 ns ( 59.54 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 6.765 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.726 ns) + CELL(0.589 ns) = 3.260 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.824 ns) + CELL(0.624 ns) = 5.708 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(0.691 ns) + CELL(0.366 ns) = 6.765 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.524 ns ( 37.31 % )
            Info: Total interconnect delay = 4.241 ns ( 62.69 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 6.767 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.726 ns) + CELL(0.589 ns) = 3.260 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.824 ns) + CELL(0.624 ns) = 5.708 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(0.693 ns) + CELL(0.366 ns) = 6.767 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 2.524 ns ( 37.30 % )
            Info: Total interconnect delay = 4.243 ns ( 62.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.680 ns
Warning: Circuit may not operate. Detected 100 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst11|generator_adresa[0]" and destination pin or register "afisare_multiplexata:inst11|D4" for clock "clk" (Hold time is 3.562 ns)
    Info: + Largest clock skew is 4.324 ns
        Info: + Longest clock path from clock "clk" to destination register is 17.605 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.930 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.373 ns) + CELL(0.970 ns) = 5.273 ns; Loc. = LCFF_X7_Y5_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.446 ns) + CELL(0.970 ns) = 7.689 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.408 ns) + CELL(0.970 ns) = 9.067 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(1.097 ns) + CELL(0.970 ns) = 11.134 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(4.956 ns) + CELL(0.000 ns) = 16.090 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12~clkctrl'
            Info: 8: + IC(0.849 ns) + CELL(0.666 ns) = 17.605 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|D4'
            Info: Total cell delay = 6.616 ns ( 37.58 % )
            Info: Total interconnect delay = 10.989 ns ( 62.42 % )
        Info: - Shortest clock path from clock "clk" to source register is 13.281 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.930 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.373 ns) + CELL(0.970 ns) = 5.273 ns; Loc. = LCFF_X7_Y5_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.446 ns) + CELL(0.970 ns) = 7.689 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.408 ns) + CELL(0.970 ns) = 9.067 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(1.097 ns) + CELL(0.970 ns) = 11.134 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(1.481 ns) + CELL(0.666 ns) = 13.281 ns; Loc. = LCFF_X22_Y3_N29; Fanout = 11; REG Node = 'afisare_multiplexata:inst11|generator_adresa[0]'
            Info: Total cell delay = 6.616 ns ( 49.82 % )
            Info: Total interconnect delay = 6.665 ns ( 50.18 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.764 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N29; Fanout = 11; REG Node = 'afisare_multiplexata:inst11|generator_adresa[0]'
        Info: 2: + IC(0.454 ns) + CELL(0.202 ns) = 0.656 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|Decoder0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.764 ns; Loc. = LCFF_X22_Y3_N1; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|D4'
        Info: Total cell delay = 0.310 ns ( 40.58 % )
        Info: Total interconnect delay = 0.454 ns ( 59.42 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.362 ns
    Info: + Longest pin to register delay is 7.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(6.053 ns) + CELL(0.624 ns) = 7.622 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.569 ns ( 20.59 % )
        Info: Total interconnect delay = 6.053 ns ( 79.41 % )
    Info: + Micro setup delay of destination is 0.982 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 3.242 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(1.353 ns) + CELL(0.370 ns) = 2.668 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 3.242 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 46.92 % )
        Info: Total interconnect delay = 1.721 ns ( 53.08 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Logica_miscare:inst6|count_ture[0]" is 27.438 ns
    Info: + Longest clock path from clock "clk" to source register is 14.609 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.930 ns; Loc. = LCFF_X2_Y6_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(2.593 ns) + CELL(0.970 ns) = 6.493 ns; Loc. = LCFF_X13_Y11_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 7.856 ns; Loc. = LCFF_X13_Y11_N29; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.711 ns) + CELL(0.970 ns) = 10.537 ns; Loc. = LCFF_X17_Y10_N29; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.430 ns) + CELL(0.206 ns) = 11.173 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.037 ns) + CELL(0.970 ns) = 13.180 ns; Loc. = LCFF_X17_Y8_N21; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 8: + IC(0.482 ns) + CELL(0.370 ns) = 14.032 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
        Info: 9: + IC(0.371 ns) + CELL(0.206 ns) = 14.609 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: Total cell delay = 6.732 ns ( 46.08 % )
        Info: Total interconnect delay = 7.877 ns ( 53.92 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.829 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(1.807 ns) + CELL(0.646 ns) = 2.453 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~0'
        Info: 3: + IC(1.053 ns) + CELL(0.650 ns) = 4.156 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(1.862 ns) + CELL(0.651 ns) = 6.669 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
        Info: 5: + IC(2.924 ns) + CELL(3.236 ns) = 12.829 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.183 ns ( 40.40 % )
        Info: Total interconnect delay = 7.646 ns ( 59.60 % )
Info: Longest tpd from source pin "senzor_2" to destination pin "C_IN1_D2" is 15.225 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
    Info: 2: + IC(6.055 ns) + CELL(0.589 ns) = 7.589 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
    Info: 3: + IC(1.762 ns) + CELL(0.370 ns) = 9.721 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~1'
    Info: 4: + IC(2.268 ns) + CELL(3.236 ns) = 15.225 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'C_IN1_D2'
    Info: Total cell delay = 5.140 ns ( 33.76 % )
    Info: Total interconnect delay = 10.085 ns ( 66.24 % )
Info: th for register "debouncing:inst17|inst" (data pin = "senzor_5", clock pin = "clk") is 9.103 ns
    Info: + Longest clock path from clock "clk" to destination register is 15.566 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.860 ns) + CELL(0.970 ns) = 2.930 ns; Loc. = LCFF_X2_Y6_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(2.593 ns) + CELL(0.970 ns) = 6.493 ns; Loc. = LCFF_X13_Y11_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 7.856 ns; Loc. = LCFF_X13_Y11_N29; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.121 ns) + CELL(0.970 ns) = 9.947 ns; Loc. = LCFF_X9_Y11_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
        Info: 6: + IC(0.394 ns) + CELL(0.970 ns) = 11.311 ns; Loc. = LCFF_X9_Y11_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
        Info: 7: + IC(2.203 ns) + CELL(0.970 ns) = 14.484 ns; Loc. = LCFF_X25_Y11_N3; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
        Info: 8: + IC(0.416 ns) + CELL(0.666 ns) = 15.566 ns; Loc. = LCFF_X25_Y11_N25; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 7.586 ns ( 48.73 % )
        Info: Total interconnect delay = 7.980 ns ( 51.27 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.769 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
        Info: 2: + IC(1.334 ns) + CELL(0.370 ns) = 2.639 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
        Info: 3: + IC(3.670 ns) + CELL(0.460 ns) = 6.769 ns; Loc. = LCFF_X25_Y11_N25; Fanout = 2; REG Node = 'debouncing:inst17|inst'
        Info: Total cell delay = 1.765 ns ( 26.07 % )
        Info: Total interconnect delay = 5.004 ns ( 73.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed May 22 02:10:34 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


