
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017396                       # Number of seconds simulated
sim_ticks                                 17395505406                       # Number of ticks simulated
final_tick                                17395505406                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72149                       # Simulator instruction rate (inst/s)
host_op_rate                                   118592                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101301564                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   171.72                       # Real time elapsed on the host
sim_insts                                    12389443                       # Number of instructions simulated
sim_ops                                      20364675                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19097                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3973440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          66286548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70259988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3973440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3973440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3973440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66286548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70259988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38493                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17395415361                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    725.764566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   535.268236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.244326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          196     11.65%     11.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          143      8.50%     20.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           95      5.65%     25.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      3.80%     29.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      3.03%     32.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           53      3.15%     35.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          165      9.81%     45.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      2.32%     47.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          876     52.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1682                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3973440.172434390057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66286547.765509635210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36474844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    527248934                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33773.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29263.97                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    205655028                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               563723778                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10768.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29518.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        70.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17409                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     910897.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6154680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3267495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66644760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         100800960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            129245790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5434080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       408862140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        33323040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3874662720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4628395665                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            266.068479                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          17097889501                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5679341                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      42640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  16114514760                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     86770308                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     249246610                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    896654387                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5897640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3115695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69707820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         104488800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            134218470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6127200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       438721590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23412960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3859329420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4645019595                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            267.024124                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          17084705628                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6935286                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  16062131380                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     60965348                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     259152307                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    962121085                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2350651                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2350651                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7668                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2334088                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1738                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                414                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2334088                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2295470                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            38618                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3921                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      190209                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212821                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1955                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41088                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      170387                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         26080219                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             199485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12652442                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2350651                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2297208                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25808591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15470                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           417                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    170326                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2340                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           26016437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.801630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.351710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23203163     89.19%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7676      0.03%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12023      0.05%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70670      0.27%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   230104      0.88%     90.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69994      0.27%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17874      0.07%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5272      0.02%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2399661      9.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26016437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090132                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.485136                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   902582                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22483166                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    714641                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1908313                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7735                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20770472                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7735                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1348835                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7037915                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2402                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2159141                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15460409                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20732453                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2018                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  58269                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    256                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14952093                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30008710                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51290396                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28080535                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4392013                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547072                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   461638                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 93                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             67                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9533628                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               200913                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217292                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1007                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              195                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20670304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 133                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20577128                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2440                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          305761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       422043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             89                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      26016437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.790928                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.797754                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20712483     79.61%     79.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              884250      3.40%     83.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1004164      3.86%     86.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              238071      0.92%     87.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              639316      2.46%     90.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1097930      4.22%     94.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1219172      4.69%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              160017      0.62%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61034      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26016437                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   33941     13.35%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78132     30.74%     44.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78129     30.74%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62500     24.59%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    885      0.35%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   502      0.20%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                24      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               50      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3869      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16659140     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1231      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1225      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 315      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500492      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126124      0.61%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126241      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750689      3.65%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                353      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                66703      0.32%     88.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213225     10.76%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127037      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            478      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20577128                       # Type of FU issued
system.cpu.iq.rate                           0.788994                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      254163                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012352                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63194702                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18961382                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18541808                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232594                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2014857                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006087                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18601757                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225665                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2447                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        39532                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8713                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7735                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  348160                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6612798                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20670437                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               349                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                200913                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217292                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    981                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6611604                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2390                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7466                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9856                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20560188                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                190142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16940                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2402958                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2305948                       # Number of branches executed
system.cpu.iew.exec_stores                    2212816                       # Number of stores executed
system.cpu.iew.exec_rate                     0.788344                       # Inst execution rate
system.cpu.iew.wb_sent                       20552565                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20547895                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11840718                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17899108                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.787873                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.661526                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          306910                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7705                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25970784                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.784138                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.855562                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20702612     79.72%     79.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       816982      3.15%     82.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1006595      3.88%     86.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1027085      3.95%     90.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37403      0.14%     90.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1566295      6.03%     96.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18523      0.07%     96.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1289      0.00%     96.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       794000      3.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25970784                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389443                       # Number of instructions committed
system.cpu.commit.committedOps               20364675                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369960                       # Number of memory references committed
system.cpu.commit.loads                        161381                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486083                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488742     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35571      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208195     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364675                       # Class of committed instruction
system.cpu.commit.bw_lim_events                794000                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45848369                       # The number of ROB reads
system.cpu.rob.rob_writes                    41389314                       # The number of ROB writes
system.cpu.timesIdled                             647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           63782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389443                       # Number of Instructions Simulated
system.cpu.committedOps                      20364675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.105036                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.105036                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.475051                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.475051                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27773159                       # number of integer regfile reads
system.cpu.int_regfile_writes                14027093                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384464                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005223                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11547066                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13737494                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7033909                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.982335                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2335761                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            783917                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.979602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.982335                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          896                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19940973                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19940973                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       108975                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          108975                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1442869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1442869                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1551844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1551844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1551844                       # number of overall hits
system.cpu.dcache.overall_hits::total         1551844                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        77078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77078                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       765710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       765710                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       842788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         842788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       842788                       # number of overall misses
system.cpu.dcache.overall_misses::total        842788                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1907982181                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1907982181                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14763737513                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14763737513                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16671719694                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16671719694                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16671719694                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16671719694                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       186053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       186053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2394632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2394632                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2394632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2394632                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.414280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.414280                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346698                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.351949                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.351949                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.351949                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.351949                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24753.913970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24753.913970                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19281.108400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19281.108400                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19781.629181                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19781.629181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19781.629181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19781.629181                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10545                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          328                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               197                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.527919                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.230769                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       781146                       # number of writebacks
system.cpu.dcache.writebacks::total            781146                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58865                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58865                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58871                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58871                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18213                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18213                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       765704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       765704                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       783917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       783917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       783917                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       783917                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    435930523                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    435930523                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13741957545                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13741957545                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14177888068                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14177888068                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14177888068                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14177888068                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.097891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.097891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.327364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.327364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.327364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.327364                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23935.130017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23935.130017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17946.827423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17946.827423                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18085.955615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18085.955615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18085.955615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18085.955615                       # average overall mshr miss latency
system.cpu.dcache.replacements                 782893                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           756.417222                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              169954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1093                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            155.493138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   756.417222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.738689                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.738689                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          847                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          629                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.827148                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            341745                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           341745                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       168861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          168861                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       168861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           168861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       168861                       # number of overall hits
system.cpu.icache.overall_hits::total          168861                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1465                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1465                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1465                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1465                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1465                       # number of overall misses
system.cpu.icache.overall_misses::total          1465                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    127740503                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127740503                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    127740503                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127740503                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    127740503                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127740503                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       170326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       170326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       170326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       170326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       170326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       170326                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008601                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008601                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008601                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87194.882594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87194.882594                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87194.882594                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87194.882594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87194.882594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87194.882594                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          372                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          372                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          372                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          372                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          372                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          372                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1093                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1093                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1093                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1093                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1093                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1093                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97744180                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97744180                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97744180                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97744180                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97744180                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97744180                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006417                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006417                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006417                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006417                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89427.429094                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89427.429094                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89427.429094                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89427.429094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89427.429094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89427.429094                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17724.978697                       # Cycle average of tags in use
system.l2.tags.total_refs                     1568142                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     82.114573                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       858.214033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16866.764664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.514733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.540923                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18857                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582794                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12564241                       # Number of tag accesses
system.l2.tags.data_accesses                 12564241                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       781146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           781146                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              244                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            749633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                749633                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16266                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               765899                       # number of demand (read+write) hits
system.l2.demand_hits::total                   765912                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data              765899                       # number of overall hits
system.l2.overall_hits::total                  765912                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16071                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1080                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1947                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1080                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18018                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19098                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1080                       # number of overall misses
system.l2.overall_misses::.cpu.data             18018                       # number of overall misses
system.l2.overall_misses::total                 19098                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1339750874                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1339750874                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95357655                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95357655                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    171586417                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    171586417                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     95357655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1511337291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1606694946                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95357655                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1511337291                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1606694946                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       781146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       781146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          244                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        765704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            765704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           783917                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               785010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          783917                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              785010                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.020989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020989                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988106                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.106902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.106902                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.988106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.022985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.022985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024328                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83364.499658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83364.499658                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88294.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88294.125000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88128.616846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88128.616846                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 88294.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83879.303530                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84128.963556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88294.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83879.303530                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84128.963556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16071                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1080                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1080                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1946                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19097                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1125363734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1125363734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80950455                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80950455                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    145023809                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    145023809                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     80950455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1270387543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1351337998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80950455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1270387543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1351337998                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.020989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.106847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.106847                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.022983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024327                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.022983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024327                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70024.499658                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70024.499658                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74954.125000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74954.125000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74524.053957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74524.053957                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74954.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70510.492479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70761.794942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74954.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70510.492479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70761.794942                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3026                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16071                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3026                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19097                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12737699                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           74494046                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1568149                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       783144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17395505406                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       781146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1747                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           765704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          765704                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1093                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2350727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2353159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    100164032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              100249728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           785010                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003743                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 784999    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             785010                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2088332311                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2187093                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1568618583                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
