ModuleName week04third
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 16 ,Y1: 96 ,X2: 48 ,Y2: 96
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 64 ,X2: 176 ,Y2: 64
Edge X1: 168 ,Y1: 64 ,X2: 168 ,Y2: 96
Edge X1: 160 ,Y1: 96 ,X2: 168 ,Y2: 96
Edge X1: 168 ,Y1: 96 ,X2: 184 ,Y2: 96
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 64 ,X2: 312 ,Y2: 64
Edge X1: 304 ,Y1: 64 ,X2: 304 ,Y2: 96
Edge X1: 296 ,Y1: 96 ,X2: 304 ,Y2: 96
Edge X1: 304 ,Y1: 96 ,X2: 320 ,Y2: 96
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 440 ,Y1: 64 ,X2: 448 ,Y2: 64
Edge X1: 440 ,Y1: 64 ,X2: 440 ,Y2: 96
Edge X1: 432 ,Y1: 96 ,X2: 440 ,Y2: 96
Edge X1: 440 ,Y1: 96 ,X2: 472 ,Y2: 96
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 584 ,Y1: 96 ,X2: 632 ,Y2: 96
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 144 ,X2: 472 ,Y2: 216
Edge X1: 320 ,Y1: 216 ,X2: 472 ,Y2: 216
Edge X1: 320 ,Y1: 144 ,X2: 320 ,Y2: 216
Edge X1: 184 ,Y1: 216 ,X2: 320 ,Y2: 216
Edge X1: 184 ,Y1: 144 ,X2: 184 ,Y2: 216
Edge X1: 48 ,Y1: 216 ,X2: 184 ,Y2: 216
Edge X1: 16 ,Y1: 216 ,X2: 48 ,Y2: 216
Edge X1: 48 ,Y1: 144 ,X2: 48 ,Y2: 216
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 192 ,X2: 528 ,Y2: 256
Edge X1: 376 ,Y1: 256 ,X2: 528 ,Y2: 256
Edge X1: 376 ,Y1: 192 ,X2: 376 ,Y2: 256
Edge X1: 240 ,Y1: 256 ,X2: 376 ,Y2: 256
Edge X1: 240 ,Y1: 192 ,X2: 240 ,Y2: 256
Edge X1: 104 ,Y1: 256 ,X2: 240 ,Y2: 256
Edge X1: 16 ,Y1: 256 ,X2: 104 ,Y2: 256
Edge X1: 104 ,Y1: 192 ,X2: 104 ,Y2: 256
End
Branches
End
End
Ports
Port Left: 16 Top: 216 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 16 Top: 96 ,Orientation: 0
Portname: Din ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 16 Top: 256 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 632 Top: 96 ,Orientation: 0
Portname: Q0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 448 Top: 64 ,Orientation: 0
Portname: Q1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 312 Top: 64 ,Orientation: 0
Portname: Q2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 64 ,Orientation: 0
Portname: Q3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 72 Top: 88
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 208 Top: 88
Name: s1
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 344 Top: 88
Name: s2
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 496 Top: 88
Name: s3
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
End
Texts
End
Links
End
