###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       125585   # Number of WRITE/WRITEP commands
num_reads_done                 =      1515843   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1177786   # Number of read row buffer hits
num_read_cmds                  =      1515839   # Number of READ/READP commands
num_writes_done                =       125605   # Number of read requests issued
num_write_row_hits             =        81607   # Number of write row buffer hits
num_act_cmds                   =       384846   # Number of ACT commands
num_pre_cmds                   =       384818   # Number of PRE commands
num_ondemand_pres              =       358788   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9479279   # Cyles of rank active rank.0
rank_active_cycles.1           =      9272452   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       520721   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       727548   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1539954   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        40659   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12141   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8476   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7076   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4934   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4033   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2468   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1727   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1440   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18555   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           18   # Write cmd latency (cycles)
write_latency[40-59]           =           22   # Write cmd latency (cycles)
write_latency[60-79]           =           68   # Write cmd latency (cycles)
write_latency[80-99]           =          144   # Write cmd latency (cycles)
write_latency[100-119]         =          210   # Write cmd latency (cycles)
write_latency[120-139]         =          347   # Write cmd latency (cycles)
write_latency[140-159]         =          489   # Write cmd latency (cycles)
write_latency[160-179]         =          674   # Write cmd latency (cycles)
write_latency[180-199]         =          915   # Write cmd latency (cycles)
write_latency[200-]            =       122696   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       347153   # Read request latency (cycles)
read_latency[40-59]            =       144828   # Read request latency (cycles)
read_latency[60-79]            =       161846   # Read request latency (cycles)
read_latency[80-99]            =       101407   # Read request latency (cycles)
read_latency[100-119]          =        82606   # Read request latency (cycles)
read_latency[120-139]          =        72553   # Read request latency (cycles)
read_latency[140-159]          =        57648   # Read request latency (cycles)
read_latency[160-179]          =        48419   # Read request latency (cycles)
read_latency[180-199]          =        41192   # Read request latency (cycles)
read_latency[200-]             =       458183   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   6.2692e+08   # Write energy
read_energy                    =  6.11186e+09   # Read energy
act_energy                     =  1.05294e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.49946e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.49223e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91507e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78601e+09   # Active standby energy rank.1
average_read_latency           =      223.438   # Average read request latency (cycles)
average_interarrival           =      6.09204   # Average request interarrival latency (cycles)
total_energy                   =  2.07966e+10   # Total energy (pJ)
average_power                  =      2079.66   # Average power (mW)
average_bandwidth              =       14.007   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       127968   # Number of WRITE/WRITEP commands
num_reads_done                 =      1576822   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1223430   # Number of read row buffer hits
num_read_cmds                  =      1576823   # Number of READ/READP commands
num_writes_done                =       127988   # Number of read requests issued
num_write_row_hits             =        82336   # Number of write row buffer hits
num_act_cmds                   =       402137   # Number of ACT commands
num_pre_cmds                   =       402107   # Number of PRE commands
num_ondemand_pres              =       376178   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9417381   # Cyles of rank active rank.0
rank_active_cycles.1           =      9348216   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       582619   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       651784   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1603912   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        41355   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12040   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8541   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7228   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4670   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3812   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2299   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1485   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1415   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18099   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           16   # Write cmd latency (cycles)
write_latency[60-79]           =           46   # Write cmd latency (cycles)
write_latency[80-99]           =           90   # Write cmd latency (cycles)
write_latency[100-119]         =          175   # Write cmd latency (cycles)
write_latency[120-139]         =          231   # Write cmd latency (cycles)
write_latency[140-159]         =          313   # Write cmd latency (cycles)
write_latency[160-179]         =          452   # Write cmd latency (cycles)
write_latency[180-199]         =          645   # Write cmd latency (cycles)
write_latency[200-]            =       125985   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       330705   # Read request latency (cycles)
read_latency[40-59]            =       140655   # Read request latency (cycles)
read_latency[60-79]            =       160586   # Read request latency (cycles)
read_latency[80-99]            =       101525   # Read request latency (cycles)
read_latency[100-119]          =        83915   # Read request latency (cycles)
read_latency[120-139]          =        74373   # Read request latency (cycles)
read_latency[140-159]          =        60249   # Read request latency (cycles)
read_latency[160-179]          =        51085   # Read request latency (cycles)
read_latency[180-199]          =        44144   # Read request latency (cycles)
read_latency[200-]             =       529580   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.38816e+08   # Write energy
read_energy                    =  6.35775e+09   # Read energy
act_energy                     =  1.10025e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.79657e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.12856e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87645e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83329e+09   # Active standby energy rank.1
average_read_latency           =      258.392   # Average read request latency (cycles)
average_interarrival           =      5.86551   # Average request interarrival latency (cycles)
total_energy                   =  2.11037e+10   # Total energy (pJ)
average_power                  =      2110.37   # Average power (mW)
average_bandwidth              =      14.5477   # Average bandwidth
