--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_P123
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rx_P97      |    0.244(R)|      FAST  |    0.625(R)|      SLOW  |clk_P123_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_P123 to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
common_seg_FPGA<0>|         6.958(R)|      SLOW  |         3.560(R)|      FAST  |clk_P123_BUFGP    |   0.000|
common_seg_FPGA<1>|         6.883(R)|      SLOW  |         3.518(R)|      FAST  |clk_P123_BUFGP    |   0.000|
common_seg_FPGA<2>|         6.757(R)|      SLOW  |         3.414(R)|      FAST  |clk_P123_BUFGP    |   0.000|
common_seg_FPGA<3>|         7.524(R)|      SLOW  |         3.866(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7_FPGA<0>      |         6.888(R)|      SLOW  |         3.497(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7_FPGA<1>      |         7.142(R)|      SLOW  |         3.677(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7_FPGA<2>      |         7.914(R)|      SLOW  |         4.138(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7_FPGA<3>      |         7.950(R)|      SLOW  |         4.159(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7_FPGA<4>      |         8.284(R)|      SLOW  |         4.343(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7_FPGA<5>      |         8.022(R)|      SLOW  |         4.231(R)|      FAST  |clk_P123_BUFGP    |   0.000|
seg7_FPGA<6>      |         7.863(R)|      SLOW  |         4.124(R)|      FAST  |clk_P123_BUFGP    |   0.000|
tx_P98            |         7.203(R)|      SLOW  |         3.729(R)|      FAST  |clk_P123_BUFGP    |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_P123       |    4.563|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ng_SW_P121     |MN0_P95        |    7.897|
---------------+---------------+---------+


Analysis completed Thu Dec 17 14:12:16 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4593 MB



