INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Excercies/ram with simulation/ram with simulation.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Excercies/ram with simulation/ram with simulation.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
