{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670298129612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670298129612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 11:42:09 2022 " "Processing started: Tue Dec 06 11:42:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670298129612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670298129612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StaticLED -c StaticLED " "Command: quartus_map --read_settings_files=on --write_settings_files=off StaticLED -c StaticLED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670298129612 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670298129804 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "StaticLED.v(48) " "Verilog HDL warning at StaticLED.v(48): extended using \"x\" or \"z\"" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1670298129835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StaticLED.v(80) " "Verilog HDL information at StaticLED.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1670298129835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staticled.v 3 3 " "Found 3 design units, including 3 entities, in source file staticled.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod1HzClock " "Found entity 1: mod1HzClock" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670298129835 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder " "Found entity 2: encoder" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670298129835 ""} { "Info" "ISGN_ENTITY_NAME" "3 StaticLED " "Found entity 3: StaticLED" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670298129835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670298129835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StaticLED " "Elaborating entity \"StaticLED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670298129851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StaticLED.v(82) " "Verilog HDL assignment warning at StaticLED.v(82): truncated value with size 32 to match size of target (4)" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670298129851 "|StaticLED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:coder " "Elaborating entity \"encoder\" for hierarchy \"encoder:coder\"" {  } { { "StaticLED.v" "coder" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670298129854 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segOut\[7\] GND " "Pin \"segOut\[7\]\" is stuck at GND" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|segOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[0\] GND " "Pin \"digOut\[0\]\" is stuck at GND" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|digOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[1\] VCC " "Pin \"digOut\[1\]\" is stuck at VCC" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|digOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[2\] VCC " "Pin \"digOut\[2\]\" is stuck at VCC" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|digOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[3\] VCC " "Pin \"digOut\[3\]\" is stuck at VCC" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|digOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[4\] VCC " "Pin \"digOut\[4\]\" is stuck at VCC" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|digOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[5\] VCC " "Pin \"digOut\[5\]\" is stuck at VCC" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|digOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[6\] VCC " "Pin \"digOut\[6\]\" is stuck at VCC" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|digOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digOut\[7\] VCC " "Pin \"digOut\[7\]\" is stuck at VCC" {  } { { "StaticLED.v" "" { Text "C:/Users/suxto/Documents/FPGA/StaticLED/StaticLED.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670298130065 "|StaticLED|digOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670298130065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670298130121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/suxto/Documents/FPGA/StaticLED/output_files/StaticLED.map.smsg " "Generated suppressed messages file C:/Users/suxto/Documents/FPGA/StaticLED/output_files/StaticLED.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670298130196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670298130284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670298130284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670298130303 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670298130303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670298130303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670298130303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670298130316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 11:42:10 2022 " "Processing ended: Tue Dec 06 11:42:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670298130316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670298130316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670298130316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670298130316 ""}
