// Seed: 3349437991
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2,
    output wire id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply1 id_8
);
  int id_10;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    input supply0 id_8,
    output supply0 id_9,
    output wor id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    input wand id_15,
    input tri1 id_16,
    input wor id_17,
    input uwire id_18,
    output tri1 id_19,
    output uwire id_20
);
  logic id_22;
  logic [-1 : 1] id_23;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_19,
      id_10,
      id_11,
      id_0,
      id_13,
      id_19,
      id_18
  );
endmodule
