// Seed: 1929390473
primitive id_2(id_1, id_2);
  input id_2;
  reg id_3;
  table
    ? ? x : 0;
    ? : 0;
    x ? : 1;
    ? 1 : 1;
    ? 0 1 1 : 0;
  endtable
endprimitive
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  logic id_2;
  assign id_2 = 1;
  logic id_3;
  always begin
    id_2 = +id_3;
  end
  assign id_3 = id_3;
  assign id_2 = 1;
endmodule
`define pp_4 0
`endcelldefine `timescale 1ps / 1ps
