INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab3/SDRAM_4kb/SDRAM_4kb.srcs/sources_1/new/SDRAM_4kb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDRAM_4kb'
