{
  "design": {
    "design_info": {
      "boundary_crc": "0x6425161184A00C26",
      "device": "xc7z020clg400-1",
      "name": "VGA_Controller",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "Adders_0": "",
      "clk_wiz_0": "",
      "PXL_Counter": "",
      "H_comps_0": "",
      "CLR_PXL_CNT": "",
      "Line_Counter": "",
      "V_comps_0": "",
      "VGA_Logic_0": "",
      "CLR_Line_CNT": ""
    },
    "ports": {
      "CLR": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "VGA_Controller_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "PXL_CLK": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "74200000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "X": {
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 16}",
            "value_src": "ip_prop"
          }
        }
      },
      "Y": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 16}",
            "value_src": "ip_prop"
          }
        }
      },
      "CanDraw": {
        "direction": "O"
      },
      "HSync": {
        "direction": "O"
      },
      "VSync": {
        "direction": "O"
      },
      "HSync_In": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "Hight": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HorBP": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HorFP": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "VSync_In": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "VerBP": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "VerFP": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "Width": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "Adders_0": {
        "vlnv": "xilinx.com:user:Adders:1.0",
        "xci_name": "VGA_Controller_Adders_0_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "VGA_Controller_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "192.068"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "222.385"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "74.2"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "46.375"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "15.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          }
        }
      },
      "PXL_Counter": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "VGA_Controller_c_counter_binary_0_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "H_comps_0": {
        "vlnv": "xilinx.com:user:H_comps:1.0",
        "xci_name": "VGA_Controller_H_comps_0_0"
      },
      "CLR_PXL_CNT": {
        "vlnv": "KULeuven:Digital_systems:DS_OR_2B:1.0",
        "xci_name": "VGA_Controller_DS_OR_2B_0_0"
      },
      "Line_Counter": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "VGA_Controller_c_counter_binary_0_1",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "V_comps_0": {
        "vlnv": "xilinx.com:user:V_comps:1.0",
        "xci_name": "VGA_Controller_V_comps_0_0"
      },
      "VGA_Logic_0": {
        "vlnv": "xilinx.com:user:VGA_Logic:1.0",
        "xci_name": "VGA_Controller_VGA_Logic_0_0"
      },
      "CLR_Line_CNT": {
        "vlnv": "KULeuven:Digital_systems:DS_AND_2B:1.0",
        "xci_name": "VGA_Controller_DS_AND_2B_0_0"
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "Adders_0/PXL_CLK",
          "PXL_CLK",
          "PXL_Counter/CLK",
          "Line_Counter/CLK"
        ]
      },
      "CLK_1": {
        "ports": [
          "CLK",
          "clk_wiz_0/clk_in1"
        ]
      },
      "Adders_0_SH_FP": {
        "ports": [
          "Adders_0/SH_FP",
          "V_comps_0/SH_FP"
        ]
      },
      "Adders_0_SH_FP_VS": {
        "ports": [
          "Adders_0/SH_FP_VS",
          "V_comps_0/SH_FP_Sync"
        ]
      },
      "Adders_0_SW_FP": {
        "ports": [
          "Adders_0/SW_FP",
          "H_comps_0/SW_FP"
        ]
      },
      "Adders_0_SW_FP_HS": {
        "ports": [
          "Adders_0/SW_FP_HS",
          "H_comps_0/SW_FP_Sync"
        ]
      },
      "Adders_0_TotalHorMin1_out": {
        "ports": [
          "Adders_0/TotalHorMin1_out",
          "H_comps_0/totalHorMin1"
        ]
      },
      "Adders_0_TotalVerMin1_out": {
        "ports": [
          "Adders_0/TotalVerMin1_out",
          "V_comps_0/TotalVerMin1"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "PXL_Counter/Q",
          "X",
          "H_comps_0/PXL_CNT"
        ]
      },
      "H_comps_0_WidthFPSync_GT_PXLCNT": {
        "ports": [
          "H_comps_0/WidthFPSync_GT_PXLCNT",
          "VGA_Logic_0/WidthFPSync_GT_PXLCNT"
        ]
      },
      "H_comps_0_WidthFP_GT_PXLCNT": {
        "ports": [
          "H_comps_0/WidthFP_GT_PXLCNT",
          "VGA_Logic_0/WidthFP_GT_PXLCNT"
        ]
      },
      "H_comps_0_Width_GT_PXLCNT": {
        "ports": [
          "H_comps_0/Width_GT_PXLCNT",
          "VGA_Logic_0/Width_GT_PXLCNT"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "PXL_Counter/CE",
          "Adders_0/CE",
          "VGA_Logic_0/Enable"
        ]
      },
      "CLR_1": {
        "ports": [
          "CLR",
          "clk_wiz_0/reset",
          "CLR_PXL_CNT/A"
        ]
      },
      "DS_OR_2B_0_O": {
        "ports": [
          "CLR_PXL_CNT/O",
          "PXL_Counter/SCLR"
        ]
      },
      "c_counter_binary_0_Q1": {
        "ports": [
          "Line_Counter/Q",
          "Y",
          "V_comps_0/Line_CNT"
        ]
      },
      "V_comps_0_HightFPSync_GT_LineCNT": {
        "ports": [
          "V_comps_0/HightFPSync_GT_LineCNT",
          "VGA_Logic_0/HightFPSync_GT_LineCNT1"
        ]
      },
      "V_comps_0_HightFP_GT_LineCNT": {
        "ports": [
          "V_comps_0/HightFP_GT_LineCNT",
          "VGA_Logic_0/HightFP_GT_LineCNT1"
        ]
      },
      "V_comps_0_Hight_GT_LineCNT": {
        "ports": [
          "V_comps_0/Hight_GT_LineCNT",
          "VGA_Logic_0/Hight_GT_LineCNT"
        ]
      },
      "H_comps_0_totalHorMin1_EQ_PXLCNT": {
        "ports": [
          "H_comps_0/totalHorMin1_EQ_PXLCNT",
          "CLR_PXL_CNT/B",
          "Line_Counter/CE",
          "CLR_Line_CNT/B"
        ]
      },
      "VGA_Logic_0_CanDraw": {
        "ports": [
          "VGA_Logic_0/CanDraw",
          "CanDraw"
        ]
      },
      "VGA_Logic_0_HSync": {
        "ports": [
          "VGA_Logic_0/HSync",
          "HSync"
        ]
      },
      "VGA_Logic_0_VSync": {
        "ports": [
          "VGA_Logic_0/VSync",
          "VSync"
        ]
      },
      "HSync_In_1": {
        "ports": [
          "HSync_In",
          "Adders_0/HSync"
        ]
      },
      "Hight_1": {
        "ports": [
          "Hight",
          "Adders_0/Hight",
          "V_comps_0/Hight"
        ]
      },
      "HorBP_1": {
        "ports": [
          "HorBP",
          "Adders_0/HorBP"
        ]
      },
      "HorFP_1": {
        "ports": [
          "HorFP",
          "Adders_0/HorFP"
        ]
      },
      "VSync_In_1": {
        "ports": [
          "VSync_In",
          "Adders_0/VSync"
        ]
      },
      "VerBP_1": {
        "ports": [
          "VerBP",
          "Adders_0/VerBP"
        ]
      },
      "VerFP_1": {
        "ports": [
          "VerFP",
          "Adders_0/VerFP"
        ]
      },
      "Width_1": {
        "ports": [
          "Width",
          "Adders_0/Width",
          "H_comps_0/Width"
        ]
      },
      "DS_AND_2B_0_O": {
        "ports": [
          "CLR_Line_CNT/O",
          "Line_Counter/SCLR"
        ]
      },
      "V_comps_0_TotalVerMin1_EQ_LineCNT": {
        "ports": [
          "V_comps_0/TotalVerMin1_EQ_LineCNT",
          "CLR_Line_CNT/A"
        ]
      }
    }
  }
}