// Seed: 1096148363
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  type_9(
      id_0[1'h0], 1'b0
  );
  logic id_5 = id_3, id_6;
  assign id_6 = 1;
endmodule
