$date
	Sun Oct  6 16:33:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q11_test $end
$var wire 4 ! state [3:0] $end
$var wire 1 " out $end
$var reg 1 # ONE $end
$var reg 1 $ ZERO $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 # ONE $end
$var wire 1 $ ZERO $end
$var wire 1 % clk $end
$var wire 1 ' in_one $end
$var wire 1 ( in_zero $end
$var wire 1 & reset $end
$var wire 1 " out $end
$var reg 1 ) prev_one $end
$var reg 1 * prev_zero $end
$var reg 4 + state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
0*
0)
0(
0'
1&
0%
0$
0#
x"
bx !
$end
#5
0"
b0 !
b0 +
1%
#10
1'
0%
1#
0&
#15
0'
b11 !
b11 +
1)
1%
#20
1(
0%
1$
0#
#25
0(
b100 !
b100 +
1*
0)
1%
#30
1'
0%
0$
1#
#35
0'
b111 !
b111 +
0*
1)
1%
#40
1(
0%
1$
0#
#45
0(
1"
b1000 !
b1000 +
1*
0)
1%
#50
0%
