#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sat Nov 18 10:45:08 2017
# Process ID: 60516
# Current directory: E:/code/CPU_single_cycle/CPU_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent59280 E:\code\CPU_single_cycle\CPU_single_cycle\CPU_single_cycle.xpr
# Log file: E:/code/CPU_single_cycle/CPU_single_cycle/vivado.log
# Journal file: E:/code/CPU_single_cycle/CPU_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Ins_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source Ins_memory_tb.tcl
close_sim
launch_simulation
source Ins_memory_tb.tcl
close_sim
launch_simulation
source Ins_memory_tb.tcl
close_sim
launch_simulation
source Ins_memory_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_single_cycle_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source CPU_single_cycle_tb.tcl
add_wave {{/CPU_single_cycle_tb/My_CPU/PCData}} 
run all
run 100 us
restart
run 100 us
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source CPU_single_cycle_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source CPU_single_cycle_tb.tcl
restart
run 1000 us
relaunch_sim
add_wave {{/CPU_single_cycle_tb/My_CPU/mypc/Addr}} 
restart
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/ins/IAddr}} 
restart
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/ins}} 
restart
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/myregfile}} 
restart
run 1000 us
relaunch_sim
add_wave {{/CPU_single_cycle_tb/My_CPU/mux2to1_1}} 
restart
run 1000 us
relaunch_sim
add_wave {{/CPU_single_cycle_tb/My_CPU/my_control_unit}} 
restart
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/ins}} 
add_wave {{/CPU_single_cycle_tb/My_CPU/ins/Op_code}} 
close_sim
launch_simulation
source CPU_single_cycle_tb.tcl
add_wave {{/CPU_single_cycle_tb/My_CPU}} 
run 1000 us
restart
run 1000 us
relaunch_sim
relaunch_sim
add_wave {{/CPU_single_cycle_tb/My_CPU/My_mux4to1}} 
restart
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/my_control_unit/PCSrc}} 
restart
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/PCSrc}} 
relaunch_sim
add_wave {{/CPU_single_cycle_tb/My_CPU/mypc}} 
add_wave {{/CPU_single_cycle_tb/My_CPU/mypc}} 
restart
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/my_control_unit}} 
restart
run 1000 us
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
import_files -norecurse {E:/code/CPU_single_cycle/src/mux2to1_5.v E:/code/CPU_single_cycle/src/mux2to1_32.v}
update_compile_order -fileset sources_1
remove_files E:/code/CPU_single_cycle/src/mux2to1.v
update_compile_order -fileset sources_1
relaunch_sim
add_wave {{/CPU_single_cycle_tb/My_CPU/Select_Wre_back_data}} 
restart
run 1000 us
add_wave {{/CPU_single_cycle_tb/My_CPU/Select_ALU_srcB}} 
restart
run 1000 us
run 1000 us
restart
run 1000 us
relaunch_sim
save_wave_config {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle_tb_behav.wcfg
set_property xsim.view E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle_tb_behav.wcfg [get_filesets sim_1]
close_sim
