// Seed: 1585125417
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input supply0 id_3
);
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7
);
  assign id_0 = 1;
  module_0(
      id_2, id_0, id_5, id_5
  );
endmodule
module module_2 (
    output uwire id_0
    , id_8,
    output supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6
);
  module_0(
      id_6, id_5, id_4, id_3
  );
  wire id_9 = 1;
endmodule
