// Seed: 2312165881
module module_0 (
    output tri id_0,
    input tri id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply1 id_4
);
  wire id_6, id_7;
  assign id_2 = id_1 !=? 1;
  wire id_8;
endmodule
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  wand  module_1,
    input  tri0  id_4,
    output tri0  id_5,
    output tri0  id_6,
    output wor   id_7,
    input  uwire id_8,
    input  tri1  id_9
);
  wire id_11;
  xnor (id_5, id_9, id_1, id_4, id_0, id_8, id_11, id_2);
  module_0(
      id_7, id_0, id_5, id_7, id_5
  );
endmodule
