`define MAX_WIDTH 32
`define OP_WIDTH 3
module sim(

    );

reg [`MAX_WIDTH - 1:0] in1;
reg [`MAX_WIDTH - 1:0] in2;
reg [`OP_WIDTH - 1:0] op;
reg [`MAX_WIDTH - 1:0] out;
reg OF, CF, ZF, SF;

alu alu(in1, in2, op, out, OF, CF, ZF, SF);

initial
begin
    in1 = 32'b01111111111111111111111111111111;
    in2 = 32'b00000000000000000000000000000001;
    op = 3'b010;
    #10;
    in1 = 32'b11111111111111111111111111111111;
    in2 = 32'b00000000000000000000000000000001;
    op = 3'b010;
    #10;
    in1 = 32'b11111111111111000000000000000000;
    in2 = 32'b00000000000000111111111111111111;
    op = 3'b000;
    #10;
    in1 = 32'b11111111111111111111111111111111;
    in2 = 32'b00000000000000000000000000000000;
    op = 3'b010;
    #10;
end
endmodule
