// Seed: 4001638434
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  assign id_2 = 1;
  logic id_4;
  assign id_2 = 1'h0;
endmodule
