// Seed: 76343770
module module_0;
  logic id_1;
  ;
  id_2 :
  assert property (@(id_2) id_2)
  else begin : LABEL_0
    $clog2(73);
    ;
  end
endmodule
module module_1;
  reg [-1 'b0 : -1 'b0] id_1;
  always @(1 or posedge -1) begin : LABEL_0
    id_1 <= id_1;
  end
  module_0 modCall_1 ();
endmodule
macromodule module_2 #(
    parameter id_5 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  inout wire _id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  wire id_7;
  logic [7:0][1 : -1] id_8;
  assign id_8[1] = id_1;
  wire [1 : id_5] id_9;
  module_0 modCall_1 ();
  parameter id_10 = 1;
  wire id_11;
  ;
  localparam id_12 = id_10;
  logic id_13;
  wire  id_14;
  localparam id_15 = 1;
  localparam id_16 = id_10;
endmodule
