Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,2793
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.006407985929399729
power__switching__total,0.0080524031072855
power__leakage__total,9.739688948684488E-7
power__total,0.014461362734436989
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2558894835120219
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2563320184221532
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12885681775211139
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.159441686588695
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.128857
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2571471997010391
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25700692301791045
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6691766219442914
timing__setup__ws__corner:nom_slow_1p08V_125C,4.683281450759553
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.669177
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2563182516562585
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2565673857100304
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32445930194281264
timing__setup__ws__corner:nom_typ_1p20V_25C,8.710346468419317
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.324459
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2558894835120219
clock__skew__worst_setup,0.2563320184221532
timing__hold__ws,0.12885681775211139
timing__setup__ws,4.683281450759553
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.128857
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1129
design__instance__area__stdcell,14870.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.513824
design__instance__utilization__stdcell,0.513824
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,22
design__instance__area__class:inverter,159.667
design__instance__count__class:sequential_cell,50
design__instance__area__class:sequential_cell,2503.87
design__instance__count__class:multi_input_combinational_cell,943
design__instance__area__class:multi_input_combinational_cell,10274.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,98
design__instance__area__class:timing_repair_buffer,1680.13
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24786.2
design__violations,0
design__instance__count__class:clock_buffer,10
design__instance__area__class:clock_buffer,219.542
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,52
global_route__vias,7090
global_route__wirelength,40168
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1141
route__net__special,2
route__drc_errors__iter:0,256
route__wirelength__iter:0,27242
route__drc_errors__iter:1,93
route__wirelength__iter:1,26958
route__drc_errors__iter:2,114
route__wirelength__iter:2,26895
route__drc_errors__iter:3,0
route__wirelength__iter:3,26859
route__drc_errors,0
route__wirelength,26859
route__vias,6584
route__vias__singlecut,6584
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,256.595
design__instance__count__class:fill_cell,1664
design__instance__area__class:fill_cell,14070.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,10
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,10
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,10
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,10
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.18874
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.1975
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0112589
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0125311
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00234263
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0125311
design_powergrid__voltage__worst,0.0125311
design_powergrid__voltage__worst__net:VPWR,1.18874
design_powergrid__drop__worst,0.0125311
design_powergrid__drop__worst__net:VPWR,0.0112589
design_powergrid__voltage__worst__net:VGND,0.0125311
design_powergrid__drop__worst__net:VGND,0.0125311
ir__voltage__worst,1.189999999999999946709294817992486059665679931640625
ir__drop__avg,0.0025000000000000000520417042793042128323577344417572021484375
ir__drop__worst,0.01129999999999999928113059155521114007569849491119384765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
