// Seed: 2804709407
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input wand id_8
);
  wire id_10;
  ;
  assign id_6 = 1;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    output wire id_0
    , id_18,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    output logic id_5,
    input supply1 id_6,
    input wor id_7,
    output tri0 id_8,
    output uwire id_9,
    output wand id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    input wire id_14,
    output wire id_15,
    input wire id_16
);
  parameter id_19 = 1 == -1'b0;
  parameter id_20 = 1'b0;
  module_0 modCall_1 (
      id_14,
      id_11,
      id_6,
      id_13,
      id_6,
      id_6,
      id_8,
      id_12,
      id_16
  );
  always id_5 = 1;
endmodule
