Mem.v,verilog,xil_defaultlib,../../../../multicycle-cpu.srcs/sources_1/ip/Mem/sim/Mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
