[["Stack Value File: Custom Microarchitecture for the Stack.", ["Hsien-Hsin S. Lee", "Mikhail Smelyanskiy", "Chris J. Newburn", "Gary S. Tyson"], "https://doi.org/10.1109/HPCA.2001.903247", 10], ["Register Renaming and Scheduling for Dynamic Execution of Predicated Code.", ["Perry H. Wang", "Hong Wang", "Ralph-Michael Kling", "Kalpana Ramakrishnan", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2001.903248", 11], ["Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors.", ["Pierre Michaud", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2001.903249", 10], ["Speculative Data-Driven Multithreading.", ["Amir Roth", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903250", 12], ["Towards Virtually-Addressed Memory Hierarchies.", ["Xiaogang Qiu", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2001.903251", 12], ["Reevaluating Online Superpage Promotion with Hardware Support.", ["Zhen Fang", "Lixin Zhang", "John B. Carter", "Wilson C. Hsieh", "Sally A. McKee"], "https://doi.org/10.1109/HPCA.2001.903252", 10], ["Performance of Hardware Compressed Main Memory.", ["Bulent Abali", "Hubertus Franke", "Xiaowei Shen", "Dan E. Poff", "T. Basil Smith"], "https://doi.org/10.1109/HPCA.2001.903253", 9], ["JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers.", ["Andreas Moshovos", "Gokhan Memik", "Babak Falsafi", "Alok N. Choudhary"], "https://doi.org/10.1109/HPCA.2001.903254", 12], ["A New Scalable Directory Architecture for Large-Scale Multiprocessors.", ["Manuel E. Acacio", "Jose Gonzalez", "Jose M. Garcia", "Jose Duato"], "https://doi.org/10.1109/HPCA.2001.903255", 10], ["Self-Tuned Congestion Control for Multiprocessor Networks.", ["Mithuna Thottethodi", "Alvin R. Lebeck", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/HPCA.2001.903256", 12], ["Automatically Mapping Code on an Intelligent Memory Architecture.", ["Jaejin Lee", "Yan Solihin", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2001.903257", 12], ["CARS: A New Code Generation Framework for Clustered ILP Processors.", ["Krishnan Kailas", "Kemal Ebcioglu", "Ashok K. Agrawala"], "https://doi.org/10.1109/HPCA.2001.903258", 11], ["An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches.", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "Kaushik Roy", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2001.903259", 11], ["DRAM Energy Management Using Software and Hardware Directed Power Mode Control.", ["Victor Delaluz", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Anand Sivasubramaniam", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2001.903260", 11], ["Dynamic Thermal Management for High-Performance Microprocessors.", ["David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2001.903261", 12], ["Dynamic Prediction of Critical Path Instructions.", ["Eric Tune", "Dongning Liang", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.2001.903262", 11], ["Dynamic Branch Prediction with Perceptrons.", ["Daniel A. Jimenez", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2001.903263", 10], ["Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency.", ["Bart Goeman", "Hans Vandierendonck", "Koenraad De Bosschere"], "https://doi.org/10.1109/HPCA.2001.903264", 10], ["DLP + TLP Processors for the Next Generation of Media Workloads.", ["Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2001.903265", 10], ["An Architectural Evaluation of Java TPC-W.", ["Harold W. Cain", "Ravi Rajwar", "Morris Marden", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2001.903266", 12], ["A Programmable Co-Processor for Profiling.", ["Craig B. Zilles", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2001.903267", 12], ["A Delay Model and Speculative Architecture for Pipelined Routers.", ["Li-Shiuan Peh", "William J. Dally"], "https://doi.org/10.1109/HPCA.2001.903268", 12], ["Quantifying the Impact of Architectural Scaling on Communication.", ["Taliver Heath", "Samian Kaur", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2001.903269", 11], ["Call Graph Prefetching for Database Applications.", ["Murali Annavaram", "Jignesh M. Patel", "Edward S. Davidson"], "https://doi.org/10.1109/HPCA.2001.903270", 10], ["Branch History Guided Instruction Prefetching.", ["Viji Srinivasan", "Edward S. Davidson", "Gary S. Tyson", "Mark J. Charney", "Thomas R. Puzak"], "https://doi.org/10.1109/HPCA.2001.903271", 10], ["Reducing DRAM Latencies with an Integrated Memory Hierarchy Design.", ["Wei-Fen Lin", "Steven K. Reinhardt", "Doug Burger"], "https://doi.org/10.1109/HPCA.2001.903272", 12]]