/*
 * Generated by gen_legacy_defines.py
 *
 * DTS input file:
 *   nrf5340pdk_nrf5340_cpunet.dts.pre.tmp
 *
 * Directories with bindings:
 *   /home/devan/Documents/ncs/nrf/dts/bindings, $ZEPHYR_BASE/dts/bindings
 *
 * Nodes in dependency order (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /buttons
 *   4   /soc
 *   5   /soc/gpio@418c0500
 *   6   /buttons/button_0
 *   7   /buttons/button_1
 *   8   /buttons/button_2
 *   9   /buttons/button_3
 *   10  /cpus
 *   11  /cpus/cpu@1
 *   12  /cpus/cpu@1/mpu@e000ed90
 *   13  /flash-controller@41080000
 *   14  /flash-controller@41080000/flash@1000000
 *   15  /flash-controller@41080000/flash@1000000/partitions
 *   16  /flash-controller@41080000/flash@1000000/partitions/partition@0
 *   17  /flash-controller@41080000/flash@1000000/partitions/partition@c000
 *   18  /flash-controller@41080000/flash@1000000/partitions/partition@1e000
 *   19  /flash-controller@41080000/flash@1000000/partitions/partition@30000
 *   20  /flash-controller@41080000/flash@1000000/partitions/partition@3a000
 *   21  /leds
 *   22  /leds/led_0
 *   23  /leds/led_1
 *   24  /leds/led_2
 *   25  /leds/led_3
 *   26  /reserved-memory
 *   27  /reserved-memory/memory@20070000
 *   28  /soc/interrupt-controller@e000e100
 *   29  /soc/clock@41005000
 *   30  /soc/dppic@4100f000
 *   31  /soc/egu@41014000
 *   32  /soc/ficr@1ff0000
 *   33  /soc/gpio@418c0800
 *   34  /soc/gpiote@4100a000
 *   35  /soc/i2c@41013000
 *   36  /soc/ipc@41012000
 *   37  /soc/memory@21000000
 *   38  /soc/power@41005000
 *   39  /soc/random@41009000
 *   40  /soc/rtc@41011000
 *   41  /soc/rtc@41016000
 *   42  /soc/spi@41013000
 *   43  /soc/temp@41010000
 *   44  /soc/timer@4100c000
 *   45  /soc/timer@41018000
 *   46  /soc/timer@41019000
 *   47  /soc/timer@e000e010
 *   48  /soc/uart@41013000
 *   49  /soc/uicr@1ff8000
 *   50  /soc/vmc@41081000
 *   51  /soc/watchdog@4100b000
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by tree-wide information (active compatibles, chosen nodes,
 * etc.).
 */

/*
 * Devicetree node:
 *   /
 *
 * No matching binding.
 *
 * Dependency Ordinal: 0
 *
 * Supports:
 *   1   /aliases
 *   3   /buttons
 *   2   /chosen
 *   10  /cpus
 *   13  /flash-controller@41080000
 *   21  /leds
 *   26  /reserved-memory
 *   4   /soc
 */

/*
 * Devicetree node:
 *   /aliases
 *
 * No matching binding.
 *
 * Dependency Ordinal: 1
 *
 * Requires:
 *   0   /
 */

/*
 * Devicetree node:
 *   /chosen
 *
 * No matching binding.
 *
 * Dependency Ordinal: 2
 *
 * Requires:
 *   0   /
 */

/*
 * Devicetree node:
 *   /buttons
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 3
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   6   /buttons/button_0
 *   7   /buttons/button_1
 *   8   /buttons/button_2
 *   9   /buttons/button_3
 *
 * Description:
 *   GPIO KEYS parent node
 */
#define DT_INST_0_GPIO_KEYS                         1

/*
 * Devicetree node:
 *   /soc
 *
 * No matching binding.
 *
 * Dependency Ordinal: 4
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   29  /soc/clock@41005000
 *   30  /soc/dppic@4100f000
 *   31  /soc/egu@41014000
 *   32  /soc/ficr@1ff0000
 *   5   /soc/gpio@418c0500
 *   33  /soc/gpio@418c0800
 *   34  /soc/gpiote@4100a000
 *   35  /soc/i2c@41013000
 *   28  /soc/interrupt-controller@e000e100
 *   36  /soc/ipc@41012000
 *   37  /soc/memory@21000000
 *   38  /soc/power@41005000
 *   39  /soc/random@41009000
 *   40  /soc/rtc@41011000
 *   41  /soc/rtc@41016000
 *   42  /soc/spi@41013000
 *   43  /soc/temp@41010000
 *   44  /soc/timer@4100c000
 *   45  /soc/timer@41018000
 *   46  /soc/timer@41019000
 *   47  /soc/timer@e000e010
 *   48  /soc/uart@41013000
 *   49  /soc/uicr@1ff8000
 *   50  /soc/vmc@41081000
 *   51  /soc/watchdog@4100b000
 */

/*
 * Devicetree node:
 *   /soc/gpio@418c0500
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * Dependency Ordinal: 5
 *
 * Requires:
 *   4   /soc
 *
 * Supports:
 *   6   /buttons/button_0
 *   7   /buttons/button_1
 *   8   /buttons/button_2
 *   9   /buttons/button_3
 *   22  /leds/led_0
 *   23  /leds/led_1
 *   24  /leds/led_2
 *   25  /leds/led_3
 *
 * Description:
 *   NRF5 GPIO node
 */
#define DT_NORDIC_NRF_GPIO_418C0500_BASE_ADDRESS    0x418c0500
#define DT_INST_0_NORDIC_NRF_GPIO_BASE_ADDRESS      DT_NORDIC_NRF_GPIO_418C0500_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIO_418C0500_SIZE            768
#define DT_INST_0_NORDIC_NRF_GPIO_SIZE              DT_NORDIC_NRF_GPIO_418C0500_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_GPIO_418C0500_LABEL           "GPIO_0"
#define DT_INST_0_NORDIC_NRF_GPIO_LABEL             DT_NORDIC_NRF_GPIO_418C0500_LABEL
/* Number of gpios supported */
#define DT_NORDIC_NRF_GPIO_418C0500_NGPIOS          32
#define DT_INST_0_NORDIC_NRF_GPIO_NGPIOS            DT_NORDIC_NRF_GPIO_418C0500_NGPIOS
#define DT_INST_0_NORDIC_NRF_GPIO                   1

/*
 * Devicetree node:
 *   /buttons/button_0
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 6
 *
 * Requires:
 *   3   /buttons
 *   5   /soc/gpio@418c0500
 *
 * Description:
 *   GPIO KEYS child node
 */
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW0_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW0_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN             23
#define DT_ALIAS_SW0_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN
#define DT_GPIO_KEYS_SW0_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS           17
#define DT_ALIAS_SW0_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW0_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_0_GPIOS                 {"GPIO_0", 23, 17}
#define DT_ALIAS_SW0_GPIOS                          DT_GPIO_KEYS_BUTTON_0_GPIOS
#define DT_GPIO_KEYS_SW0_GPIOS                      DT_GPIO_KEYS_BUTTON_0_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_KEYS_BUTTON_0_LABEL                 "Push button 1"
#define DT_ALIAS_SW0_LABEL                          DT_GPIO_KEYS_BUTTON_0_LABEL
#define DT_GPIO_KEYS_SW0_LABEL                      DT_GPIO_KEYS_BUTTON_0_LABEL

/*
 * Devicetree node:
 *   /buttons/button_1
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 7
 *
 * Requires:
 *   3   /buttons
 *   5   /soc/gpio@418c0500
 *
 * Description:
 *   GPIO KEYS child node
 */
#define DT_GPIO_KEYS_BUTTON_1_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW1_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_1_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW1_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_1_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_1_GPIOS_PIN             24
#define DT_ALIAS_SW1_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_1_GPIOS_PIN
#define DT_GPIO_KEYS_SW1_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_1_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_1_GPIOS_FLAGS           17
#define DT_ALIAS_SW1_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_1_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW1_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_1_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_1_GPIOS                 {"GPIO_0", 24, 17}
#define DT_ALIAS_SW1_GPIOS                          DT_GPIO_KEYS_BUTTON_1_GPIOS
#define DT_GPIO_KEYS_SW1_GPIOS                      DT_GPIO_KEYS_BUTTON_1_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_KEYS_BUTTON_1_LABEL                 "Push button 2"
#define DT_ALIAS_SW1_LABEL                          DT_GPIO_KEYS_BUTTON_1_LABEL
#define DT_GPIO_KEYS_SW1_LABEL                      DT_GPIO_KEYS_BUTTON_1_LABEL

/*
 * Devicetree node:
 *   /buttons/button_2
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 8
 *
 * Requires:
 *   3   /buttons
 *   5   /soc/gpio@418c0500
 *
 * Description:
 *   GPIO KEYS child node
 */
#define DT_GPIO_KEYS_BUTTON_2_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW2_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_2_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW2_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_2_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_2_GPIOS_PIN             8
#define DT_ALIAS_SW2_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_2_GPIOS_PIN
#define DT_GPIO_KEYS_SW2_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_2_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_2_GPIOS_FLAGS           17
#define DT_ALIAS_SW2_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_2_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW2_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_2_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_2_GPIOS                 {"GPIO_0", 8, 17}
#define DT_ALIAS_SW2_GPIOS                          DT_GPIO_KEYS_BUTTON_2_GPIOS
#define DT_GPIO_KEYS_SW2_GPIOS                      DT_GPIO_KEYS_BUTTON_2_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_KEYS_BUTTON_2_LABEL                 "Push button 3"
#define DT_ALIAS_SW2_LABEL                          DT_GPIO_KEYS_BUTTON_2_LABEL
#define DT_GPIO_KEYS_SW2_LABEL                      DT_GPIO_KEYS_BUTTON_2_LABEL

/*
 * Devicetree node:
 *   /buttons/button_3
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 9
 *
 * Requires:
 *   3   /buttons
 *   5   /soc/gpio@418c0500
 *
 * Description:
 *   GPIO KEYS child node
 */
#define DT_GPIO_KEYS_BUTTON_3_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW3_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_3_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW3_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_3_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_3_GPIOS_PIN             9
#define DT_ALIAS_SW3_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_3_GPIOS_PIN
#define DT_GPIO_KEYS_SW3_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_3_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_3_GPIOS_FLAGS           17
#define DT_ALIAS_SW3_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_3_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW3_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_3_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_3_GPIOS                 {"GPIO_0", 9, 17}
#define DT_ALIAS_SW3_GPIOS                          DT_GPIO_KEYS_BUTTON_3_GPIOS
#define DT_GPIO_KEYS_SW3_GPIOS                      DT_GPIO_KEYS_BUTTON_3_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_KEYS_BUTTON_3_LABEL                 "Push button 4"
#define DT_ALIAS_SW3_LABEL                          DT_GPIO_KEYS_BUTTON_3_LABEL
#define DT_GPIO_KEYS_SW3_LABEL                      DT_GPIO_KEYS_BUTTON_3_LABEL

/*
 * Devicetree node:
 *   /cpus
 *
 * No matching binding.
 *
 * Dependency Ordinal: 10
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   11  /cpus/cpu@1
 */

/*
 * Devicetree node:
 *   /cpus/cpu@1
 *
 * Binding (compatible = arm,cortex-m33):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m33.yaml
 *
 * Dependency Ordinal: 11
 *
 * Requires:
 *   10  /cpus
 *
 * Supports:
 *   12  /cpus/cpu@1/mpu@e000ed90
 *
 * Description:
 *   ARM Cortex-M33 CPU
 */
#define DT_ARM_CORTEX_M33_1_BASE_ADDRESS            0x1
#define DT_INST_0_ARM_CORTEX_M33_BASE_ADDRESS       DT_ARM_CORTEX_M33_1_BASE_ADDRESS
#define DT_INST_0_ARM_CORTEX_M33                    1

/*
 * Devicetree node:
 *   /cpus/cpu@1/mpu@e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv8m-mpu.yaml
 *
 * Dependency Ordinal: 12
 *
 * Requires:
 *   11  /cpus/cpu@1
 *
 * Description:
 *   ARMv8-M MPU (Memory Protection Unit)
 */
#define DT_ARM_ARMV8M_MPU_E000ED90_BASE_ADDRESS     0xe000ed90
#define DT_INST_0_ARM_ARMV8M_MPU_BASE_ADDRESS       DT_ARM_ARMV8M_MPU_E000ED90_BASE_ADDRESS
#define DT_ARM_ARMV8M_MPU_E000ED90_SIZE             64
#define DT_INST_0_ARM_ARMV8M_MPU_SIZE               DT_ARM_ARMV8M_MPU_E000ED90_SIZE
/* number of MPU regions supported by hardware */
#define DT_ARM_ARMV8M_MPU_E000ED90_ARM_NUM_MPU_REGIONS 16
#define DT_INST_0_ARM_ARMV8M_MPU_ARM_NUM_MPU_REGIONS DT_ARM_ARMV8M_MPU_E000ED90_ARM_NUM_MPU_REGIONS
#define DT_INST_0_ARM_ARMV8M_MPU                    1

/*
 * Devicetree node:
 *   /flash-controller@41080000
 *
 * Binding (compatible = nordic,nrf53-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/nordic,nrf53-flash-controller.yaml
 *
 * Dependency Ordinal: 13
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   14  /flash-controller@41080000/flash@1000000
 *
 * Description:
 *   Nordic NVMC (Non-Volatile Memory Controller)
 */
#define DT_NORDIC_NRF53_FLASH_CONTROLLER_41080000_BASE_ADDRESS 0x41080000
#define DT_INST_0_NORDIC_NRF53_FLASH_CONTROLLER_BASE_ADDRESS DT_NORDIC_NRF53_FLASH_CONTROLLER_41080000_BASE_ADDRESS
#define DT_NORDIC_NRF53_FLASH_CONTROLLER_41080000_SIZE 4096
#define DT_INST_0_NORDIC_NRF53_FLASH_CONTROLLER_SIZE DT_NORDIC_NRF53_FLASH_CONTROLLER_41080000_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF53_FLASH_CONTROLLER_41080000_LABEL "NRF_FLASH_DRV_NAME"
#define DT_INST_0_NORDIC_NRF53_FLASH_CONTROLLER_LABEL DT_NORDIC_NRF53_FLASH_CONTROLLER_41080000_LABEL
#define DT_INST_0_NORDIC_NRF53_FLASH_CONTROLLER     1

/*
 * Devicetree node:
 *   /flash-controller@41080000/flash@1000000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * Dependency Ordinal: 14
 *
 * Requires:
 *   13  /flash-controller@41080000
 *
 * Supports:
 *   15  /flash-controller@41080000/flash@1000000/partitions
 *
 * Description:
 *   Flash node
 */
#define DT_SOC_NV_FLASH_1000000_BASE_ADDRESS        0x1000000
#define DT_INST_0_SOC_NV_FLASH_BASE_ADDRESS         DT_SOC_NV_FLASH_1000000_BASE_ADDRESS
#define DT_SOC_NV_FLASH_1000000_SIZE                262144
#define DT_INST_0_SOC_NV_FLASH_SIZE                 DT_SOC_NV_FLASH_1000000_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_SOC_NV_FLASH_1000000_LABEL               "NRF_FLASH"
#define DT_INST_0_SOC_NV_FLASH_LABEL                DT_SOC_NV_FLASH_1000000_LABEL
/* address alignment required by flash erase operations */
#define DT_SOC_NV_FLASH_1000000_ERASE_BLOCK_SIZE    2048
#define DT_INST_0_SOC_NV_FLASH_ERASE_BLOCK_SIZE     DT_SOC_NV_FLASH_1000000_ERASE_BLOCK_SIZE
/* address alignment required by flash write operations */
#define DT_SOC_NV_FLASH_1000000_WRITE_BLOCK_SIZE    4
#define DT_INST_0_SOC_NV_FLASH_WRITE_BLOCK_SIZE     DT_SOC_NV_FLASH_1000000_WRITE_BLOCK_SIZE
#define DT_INST_0_SOC_NV_FLASH                      1

/*
 * Devicetree node:
 *   /flash-controller@41080000/flash@1000000/partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/partition.yaml
 *
 * Dependency Ordinal: 15
 *
 * Requires:
 *   14  /flash-controller@41080000/flash@1000000
 *
 * Supports:
 *   16  /flash-controller@41080000/flash@1000000/partitions/partition@0
 *   17  /flash-controller@41080000/flash@1000000/partitions/partition@c000
 *   18  /flash-controller@41080000/flash@1000000/partitions/partition@1e000
 *   19  /flash-controller@41080000/flash@1000000/partitions/partition@30000
 *   20  /flash-controller@41080000/flash@1000000/partitions/partition@3a000
 *
 * Description:
 *   Flash partitions parent node
 */
#define DT_INST_0_FIXED_PARTITIONS                  1

/*
 * Devicetree node:
 *   /flash-controller@41080000/flash@1000000/partitions/partition@0
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/partition.yaml
 *
 * Dependency Ordinal: 16
 *
 * Requires:
 *   15  /flash-controller@41080000/flash@1000000/partitions
 *
 * Description:
 *   Flash partition child node
 */
#define DT_FLASH_AREA_MCUBOOT_ID                    0
#define DT_FLASH_AREA_MCUBOOT_READ_ONLY             0
#define DT_FLASH_AREA_MCUBOOT_OFFSET_0              0
#define DT_FLASH_AREA_MCUBOOT_OFFSET                DT_FLASH_AREA_MCUBOOT_OFFSET_0
#define DT_FLASH_AREA_MCUBOOT_SIZE_0                49152
#define DT_FLASH_AREA_MCUBOOT_SIZE                  DT_FLASH_AREA_MCUBOOT_SIZE_0
#define DT_FLASH_AREA_MCUBOOT_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_0_ID                          0
#define DT_FLASH_AREA_0_READ_ONLY                   0
#define DT_FLASH_AREA_0_OFFSET_0                    0
#define DT_FLASH_AREA_0_OFFSET                      DT_FLASH_AREA_0_OFFSET_0
#define DT_FLASH_AREA_0_SIZE_0                      49152
#define DT_FLASH_AREA_0_SIZE                        DT_FLASH_AREA_0_SIZE_0
#define DT_FLASH_AREA_0_DEV                         "NRF_FLASH_DRV_NAME"
#define DT_FIXED_PARTITIONS_0_BASE_ADDRESS          0x0
#define DT_FIXED_PARTITIONS_0_SIZE                  49152
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_FIXED_PARTITIONS_0_LABEL                 "mcuboot"
/* if the partition is read-only or not */
#define DT_FIXED_PARTITIONS_0_READ_ONLY             0

/*
 * Devicetree node:
 *   /flash-controller@41080000/flash@1000000/partitions/partition@c000
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/partition.yaml
 *
 * Dependency Ordinal: 17
 *
 * Requires:
 *   15  /flash-controller@41080000/flash@1000000/partitions
 *
 * Description:
 *   Flash partition child node
 */
#define DT_FLASH_AREA_IMAGE_0_ID                    1
#define DT_FLASH_AREA_IMAGE_0_READ_ONLY             0
#define DT_FLASH_AREA_IMAGE_0_OFFSET_0              49152
#define DT_FLASH_AREA_IMAGE_0_OFFSET                DT_FLASH_AREA_IMAGE_0_OFFSET_0
#define DT_FLASH_AREA_IMAGE_0_SIZE_0                73728
#define DT_FLASH_AREA_IMAGE_0_SIZE                  DT_FLASH_AREA_IMAGE_0_SIZE_0
#define DT_FLASH_AREA_IMAGE_0_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_1_ID                          1
#define DT_FLASH_AREA_1_READ_ONLY                   0
#define DT_FLASH_AREA_1_OFFSET_0                    49152
#define DT_FLASH_AREA_1_OFFSET                      DT_FLASH_AREA_1_OFFSET_0
#define DT_FLASH_AREA_1_SIZE_0                      73728
#define DT_FLASH_AREA_1_SIZE                        DT_FLASH_AREA_1_SIZE_0
#define DT_FLASH_AREA_1_DEV                         "NRF_FLASH_DRV_NAME"
#define DT_FIXED_PARTITIONS_C000_BASE_ADDRESS       0xc000
#define DT_FIXED_PARTITIONS_C000_SIZE               73728
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_FIXED_PARTITIONS_C000_LABEL              "image-0"
/* if the partition is read-only or not */
#define DT_FIXED_PARTITIONS_C000_READ_ONLY          0

/*
 * Devicetree node:
 *   /flash-controller@41080000/flash@1000000/partitions/partition@1e000
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/partition.yaml
 *
 * Dependency Ordinal: 18
 *
 * Requires:
 *   15  /flash-controller@41080000/flash@1000000/partitions
 *
 * Description:
 *   Flash partition child node
 */
#define DT_FLASH_AREA_IMAGE_1_ID                    2
#define DT_FLASH_AREA_IMAGE_1_READ_ONLY             0
#define DT_FLASH_AREA_IMAGE_1_OFFSET_0              122880
#define DT_FLASH_AREA_IMAGE_1_OFFSET                DT_FLASH_AREA_IMAGE_1_OFFSET_0
#define DT_FLASH_AREA_IMAGE_1_SIZE_0                73728
#define DT_FLASH_AREA_IMAGE_1_SIZE                  DT_FLASH_AREA_IMAGE_1_SIZE_0
#define DT_FLASH_AREA_IMAGE_1_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_2_ID                          2
#define DT_FLASH_AREA_2_READ_ONLY                   0
#define DT_FLASH_AREA_2_OFFSET_0                    122880
#define DT_FLASH_AREA_2_OFFSET                      DT_FLASH_AREA_2_OFFSET_0
#define DT_FLASH_AREA_2_SIZE_0                      73728
#define DT_FLASH_AREA_2_SIZE                        DT_FLASH_AREA_2_SIZE_0
#define DT_FLASH_AREA_2_DEV                         "NRF_FLASH_DRV_NAME"
#define DT_FIXED_PARTITIONS_1E000_BASE_ADDRESS      0x1e000
#define DT_FIXED_PARTITIONS_1E000_SIZE              73728
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_FIXED_PARTITIONS_1E000_LABEL             "image-1"
/* if the partition is read-only or not */
#define DT_FIXED_PARTITIONS_1E000_READ_ONLY         0

/*
 * Devicetree node:
 *   /flash-controller@41080000/flash@1000000/partitions/partition@30000
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/partition.yaml
 *
 * Dependency Ordinal: 19
 *
 * Requires:
 *   15  /flash-controller@41080000/flash@1000000/partitions
 *
 * Description:
 *   Flash partition child node
 */
#define DT_FLASH_AREA_IMAGE_SCRATCH_ID              3
#define DT_FLASH_AREA_IMAGE_SCRATCH_READ_ONLY       0
#define DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET_0        196608
#define DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET          DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET_0
#define DT_FLASH_AREA_IMAGE_SCRATCH_SIZE_0          40960
#define DT_FLASH_AREA_IMAGE_SCRATCH_SIZE            DT_FLASH_AREA_IMAGE_SCRATCH_SIZE_0
#define DT_FLASH_AREA_IMAGE_SCRATCH_DEV             "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_3_ID                          3
#define DT_FLASH_AREA_3_READ_ONLY                   0
#define DT_FLASH_AREA_3_OFFSET_0                    196608
#define DT_FLASH_AREA_3_OFFSET                      DT_FLASH_AREA_3_OFFSET_0
#define DT_FLASH_AREA_3_SIZE_0                      40960
#define DT_FLASH_AREA_3_SIZE                        DT_FLASH_AREA_3_SIZE_0
#define DT_FLASH_AREA_3_DEV                         "NRF_FLASH_DRV_NAME"
#define DT_FIXED_PARTITIONS_30000_BASE_ADDRESS      0x30000
#define DT_FIXED_PARTITIONS_30000_SIZE              40960
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_FIXED_PARTITIONS_30000_LABEL             "image-scratch"
/* if the partition is read-only or not */
#define DT_FIXED_PARTITIONS_30000_READ_ONLY         0

/*
 * Devicetree node:
 *   /flash-controller@41080000/flash@1000000/partitions/partition@3a000
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/partition.yaml
 *
 * Dependency Ordinal: 20
 *
 * Requires:
 *   15  /flash-controller@41080000/flash@1000000/partitions
 *
 * Description:
 *   Flash partition child node
 */
#define DT_FLASH_AREA_STORAGE_ID                    4
#define DT_FLASH_AREA_STORAGE_READ_ONLY             0
#define DT_FLASH_AREA_STORAGE_OFFSET_0              237568
#define DT_FLASH_AREA_STORAGE_OFFSET                DT_FLASH_AREA_STORAGE_OFFSET_0
#define DT_FLASH_AREA_STORAGE_SIZE_0                24576
#define DT_FLASH_AREA_STORAGE_SIZE                  DT_FLASH_AREA_STORAGE_SIZE_0
#define DT_FLASH_AREA_STORAGE_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_4_ID                          4
#define DT_FLASH_AREA_4_READ_ONLY                   0
#define DT_FLASH_AREA_4_OFFSET_0                    237568
#define DT_FLASH_AREA_4_OFFSET                      DT_FLASH_AREA_4_OFFSET_0
#define DT_FLASH_AREA_4_SIZE_0                      24576
#define DT_FLASH_AREA_4_SIZE                        DT_FLASH_AREA_4_SIZE_0
#define DT_FLASH_AREA_4_DEV                         "NRF_FLASH_DRV_NAME"
#define DT_FIXED_PARTITIONS_3A000_BASE_ADDRESS      0x3a000
#define DT_FIXED_PARTITIONS_3A000_SIZE              24576
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_FIXED_PARTITIONS_3A000_LABEL             "storage"
/* if the partition is read-only or not */
#define DT_FIXED_PARTITIONS_3A000_READ_ONLY         0

/*
 * Devicetree node:
 *   /leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 21
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   22  /leds/led_0
 *   23  /leds/led_1
 *   24  /leds/led_2
 *   25  /leds/led_3
 *
 * Description:
 *   GPIO LEDs parent node
 */
#define DT_INST_0_GPIO_LEDS                         1

/*
 * Devicetree node:
 *   /leds/led_0
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 22
 *
 * Requires:
 *   21  /leds
 *   5   /soc/gpio@418c0500
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED0_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED0_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_0_GPIOS_PIN                28
#define DT_ALIAS_LED0_GPIOS_PIN                     DT_GPIO_LEDS_LED_0_GPIOS_PIN
#define DT_GPIO_LEDS_LED0_GPIOS_PIN                 DT_GPIO_LEDS_LED_0_GPIOS_PIN
#define DT_GPIO_LEDS_LED_0_GPIOS_FLAGS              1
#define DT_ALIAS_LED0_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_0_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED0_GPIOS_FLAGS               DT_GPIO_LEDS_LED_0_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_0_GPIOS                    {"GPIO_0", 28, 1}
#define DT_ALIAS_LED0_GPIOS                         DT_GPIO_LEDS_LED_0_GPIOS
#define DT_GPIO_LEDS_LED0_GPIOS                     DT_GPIO_LEDS_LED_0_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_LEDS_LED_0_LABEL                    "Green LED 0"
#define DT_ALIAS_LED0_LABEL                         DT_GPIO_LEDS_LED_0_LABEL
#define DT_GPIO_LEDS_LED0_LABEL                     DT_GPIO_LEDS_LED_0_LABEL

/*
 * Devicetree node:
 *   /leds/led_1
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 23
 *
 * Requires:
 *   21  /leds
 *   5   /soc/gpio@418c0500
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED1_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED1_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_1_GPIOS_PIN                29
#define DT_ALIAS_LED1_GPIOS_PIN                     DT_GPIO_LEDS_LED_1_GPIOS_PIN
#define DT_GPIO_LEDS_LED1_GPIOS_PIN                 DT_GPIO_LEDS_LED_1_GPIOS_PIN
#define DT_GPIO_LEDS_LED_1_GPIOS_FLAGS              1
#define DT_ALIAS_LED1_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_1_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED1_GPIOS_FLAGS               DT_GPIO_LEDS_LED_1_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_1_GPIOS                    {"GPIO_0", 29, 1}
#define DT_ALIAS_LED1_GPIOS                         DT_GPIO_LEDS_LED_1_GPIOS
#define DT_GPIO_LEDS_LED1_GPIOS                     DT_GPIO_LEDS_LED_1_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_LEDS_LED_1_LABEL                    "Green LED 1"
#define DT_ALIAS_LED1_LABEL                         DT_GPIO_LEDS_LED_1_LABEL
#define DT_GPIO_LEDS_LED1_LABEL                     DT_GPIO_LEDS_LED_1_LABEL

/*
 * Devicetree node:
 *   /leds/led_2
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 24
 *
 * Requires:
 *   21  /leds
 *   5   /soc/gpio@418c0500
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED2_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED2_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_2_GPIOS_PIN                30
#define DT_ALIAS_LED2_GPIOS_PIN                     DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED2_GPIOS_PIN                 DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED_2_GPIOS_FLAGS              1
#define DT_ALIAS_LED2_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED2_GPIOS_FLAGS               DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_2_GPIOS                    {"GPIO_0", 30, 1}
#define DT_ALIAS_LED2_GPIOS                         DT_GPIO_LEDS_LED_2_GPIOS
#define DT_GPIO_LEDS_LED2_GPIOS                     DT_GPIO_LEDS_LED_2_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_LEDS_LED_2_LABEL                    "Green LED 2"
#define DT_ALIAS_LED2_LABEL                         DT_GPIO_LEDS_LED_2_LABEL
#define DT_GPIO_LEDS_LED2_LABEL                     DT_GPIO_LEDS_LED_2_LABEL

/*
 * Devicetree node:
 *   /leds/led_3
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 25
 *
 * Requires:
 *   21  /leds
 *   5   /soc/gpio@418c0500
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED3_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED3_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_3_GPIOS_PIN                31
#define DT_ALIAS_LED3_GPIOS_PIN                     DT_GPIO_LEDS_LED_3_GPIOS_PIN
#define DT_GPIO_LEDS_LED3_GPIOS_PIN                 DT_GPIO_LEDS_LED_3_GPIOS_PIN
#define DT_GPIO_LEDS_LED_3_GPIOS_FLAGS              1
#define DT_ALIAS_LED3_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_3_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED3_GPIOS_FLAGS               DT_GPIO_LEDS_LED_3_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_3_GPIOS                    {"GPIO_0", 31, 1}
#define DT_ALIAS_LED3_GPIOS                         DT_GPIO_LEDS_LED_3_GPIOS
#define DT_GPIO_LEDS_LED3_GPIOS                     DT_GPIO_LEDS_LED_3_GPIOS
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_GPIO_LEDS_LED_3_LABEL                    "Green LED 3"
#define DT_ALIAS_LED3_LABEL                         DT_GPIO_LEDS_LED_3_LABEL
#define DT_GPIO_LEDS_LED3_LABEL                     DT_GPIO_LEDS_LED_3_LABEL

/*
 * Devicetree node:
 *   /reserved-memory
 *
 * No matching binding.
 *
 * Dependency Ordinal: 26
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   27  /reserved-memory/memory@20070000
 */

/*
 * Devicetree node:
 *   /reserved-memory/memory@20070000
 *
 * No matching binding.
 *
 * Dependency Ordinal: 27
 *
 * Requires:
 *   26  /reserved-memory
 */

/*
 * Devicetree node:
 *   /soc/interrupt-controller@e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v8m-nvic.yaml
 *
 * Dependency Ordinal: 28
 *
 * Requires:
 *   4   /soc
 *
 * Supports:
 *   29  /soc/clock@41005000
 *   31  /soc/egu@41014000
 *   34  /soc/gpiote@4100a000
 *   35  /soc/i2c@41013000
 *   36  /soc/ipc@41012000
 *   38  /soc/power@41005000
 *   39  /soc/random@41009000
 *   40  /soc/rtc@41011000
 *   41  /soc/rtc@41016000
 *   42  /soc/spi@41013000
 *   43  /soc/temp@41010000
 *   44  /soc/timer@4100c000
 *   45  /soc/timer@41018000
 *   46  /soc/timer@41019000
 *   48  /soc/uart@41013000
 *   51  /soc/watchdog@4100b000
 *
 * Description:
 *   ARMv8-M NVIC (Nested Vectored Interrupt Controller)
 */
#define DT_ARM_V8M_NVIC_E000E100_BASE_ADDRESS       0xe000e100
#define DT_INST_0_ARM_V8M_NVIC_BASE_ADDRESS         DT_ARM_V8M_NVIC_E000E100_BASE_ADDRESS
#define DT_ARM_V8M_NVIC_E000E100_SIZE               3072
#define DT_INST_0_ARM_V8M_NVIC_SIZE                 DT_ARM_V8M_NVIC_E000E100_SIZE
/* number of bits of IRQ priorities */
#define DT_ARM_V8M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS 3
#define DT_INST_0_ARM_V8M_NVIC_ARM_NUM_IRQ_PRIORITY_BITS DT_ARM_V8M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define DT_INST_0_ARM_V8M_NVIC                      1

/*
 * Devicetree node:
 *   /soc/clock@41005000
 *
 * Binding (compatible = nordic,nrf-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/nordic,nrf-clock.yaml
 *
 * Dependency Ordinal: 29
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF clock control node
 */
#define DT_NORDIC_NRF_CLOCK_41005000_BASE_ADDRESS   0x41005000
#define DT_INST_0_NORDIC_NRF_CLOCK_BASE_ADDRESS     DT_NORDIC_NRF_CLOCK_41005000_BASE_ADDRESS
#define DT_NORDIC_NRF_CLOCK_41005000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_CLOCK_SIZE             DT_NORDIC_NRF_CLOCK_41005000_SIZE
#define DT_NORDIC_NRF_CLOCK_41005000_IRQ_0          5
#define DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0            DT_NORDIC_NRF_CLOCK_41005000_IRQ_0
#define DT_NORDIC_NRF_CLOCK_41005000_IRQ_0_PRIORITY 1
#define DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0_PRIORITY   DT_NORDIC_NRF_CLOCK_41005000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_CLOCK_41005000_LABEL          "CLOCK"
#define DT_INST_0_NORDIC_NRF_CLOCK_LABEL            DT_NORDIC_NRF_CLOCK_41005000_LABEL
#define DT_INST_0_NORDIC_NRF_CLOCK                  1

/*
 * Devicetree node:
 *   /soc/dppic@4100f000
 *
 * Binding (compatible = nordic,nrf-dppic):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-dppic.yaml
 *
 * Dependency Ordinal: 30
 *
 * Requires:
 *   4   /soc
 *
 * Description:
 *   Nordic DPPIC (Distributed Programmable Peripheral Interconnect Controller)
 */
#define DT_NORDIC_NRF_DPPIC_4100F000_BASE_ADDRESS   0x4100f000
#define DT_INST_0_NORDIC_NRF_DPPIC_BASE_ADDRESS     DT_NORDIC_NRF_DPPIC_4100F000_BASE_ADDRESS
#define DT_NORDIC_NRF_DPPIC_4100F000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_DPPIC_SIZE             DT_NORDIC_NRF_DPPIC_4100F000_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_DPPIC_4100F000_LABEL          "DPPIC"
#define DT_INST_0_NORDIC_NRF_DPPIC_LABEL            DT_NORDIC_NRF_DPPIC_4100F000_LABEL
#define DT_INST_0_NORDIC_NRF_DPPIC                  1

/*
 * Devicetree node:
 *   /soc/egu@41014000
 *
 * Binding (compatible = nordic,nrf-egu):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-egu.yaml
 *
 * Dependency Ordinal: 31
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic EGU (Event Generator Unit)
 */
#define DT_NORDIC_NRF_EGU_41014000_BASE_ADDRESS     0x41014000
#define DT_INST_0_NORDIC_NRF_EGU_BASE_ADDRESS       DT_NORDIC_NRF_EGU_41014000_BASE_ADDRESS
#define DT_NORDIC_NRF_EGU_41014000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_EGU_SIZE               DT_NORDIC_NRF_EGU_41014000_SIZE
#define DT_NORDIC_NRF_EGU_41014000_IRQ_0            20
#define DT_INST_0_NORDIC_NRF_EGU_IRQ_0              DT_NORDIC_NRF_EGU_41014000_IRQ_0
#define DT_NORDIC_NRF_EGU_41014000_IRQ_0_PRIORITY   1
#define DT_INST_0_NORDIC_NRF_EGU_IRQ_0_PRIORITY     DT_NORDIC_NRF_EGU_41014000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_EGU_41014000_LABEL            "EGU_0"
#define DT_INST_0_NORDIC_NRF_EGU_LABEL              DT_NORDIC_NRF_EGU_41014000_LABEL
#define DT_INST_0_NORDIC_NRF_EGU                    1

/*
 * Devicetree node:
 *   /soc/ficr@1ff0000
 *
 * Binding (compatible = nordic,nrf-ficr):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-ficr.yaml
 *
 * Dependency Ordinal: 32
 *
 * Requires:
 *   4   /soc
 *
 * Description:
 *   Nordic FICR (Factory Information Configuration Registers)
 */
#define DT_NORDIC_NRF_FICR_1FF0000_BASE_ADDRESS     0x1ff0000
#define DT_INST_0_NORDIC_NRF_FICR_BASE_ADDRESS      DT_NORDIC_NRF_FICR_1FF0000_BASE_ADDRESS
#define DT_NORDIC_NRF_FICR_1FF0000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_FICR_SIZE              DT_NORDIC_NRF_FICR_1FF0000_SIZE
#define DT_INST_0_NORDIC_NRF_FICR                   1

/*
 * Devicetree node:
 *   /soc/gpio@418c0800
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * Dependency Ordinal: 33
 *
 * Requires:
 *   4   /soc
 *
 * Description:
 *   NRF5 GPIO node
 */
#define DT_NORDIC_NRF_GPIO_418C0800_BASE_ADDRESS    0x418c0800
#define DT_INST_1_NORDIC_NRF_GPIO_BASE_ADDRESS      DT_NORDIC_NRF_GPIO_418C0800_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIO_418C0800_SIZE            768
#define DT_INST_1_NORDIC_NRF_GPIO_SIZE              DT_NORDIC_NRF_GPIO_418C0800_SIZE
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_GPIO_418C0800_LABEL           "GPIO_1"
#define DT_INST_1_NORDIC_NRF_GPIO_LABEL             DT_NORDIC_NRF_GPIO_418C0800_LABEL
/* Number of gpios supported */
#define DT_NORDIC_NRF_GPIO_418C0800_NGPIOS          16
#define DT_INST_1_NORDIC_NRF_GPIO_NGPIOS            DT_NORDIC_NRF_GPIO_418C0800_NGPIOS
#define DT_INST_1_NORDIC_NRF_GPIO                   1

/*
 * Devicetree node:
 *   /soc/gpiote@4100a000
 *
 * Binding (compatible = nordic,nrf-gpiote):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpiote.yaml
 *
 * Dependency Ordinal: 34
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   NRF5 GPIOTE node
 */
#define DT_NORDIC_NRF_GPIOTE_4100A000_BASE_ADDRESS  0x4100a000
#define DT_INST_0_NORDIC_NRF_GPIOTE_BASE_ADDRESS    DT_NORDIC_NRF_GPIOTE_4100A000_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIOTE_4100A000_SIZE          4096
#define DT_INST_0_NORDIC_NRF_GPIOTE_SIZE            DT_NORDIC_NRF_GPIOTE_4100A000_SIZE
#define DT_NORDIC_NRF_GPIOTE_4100A000_IRQ_0         10
#define DT_INST_0_NORDIC_NRF_GPIOTE_IRQ_0           DT_NORDIC_NRF_GPIOTE_4100A000_IRQ_0
#define DT_NORDIC_NRF_GPIOTE_4100A000_IRQ_0_PRIORITY 5
#define DT_INST_0_NORDIC_NRF_GPIOTE_IRQ_0_PRIORITY  DT_NORDIC_NRF_GPIOTE_4100A000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_GPIOTE_4100A000_LABEL         "GPIOTE_0"
#define DT_INST_0_NORDIC_NRF_GPIOTE_LABEL           DT_NORDIC_NRF_GPIOTE_4100A000_LABEL
#define DT_INST_0_NORDIC_NRF_GPIOTE                 1

/*
 * Devicetree node:
 *   /soc/i2c@41013000
 *
 * No matching binding.
 *
 * Dependency Ordinal: 35
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/ipc@41012000
 *
 * Binding (compatible = nordic,nrf-ipc):
 *   $ZEPHYR_BASE/dts/bindings/ipm/nordic,nrf-ipc.yaml
 *
 * Dependency Ordinal: 36
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF family IPC (Interprocessor Communication)
 */
#define DT_NORDIC_NRF_IPC_41012000_BASE_ADDRESS     0x41012000
#define DT_INST_0_NORDIC_NRF_IPC_BASE_ADDRESS       DT_NORDIC_NRF_IPC_41012000_BASE_ADDRESS
#define DT_NORDIC_NRF_IPC_41012000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_IPC_SIZE               DT_NORDIC_NRF_IPC_41012000_SIZE
#define DT_NORDIC_NRF_IPC_41012000_IRQ_0            18
#define DT_INST_0_NORDIC_NRF_IPC_IRQ_0              DT_NORDIC_NRF_IPC_41012000_IRQ_0
#define DT_NORDIC_NRF_IPC_41012000_IRQ_0_PRIORITY   1
#define DT_INST_0_NORDIC_NRF_IPC_IRQ_0_PRIORITY     DT_NORDIC_NRF_IPC_41012000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_IPC_41012000_LABEL            "IPC"
#define DT_INST_0_NORDIC_NRF_IPC_LABEL              DT_NORDIC_NRF_IPC_41012000_LABEL
#define DT_INST_0_NORDIC_NRF_IPC                    1

/*
 * Devicetree node:
 *   /soc/memory@21000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * Dependency Ordinal: 37
 *
 * Requires:
 *   4   /soc
 *
 * Description:
 *   Generic on-chip SRAM description
 */
#define DT_MMIO_SRAM_21000000_BASE_ADDRESS          0x21000000
#define DT_INST_0_MMIO_SRAM_BASE_ADDRESS            DT_MMIO_SRAM_21000000_BASE_ADDRESS
#define DT_MMIO_SRAM_21000000_SIZE                  65536
#define DT_INST_0_MMIO_SRAM_SIZE                    DT_MMIO_SRAM_21000000_SIZE
#define DT_INST_0_MMIO_SRAM                         1

/*
 * Devicetree node:
 *   /soc/power@41005000
 *
 * Binding (compatible = nordic,nrf-power):
 *   $ZEPHYR_BASE/dts/bindings/power/nordic,nrf-power.yaml
 *
 * Dependency Ordinal: 38
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF power control node
 */
#define DT_NORDIC_NRF_POWER_41005000_BASE_ADDRESS   0x41005000
#define DT_INST_0_NORDIC_NRF_POWER_BASE_ADDRESS     DT_NORDIC_NRF_POWER_41005000_BASE_ADDRESS
#define DT_NORDIC_NRF_POWER_41005000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_POWER_SIZE             DT_NORDIC_NRF_POWER_41005000_SIZE
#define DT_NORDIC_NRF_POWER_41005000_IRQ_0          5
#define DT_INST_0_NORDIC_NRF_POWER_IRQ_0            DT_NORDIC_NRF_POWER_41005000_IRQ_0
#define DT_NORDIC_NRF_POWER_41005000_IRQ_0_PRIORITY 1
#define DT_INST_0_NORDIC_NRF_POWER_IRQ_0_PRIORITY   DT_NORDIC_NRF_POWER_41005000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_POWER                  1

/*
 * Devicetree node:
 *   /soc/random@41009000
 *
 * Binding (compatible = nordic,nrf-rng):
 *   $ZEPHYR_BASE/dts/bindings/rng/nordic,nrf-rng.yaml
 *
 * Dependency Ordinal: 39
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF family RNG (Random Number Generator)
 */
#define DT_NORDIC_NRF_RNG_41009000_BASE_ADDRESS     0x41009000
#define DT_INST_0_NORDIC_NRF_RNG_BASE_ADDRESS       DT_NORDIC_NRF_RNG_41009000_BASE_ADDRESS
#define DT_NORDIC_NRF_RNG_41009000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_RNG_SIZE               DT_NORDIC_NRF_RNG_41009000_SIZE
#define DT_NORDIC_NRF_RNG_41009000_IRQ_0            9
#define DT_INST_0_NORDIC_NRF_RNG_IRQ_0              DT_NORDIC_NRF_RNG_41009000_IRQ_0
#define DT_NORDIC_NRF_RNG_41009000_IRQ_0_PRIORITY   1
#define DT_INST_0_NORDIC_NRF_RNG_IRQ_0_PRIORITY     DT_NORDIC_NRF_RNG_41009000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_RNG_41009000_LABEL            "RNG"
#define DT_INST_0_NORDIC_NRF_RNG_LABEL              DT_NORDIC_NRF_RNG_41009000_LABEL
#define DT_INST_0_NORDIC_NRF_RNG                    1

/*
 * Devicetree node:
 *   /soc/rtc@41011000
 *
 * Binding (compatible = nordic,nrf-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/nordic,nrf-rtc.yaml
 *
 * Dependency Ordinal: 40
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF RTC (Real-Time Counter)
 */
#define DT_NORDIC_NRF_RTC_41011000_BASE_ADDRESS     0x41011000
#define DT_INST_0_NORDIC_NRF_RTC_BASE_ADDRESS       DT_NORDIC_NRF_RTC_41011000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_41011000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_RTC_SIZE               DT_NORDIC_NRF_RTC_41011000_SIZE
#define DT_NORDIC_NRF_RTC_41011000_IRQ_0            17
#define DT_INST_0_NORDIC_NRF_RTC_IRQ_0              DT_NORDIC_NRF_RTC_41011000_IRQ_0
#define DT_NORDIC_NRF_RTC_41011000_IRQ_0_PRIORITY   1
#define DT_INST_0_NORDIC_NRF_RTC_IRQ_0_PRIORITY     DT_NORDIC_NRF_RTC_41011000_IRQ_0_PRIORITY
/* Enable wrapping with PPI */
#define DT_NORDIC_NRF_RTC_41011000_PPI_WRAP         0
#define DT_INST_0_NORDIC_NRF_RTC_PPI_WRAP           DT_NORDIC_NRF_RTC_41011000_PPI_WRAP
/* Enable fixed top value */
#define DT_NORDIC_NRF_RTC_41011000_FIXED_TOP        0
#define DT_INST_0_NORDIC_NRF_RTC_FIXED_TOP          DT_NORDIC_NRF_RTC_41011000_FIXED_TOP
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_RTC_41011000_LABEL            "RTC_0"
#define DT_INST_0_NORDIC_NRF_RTC_LABEL              DT_NORDIC_NRF_RTC_41011000_LABEL
#define DT_INST_0_NORDIC_NRF_RTC                    1

/*
 * Devicetree node:
 *   /soc/rtc@41016000
 *
 * Binding (compatible = nordic,nrf-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/nordic,nrf-rtc.yaml
 *
 * Dependency Ordinal: 41
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF RTC (Real-Time Counter)
 */
#define DT_NORDIC_NRF_RTC_41016000_BASE_ADDRESS     0x41016000
#define DT_INST_1_NORDIC_NRF_RTC_BASE_ADDRESS       DT_NORDIC_NRF_RTC_41016000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_41016000_SIZE             4096
#define DT_INST_1_NORDIC_NRF_RTC_SIZE               DT_NORDIC_NRF_RTC_41016000_SIZE
#define DT_NORDIC_NRF_RTC_41016000_IRQ_0            22
#define DT_INST_1_NORDIC_NRF_RTC_IRQ_0              DT_NORDIC_NRF_RTC_41016000_IRQ_0
#define DT_NORDIC_NRF_RTC_41016000_IRQ_0_PRIORITY   1
#define DT_INST_1_NORDIC_NRF_RTC_IRQ_0_PRIORITY     DT_NORDIC_NRF_RTC_41016000_IRQ_0_PRIORITY
/* Enable wrapping with PPI */
#define DT_NORDIC_NRF_RTC_41016000_PPI_WRAP         0
#define DT_INST_1_NORDIC_NRF_RTC_PPI_WRAP           DT_NORDIC_NRF_RTC_41016000_PPI_WRAP
/* Enable fixed top value */
#define DT_NORDIC_NRF_RTC_41016000_FIXED_TOP        0
#define DT_INST_1_NORDIC_NRF_RTC_FIXED_TOP          DT_NORDIC_NRF_RTC_41016000_FIXED_TOP
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_RTC_41016000_LABEL            "RTC_1"
#define DT_INST_1_NORDIC_NRF_RTC_LABEL              DT_NORDIC_NRF_RTC_41016000_LABEL
#define DT_INST_1_NORDIC_NRF_RTC                    1

/*
 * Devicetree node:
 *   /soc/spi@41013000
 *
 * No matching binding.
 *
 * Dependency Ordinal: 42
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/temp@41010000
 *
 * Binding (compatible = nordic,nrf-temp):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nordic,nrf-temp.yaml
 *
 * Dependency Ordinal: 43
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF family TEMP node
 */
#define DT_NORDIC_NRF_TEMP_41010000_BASE_ADDRESS    0x41010000
#define DT_INST_0_NORDIC_NRF_TEMP_BASE_ADDRESS      DT_NORDIC_NRF_TEMP_41010000_BASE_ADDRESS
#define DT_NORDIC_NRF_TEMP_41010000_SIZE            4096
#define DT_INST_0_NORDIC_NRF_TEMP_SIZE              DT_NORDIC_NRF_TEMP_41010000_SIZE
#define DT_NORDIC_NRF_TEMP_41010000_IRQ_0           16
#define DT_INST_0_NORDIC_NRF_TEMP_IRQ_0             DT_NORDIC_NRF_TEMP_41010000_IRQ_0
#define DT_NORDIC_NRF_TEMP_41010000_IRQ_0_PRIORITY  1
#define DT_INST_0_NORDIC_NRF_TEMP_IRQ_0_PRIORITY    DT_NORDIC_NRF_TEMP_41010000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_TEMP_41010000_LABEL           "TEMP_0"
#define DT_INST_0_NORDIC_NRF_TEMP_LABEL             DT_NORDIC_NRF_TEMP_41010000_LABEL
#define DT_INST_0_NORDIC_NRF_TEMP                   1

/*
 * Devicetree node:
 *   /soc/timer@4100c000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * Dependency Ordinal: 44
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF timer node
 */
#define DT_NORDIC_NRF_TIMER_4100C000_BASE_ADDRESS   0x4100c000
#define DT_INST_0_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_4100C000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_4100C000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_4100C000_SIZE
#define DT_NORDIC_NRF_TIMER_4100C000_IRQ_0          12
#define DT_INST_0_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_4100C000_IRQ_0
#define DT_NORDIC_NRF_TIMER_4100C000_IRQ_0_PRIORITY 1
#define DT_INST_0_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_4100C000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_TIMER_4100C000_LABEL          "TIMER0"
#define DT_INST_0_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_4100C000_LABEL
/* Prescaler value determines frequency (16MHz/2^prescaler) */
#define DT_NORDIC_NRF_TIMER_4100C000_PRESCALER      0
#define DT_INST_0_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_4100C000_PRESCALER
#define DT_INST_0_NORDIC_NRF_TIMER                  1

/*
 * Devicetree node:
 *   /soc/timer@41018000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * Dependency Ordinal: 45
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF timer node
 */
#define DT_NORDIC_NRF_TIMER_41018000_BASE_ADDRESS   0x41018000
#define DT_INST_1_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_41018000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_41018000_SIZE           4096
#define DT_INST_1_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_41018000_SIZE
#define DT_NORDIC_NRF_TIMER_41018000_IRQ_0          24
#define DT_INST_1_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_41018000_IRQ_0
#define DT_NORDIC_NRF_TIMER_41018000_IRQ_0_PRIORITY 1
#define DT_INST_1_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_41018000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_TIMER_41018000_LABEL          "TIMER1"
#define DT_INST_1_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_41018000_LABEL
/* Prescaler value determines frequency (16MHz/2^prescaler) */
#define DT_NORDIC_NRF_TIMER_41018000_PRESCALER      0
#define DT_INST_1_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_41018000_PRESCALER
#define DT_INST_1_NORDIC_NRF_TIMER                  1

/*
 * Devicetree node:
 *   /soc/timer@41019000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * Dependency Ordinal: 46
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF timer node
 */
#define DT_NORDIC_NRF_TIMER_41019000_BASE_ADDRESS   0x41019000
#define DT_INST_2_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_41019000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_41019000_SIZE           4096
#define DT_INST_2_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_41019000_SIZE
#define DT_NORDIC_NRF_TIMER_41019000_IRQ_0          25
#define DT_INST_2_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_41019000_IRQ_0
#define DT_NORDIC_NRF_TIMER_41019000_IRQ_0_PRIORITY 1
#define DT_INST_2_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_41019000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_TIMER_41019000_LABEL          "TIMER2"
#define DT_INST_2_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_41019000_LABEL
/* Prescaler value determines frequency (16MHz/2^prescaler) */
#define DT_NORDIC_NRF_TIMER_41019000_PRESCALER      0
#define DT_INST_2_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_41019000_PRESCALER
#define DT_INST_2_NORDIC_NRF_TIMER                  1

/*
 * Devicetree node:
 *   /soc/timer@e000e010
 *
 * No matching binding.
 *
 * Dependency Ordinal: 47
 *
 * Requires:
 *   4   /soc
 *
 * Node is disabled.
 */

/*
 * Devicetree node:
 *   /soc/uart@41013000
 *
 * Binding (compatible = nordic,nrf-uarte):
 *   $ZEPHYR_BASE/dts/bindings/serial/nordic,nrf-uarte.yaml
 *
 * Dependency Ordinal: 48
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic UARTE
 */
#define DT_NORDIC_NRF_UARTE_41013000_BASE_ADDRESS   0x41013000
#define DT_INST_0_NORDIC_NRF_UARTE_BASE_ADDRESS     DT_NORDIC_NRF_UARTE_41013000_BASE_ADDRESS
#define DT_NORDIC_NRF_UARTE_41013000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_UARTE_SIZE             DT_NORDIC_NRF_UARTE_41013000_SIZE
#define DT_NORDIC_NRF_UARTE_41013000_IRQ_0          19
#define DT_INST_0_NORDIC_NRF_UARTE_IRQ_0            DT_NORDIC_NRF_UARTE_41013000_IRQ_0
#define DT_NORDIC_NRF_UARTE_41013000_IRQ_0_PRIORITY 1
#define DT_INST_0_NORDIC_NRF_UARTE_IRQ_0_PRIORITY   DT_NORDIC_NRF_UARTE_41013000_IRQ_0_PRIORITY
/* TX pin */
#define DT_NORDIC_NRF_UARTE_41013000_TX_PIN         25
#define DT_INST_0_NORDIC_NRF_UARTE_TX_PIN           DT_NORDIC_NRF_UARTE_41013000_TX_PIN
/* RX pin */
#define DT_NORDIC_NRF_UARTE_41013000_RX_PIN         26
#define DT_INST_0_NORDIC_NRF_UARTE_RX_PIN           DT_NORDIC_NRF_UARTE_41013000_RX_PIN
/* RTS pin */
#define DT_NORDIC_NRF_UARTE_41013000_RTS_PIN        10
#define DT_INST_0_NORDIC_NRF_UARTE_RTS_PIN          DT_NORDIC_NRF_UARTE_41013000_RTS_PIN
/* CTS pin */
#define DT_NORDIC_NRF_UARTE_41013000_CTS_PIN        12
#define DT_INST_0_NORDIC_NRF_UARTE_CTS_PIN          DT_NORDIC_NRF_UARTE_41013000_CTS_PIN
/* Initial baud rate setting for UART */
#define DT_NORDIC_NRF_UARTE_41013000_CURRENT_SPEED  115200
#define DT_INST_0_NORDIC_NRF_UARTE_CURRENT_SPEED    DT_NORDIC_NRF_UARTE_41013000_CURRENT_SPEED
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_UARTE_41013000_LABEL          "UART_0"
#define DT_INST_0_NORDIC_NRF_UARTE_LABEL            DT_NORDIC_NRF_UARTE_41013000_LABEL
/* Set to enable RTS/CTS flow control at boot time */
#define DT_NORDIC_NRF_UARTE_41013000_HW_FLOW_CONTROL 0
#define DT_INST_0_NORDIC_NRF_UARTE_HW_FLOW_CONTROL  DT_NORDIC_NRF_UARTE_41013000_HW_FLOW_CONTROL
#define DT_INST_0_NORDIC_NRF_UARTE                  1

/*
 * Devicetree node:
 *   /soc/uicr@1ff8000
 *
 * Binding (compatible = nordic,nrf-uicr):
 *   $ZEPHYR_BASE/dts/bindings/arm/nordic,nrf-uicr.yaml
 *
 * Dependency Ordinal: 49
 *
 * Requires:
 *   4   /soc
 *
 * Description:
 *   Nordic UICR (User Information Configuration Registers)
 */
#define DT_NORDIC_NRF_UICR_1FF8000_BASE_ADDRESS     0x1ff8000
#define DT_INST_0_NORDIC_NRF_UICR_BASE_ADDRESS      DT_NORDIC_NRF_UICR_1FF8000_BASE_ADDRESS
#define DT_NORDIC_NRF_UICR_1FF8000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_UICR_SIZE              DT_NORDIC_NRF_UICR_1FF8000_SIZE
#define DT_INST_0_NORDIC_NRF_UICR                   1

/*
 * Devicetree node:
 *   /soc/vmc@41081000
 *
 * Binding (compatible = nordic,nrf-vmc):
 *   $ZEPHYR_BASE/dts/bindings/power/nordic,nrf-vmc.yaml
 *
 * Dependency Ordinal: 50
 *
 * Requires:
 *   4   /soc
 *
 * Description:
 *   Nordic VMC (Volatile Memory Controller)
 */
#define DT_NORDIC_NRF_VMC_41081000_BASE_ADDRESS     0x41081000
#define DT_INST_0_NORDIC_NRF_VMC_BASE_ADDRESS       DT_NORDIC_NRF_VMC_41081000_BASE_ADDRESS
#define DT_NORDIC_NRF_VMC_41081000_SIZE             4096
#define DT_INST_0_NORDIC_NRF_VMC_SIZE               DT_NORDIC_NRF_VMC_41081000_SIZE
#define DT_INST_0_NORDIC_NRF_VMC                    1

/*
 * Devicetree node:
 *   /soc/watchdog@4100b000
 *
 * Binding (compatible = nordic,nrf-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nordic,nrf-watchdog.yaml
 *
 * Dependency Ordinal: 51
 *
 * Requires:
 *   4   /soc
 *   28  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic Semiconductor nRF watchdog
 */
#define DT_NORDIC_NRF_WATCHDOG_4100B000_BASE_ADDRESS 0x4100b000
#define DT_INST_0_NORDIC_NRF_WATCHDOG_BASE_ADDRESS  DT_NORDIC_NRF_WATCHDOG_4100B000_BASE_ADDRESS
#define DT_NORDIC_NRF_WATCHDOG_4100B000_SIZE        4096
#define DT_INST_0_NORDIC_NRF_WATCHDOG_SIZE          DT_NORDIC_NRF_WATCHDOG_4100B000_SIZE
#define DT_NORDIC_NRF_WATCHDOG_4100B000_IRQ_0       11
#define DT_INST_0_NORDIC_NRF_WATCHDOG_IRQ_0         DT_NORDIC_NRF_WATCHDOG_4100B000_IRQ_0
#define DT_NORDIC_NRF_WATCHDOG_4100B000_IRQ_0_PRIORITY 1
#define DT_INST_0_NORDIC_NRF_WATCHDOG_IRQ_0_PRIORITY DT_NORDIC_NRF_WATCHDOG_4100B000_IRQ_0_PRIORITY
/* Human readable string describing the device (used as device_get_binding() argument) */
#define DT_NORDIC_NRF_WATCHDOG_4100B000_LABEL       "WDT"
#define DT_INST_0_NORDIC_NRF_WATCHDOG_LABEL         DT_NORDIC_NRF_WATCHDOG_4100B000_LABEL
#define DT_INST_0_NORDIC_NRF_WATCHDOG               1

/* Compatibles appearing on enabled nodes */
#define DT_COMPAT_ARM_ARMV8M_MPU                    1
#define DT_COMPAT_ARM_CORTEX_M33                    1
#define DT_COMPAT_ARM_V8M_NVIC                      1
#define DT_COMPAT_FIXED_PARTITIONS                  1
#define DT_COMPAT_GPIO_KEYS                         1
#define DT_COMPAT_GPIO_LEDS                         1
#define DT_COMPAT_MMIO_SRAM                         1
#define DT_COMPAT_NORDIC_NRF53                      1
#define DT_COMPAT_NORDIC_NRF5340_CPUNET             1
#define DT_COMPAT_NORDIC_NRF5340_CPUNET_QKAA        1
#define DT_COMPAT_NORDIC_NRF_CLOCK                  1
#define DT_COMPAT_NORDIC_NRF_DPPIC                  1
#define DT_COMPAT_NORDIC_NRF_EGU                    1
#define DT_COMPAT_NORDIC_NRF_FICR                   1
#define DT_COMPAT_NORDIC_NRF_GPIO                   1
#define DT_COMPAT_NORDIC_NRF_GPIOTE                 1
#define DT_COMPAT_NORDIC_NRF_IPC                    1
#define DT_COMPAT_NORDIC_NRF_POWER                  1
#define DT_COMPAT_NORDIC_NRF_RNG                    1
#define DT_COMPAT_NORDIC_NRF_RTC                    1
#define DT_COMPAT_NORDIC_NRF_TEMP                   1
#define DT_COMPAT_NORDIC_NRF_TIMER                  1
#define DT_COMPAT_NORDIC_NRF_UARTE                  1
#define DT_COMPAT_NORDIC_NRF_UICR                   1
#define DT_COMPAT_NORDIC_NRF_VMC                    1
#define DT_COMPAT_NORDIC_NRF_WATCHDOG               1
#define DT_COMPAT_NORDIC_NRF53_FLASH_CONTROLLER     1
#define DT_COMPAT_NORDIC_NRF5340_PDK_NRF5340_CPUNET 1
#define DT_COMPAT_SIMPLE_BUS                        1
#define DT_COMPAT_SOC_NV_FLASH                      1

/* /chosen/zephyr,ipc_shm (/reserved-memory/memory@20070000) */
#define DT_IPC_SHM_BASE_ADDRESS                     0x20070000
#define DT_IPC_SHM_SIZE                             64

/* /chosen/zephyr,flash (/flash-controller@41080000/flash@1000000) */
#define DT_FLASH_BASE_ADDRESS                       0x1000000
#define DT_FLASH_SIZE                               256
#define DT_FLASH_ERASE_BLOCK_SIZE                   2048
#define DT_FLASH_WRITE_BLOCK_SIZE                   4

/* /chosen/zephyr,code-partition (/flash-controller@41080000/flash@1000000/partitions/partition@c000) */
#define DT_CODE_PARTITION_OFFSET                    49152
#define DT_CODE_PARTITION_SIZE                      73728

/* Number of flash partitions */
#define DT_FLASH_AREA_NUM                           5
