

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride'
================================================================
* Date:           Fri Dec 21 19:49:03 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99265|  99265|  99265|  99265|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  99264|  99264|      1034|          -|          -|    96|    no    |
        | + Loop 1.1              |   1032|   1032|       258|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    256|    256|        64|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     60|     60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     18|     18|         6|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     745|    503|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     231|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     976|    631|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_5_fu_541_p2              |     *    |      0|   0|  62|           8|           8|
    |co_1_fu_298_p2                  |     +    |      0|  26|  12|           7|           1|
    |h_1_fu_381_p2                   |     +    |      0|  14|   9|           3|           1|
    |m_1_fu_414_p2                   |     +    |      0|  11|   8|           1|           2|
    |n_1_fu_500_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_2_fu_771_p2              |     +    |      0|  32|  14|           9|           9|
    |p_Val2_6_fu_567_p2              |     +    |      0|  53|  21|          16|          16|
    |p_Val2_8_fu_601_p2              |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_785_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_10_fu_516_p2                |     +    |      0|  17|   9|           4|           4|
    |tmp_37_fu_254_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_41_fu_308_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_44_fu_357_p2                |     +    |      0|  44|  18|          13|          13|
    |tmp_45_fu_391_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_48_fu_439_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_49_fu_468_p2                |     +    |      0|  50|  20|          15|          15|
    |tmp_52_fu_484_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_53_fu_525_p2                |     +    |      0|  50|  20|          15|          15|
    |tmp_s_fu_430_p2                 |     +    |      0|  17|   9|           4|           4|
    |w_1_fu_474_p2                   |     +    |      0|  14|   9|           3|           1|
    |tmp_39_fu_272_p2                |     -    |      0|  35|  15|          10|          10|
    |tmp_40_fu_282_p2                |     -    |      0|  38|  16|          11|          11|
    |tmp_42_fu_333_p2                |     -    |      0|  44|  18|          13|          13|
    |tmp_47_fu_402_p2                |     -    |      0|  38|  16|          11|          11|
    |brmerge40_demorgan_i_fu_706_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_621_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_700_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_679_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_667_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_2_fu_804_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_723_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_644_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_649_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_292_p2             |   icmp   |      0|   0|   4|           7|           7|
    |exitcond2_fu_339_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_367_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond4_fu_408_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_494_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_818_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i1_fu_690_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_728_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_711_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_734_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_738_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_672_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_654_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_8_40_fu_749_p3           |  select  |      0|   0|   9|           1|           9|
    |p_Val2_8_mux_fu_743_p3          |  select  |      0|   0|   8|           1|           7|
    |p_result_V_fu_830_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_823_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_755_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_809_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_813_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_684_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_420_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_506_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_717_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_15_fu_615_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_16_fu_661_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_18_fu_695_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_5_fu_799_p2                 |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 745| 503|         271|         311|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         14|    1|         14|
    |co_reg_140        |   9|          2|    7|         14|
    |h_reg_151         |   9|          2|    3|          6|
    |m_reg_187         |   9|          2|    2|          4|
    |n_reg_210         |   9|          2|    2|          4|
    |p_Val2_4_reg_198  |   9|          2|    8|         16|
    |p_Val2_s_reg_175  |   9|          2|    8|         16|
    |w_reg_163         |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 128|         28|   34|         80|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |bias_V_addr_reg_869            |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_1013  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1023         |   1|   0|    1|          0|
    |carry_reg_990                  |   1|   0|    1|          0|
    |co_1_reg_864                   |   7|   0|    7|          0|
    |co_reg_140                     |   7|   0|    7|          0|
    |h_reg_151                      |   3|   0|    3|          0|
    |input_V_load_reg_951           |   8|   0|    8|          0|
    |isneg_reg_1033                 |   1|   0|    1|          0|
    |m_1_reg_913                    |   2|   0|    2|          0|
    |m_reg_187                      |   2|   0|    2|          0|
    |n_1_reg_936                    |   2|   0|    2|          0|
    |n_reg_210                      |   2|   0|    2|          0|
    |newsignbit_2_reg_1046          |   1|   0|    1|          0|
    |newsignbit_reg_984             |   1|   0|    1|          0|
    |output_V_addr_reg_887          |  12|   0|   12|          0|
    |p_38_i_i_reg_1003              |   1|   0|    1|          0|
    |p_Val2_4_reg_198               |   8|   0|    8|          0|
    |p_Val2_5_reg_956               |  16|   0|   16|          0|
    |p_Val2_6_reg_966               |  16|   0|   16|          0|
    |p_Val2_8_reg_978               |   8|   0|    8|          0|
    |p_Val2_s_reg_175               |   8|   0|    8|          0|
    |result_V_reg_1040              |   8|   0|    8|          0|
    |signbit_reg_971                |   1|   0|    1|          0|
    |tmp_17_reg_997                 |   2|   0|    2|          0|
    |tmp_18_reg_1008                |   1|   0|    1|          0|
    |tmp_2_reg_895                  |   3|   0|    4|          1|
    |tmp_37_reg_846                 |  10|   0|   11|          1|
    |tmp_41_cast_reg_851            |  11|   0|   11|          0|
    |tmp_42_reg_874                 |  12|   0|   13|          1|
    |tmp_44_cast_reg_856            |  11|   0|   12|          1|
    |tmp_47_reg_905                 |  11|   0|   11|          0|
    |tmp_49_reg_918                 |  14|   0|   15|          1|
    |tmp_55_reg_961                 |   1|   0|    1|          0|
    |tmp_reg_882                    |   3|   0|    4|          1|
    |underflow_reg_1018             |   1|   0|    1|          0|
    |w_1_reg_923                    |   3|   0|    3|          0|
    |w_reg_163                      |   3|   0|    3|          0|
    |weight_V_load_reg_946          |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 231|   0|  237|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|input_V_address0   | out |   14|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |    8|  ap_memory |        input_V       |     array    |
|weight_V_address0  | out |   10|  ap_memory |       weight_V       |     array    |
|weight_V_ce0       | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0        |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0    | out |    7|  ap_memory |        bias_V        |     array    |
|bias_V_ce0         | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0          |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0  | out |   12|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |    8|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

