

================================================================
== Vivado HLS Report for 'IFFT'
================================================================
* Date:           Mon Dec  1 20:03:27 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-------+-------+-------+-------+---------+
        |                  |       |    Latency    |    Interval   | Pipeline|
        |     Instance     | Module|  min  |  max  |  min  |  max  |   Type  |
        +------------------+-------+-------+-------+-------+-------+---------+
        |grp_bitrp_fu_271  |bitrp  |  12289|  14337|  12289|  14337|   none  |
        +------------------+-------+-------+-------+-------+-------+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2555|  2555|         5|          -|          -|   511|    no    |
        |- Loop 2         |     ?|     ?|         ?|          -|          -|    10|    no    |
        | + Loop 2.1      |     ?|     ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |     ?|     ?|        43|          -|          -|     ?|    no    |
        |- Loop 3         |  3072|  3072|         3|          -|          -|  1024|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    905|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     28|    2145|   2077|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    284|
|Register         |        -|      -|     911|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     28|    3056|   3266|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     12|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+------+------+
    |             Instance            |            Module           | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+-----------------------------+---------+-------+------+------+
    |grp_bitrp_fu_271                 |bitrp                        |        0|      0|   208|   236|
    |combine_mul_32s_13ns_45_3_U25    |combine_mul_32s_13ns_45_3    |        0|      2|     0|     0|
    |combine_mul_32s_13ns_45_3_U28    |combine_mul_32s_13ns_45_3    |        0|      2|     0|     0|
    |combine_mul_32s_20ns_52_3_U26    |combine_mul_32s_20ns_52_3    |        0|      2|     0|     0|
    |combine_mul_32s_20ns_52_3_U27    |combine_mul_32s_20ns_52_3    |        0|      2|     0|     0|
    |combine_mul_32s_32s_32_6_U29     |combine_mul_32s_32s_32_6     |        0|      4|    45|    21|
    |combine_mul_32s_32s_52_6_U31     |combine_mul_32s_32s_52_6     |        0|      4|    45|    21|
    |combine_mul_32s_32s_52_6_U32     |combine_mul_32s_32s_52_6     |        0|      4|    45|    21|
    |combine_mul_32s_32s_52_6_U33     |combine_mul_32s_32s_52_6     |        0|      4|    45|    21|
    |combine_mul_32s_32s_52_6_U34     |combine_mul_32s_32s_52_6     |        0|      4|    45|    21|
    |combine_sdiv_32ns_32s_32_35_U30  |combine_sdiv_32ns_32s_32_35  |        0|      0|  1712|  1736|
    +---------------------------------+-----------------------------+---------+-------+------+------+
    |Total                            |                             |        0|     28|  2145|  2077|
    +---------------------------------+-----------------------------+---------+-------+------+------+

    * Memory: 
    +-----------+-------------+---------+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+------+-----+------+-------------+
    |wreal_V_U  |FFT_wreal_V  |        1|   512|   32|     1|        16384|
    |wimag_V_U  |FFT_wreal_V  |        1|   512|   32|     1|        16384|
    +-----------+-------------+---------+------+-----+------+-------------+
    |Total      |             |        2|  1024|   64|     2|        32768|
    +-----------+-------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |index1_fu_503_p2        |     +    |      0|  0|  32|          32|          32|
    |index2_fu_508_p2        |     +    |      0|  0|  32|          32|          32|
    |indvar_next1_fu_386_p2  |     +    |      0|  0|   4|           4|           1|
    |indvar_next_fu_471_p2   |     +    |      0|  0|  32|          32|           1|
    |j_3_fu_660_p2           |     +    |      0|  0|  11|          11|           1|
    |j_4_fu_518_p2           |     +    |      0|  0|  31|          31|           1|
    |j_fu_279_p2             |     +    |      0|  0|   9|           9|           1|
    |r_V_11_fu_364_p2        |     +    |      0|  0|  52|          52|          52|
    |r_V_13_fu_614_p2        |     +    |      0|  0|  52|          52|          52|
    |r_V_2_fu_635_p2         |     +    |      0|  0|  32|          32|          32|
    |r_V_s_fu_628_p2         |     +    |      0|  0|  32|          32|          32|
    |p_neg3_fu_680_p2        |     -    |      0|  0|  32|           1|          32|
    |p_neg4_fu_736_p2        |     -    |      0|  0|  32|           1|          32|
    |p_neg_fu_392_p2         |     -    |      0|  0|  32|           1|          32|
    |p_neg_t3_fu_700_p2      |     -    |      0|  0|  23|           1|          23|
    |p_neg_t4_fu_756_p2      |     -    |      0|  0|  23|           1|          23|
    |p_neg_t_fu_419_p2       |     -    |      0|  0|  32|           1|          32|
    |r_V_12_fu_600_p2        |     -    |      0|  0|  52|          52|          52|
    |r_V_3_fu_642_p2         |     -    |      0|  0|  32|          32|          32|
    |r_V_4_fu_648_p2         |     -    |      0|  0|  32|          32|          32|
    |r_V_8_fu_340_p2         |     -    |      0|  0|  52|          52|          52|
    |smax4_fu_457_p3         |  Select  |      0|  0|  31|           1|          31|
    |tmp_5_fu_439_p3         |  Select  |      0|  0|  32|           1|          32|
    |tmp_7_fu_720_p3         |  Select  |      0|  0|  23|           1|          23|
    |tmp_8_fu_776_p3         |  Select  |      0|  0|  23|           1|          23|
    |exitcond4_fu_654_p2     |   icmp   |      0|  0|  14|          11|          12|
    |exitcond5_fu_380_p2     |   icmp   |      0|  0|   4|           4|           4|
    |exitcond6_fu_285_p2     |   icmp   |      0|  0|  10|           9|           2|
    |exitcond_fu_513_p2      |   icmp   |      0|  0|  39|          31|          31|
    |icmp_fu_487_p2          |   icmp   |      0|  0|  28|          22|           1|
    |tmp3_fu_451_p2          |   icmp   |      0|  0|  40|          32|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 905|         606|         739|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |indvar1_reg_202   |   9|          2|    9|         18|
    |indvar2_reg_213   |   4|          2|    4|          8|
    |indvar_reg_236    |  32|          2|   32|         64|
    |j_1_reg_248       |  31|          2|   31|         62|
    |j_2_reg_259       |  11|          2|   11|         22|
    |m_reg_224         |  31|          2|   31|         62|
    |wimag_V_address0  |   9|          4|    9|         36|
    |wimag_V_d0        |  32|          2|   32|         64|
    |wreal_V_address0  |   9|          4|    9|         36|
    |wreal_V_d0        |  32|          2|   32|         64|
    |ximag_V_address0  |  10|          5|   10|         50|
    |ximag_V_d0        |  32|          4|   32|        128|
    |xreal_V_address0  |  10|          5|   10|         50|
    |xreal_V_d0        |  32|          4|   32|        128|
    +------------------+----+-----------+-----+-----------+
    |Total             | 284|         42|  284|        792|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+-----+-----------+
    |                  Name                  | FF | Bits| Const Bits|
    +----------------------------------------+----+-----+-----------+
    |ap_CS_fsm                               |   6|    6|          0|
    |grp_bitrp_fu_271_ap_start_ap_start_reg  |   1|    1|          0|
    |icmp_reg_884                            |   1|    1|          0|
    |indvar1_reg_202                         |   9|    9|          0|
    |indvar2_reg_213                         |   4|    4|          0|
    |indvar_next1_reg_854                    |   4|    4|          0|
    |indvar_next_reg_874                     |  32|   32|          0|
    |indvar_reg_236                          |  32|   32|          0|
    |j_1_reg_248                             |  31|   31|          0|
    |j_2_reg_259                             |  11|   11|          0|
    |j_3_reg_993                             |  11|   11|          0|
    |j_4_reg_896                             |  31|   31|          0|
    |j_reg_792                               |   9|    9|          0|
    |k_reg_879                               |  32|   32|          0|
    |lhs_V_1_cast_reg_960                    |  52|   52|          0|
    |lhs_V_2_cast_reg_970                    |  52|   52|          0|
    |m_reg_224                               |  31|   32|          1|
    |p_lshr_reg_859                          |  31|   31|          0|
    |r_V_10_reg_846                          |  45|   45|          0|
    |r_V_3_reg_980                           |  32|   32|          0|
    |r_V_4_reg_985                           |  32|   32|          0|
    |r_V_7_reg_836                           |  52|   52|          0|
    |r_V_9_reg_841                           |  52|   52|          0|
    |r_V_reg_831                             |  45|   45|          0|
    |rhs_V_1_cast_reg_965                    |  52|   52|          0|
    |rhs_V_2_cast_reg_975                    |  52|   52|          0|
    |smax4_reg_869                           |  31|   31|          0|
    |tmp_5_reg_864                           |  32|   32|          0|
    |tmp_7_reg_1008                          |  23|   23|          0|
    |tmp_8_reg_1013                          |  23|   23|          0|
    |ximag_V_addr_1_reg_906                  |  10|   10|          0|
    |ximag_V_addr_2_reg_921                  |  10|   10|          0|
    |ximag_V_addr_reg_1003                   |  10|   10|          0|
    |xreal_V_addr_1_reg_911                  |  10|   10|          0|
    |xreal_V_addr_2_reg_916                  |  10|   10|          0|
    |xreal_V_addr_reg_998                    |  10|   10|          0|
    +----------------------------------------+----+-----+-----------+
    |Total                                   | 911|  912|          1|
    +----------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+-----------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol | Source Object|    C Type    |
+------------------+-----+-----+-----------+--------------+--------------+
|ap_clk            |  in |    1|          -|     IFFT     | return value |
|ap_rst            |  in |    1|          -|     IFFT     | return value |
|ap_start          |  in |    1|          -|     IFFT     | return value |
|ap_done           | out |    1|          -|     IFFT     | return value |
|ap_idle           | out |    1|          -|     IFFT     | return value |
|ap_ready          | out |    1|          -|     IFFT     | return value |
|xreal_V_address0  | out |   10| ap_memory |    xreal_V   |     array    |
|xreal_V_ce0       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_we0       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_d0        | out |   32| ap_memory |    xreal_V   |     array    |
|xreal_V_q0        |  in |   32| ap_memory |    xreal_V   |     array    |
|xreal_V_address1  | out |   10| ap_memory |    xreal_V   |     array    |
|xreal_V_ce1       | out |    1| ap_memory |    xreal_V   |     array    |
|xreal_V_q1        |  in |   32| ap_memory |    xreal_V   |     array    |
|ximag_V_address0  | out |   10| ap_memory |    ximag_V   |     array    |
|ximag_V_ce0       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_we0       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_d0        | out |   32| ap_memory |    ximag_V   |     array    |
|ximag_V_q0        |  in |   32| ap_memory |    ximag_V   |     array    |
|ximag_V_address1  | out |   10| ap_memory |    ximag_V   |     array    |
|ximag_V_ce1       | out |    1| ap_memory |    ximag_V   |     array    |
|ximag_V_q1        |  in |   32| ap_memory |    ximag_V   |     array    |
+------------------+-----+-----+-----------+--------------+--------------+

