m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/sim/questa
T_opt
!s110 1728920179
V[SYN8dXZ]oA=Y_?iRL@R_1
04 13 4 work tb_full_adder fast 0
=1-2c3358ba5b7b-670d3a73-3b-3b30
R0
!s12b OEM100
!s124 OEM10U4 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vfull_adder
2D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/full_adder.v
Z3 !s110 1728920176
!i10b 1
!s100 1LV]^G7PoVbJYc7__^R9o1
IGzGW5m84R^:zJXfTSUzE31
R1
w1728722648
8D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/full_adder.v
FD:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/full_adder.v
!i122 0
L0 20 45
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1728920176.000000
!s107 D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl|D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/full_adder.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vhalf_adder
2D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/half_adder.v
R3
!i10b 1
!s100 b4cEmD>CJNbjFf[fLE@Fh0
I<92C>8Yo8W1l4GoeZcd[D2
R1
w1728722723
8D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/half_adder.v
FD:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/half_adder.v
!i122 1
L0 18 17
R4
R5
r1
!s85 0
31
R6
!s107 D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl|D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/rtl/half_adder.v|
!i113 0
R7
R8
R2
vtb_full_adder
2D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/sim/tb_full_adder.v
!s110 1728920177
!i10b 1
!s100 :^G41<W?oj]bz12k3VSX`1
ImK^9::Z]JQkIXD7Rg@BD02
R1
w1728723174
8D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/sim/tb_full_adder.v
FD:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/sim/tb_full_adder.v
!i122 2
L0 20 52
R4
R5
r1
!s85 0
31
!s108 1728920177.000000
!s107 D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/sim/tb_full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/sim|D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/sim/tb_full_adder.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/FPGA-Labotory/Lab2/1_fulladder/Quartus_prj/sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
