
klawiatura.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000026a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000216  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  0000026a  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000029c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000048  00000000  00000000  000002dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000010ca  00000000  00000000  00000324  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000754  00000000  00000000  000013ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000006ea  00000000  00000000  00001b42  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000074  00000000  00000000  0000222c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000540  00000000  00000000  000022a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000581  00000000  00000000  000027e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000038  00000000  00000000  00002d61  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
   2:	00 00       	nop
   4:	41 c0       	rjmp	.+130    	; 0x88 <__bad_interrupt>
   6:	00 00       	nop
   8:	3f c0       	rjmp	.+126    	; 0x88 <__bad_interrupt>
   a:	00 00       	nop
   c:	3d c0       	rjmp	.+122    	; 0x88 <__bad_interrupt>
   e:	00 00       	nop
  10:	3b c0       	rjmp	.+118    	; 0x88 <__bad_interrupt>
  12:	00 00       	nop
  14:	39 c0       	rjmp	.+114    	; 0x88 <__bad_interrupt>
  16:	00 00       	nop
  18:	37 c0       	rjmp	.+110    	; 0x88 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	35 c0       	rjmp	.+106    	; 0x88 <__bad_interrupt>
  1e:	00 00       	nop
  20:	33 c0       	rjmp	.+102    	; 0x88 <__bad_interrupt>
  22:	00 00       	nop
  24:	31 c0       	rjmp	.+98     	; 0x88 <__bad_interrupt>
  26:	00 00       	nop
  28:	2f c0       	rjmp	.+94     	; 0x88 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	2d c0       	rjmp	.+90     	; 0x88 <__bad_interrupt>
  2e:	00 00       	nop
  30:	2b c0       	rjmp	.+86     	; 0x88 <__bad_interrupt>
  32:	00 00       	nop
  34:	29 c0       	rjmp	.+82     	; 0x88 <__bad_interrupt>
  36:	00 00       	nop
  38:	27 c0       	rjmp	.+78     	; 0x88 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	25 c0       	rjmp	.+74     	; 0x88 <__bad_interrupt>
  3e:	00 00       	nop
  40:	23 c0       	rjmp	.+70     	; 0x88 <__bad_interrupt>
  42:	00 00       	nop
  44:	21 c0       	rjmp	.+66     	; 0x88 <__bad_interrupt>
  46:	00 00       	nop
  48:	1f c0       	rjmp	.+62     	; 0x88 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	1d c0       	rjmp	.+58     	; 0x88 <__bad_interrupt>
  4e:	00 00       	nop
  50:	1b c0       	rjmp	.+54     	; 0x88 <__bad_interrupt>
  52:	00 00       	nop
  54:	19 c0       	rjmp	.+50     	; 0x88 <__bad_interrupt>
  56:	00 00       	nop
  58:	17 c0       	rjmp	.+46     	; 0x88 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	15 c0       	rjmp	.+42     	; 0x88 <__bad_interrupt>
  5e:	00 00       	nop
  60:	13 c0       	rjmp	.+38     	; 0x88 <__bad_interrupt>
  62:	00 00       	nop
  64:	11 c0       	rjmp	.+34     	; 0x88 <__bad_interrupt>
	...

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	a0 30       	cpi	r26, 0x00	; 0
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	02 d0       	rcall	.+4      	; 0x8a <main>
  86:	c5 c0       	rjmp	.+394    	; 0x212 <_exit>

00000088 <__bad_interrupt>:
  88:	bb cf       	rjmp	.-138    	; 0x0 <__vectors>

0000008a <main>:
{
	
	
	/* Initializes MCU, drivers and middleware */
	//atmel_start_init();
	DDRB |= 0b00111100; //(1 << PORTB5);
  8a:	84 b1       	in	r24, 0x04	; 4
  8c:	8c 63       	ori	r24, 0x3C	; 60
  8e:	84 b9       	out	0x04, r24	; 4
 */
static inline void ROW0_set_dir(const enum port_dir dir)
{
	//PORTC_set_pin_dir(1, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC1);
  90:	87 b1       	in	r24, 0x07	; 7
  92:	82 60       	ori	r24, 0x02	; 2
  94:	87 b9       	out	0x07, r24	; 7
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
	} else {
		PORTC &= ~(1 << PORTC1);
  96:	88 b1       	in	r24, 0x08	; 8
  98:	8d 7f       	andi	r24, 0xFD	; 253
  9a:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW1_set_dir(const enum port_dir dir)
{
	//PORTC_set_pin_dir(5, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC5);
  9c:	87 b1       	in	r24, 0x07	; 7
  9e:	80 62       	ori	r24, 0x20	; 32
  a0:	87 b9       	out	0x07, r24	; 7
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
	} else {
		PORTC &= ~(1 << PORTC5);
  a2:	88 b1       	in	r24, 0x08	; 8
  a4:	8f 7d       	andi	r24, 0xDF	; 223
  a6:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW2_set_dir(const enum port_dir dir)
{
	//PORTC_set_pin_dir(4, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC4);
  a8:	87 b1       	in	r24, 0x07	; 7
  aa:	80 61       	ori	r24, 0x10	; 16
  ac:	87 b9       	out	0x07, r24	; 7
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
	} else {
		PORTC &= ~(1 << PORTC4);
  ae:	88 b1       	in	r24, 0x08	; 8
  b0:	8f 7e       	andi	r24, 0xEF	; 239
  b2:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_dir(0, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC0);
	} else if (dir == PORT_DIR_IN) {
		DDRC &= ~(1 << PORTC0);
  b4:	87 b1       	in	r24, 0x07	; 7
  b6:	8e 7f       	andi	r24, 0xFE	; 254
  b8:	87 b9       	out	0x07, r24	; 7
 */
static inline void COLUMN1_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(0, level);
	if (level) {
		PORTC |= (1 << PORTC0);
  ba:	88 b1       	in	r24, 0x08	; 8
  bc:	81 60       	ori	r24, 0x01	; 1
  be:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_dir(2, dir);
	if (dir == PORT_DIR_OUT) {
		DDRC |= (1 << PORTC2);
	} else if (dir == PORT_DIR_IN) {
		DDRC &= ~(1 << PORTC2);
  c0:	87 b1       	in	r24, 0x07	; 7
  c2:	8b 7f       	andi	r24, 0xFB	; 251
  c4:	87 b9       	out	0x07, r24	; 7
 */
static inline void COLUMN0_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(2, level);
	if (level) {
		PORTC |= (1 << PORTC2);
  c6:	88 b1       	in	r24, 0x08	; 8
  c8:	84 60       	ori	r24, 0x04	; 4
  ca:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
	} else {
		PORTC &= ~(1 << PORTC1);
  cc:	88 b1       	in	r24, 0x08	; 8
  ce:	8d 7f       	andi	r24, 0xFD	; 253
  d0:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW1_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
  d2:	88 b1       	in	r24, 0x08	; 8
  d4:	80 62       	ori	r24, 0x20	; 32
  d6:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW2_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
  d8:	88 b1       	in	r24, 0x08	; 8
  da:	80 61       	ori	r24, 0x10	; 16
  dc:	88 b9       	out	0x08, r24	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  de:	8f e9       	ldi	r24, 0x9F	; 159
  e0:	9f e0       	ldi	r25, 0x0F	; 15
  e2:	01 97       	sbiw	r24, 0x01	; 1
  e4:	f1 f7       	brne	.-4      	; 0xe2 <main+0x58>
  e6:	00 c0       	rjmp	.+0      	; 0xe8 <main+0x5e>
  e8:	00 00       	nop
 * Reads the level on a pin
 */
static inline uint8_t COLUMN0_get_level()
{
	//return PORTC_get_pin_level(2);
	if (PINC & (1 << PINC2)) {
  ea:	86 b1       	in	r24, 0x06	; 6
  ec:	98 2f       	mov	r25, r24
  ee:	94 70       	andi	r25, 0x04	; 4
  f0:	82 fd       	sbrc	r24, 2
		return 1;
  f2:	91 e0       	ldi	r25, 0x01	; 1
	while (1) {
		ROW0_set_level(0);
		ROW1_set_level(1);
		ROW2_set_level(1);
		_delay_ms(1);
		if(COLUMN0_get_level() == 0 )  PORTB |= 0b00010000; //on //port 12
  f4:	91 11       	cpse	r25, r1
  f6:	04 c0       	rjmp	.+8      	; 0x100 <main+0x76>
  f8:	85 b1       	in	r24, 0x05	; 5
  fa:	80 61       	ori	r24, 0x10	; 16
  fc:	85 b9       	out	0x05, r24	; 5
  fe:	19 c0       	rjmp	.+50     	; 0x132 <main+0xa8>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN1_get_level()
{
	//return PORTC_get_pin_level(0);
	if (PINC & (1 << PINC0)) {
 100:	86 b1       	in	r24, 0x06	; 6
 102:	98 2f       	mov	r25, r24
 104:	91 70       	andi	r25, 0x01	; 1
 106:	80 fd       	sbrc	r24, 0
		return 1;
 108:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN1_get_level() == 0) PORTB &= 0b11101111; //off
 10a:	91 11       	cpse	r25, r1
 10c:	04 c0       	rjmp	.+8      	; 0x116 <main+0x8c>
 10e:	85 b1       	in	r24, 0x05	; 5
 110:	8f 7e       	andi	r24, 0xEF	; 239
 112:	85 b9       	out	0x05, r24	; 5
 114:	0e c0       	rjmp	.+28     	; 0x132 <main+0xa8>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN2_get_level()
{
	//return PORTC_get_pin_level(3);
	if (PINC & (1 << PINC3)) {
 116:	86 b1       	in	r24, 0x06	; 6
 118:	98 2f       	mov	r25, r24
 11a:	98 70       	andi	r25, 0x08	; 8
 11c:	83 fd       	sbrc	r24, 3
		return 1;
 11e:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN2_get_level() == 0)  PORTB |= 0b00010000; //on
 120:	91 11       	cpse	r25, r1
 122:	04 c0       	rjmp	.+8      	; 0x12c <main+0xa2>
 124:	85 b1       	in	r24, 0x05	; 5
 126:	80 61       	ori	r24, 0x10	; 16
 128:	85 b9       	out	0x05, r24	; 5
 12a:	03 c0       	rjmp	.+6      	; 0x132 <main+0xa8>
		else PORTB &= 0b11101111; //off
 12c:	85 b1       	in	r24, 0x05	; 5
 12e:	8f 7e       	andi	r24, 0xEF	; 239
 130:	85 b9       	out	0x05, r24	; 5
 */
static inline void ROW0_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
 132:	88 b1       	in	r24, 0x08	; 8
 134:	82 60       	ori	r24, 0x02	; 2
 136:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
	} else {
		PORTC &= ~(1 << PORTC5);
 138:	88 b1       	in	r24, 0x08	; 8
 13a:	8f 7d       	andi	r24, 0xDF	; 223
 13c:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW2_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
 13e:	88 b1       	in	r24, 0x08	; 8
 140:	80 61       	ori	r24, 0x10	; 16
 142:	88 b9       	out	0x08, r24	; 8
 144:	8f e9       	ldi	r24, 0x9F	; 159
 146:	9f e0       	ldi	r25, 0x0F	; 15
 148:	01 97       	sbiw	r24, 0x01	; 1
 14a:	f1 f7       	brne	.-4      	; 0x148 <main+0xbe>
 14c:	00 c0       	rjmp	.+0      	; 0x14e <main+0xc4>
 14e:	00 00       	nop
 * Reads the level on a pin
 */
static inline uint8_t COLUMN0_get_level()
{
	//return PORTC_get_pin_level(2);
	if (PINC & (1 << PINC2)) {
 150:	86 b1       	in	r24, 0x06	; 6
 152:	98 2f       	mov	r25, r24
 154:	94 70       	andi	r25, 0x04	; 4
 156:	82 fd       	sbrc	r24, 2
		return 1;
 158:	91 e0       	ldi	r25, 0x01	; 1
		//_delay_ms(200);
		ROW0_set_level(1);
		ROW1_set_level(0);
		ROW2_set_level(1);
		_delay_ms(1);
		if(COLUMN0_get_level() == 0 )  PORTB |= 0b00100000; //on //port 13
 15a:	91 11       	cpse	r25, r1
 15c:	04 c0       	rjmp	.+8      	; 0x166 <main+0xdc>
 15e:	85 b1       	in	r24, 0x05	; 5
 160:	80 62       	ori	r24, 0x20	; 32
 162:	85 b9       	out	0x05, r24	; 5
 164:	19 c0       	rjmp	.+50     	; 0x198 <main+0x10e>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN1_get_level()
{
	//return PORTC_get_pin_level(0);
	if (PINC & (1 << PINC0)) {
 166:	86 b1       	in	r24, 0x06	; 6
 168:	98 2f       	mov	r25, r24
 16a:	91 70       	andi	r25, 0x01	; 1
 16c:	80 fd       	sbrc	r24, 0
		return 1;
 16e:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN1_get_level() == 0) PORTB &= 0b11011111; //off
 170:	91 11       	cpse	r25, r1
 172:	04 c0       	rjmp	.+8      	; 0x17c <main+0xf2>
 174:	85 b1       	in	r24, 0x05	; 5
 176:	8f 7d       	andi	r24, 0xDF	; 223
 178:	85 b9       	out	0x05, r24	; 5
 17a:	0e c0       	rjmp	.+28     	; 0x198 <main+0x10e>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN2_get_level()
{
	//return PORTC_get_pin_level(3);
	if (PINC & (1 << PINC3)) {
 17c:	86 b1       	in	r24, 0x06	; 6
 17e:	98 2f       	mov	r25, r24
 180:	98 70       	andi	r25, 0x08	; 8
 182:	83 fd       	sbrc	r24, 3
		return 1;
 184:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN2_get_level() == 0)  PORTB |= 0b00100000; //on
 186:	91 11       	cpse	r25, r1
 188:	04 c0       	rjmp	.+8      	; 0x192 <main+0x108>
 18a:	85 b1       	in	r24, 0x05	; 5
 18c:	80 62       	ori	r24, 0x20	; 32
 18e:	85 b9       	out	0x05, r24	; 5
 190:	03 c0       	rjmp	.+6      	; 0x198 <main+0x10e>
		else PORTB &= 0b11011111; //off
 192:	85 b1       	in	r24, 0x05	; 5
 194:	8f 7d       	andi	r24, 0xDF	; 223
 196:	85 b9       	out	0x05, r24	; 5
 198:	9f ef       	ldi	r25, 0xFF	; 255
 19a:	23 ec       	ldi	r18, 0xC3	; 195
 19c:	89 e0       	ldi	r24, 0x09	; 9
 19e:	91 50       	subi	r25, 0x01	; 1
 1a0:	20 40       	sbci	r18, 0x00	; 0
 1a2:	80 40       	sbci	r24, 0x00	; 0
 1a4:	e1 f7       	brne	.-8      	; 0x19e <main+0x114>
 1a6:	00 c0       	rjmp	.+0      	; 0x1a8 <main+0x11e>
 1a8:	00 00       	nop
 */
static inline void ROW0_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(1, level);
	if (level) {
		PORTC |= (1 << PORTC1);
 1aa:	88 b1       	in	r24, 0x08	; 8
 1ac:	82 60       	ori	r24, 0x02	; 2
 1ae:	88 b9       	out	0x08, r24	; 8
 */
static inline void ROW1_set_level(const uint8_t level)
{
	//PORTC_set_pin_level(5, level);
	if (level) {
		PORTC |= (1 << PORTC5);
 1b0:	88 b1       	in	r24, 0x08	; 8
 1b2:	80 62       	ori	r24, 0x20	; 32
 1b4:	88 b9       	out	0x08, r24	; 8
{
	//PORTC_set_pin_level(4, level);
	if (level) {
		PORTC |= (1 << PORTC4);
	} else {
		PORTC &= ~(1 << PORTC4);
 1b6:	88 b1       	in	r24, 0x08	; 8
 1b8:	8f 7e       	andi	r24, 0xEF	; 239
 1ba:	88 b9       	out	0x08, r24	; 8
 1bc:	8f e9       	ldi	r24, 0x9F	; 159
 1be:	9f e0       	ldi	r25, 0x0F	; 15
 1c0:	01 97       	sbiw	r24, 0x01	; 1
 1c2:	f1 f7       	brne	.-4      	; 0x1c0 <main+0x136>
 1c4:	00 c0       	rjmp	.+0      	; 0x1c6 <main+0x13c>
 1c6:	00 00       	nop
 * Reads the level on a pin
 */
static inline uint8_t COLUMN0_get_level()
{
	//return PORTC_get_pin_level(2);
	if (PINC & (1 << PINC2)) {
 1c8:	86 b1       	in	r24, 0x06	; 6
 1ca:	98 2f       	mov	r25, r24
 1cc:	94 70       	andi	r25, 0x04	; 4
 1ce:	82 fd       	sbrc	r24, 2
		return 1;
 1d0:	91 e0       	ldi	r25, 0x01	; 1
		_delay_ms(200);
		ROW0_set_level(1);
		ROW1_set_level(1);
		ROW2_set_level(0);
		_delay_ms(1);
		if(COLUMN0_get_level() == 0 )  PORTB |= 0b00001000; //on //port 11
 1d2:	91 11       	cpse	r25, r1
 1d4:	04 c0       	rjmp	.+8      	; 0x1de <main+0x154>
 1d6:	85 b1       	in	r24, 0x05	; 5
 1d8:	88 60       	ori	r24, 0x08	; 8
 1da:	85 b9       	out	0x05, r24	; 5
 1dc:	77 cf       	rjmp	.-274    	; 0xcc <main+0x42>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN1_get_level()
{
	//return PORTC_get_pin_level(0);
	if (PINC & (1 << PINC0)) {
 1de:	86 b1       	in	r24, 0x06	; 6
 1e0:	98 2f       	mov	r25, r24
 1e2:	91 70       	andi	r25, 0x01	; 1
 1e4:	80 fd       	sbrc	r24, 0
		return 1;
 1e6:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN1_get_level() == 0) PORTB &= 0b11110111; //off
 1e8:	91 11       	cpse	r25, r1
 1ea:	04 c0       	rjmp	.+8      	; 0x1f4 <main+0x16a>
 1ec:	85 b1       	in	r24, 0x05	; 5
 1ee:	87 7f       	andi	r24, 0xF7	; 247
 1f0:	85 b9       	out	0x05, r24	; 5
 1f2:	6c cf       	rjmp	.-296    	; 0xcc <main+0x42>
 * Reads the level on a pin
 */
static inline uint8_t COLUMN2_get_level()
{
	//return PORTC_get_pin_level(3);
	if (PINC & (1 << PINC3)) {
 1f4:	86 b1       	in	r24, 0x06	; 6
 1f6:	98 2f       	mov	r25, r24
 1f8:	98 70       	andi	r25, 0x08	; 8
 1fa:	83 fd       	sbrc	r24, 3
		return 1;
 1fc:	91 e0       	ldi	r25, 0x01	; 1
		else if(COLUMN2_get_level() == 0)  PORTB |= 0b00001000; //on
 1fe:	91 11       	cpse	r25, r1
 200:	04 c0       	rjmp	.+8      	; 0x20a <main+0x180>
 202:	85 b1       	in	r24, 0x05	; 5
 204:	88 60       	ori	r24, 0x08	; 8
 206:	85 b9       	out	0x05, r24	; 5
 208:	61 cf       	rjmp	.-318    	; 0xcc <main+0x42>
		else PORTB &= 0b11110111; //off
 20a:	85 b1       	in	r24, 0x05	; 5
 20c:	87 7f       	andi	r24, 0xF7	; 247
 20e:	85 b9       	out	0x05, r24	; 5
 210:	5d cf       	rjmp	.-326    	; 0xcc <main+0x42>

00000212 <_exit>:
 212:	f8 94       	cli

00000214 <__stop_program>:
 214:	ff cf       	rjmp	.-2      	; 0x214 <__stop_program>
