[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADC32RF83IRMPR production of TEXAS INSTRUMENTS from the text:ADC32RF8x Dual-Channel, 3-GSPS Telecom Receiver and Feedback Devices\n1 Features\n•14-Bit, Dual-Channel, 3-GSPS ADC\n•Noise Floor: –155 dBFS/Hz\n•RF Input Supports Up to 4.0 GHz\n•Aperture Jitter: 90 f S\n•Channel Isolation: 95 dB at f IN = 1.8 GHz\n•Spectral Performance (f IN = 900 MHz, –2 dBFS):\n–SNR: 60.1 dBFS\n–SFDR: 66-dBc HD2, HD3\n–SFDR: 76-dBc Worst Spur\n•Spectral Performance (f IN = 1.85 GHz, –2 dBFS):\n–SNR: 58.9 dBFS\n–SFDR: 67-dBc HD2, HD3\n–SFDR: 76-dBc Worst Spur\n•On-Chip Digital Down-Converters:\n–Up to 4 DDCs (Dual-Band Mode)\n–Up to 3 Independent NCOs per DDC\n•On-Chip Input Clamp for Overvoltage Protection\n•Programmable On-Chip Power Detectors with \nAlarm Pins for AGC Support\n•On-Chip Dither\n•On-Chip Input Termination\n•Input Full-Scale: 1.35 V PP\n•Support for Multi-Chip Synchronization\n•JESD204B Interface:\n–Subclass 1-Based Deterministic Latency\n–4 Lanes Per Channel at 12.5 Gbps\n•Power Dissipation: 3.2 W/Ch at 3.0 GSPS\n•72-Pin VQFN Package (10 mm × 10 mm)\n2 Applications\n•Multi-Carrier GSM Cellular Infrastructure Base \nStations\n•Telecommunications Receivers\n•DPD Observation Receivers\n•Backhaul Receivers\n•RF Repeaters and Distributed Antenna Systems3 Description\nThe ADC32RF8x (ADC32RF80 and ADC32RF83) is \na 14-bit, 3-GSPS, dual-channel telecom receiver and \nfeedback device family that supports RF sampling \nwith input frequencies up to 4 GHz and beyond. \nDesigned for high signal-to-noise ratio (SNR), the \nADC32RF8x family delivers a noise spectral density \nof –155 dBFS/Hz as well as dynamic range and \nchannel isolation over a large input frequency range. \nThe buffered analog input with on-chip termination \nprovides uniform input impedance across a wide \nfrequency range and minimizes sample-and-hold \nglitch energy.\nEach channel can be connected to a dual-band, \ndigital down-converter (DDC) with up to three \nindependent, 16-bit numerically-controlled oscillators \n(NCOs) per DDC for phase-coherent frequency \nhopping. Additionally, the ADC is equipped with front-\nend peak and RMS power detectors and alarm \nfunctions to support external automatic gain control \n(AGC) algorithms.\nThe ADC32RF8x supports the JESD204B serial \ninterface with subclass 1-based deterministic latency \nusing data rates up to 12.5 Gbps with up to four lanes \nper ADC. The device is offered in a 72-pin VQFN \npackage (10 mm × 10 mm) and supports the industrial \ntemperature range (–40°C to +85°C).\nDevice Information(1) \nPART NUMBER PACKAGE BODY SIZE (NOM)\nADC32RF8x VQFN (72) 10.00 mm × 10.00 mm\n(1) For all available packages, see the orderable addendum at \nthe end of the data sheet.\nADCADCADCADCADCADCINAP/M\nSYSREFP/MCLKINP/M PLL50 \r\x03Buffer\nINBP/M\n50 \r\x03Buffer DB[0,1]P/MDA[0,1]P/M\nDA[2,3]P/M\nDB[2,3]P/MGPIO1..4\nADCDigital Block\nInterleave\nCorrectionN\nN\nN\nNNCO\nCTRL\nSYNCBP/M\n0º/180º  \nClock\nJESD204B\nInterface\nNCOFAST\nDET.\nFAST\nDET.NCO\nNCO\nNCOADCDigital Block\nInterleave\nCorrection\nCopyright © 2016, Texas Instruments Incorporated\nSimplified Block DiagramADC32RF80 , ADC32RF83\nSBAS774B  – MAY 2016 – REVISED DECEMBER 2021\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, \nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 3\n6 Specifications .................................................................. 5\n6.1 Absolute Maximum Ratings ........................................ 5\n6.2 ESD Ratings ............................................................... 5\n6.3 Recommended Operating Conditions ......................... 5\n6.4 Thermal Information .................................................... 6\n6.5 Electrical Characteristics ............................................. 7\n6.6 AC Performance Characteristics: f S = 2949.12 \nMSPS ............................................................................ 8\n6.7 AC Performance Characteristics: f S = 2457.6 \nMSPS (Performance Optimized for F + A + D Band) ..10\n6.8 AC Performance Characteristics: f S = 2457.6 \nMSPS (Performance Optimized for F + A Band) ......... 10\n6.9 Digital Requirements ................................................. 11\n6.10 Timing Requirements .............................................. 11\n6.11 Typical Characteristics ............................................ 14\n7 Parameter Measurement Information .......................... 29\n7.1 Input Clock Diagram ................................................. 298 Detailed Description ...................................................... 30\n8.1 Overview ................................................................... 30\n8.2 Functional Block Diagram ......................................... 30\n8.3 Feature Description ................................................... 31\n8.4 Device Functional Modes .......................................... 58\n8.5 Register Maps ........................................................... 71\n9 Application and Implementation ................................ 120\n9.1 Application Information ........................................... 120\n9.2 Typical Application .................................................. 127\n10 Power Supply Recommendations ............................ 129\n11 Layout ......................................................................... 130\n11.1 Layout Guidelines ................................................. 130\n11.2 Layout Example .................................................... 130\n12 Device and Documentation Support ........................ 131\n12.1 Documentation Support ........................................ 131\n12.2 Receiving Notification of Documentation Updates 131\n12.3 Support Resources ............................................... 131\n12.4 Trademarks ........................................................... 131\n12.5 Electrostatic Discharge Caution ............................ 131\n12.6 Glossary ................................................................ 131\n13 Mechanical, Packaging, and Orderable \nInformation .................................................................. 131\n4 Revision History\nChanges from Revision A (December 2016) to Revision B (January 2018) Page\n•Updated the numbering format for tables, figures, and cross-references throughout the document .................. 1\n•Added RHH package option ............................................................................................................................... 1\n•Changed sync to SYSREF  in SYSREFM and SYSREFP pin description in Pin Functions  table ....................... 3\n•Changed OUTSEL GPIO1  to OUTSEL GPIO4  in register 032h, Power Detector Page .................................. 71\n•Changed OUTSEL GPIO2  to OUTSEL GPIO1  in register 033h, Power Detector Page .................................. 71\n•Changed OUTSEL GPIO4  to OUTSEL GPIO2  in register 035h, Power Detector Page ................................. 71\n•Changed bits 3 to 0 in register 037h, Power Detector Page ............................................................................ 71\nChanges from Revision * (May 2016) to Revision A (December 2016) Page\n•Released to production ....................................................................................................................................... 1ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n2 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n5 Pin Configuration and Functions\n72 DB2P 19 GPIO11 DB3M 54  DA3M71 DB2M 20 GPIO22 DB3P 53  DA3P70 DVDD 21 GPIO33 GND 52  GND69 DB1P 22 CM4 DVDD 51  DVDD68 DB1M 23 GND5 SDIN 50  PDN67 GND 24 AVDD196 SCLK 49  GND66 DB0P 25 AVDD7 SEN 48  RESET65 DB0M 26 GND8 DVDD 47  DVDD64 DVDD 27 CLKINP9 AVDD 46  AVDD63 GPIO4 28 CLKINM10 AVDD19 45  AVDD1962 DA0M 29 GND11 SDOUT 44  AVDD61 DA0P 30 AVDD12 AVDD 43  AVDD60 GND 31 AVDD1913 INBP 42  INAP59 DA1M 32 GND14 INBM 41  INAM58 DA1P 33 SYSREFP15 AVDD 40  AVDD57 DVDD 34 SYSREFM16 AVDD19 39  AVDD1956 DA2M 35 SYNCBP17 AVDD 38  AVDD55 DA2P 36 SYNCBM18 GND 37  GND\nNot to scaleThermal\nPad\nFigure 5-1. RMP or RHH Package  72-Pin VQFN  Top View \nTable 5-1. Pin Functions\nNAME NO. I/O DESCRIPTION\nINPUT, REFERENCE\nINAM 41\nI Differential analog input for channel A\nINAP 42\nINBM 14\nI Differential analog input for channel B\nINBP 13\nCM 22 O Common-mode voltage for analog inputs, 1.2 Vwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 5-1. Pin Functions (continued)\nNAME NO. I/O DESCRIPTION\nCLOCK, SYNC\nCLKINM 28\nIDifferential clock input for the analog-to-digital converter (ADC).\nThis pin has an internal differential 100-Ω termination. CLKINP 27\nSYSREFM 34\nIExternal SYSREF input. This pin has an internal, differential 100-Ω termination and \nrequires external biasing. SYSREFP 33\nGPIO1 19\nI/OGPIO control pin; configured through the SPI. This pin can be configured to be \neither a fast overrange output for channel A and B, a fast detect alarm signal from \nthe peak power detect, or a numerically-controlled oscillator (NCO) control.\nGPIO 4 (pin 63) can also be configured as a single-ended SYNCB input.GPIO2 20\nGPIO3 21\nGPIO4 63\nCONTROL, SERIAL\nRESET 48 I Hardware reset; active high. This pin has an internal 20-kΩ pulldown resistor.\nSCLK 6 I Serial interface clock input. This pin has an internal 20-kΩ pulldown resistor.\nSDIN 5 I/OSerial interface data input. This pin has an internal 20-kΩ pulldown resistor. SDIN \ncan be data input in 4-wire mode, data input and output in 3 wire-mode.\nSEN 7 I Serial interface enable. This pin has an internal 20-kΩ pullup resistor to DVDD.\nSDOUT 11 O Serial interface data output in 4-wire mode\nPDN 50 IPower down; active high. This pin can be configured through an SPI register setting \nand can be configured to a fast overrange output channel B through the SPI.\nThis pin has an internal 20-kΩ pulldown resistor.\nDATA INTERFACE\nDA0M 62\nO JESD204B serial data output for channel ADA0P 61\nDA1M 59\nDA1P 58\nDA2M 56\nDA2P 55\nDA3M 54\nDA3P 53\nDB0M 65\nO JESD204B serial data output for channel BDB0P 66\nDB1M 68\nDB1P 69\nDB2M 71\nDB2P 72\nDB3M 1\nDB3P 2\nSYNCBM 36\nISynchronization input for the JESD204B port. This pin has an LVDS or 1.8-V logic \ninput, an optional on-chip 100-Ω termination, and is selectable through the SPI.\nThis pin requires external biasing.SYNCBP 35\nPOWER SUPPLY\nAVDD19 10, 16, 24, 31, 39, 45 I Analog 1.9-V power supply\nAVDD9, 12, 15, 17, 25, 30, \n38, 40, 43, 44, 46I Analog 1.15-V power supply\nDVDD 4, 8, 47, 51, 57, 64, 70 I Digital 1.15 V-power supply, including the JESD204B transmitter\nGND3, 18, 23, 26, 29, 32, \n37, 49, 52, 60, 67I Ground; shorted to thermal pad inside deviceADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n4 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6 Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage rangeAVDD19 –0.3 2.1\nV AVDD –0.3 1.4\nDVDD –0.3 1.4\nVoltage applied to input pinsINAP, INAM and INBP, INBM –0.3 AVDD19 + 0.3\nVCLKINP, CLKINM –0.3 AVDD + 0.6\nSYSREFP, SYSREFM, SYNCBP, SYNCBM –0.3 AVDD + 0.6\nSCLK, SEN, SDIN, RESET, PDN, GPIO1, GPIO2, \nGPIO3, GPIO4–0.2 AVDD19 + 0.2\nVoltage applied to output pins –0.3 2.2 V\nTemperatureOperating free-air, T A –40 85\n°C\nStorage, T stg –65 150\n(1) Stresses beyond those listed under Section 6.1 may cause permanent damage to the device. These are stress ratings only, which do \nnot imply functional operation of the device at these or any other conditions beyond those indicated under Section 6.3. Exposure to \nabsolute-maximum-rated conditions for extended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±1000\nV\nCharged-device model (CDM), per JEDEC specification JESD22-C101(2)±500\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nSupply voltage(2)AVDD19 1.8 1.9 2.0\nV AVDD 1.1 1.15 1.25\nDVDD 1.1 1.15 1.2\nTemperatureOperating free-air, T A –40 85\n°C\nOperating junction, T J 105(1)125\n(1) Prolonged use above this junction temperature may increase the device failure-in-time (FIT) rate.\n(2) Always power up the DVDD supply (1.15 V) before the AVDD19 (1.9 V) supply. The AVDD (1.15 V) supply can come up in any order.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.4 Thermal Information\nTHERMAL METRIC(1)ADC32RF80\nUNIT RMP (VQFN) RHH (VQFN)\n72 PINS 72 PINS\nRθJA Junction-to-ambient thermal resistance 21.8 17.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 4.4 4.9 °C/W\nRθJB Junction-to-board thermal resistance 2.0 4.1 °C/W\nψJT Junction-to-top characterization parameter 0.1 0.1 °C/W\nψJB Junction-to-board characterization parameter 2.0 3.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.2 0.2 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application \nreport.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n6 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.5 Electrical Characteristics\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and chip sampling rate = 2949.12 MSPS, 50% clock duty cycle, DDC-bypassed \nperformance, AVDD19 = 1.9 V, AVDD = 1.15 V, DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless \notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER CONSUMPTION(4) (Dual-Channel Operation, Both Channels A and B are Active; Divide-by-4, Complex Output Mode(3))\nIAVDD19 1.9-V analog supply current fS = 2949.12 MSPS 1777 1989 mA\nIAVDD 1.15-V analog supply current fS = 2949.12 MSPS 970 1103 mA\nIDVDD 1.15-V digital supply current fS = 2949.12 MSPS 1785 1955 mA\nPD Power dissipation fS = 2949.12 MSPS 6.54 7.07 W\nGlobal power-down power \ndissipation360 mW\nANALOG INPUTS\nResolution 14 Bits\nDifferential input full-scale 1.35 VPP\nVIC Input common-mode voltage 1.2(5)V\nRIN Input resistance Differential resistance at dc 65 Ω\nCIN Input capacitance Differential capacitance at dc 2 pF\nVCM common-mode voltage output 1.2 V\nAnalog input bandwidth\n(–3-dB point)ADC driven with 50-Ω source 3200 MHz\nISOLATION\nCrosstalk isolation between channel \nA and channel B(1)fIN = 100 MHz 100\ndBcfIN = 900 MHz 99\nfIN = 1800 MHz 95\nfIN = 2700 MHz 86\nfIN = 3500 MHz 85\nCLOCK INPUT(2)\nInput clock frequency 1.5 3 GSPS\nDifferential (peak-to-peak) input \nclock amplitude0.5 1.5 2.5 VPP\nInput clock duty cycle 45% 50% 55%\nInternal clock biasing 1.0 V\nInternal clock termination \n(differential)100 Ω\n(1) Crosstalk is measured with a –2-dBFS input signal on aggressor channel and no input on the victim channel.\n(2) See Figure 7-1 .\n(3) Full-scale signal is applied to the analog inputs of all active channels.\n(4) See the Section 9.1.4  section for more details.\n(5) When used in dc-coupling mode, the common-mode voltage at the analog inputs should be kept within V CM ±25 mV for best \nperformance.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.6 AC Performance Characteristics: f S = 2949.12 MSPS\ntypical values specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and chip sampling rate = 2949.12 MSPS, 50% clock duty cycle, DDC-bypassed \nperformance(5), AVDD19 = 1.9 V, AVDD = 1.15 V, DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless \notherwise noted)\nPARAMETER TEST CONDITIONS MIN(3)NOM MAX UNIT\nSNR Signal-to-noise ratiofIN = 100 MHz, A OUT = –2 dBFS 62.6\ndBFSfIN = 900 MHz, A OUT = –2 dBFS 61.1\nfIN = 1850 MHz, A OUT = –2 dBFS 55.4 58.9\nfIN = 2100 MHz, A OUT = –2 dBFS 58.2\nfIN = 2600 MHz, A OUT = –2 dBFS 56.8\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 54.1\nNSDNoise spectral density \naveraged across the \nNyquist zonefIN = 100 MHz, A OUT = –2 dBFS 154.3\ndBFS/HzfIN = 900 MHz, A OUT = –2 dBFS 152.8\nfIN = 1850 MHz, A OUT = –2 dBFS 147.1 150.6\nfIN = 2100 MHz, A OUT = –2 dBFS 149.9\nfIN = 2600 MHz, A OUT = –2 dBFS 148.5\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 145.8\nSmall-signal SNR fIN = 1850 MHz, A OUT = –40 dBFS 63.1 dBFS\nNF(1)Noise figure fIN = 1850 MHz, A OUT = –40 dBFS 24.7 dB\nSINADSignal-to-noise and \ndistortion ratiofIN = 100 MHz, A OUT = –2 dBFS 61.7\ndBFSfIN = 900 MHz, A OUT = –2 dBFS 60.2\nfIN = 1850 MHz, A OUT = –2 dBFS 58.4\nfIN = 2100 MHz, A OUT = –2 dBFS 57.6\nfIN = 2600 MHz, A OUT = –2 dBFS 54.8\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 53.6\nENOB Effective number of bitsfIN = 100 MHz, A OUT = –2 dBFS 10.0\nBitsfIN = 900 MHz, A OUT = –2 dBFS 9.7\nfIN = 1850 MHz, A OUT = –2 dBFS 9.4\nfIN = 2100 MHz, A OUT = –2 dBFS 9.3\nfIN = 2600 MHz, A OUT = –2 dBFS 8.8\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 8.6\nSFDRSpurious-free dynamic \nrangefIN = 100 MHz, A OUT = –2 dBFS 68.0\ndBcfIN = 900 MHz, A OUT = –2 dBFS 66.0\nfIN = 1850 MHz, A OUT = –2 dBFS 58 67.0\nfIN = 2100 MHz, A OUT = –2 dBFS 64.0\nfIN = 2600 MHz, A OUT = –2 dBFS 58.0\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 62.0\nHD2(4) Second-order harmonic \ndistortionfIN = 100 MHz, A OUT = –2 dBFS 72.0\ndBcfIN = 900 MHz, A OUT = –2 dBFS 73.0\nfIN = 1850 MHz, A OUT = –2 dBFS 58 67.0\nfIN = 2100 MHz, A OUT = –2 dBFS 64.0\nfIN = 2700 MHz, A OUT = –2 dBFS 58.0\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 62.0ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n8 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\ntypical values specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and chip sampling rate = 2949.12 MSPS, 50% clock duty cycle, DDC-bypassed \nperformance(5), AVDD19 = 1.9 V, AVDD = 1.15 V, DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless \notherwise noted)\nPARAMETER TEST CONDITIONS MIN(3)NOM MAX UNIT\nHD3Third-order harmonic \ndistortionfIN = 100 MHz, A OUT = –2 dBFS 68.0\ndBcfIN = 900 MHz, A OUT = –2 dBFS 66.0\nfIN = 1850 MHz, A OUT = –2 dBFS 61 73.0\nfIN = 2100 MHz, A OUT = –2 dBFS 80.0\nfIN = 2600 MHz, A OUT = –2 dBFS 72.0\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 65.0\nHD4, HD5Fourth- and fifth-order \nharmonic distortionfIN = 100 MHz, A OUT = –2 dBFS 85.0\ndBcfIN = 900 MHz, A OUT = –2 dBFS 81.0\nfIN = 1850 MHz, A OUT = –2 dBFS 61 84.0\nfIN = 2100 MHz, A OUT = –2 dBFS 84.0\nfIN = 2600 MHz, A OUT = –2 dBFS 80.0\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 87.0\nIL spurInterleaving spurs:\nfS / 2 – f IN,\nfS / 4 ± f INfIN = 100 MHz, A OUT = –2 dBFS 90.0\ndBcfIN = 900 MHz, A OUT = –2 dBFS 77.0\nfIN = 1850 MHz, A OUT = –2 dBFS 69 79.0\nfIN = 2100 MHz, A OUT = –2 dBFS 76.0\nfIN = 2600 MHz, A OUT = –2 dBFS 77.0\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 77.0\nHD2 ILInterleaving spur for HD2:\nfS / 2 – HD2fIN = 100 MHz, A OUT = –2 dBFS 84.0\ndBcfIN = 900 MHz, A OUT = –2 dBFS 82.0\nfIN = 1850 MHz, A OUT = –2 dBFS 62 80.0\nfIN = 2100 MHz, A OUT = –2 dBFS 76.0\nfIN = 2600 MHz, A OUT = –2 dBFS 65.0\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 77.0\nWorst \nspurSpurious-free dynamic \nrange (excluding HD2, \nHD3, HD4, HD5, and \ninterleaving spurs IL and \nHD2 IL)fIN = 100 MHz, A OUT = –2 dBFS 80.0\ndBcfIN = 900 MHz, A OUT = –2 dBFS 76.0\nfIN = 1850 MHz, A OUT = –2 dBFS 64 76.0\nfIN = 2100 MHz, A OUT = –2 dBFS 75.0\nfIN = 2600 MHz, A OUT = –2 dBFS 75.0\nfIN = 3500 MHz, A OUT (2) = –3 dBFS with 2-dB gain 71.0\nIMD3Two-tone, third-order \nintermodulation distortionfIN1 = 1770 MHz, f IN2 = 1790 MHz,\nAOUT = –8 dBFS (each tone)70\ndBFSfIN1 = 1800 MHz, f IN2 = 2600 MHz,\nAOUT = –8 dBFS (each tone)73\nfIN1 = 3490 MHz, f IN2 = 3510 MHz,\nAOUT = –8 dBFS (each tone) with 2-dB gain67\n(1) The ADC internal resistance = 65 Ω, the driving source resistance = 50 Ω.\n(2) Output amplitude, A OUT, refers to the signal amplitude in the ADC digital output that is same as the analog input amplitude, A IN, except \nwhen the digital gain feature is used. If digital gain is G, then A OUT = G + A IN.\n(3) Minimum values are specified at A OUT = –3 dBFS.\n(4) The minimum value of HD2 is specified by bench characterization.\n(5) Performance is shown with DDC bypassed. When DDC is enabled, performance improves by the decimation filtering process.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.7 AC Performance Characteristics: f S = 2457.6 MSPS\n(Performance Optimized for F + A + D Band)\ntypical values specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and chip sampling rate = 2949.12 MSPS, 50% clock duty cycle, DDC-bypassed \nperformance, AVDD19 = 1.9 V, AVDD = 1.15 V, DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless \notherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nSNR Signal-to-noise ratiofIN = 1850 MHz, A OUT = –2 dBFS 58.5\ndBFS\nfIN = 2600 MHz, A OUT = –2 dBFS 55.8\nSFDRSpurious-free dynamic \nrangefIN = 1850 MHz, A OUT = –2 dBFS 60.0\ndBc\nfIN = 2600 MHz, A OUT = –2 dBFS 57.0\nHD2Second-order harmonic \ndistortionfIN = 1850 MHz, A OUT = –2 dBFS 59.0\ndBc\nfIN = 2600 MHz, A OUT = –2 dBFS 57.0\nHD3Third-order harmonic \ndistortionfIN = 1850 MHz, A OUT = –2 dBFS 75.0\ndBc\nfIN = 2600 MHz, A OUT = –2 dBFS 65.0\nIL spurInterleaving spurs:\nfS / 2 – f IN,\nfS / 4 ± f INfIN = 1850 MHz, A OUT = –2 dBFS 84.0\ndBc\nfIN = 2600 MHz, A OUT = –2 dBFS 76.0\nHD2 ILInterleaving spur for HD2:\nfS / 2 – HD2fIN = 1850 MHz, A OUT = –2 dBFS 76.0\ndBc\nfIN = 2600 MHz, A OUT = –2 dBFS 67.0\nIMD3Two-tone, third-order \nintermodulation distortionfIN1 = 1800 MHz, f IN2 = 2600 MHz,\nAOUT = –8 dBFS (each tone)67.0 dBFS\n(1) F-band = 1880 MHz to 1920 MHz, A-band = 2010 MHz to 2025 MHz, and D-band = 2570 MHz to 2620 MHz.\n6.8 AC Performance Characteristics: f S = 2457.6 MSPS\n(Performance Optimized for F + A Band)\ntypical values specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and chip sampling rate = 2949.12 MSPS, 50% clock duty cycle, DDC-bypassed \nperformance, AVDD19 = 1.9 V, AVDD = 1.15 V, DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless \notherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nSNR Signal-to-noise ratiofIN = 1850 MHz, A OUT = –2 dBFS 58.7\ndBFS\nfIN = 2100 MHz, A OUT = –2 dBFS 57.9\nSFDRSpurious-free dynamic \nrangefIN = 1850 MHz, A OUT = –2 dBFS 71.0\ndBc\nfIN = 2100 MHz, A OUT = –2 dBFS 69.0\nHD2Second-order harmonic \ndistortionfIN = 1850 MHz, A OUT = –2 dBFS 71.0\ndBc\nfIN = 2100 MHz, A OUT = –2 dBFS 69.0\nHD3Third-order harmonic \ndistortionfIN = 1850 MHz, A OUT = –2 dBFS 75.0\ndBc\nfIN = 2100 MHz, A OUT = –2 dBFS 76.0\nIL spurInterleaving spurs:\nfS / 2 – f IN,\nfS / 4 ± f INfIN = 1850 MHz, A OUT = –2 dBFS 82.0\ndBc\nfIN = 2100 MHz, A OUT = –2 dBFS 84.0\nHD2 ILInterleaving spur for HD2:\nfS / 2 – HD2fIN = 1850 MHz, A OUT = –2 dBFS 80.0\ndBc\nfIN = 2100 MHz, A OUT = –2 dBFS 80.0\n(1) F-band = 1880 MHz to 1920 MHz, A-band = 2010 MHz to 2025 MHz, and D-band = 2570 MHz to 2620 MHz.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n10 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.9 Digital Requirements\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and chip sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = 1.15 V, DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless \notherwise noted)\nPARAMETER TEST CONDITIONS MIN NOM MAX UNIT\nDIGITAL INPUTS (RESET, SCLK, SEN, SDIN, PDN, GPIO1, GPIO2, GPIO3, GPIO4)\nVIH High-level input voltage 0.8 V\nVIL Low-level input voltage 0.4 V\nIIH High-level input current 50 µA\nIIL Low-level input current –50 µA\nCi Input capacitance 4 pF\nDIGITAL OUTPUTS (SDOUT, GPIO1, GPIO2, GPIO3, GPIO4)\nVOH High-level output voltageAVDD19–\n0.1AVDD19 V\nVOL Low-level output voltage 0.1 V\nDIGITAL INPUTS (SYSREFP and SYSREFM; SYNCBP and SYNCBM; Requires External Biasing)\nVID Differential input voltage 350 450 800 mVPP\nVCM Input common-mode voltage 1.05 1.2 1.325 V\nDIGITAL OUTPUTS (JESD204B Interface: DA[3:0], DB[3:0], Meets JESD204B LV-0IF-11G-SR Standard)\n|VOD| Output differential voltage 700 mVPP\n|VOCM| Output common-mode voltage 450 mV\nTransmitter short-circuit currentTransmitter pins shorted to any voltage \nbetween –0.25 V and 1.45 V–100 100 mA\nzos Single-ended output impedance 50 Ω\nCo Output capacitanceOutput capacitance inside the device, from \neither output to ground2 pF\n6.10 Timing Requirements\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and chip sampling rate = 2949.12 MSPS, 50% clock duty cycle, DDC-bypassed \nperformance, AVDD19 = 1.9 V, AVDD = 1.15 V, DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless \notherwise noted)\nMIN NOM MAX UNIT\nSAMPLE TIMING\nAperture delay 250 750 ps\nAperture delay matching between two channels on the same device ±15 ps\nAperture delay matching between two devices at the same\ntemperature and supply voltage±150 ps\nAperture jitter, clock amplitude = 2 V PP 90 fS\nLatency\n(1) (3) Data latency, ADC sample to digital output, DDC block bypassed(4), LMFS = 8224 424Input \nclock \ncycles\nFast overrange latency, ADC sample to FOVR indication on GPIO pins 70\ntPDPropagation delay time: logic gates and output buffer delay\n(does not change with f S)6 ns\nSYSREF TIMING(2)\ntSU_SYSREF SYSREF setup time: referenced to clock rising edge, 2949.12 MSPS 140 70 ps\ntH_SYSREF SYSREF hold time: referenced to clock rising edge, 2949.12 MSPS 50 20 ps\nValid transition window sampling period: t SU_SYSREF  – tH_SYSREF , 2949.12 MSPS 143 pswww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: ADC32RF80  ADC32RF83\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and chip sampling rate = 2949.12 MSPS, 50% clock duty cycle, DDC-bypassed \nperformance, AVDD19 = 1.9 V, AVDD = 1.15 V, DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless \notherwise noted)\nMIN NOM MAX UNIT\nJESD OUTPUT INTERFACE TIMING\nUI Unit interval: 12.5 Gbps 80 100 400 ps\nSerial output data rate 2.5 10.0 12.5 Gbps\nRise, fall times: 1-pF, single-ended load capacitance to ground 60 ps\nTotal jitter: BER of 1E-15 and lane rate = 12.5 Gbps 25 %UI\nRandom jitter: BER of 1E-15 and lane rate = 12.5 Gbps 0.99 %UI, rms\nDeterministic jitter: BER of 1E-15 and lane rate = 12.5 Gbps 9.1%UI,\npk-pk\n(1) Overall latency = latency + t PD.\n(2) Common-mode voltage for the SYSREF input is kept at 1.2 V.\n(3) Latency increases when the DDC modes are used; see Table 8-5 .\n(4) For latency in different DDC options, see Table 8-5 .\nSYSREFP, SYNCP, DxPSYSREFP, SYNCP, DxP\nSYSREFM, SYNCM, DxMSYSREFM, SYNCM, DxM\nGND GND VICM, VOCM(1)VICM, VOCM(1)VID / 4, V OD / 4 VID / 4, V OD / 4\nVID or V OD(1)VID or V OD(1)SYSREF = SYSREFP-SYNCP,\nSYNC = SYNCP-SYNCM,\nDx = DxP-DxMSYSREF = SYSREFP-SYNCP,\nSYNC = SYNCP-SYNCM,\nDx = DxP-DxM\n0 V0 VVID / 4, V OD / 4 VID / 4, V OD / 4\nA. VOCM is not the same as V ICM. Similarly, V OD is not the same as V ID.\nFigure 6-1. Logic Levels for Digital Inputs and OutputsADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n12 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nCLKP\nCLKM\nSYSREFP\nSYSREFMtSU_SYSREF tH_SYSREFSample N\nValid Transition Window Valid Transition WindowFigure 6-2. SYSREF Timing Diagramwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD001\nSNR = 62.2 dBFS; SFDR = 68 dBc; HD2 = –68 dBc; HD3 = \n–73 dBc; non HD2, HD3 = 77 dBc; IL spur = 86 dBc; f IN = 100 \nMHz\nFigure 6-3. FFT for 100-MHz Input Frequency\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD055SNR = 62.4 dBFS; SFDR = 71 dBc; HD2 = –71 dBc; HD3 = \n–83 dBc; non HD2, HD3 = 82 dBc; IL spur = 80 dBc; f IN = 100 \nMHz\nFigure 6-4. FFT for 100-MHz Input Signal (f S = 2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD002\nSNR = 61.2 dBFS; SFDR = 66 dBc; HD2 = –77 dBc; HD3 = \n–66 dBc; non HD2, HD3 = 80 dBc; IL spur = 83 dBc; f IN = 900 \nMHz\nFigure 6-5. FFT for 900-MHz Input Signal\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD056SNR = 62.1 dBFS; SFDR = 76 dBc; HD2 = –76 dBc; HD3 = \n–83 dBc; non HD2, HD3 = 82 dBc; IL spur = 83 dBc; f IN = 900 \nMHz\nFigure 6-6. FFT for 900-MHz Input Signal (f S = 2457.6 MSPS)ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n14 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD003\nSNR = 59.1 dBFS; SFDR = 65 dBc; HD2 = –65 dBc; HD3 = \n–73 dBc; non HD2, HD3 = 73 dBc; IL spur = 76 dBc; f IN = 1.7 \nGHz\nFigure 6-7. FFT for 1780-MHz Input Signal\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD057SNR = 58 dBFS; SFDR = 69 dBc; HD2 = –69 dBc; HD3 = –75 \ndBc; non HD2, HD3 = 74 dBc; IL spur = 78 dBc; f IN = 1.85 \nGHz\nFigure 6-8. FFT for 1850-MHz Input Signal (f S = 2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD004\nSNR = 58.2 dBFS; SFDR = 64 dBc; HD2 = –64 dBc; HD3 = \n–85 dBc; non HD2, HD3 = 73 dBc; IL spur = 74 dBc; f IN = 2.1 \nGHz\nFigure 6-9. FFT for 2100-MHz Input Signal\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD058SNR = 57.5 dBFS; SFDR = 70 dBc; HD2 = –70 dBc; HD3 = \n–81 dBc; non HD2, HD3 = 75 dBc; IL spur = 77 dBc; f IN = 2.1 \nGHz\nFigure 6-10. FFT for 2100-MHz Input Signal (f S = 2457.6 MSPS)www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD005\nSNR = 56.9 dBFS; SFDR = 62 dBc; HD2 = –62 dBc; HD3 = \n–72 dBc; non HD2, HD3 = 72 dBc; IL spur = 64 dBc; f IN = 2.6 \nGHz\nFigure 6-11. FFT for 2600-MHz Input Signal\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD059SNR = 55.4 dBFS; SFDR = 60 dBc; HD2 = –60 dBc; HD3 = \n–67 dBc; non HD2, HD3 = 72 dBc; IL spur = 75 dBc; f IN = 2.6 \nGHz\nFigure 6-12. FFT for 2600-MHz Input Signal (f S = 2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD006\nSNR = 54.2 dBFS; SFDR = 60 dBc; HD2 = –60 dBc; HD3 = \n–64 dBc; non HD2, HD3 = 71 dBc; IL spur = 80 dBc; f IN = 3.5 \nGHz, A IN = –3 dBFS with 2-dB gain\nFigure 6-13. FFT for 3500-MHz Input Signal\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD060SNR = 53.6 dBFS; SFDR = 47 dBc; HD2 = –50 dBc; HD3 = \n–47 dBc; non HD2, HD3 = 70 dBc; IL spur = 67 dBc; f IN = 3.5 \nGHz, A IN = –3 dBFS with 2-dB gain\nFigure 6-14. FFT for 3500-MHz Input Signal (f S = 2457.6 MSPS)ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n16 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD001\nfIN1 = 900 MHz, f IN2 = 950 MHz, A IN = –8 dBFS, IMD = 79 \ndBFS\nFigure 6-15. FFT for Two-Tone Input Signal (–8 dBFS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD074fIN1 = 900 MHz, f IN2 = 950 MHz, A IN = –36 dBFS, IMD = 97 \ndBFS\nFigure 6-16. FFT for Two-Tone Input Signal (–36 dBFS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD075\nfIN1 = 900 MHz, f IN2 = 950 MHz, A IN = –8 dBFS, IMD = 75 \ndBFS\nFigure 6-17. FFT for Two-Tone Input Signal (–8 dBFS, f S = \n2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD076fIN1 = 900 MHz, f IN2 = 950 MHz, A IN = –36 dBFS, IMD = 92 \ndBFS\nFigure 6-18. FFT for Two-Tone Input Signal (–36 dBFS, f S = \n2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD007\nfIN1 = 1.77 GHz, f IN2 = 1.79 GHz, A IN = –8 dBFS, IMD = 70 \ndBFS\nFigure 6-19. FFT for Two-Tone Input Signal (–8 dBFS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD008fIN1 = 1.77 GHz, f IN2 = 1.790 GHz, A IN = –36 dBFS, IMD = 97 \ndBFS\nFigure 6-20. FFT for Two-Tone Input Signal (–36 dBFS)www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD061\nfIN1 = 1.77 GHz, f IN2 = 1.79 GHz, A IN = –8 dBFS, IMD = 76 \ndBFS\nFigure 6-21. FFT for Two-Tone Input Signal (–8 dBFS, f S = \n2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD062fIN1 = 1.77 GHz, f IN2 = 1.790 GHz, A IN = –36 dBFS, IMD = 96 \ndBFS\nFigure 6-22. FFT for Two-Tone Input Signal (–36 dBFS, f S = \n2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD009\nfIN1 = 1.8 MHz, f IN2 = 2.6 GHz, A IN = –8 dBFS, IMD = 71 dBFS\nFigure 6-23. FFT for Two-Tone Input Signal (–8 dBFS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD010fIN1 = 1.8 GHz, f IN2 = 2.6 GHz, A IN = –36 dBFS, IMD = 94 \ndBFS\nFigure 6-24. FFT for Two-Tone Input SignalADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n18 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD063\nfIN1 = 2.09 GHz, f IN2 = 2.1 GHz, A IN = –8 dBFS, IMD = 76 \ndBFS\nFigure 6-25. FFT for Two-Tone Input Signal (–8 dBFS, f S = \n2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD064fIN1 = 2.09 MHz, f IN2 = 2.1 GHz, A IN = –36 dBFS, IMD = 94 \ndBFS\nFigure 6-26. FFT for Two-Tone Input Signal (–36 dBFS, f S = \n2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD011\nfIN1 = 3.49 MHz, f IN2 = 3.51 GHz, IMD = 66 dBFS, A IN = –3 \ndBFS with 2-dB gain\nFigure 6-27. FFT for Two-Tone Input Signal (–8 dBFS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD012fIN1 = 3.49 GHz, f IN2 = 3.51 GHz, IMD = 92 dBFS, A IN = –3 \ndBFS with 2-dB gain\nFigure 6-28. FFT for Two-Tone Input Signal (–36 dBFS)www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD065\nfIN1 = 2.59 GHz, f IN2 = 2.6 GHz, A IN = –8 dBFS, IMD = 65 \ndBFS\nFigure 6-29. FFT for Two-Tone Input Signal (–8 dBFS, f S = \n2457.6 MSPS)\nInput Frequency (MHz)Amplitude (dBFS)\n0 250 500 750 1000 1250-110-100-90-80-70-60-50-40-30-20-100\nD066fIN1 = 2.59 GHz, f IN2 = 2.6 GHz, A IN = –36 dBFS, IMD = 92 \ndBFS\nFigure 6-30. FFT for Two-Tone Input Signal (–36 dBFS, f S = \n2457.6 MSPS)\nEach Tone Amplitude (dBFS)IMD (dBFS)\n-36 -32 -28 -24 -20 -16 -12 -8-110-100-90-80-70-60\nD013\nfIN1 = 1.77 GHz, f IN2 = 1.79 GHz\nFigure 6-31. Intermodulation Distortion vs. Input Amplitude \n(1770 MHz and 1790 MHz)\nEach Tone Amplitude (dBFS)IMD (dBFS)\n-36 -32 -28 -24 -20 -16 -12 -8-110-100-90-80-70-60\nD067fIN1 = 1.77 GHz, f IN2 = 1.79 GHz\nFigure 6-32. Intermodulation Distortion vs. Input Amplitude \n(1770 MHz and 1790 MHz, f S = 2457.6 MSPS)\nEach Tone Amplitude (dBFS)IMD (dBFS)\n-36 -32 -28 -24 -20 -16 -12 -8-110-100-90-80-70-60\nD014\nfIN1 = 1.8 GHz, f IN2 = 2.6 GHz, A IN = –36 dBFS\nFigure 6-33. Intermodulation Distortion vs. Input Amplitude \n(1800 MHz and 2600 MHz)\nEach Tone Amplitude (dBFS)IMD (dBFS)\n-36 -32 -28 -24 -20 -16 -12 -8-110-102-94-86-78-70\nD068fIN1 = 2.09 GHz, f IN2 = 2.1 GHz\nFigure 6-34. Intermodulation Distortion vs. Input Amplitude \n(1800 MHz and 2600 MHz, f S = 2457.6 MSPS)ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n20 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nEach Tone Amplitude (dBFS)IMD (dBFS)\n-36 -32 -28 -24 -20 -16 -12 -8-110-100-90-80-70-60\nD015\nfIN1 = 3.49 GHz, f IN2 = 3.51 GHz with 2-dB digital gain\nFigure 6-35. Intermodulation Distortion vs. Input Amplitude \n(3490 MHz and 3510 MHz)\nEach Tone Amplitude (dBFS)IMD (dBFS)\n-36 -32 -28 -24 -20 -16 -12 -8-110-100-90-80-70-60\nD069fIN1 = 2.59GHz, f IN2 = 2.6 GHz\nFigure 6-36. Intermodulation Distortion vs. Input Amplitude \n(3490 MHz and 3510 MHz, f S = 2457.6 MSPS)\nInputFrequency (MHz)SFDR (dBc)\n0 500 1000 1500 2000 2500 3000 3500 4000304254667890\nD016\nAOUT = –2 dBFS with 0-dB gain for f IN less than 3 GHz, A OUT \n= –3 dBFS with 2-dB gain for f IN more than 3 GHz\nFigure 6-37. Spurious-Free Dynamic Range vs. Input Frequency\nInputFrequency (MHz)SFDR (dBc)\n0 500 1000 1500 2000 2500 3000 3500304254667890\nD070AOUT = –2 dBFS with 0-dB gain for f IN less than 3 GHz, A OUT \n= –3 dBFS with 2-dB gain for f IN more than 3 GHz\nFigure 6-38. Spurious-Free Dynamic Range vs. Input Frequency \n(fS = 2457.6 MSPS)\nInput Frequency (MHz)Interleaving Spurs (dBc)\n0 500 1000 1500 2000 2500 3000 3500 40006065707580859095100\nD017fIN + fS/4 (dBc)\nfIN - fS/2 (dBc)\nfIN - fS/4 (dBc)2fIN + fS/4 (dBc)\n2fIN - fS/2 (dBc)\n2fIN - fS/4 (dBc)\nAOUT = –2 dBFS with 0-dB gain for f IN less than 3 GHz, A OUT \n= –3 dBFS with 2-dB gain for f IN more than 3 GHz\nFigure 6-39. IL Spur vs. Input Frequency\nInput Frequency (MHz)Interleaving Spurs (dBc)\n0 500 1000 1500 2000 2500 3000 350065707580859095100105\nD071fIN + fS/4 (dBc)\nfIN - fS/2 (dBc)\nfIN - fS/4 (dBc)2fIN + fS/4 (dBc)\n2fIN - fS/2 (dBc)\n2fIN - fS/4 (dBc)AOUT = –2 dBFS with 0-dB gain for f IN less than 3 GHz, A OUT \n= –3 dBFS with 2-dB gain for f IN more than 3 GHz\nFigure 6-40. IL Spur vs. Input Frequency (f S = 2457.6 MSPS)www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 21\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)SNR (dBFS)\n0 500 1000 1500 2000 2500 3000 3500 4000535557596163\nD018\nAOUT = –2 dBFS with 0-dB gain for f IN less than 3 GHz, A OUT \n= –3 dBFS with 2-dB gain for f IN more than 3 GHz\nFigure 6-41. Signal-to-Noise Ratio vs. Input Frequency\nInput Frequency (MHz)SNR (dBFS)\n0 500 1000 1500 2000 2500 3000 3500535557596163\nD072AOUT = –2 dBFS with 0-dB gain for f IN less than 3 GHz, A OUT \n= –3 dBFS with 2-dB gain for f IN more than 3 GHz\nFigure 6-42. Signal-to-Noise Ratio vs. Input Frequency (f S = \n2457.6 MSPS)\nTemperature (°C)SNR (dBFS)\n-40 -15 10 35 60 85565758596061\nD019AVDD = 1.1 V\nAVDD = 1.15 V\nAVDD = 1.2 V\nAVDD = 1.25 V\nfIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-43. Signal-to-Noise Ratio vs. AVDD Supply and \nTemperature\nTemperature (°C)SFDR (dBc)\n-40 -15 10 35 60 85626466687072\nD020AVDD = 1.1 V\nAVDD = 1.15 V\nAVDD = 1.2 V\nAVDD = 1.25 VfIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-44. Spurious-Free Dynamic Range vs. AVDD Supply \nand Temperature\nTemperature (°C)SNR (dBFS)\n-40 -15 10 35 60 85525354555657\nD021AVDD = 1.1 V\nAVDD = 1.15 V\nAVDD = 1.2 V\nAVDD = 1.25 V\nfIN = 3.5 GHz, A IN = –3 dBFS with 2-dB digital gain\nFigure 6-45. Signal-to-Noise Ratio vs. AVDD Supply and \nTemperature\nTemperature (°C)SFDR (dBc)\n-40 -15 10 35 60 85565860626466\nD022AVDD = 1.1 V\nAVDD = 1.15 V\nAVDD = 1.2 V\nAVDD = 1 .25 VfIN = 3.5GHz, A IN = –3 dBFS with 2-dB digital gain\nFigure 6-46. Spurious-Free Dynamic Range vs. AVDD Supply \nand TemperatureADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n22 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nTemperature (°C)SNR (dBFS)\n-40 -15 10 35 60 85565758596061\nD023DVDD = 1.1 V\nDVDD = 1.15 V\nDVDD = 1.2 V\nfIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-47. Signal-to-Noise Ratio vs. DVDD Supply and \nTemperature\nTemperature (°C)SFDR (dBc)\n-40 -15 10 35 60 85626466687072\nD024DVDD = 1.1 V\nDVDD = 1.15 V\nDVDD = 1.2 VfIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-48. Spurious-Free Dynamic Range vs. DVDD Supply \nand Temperature\nTemperature (°C)SNR (dBFS)\n-40 -15 10 35 60 85525354555657\nD025DVDD = 1.1 V\nDVDD = 1.15 V\nDVDD = 1.2 V\nfIN = 3.5 GHz, A IN = –3 dBFS with 2-dB digital gain\nFigure 6-49. Signal-to-Noise Ratio vs. DVDD Supply and \nTemperature\nTemperature (°C)SFDR (dBc)\n-40 -15 10 35 60 85586062646668\nD026DVDD = 1.1 V\nDVDD = 1.15 V\nDVDD = 1.2 VfIN = 3.5 GHz, A IN = –3 dBFS with 2-dB digital gain\nFigure 6-50. Spurious-Free Dynamic Range vs. DVDD Supply \nand Temperature\nTemperature (°C)SNR (dBFS)\n-40 -15 10 35 60 85565758596061\nD027AVDD19 = 1.8 V\nAVDD19 = 1.85 V\nAVDD19 = 1.9 VAVDD19 = 1.95 V\nAVDD19 = 2 V\nfIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-51. Signal-to-Noise Ratio vs. AVDD19 Supply and \nTemperature\nTemperature (°C)SFDR (dBc)\n-40 -15 10 35 60 85626466687072\nD028AVDD19 = 1.8 V\nAVDD19 = 1.85 V\nAVDD19 = 1.9 VAVDD19 = 1.95 V\nAVDD19 = 2 VfIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-52. Spurious-Free Dynamic Range vs. AVDD19 Supply \nand Temperaturewww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 23\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nTemperature (°C)SNR (dBFS)\n-40 -15 10 35 60 85525354555657\nD029AVDD19 = 1.8 V\nAVDD19 = 1.85 V\nAVDD19 = 1.9 VAVDD19 = 1.95 V\nAVDD19 = 2 V\nfIN = 3.5 GHz, A IN = –3 dBFS with 2-dB digital gain\nFigure 6-53. Signal-to-Noise Ratio vs. AVDD19 Supply and \nTemperature\nTemperature (°C)SFDR (dBc)\n-40 -15 10 35 60 85565860626466\nD030AVDD19 = 1.8 V\nAVDD19 = 1.85 V\nAVDD19 = 1.9 VAVDD19 = 1.95 V\nAVDD19 = 2 VfIN = 3.5 GHz, A IN = –3 dBFS with 2-dB digital gain\nFigure 6-54. Spurious-Free Dynamic Range vs. AVDD19 Supply \nand Temperature\n HD2 (dBFS)Count (%)\n05101520253035\n-80-78-77-76-74-73-72-71-70-69-68-67-66-65-64-63D031Temp = -40°C\nTemp = 25°C\nTemp = 85°C\nfIN = 1.78 GHz\nFigure 6-55. HD2 Histogram at AVDD19 = 1.8 V\nHD2 (dBFS)Count (%)\n04812162024\n-78-77-75-74-73-72-71-70-69-68-67-66-65-64-63-62D032Temp = -40°C\nTemp = 25°C\nTemp = 85°CfIN = 1.78 GHz\nFigure 6-56. HD2 Histogram at AVDD19 = 1.9 V\nHD2 (dBFS)Count (%)\n0510152025\n-82-80-79-78-77-76-75-74-73-72-71-70-69-68-67-66-65-64-63D033Temp = -40°C\nTemp = 25°C\nTemp = 85°C\nfIN = 1.78 GHz\nFigure 6-57. HD2 Histogram at AVDD19 = 2.0 V\nAmplitude (dBFS)SNR (dBFS)\nSFDR (dBc,dBFS)\n-70 -60 -50 -40 -30 -20 -10 048 050 1052 2054 3056 4058 5060 6062 7064 8066 9068 10070 11072 120\nD034SNR (dBFS)\nSFDR (dBFS)\nSFDR (dBc)fIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-58. Performance vs. AmplitudeADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n24 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nAmplitude (dBFS)SNR (dBFS)\nSFDR (dBc,dBFS)\n-70 -60 -50 -40 -30 -20 -10 048 050 1052 2054 3056 4058 5060 6062 7064 8066 9068 10070 11072 120\nD035SNR (dBFS)\nSFDR (dBFS)\nSFDR (dBc)\nfIN = 3.5 GHz, A IN = –3 dBFS with 2-dB digital gain\nFigure 6-59. Performance vs. Amplitude\nDifferential Clock Amplitude (Vpp)SNR (dBFS)\nSFDR (dBc)\n0.5 0.9 1.3 1.7 2.1 2.556 6157 6258 6359 6460 6561 6662 67\nD036SNR\nSFDRfIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-60. Performance vs. Clock Amplitude\nDifferential Clock Amplitude (Vpp)SNR (dBFS)\nSFDR (dBc)\n0.5 0.9 1.3 1.7 2.1 2.551 5452 5653 5854 6055 6256 64\nD037SNR\nSFDR\nfIN = 3.5 GHz, A IN = –3 dBFS\nFigure 6-61. Performance vs. Clock Amplitude\nInput Clock Duty Cycle (%)SNR (dBFS)\nSFDR (dBc)\n40 45 50 55 6055 62.556 6557 67.558 7059 72.560 75\nD039D038SNR\nSFDRfIN = 1.78 GHz, A IN = –2 dBFS\nFigure 6-62. Performance vs. Clock Duty Cycle\nInput Clock Duty Cycle (%)SNR (dBFS)\nSFDR (dBc)\n40 45 50 55 6051 5852 5953 6054 6155 6256 63\nD039SNR\nSFDR\nfIN = 3.5 GHz, A IN = –3 dBFS with 2-dB digital gain\nFigure 6-63. Performance vs. Clock Duty Cycle\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD040fIN = 3.5 GHz, A IN = –3 dBFS, PSRR = 37 dB, f PSRR = 3 MHz, \nAPSRR = 50 mV PP, AVDD = 1.9 V\nFigure 6-64. Power-Supply Rejection Ratio FFT for Test Signal \non AVDD Supplywww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 25\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nFrequency of Signal on Supply (MHz)PSRR (dB)\n0.02 0.05 0.2 0.5 1234571020 50100200 50015253545556575\nD041PSRR with 50-mVpp Signal on AVDD\nPSRR with 50-mVpp Signal on AVDD19\nFigure 6-65. Power-Supply Rejection Ratio vs. Tone Frequency\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD042 CMRR = 32 dB, f CMRR  = 32 dB, A PSRR = 50 mVPP\nFigure 6-66. Common-Mode Rejection Ratio FFT\nFrequency of Input Common-Mode Signal (MHz)CMRR (dB)\n0 50 100 150 200 2501015202530354045\nD043\nfIN = 1.8 GHz, A OUT = –2 dBFS\nFigure 6-67. Common-Mode Rejection Ratio vs. Tone Frequency\nInput Frequency (MHz)Amplitude (dBFS)\n-375 -225 -75 75 225 375-120-110-100-90-80-70-60-50-40-30-20-100\nD044fIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n60.6 dBFS, SFDR (includes IL) = 75 dBc\nFigure 6-68. FFT in 4x Decimation (Complex Output)\nInput Frequency (MHz)Amplitude (dBFS)\n-250 -150 -50 50 150 250-120-110-100-90-80-70-60-50-40-30-20-100\nD045\nfIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n61.6 dBFS, SFDR (includes IL) = 82 dBc\nFigure 6-69. FFT in 6x Decimation (Complex Output)\nInput Frequency (MHz)Amplitude (dBFS)\n-187.5 -112.5 -37.5 37.5 112.5 187.5-120-110-100-90-80-70-60-50-40-30-20-100\nD046fIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n62.6 dBFS, SFDR (includes IL) = 86 dBc\nFigure 6-70. FFT in 8x Decimation (Complex Output)ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n26 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n-166 -99.6 -33.2 33.2 99.6 166-120-110-100-90-80-70-60-50-40-30-20-100\nD047\nfIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = 63 \ndBFS, SFDR (includes IL) = 82 dBc\nFigure 6-71. FFT in 9x Decimation (Complex Output)\nInput Frequency (MHz)Amplitude (dBFS)\n-150 -90 -30 30 90 150-120-110-100-90-80-70-60-50-40-30-20-100\nD048fIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n63.3 dBFS, SFDR (includes IL) = 81 dBc\nFigure 6-72. FFT in 10x Decimation (Complex Output)\nInput Frequency (MHz)Amplitude (dBFS)\n-125 -75 -25 25 75 125-120-110-100-90-80-70-60-50-40-30-20-100\nD049\nfIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n63.7 dBFS, SFDR (includes IL) = 83 dBc\nFigure 6-73. FFT in 12x Decimation (Complex Output)\nInput Frequency (MHz)Amplitude (dBFS)\n-93.75 -56.25 -18.75 18.75 56.25 93.75-120-110-100-90-80-70-60-50-40-30-20-100\nD050fIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n63.9 dBFS, SFDR (includes IL) = 83 dBc\nFigure 6-74. FFT in 16x Decimation (Complex Output)\nInput Frequency (MHz)Amplitude (dBFS)\n-83 -49.8 -16.6 16.6 49.8 83-120-110-100-90-80-70-60-50-40-30-20-100\nD051\nfIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = 64 \ndBFS, SFDR (includes IL) = 83 dBc\nFigure 6-75. FFT in 18x Decimation (Complex Output)\nInput Frequency (MHz)Amplitude (dBFS)\n-75 -45 -15 15 45 75-120-110-100-90-80-70-60-50-40-30-20-100\nD052fIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n64.4 dBFS, SFDR (includes IL) = 84 dBc\nFigure 6-76. FFT in 20x Decimation (Complex Output)www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 27\nProduct Folder Links: ADC32RF80  ADC32RF83\n6.11 Typical Characteristics (continued)\ntypical values are specified at an ambient temperature of 25°C; minimum and maximum values are specified over an ambient \ntemperature range of –40°C to +85°C; and ADC sampling rate = 2949.12 MSPS, DDC bypassed performance, 50% clock \nduty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V, –2-dBFS differential input, and 0-dB digital gain (unless otherwise \nnoted)\nInput Frequency (MHz)Amplitude (dBFS)\n-62.5 -37.5 -12.5 12.5 37.5 62.5-120-110-100-90-80-70-60-50-40-30-20-100\nD054\nfIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n64.4 dBFS, SFDR (includes IL) = 82 dBc\nFigure 6-77. FFT in 24x Decimation (Complex Output)\nInput Frequency (MHz)Amplitude (dBFS)\n-46.875 -28.125 -9.375 9.375 28.125 46.875-120-110-100-90-80-70-60-50-40-30-20-100\nD054fIN = 1.78 GHz, A IN = –2 dBFS, f S = 2949.12 MSPS, SNR = \n64.5 dBFS, SFDR (includes IL) = 79 dBc\nFigure 6-78. FFT in 32x Decimation (Complex Output)ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n28 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n7 Parameter Measurement Information\n7.1 Input Clock Diagram\nFigure 7-1  shows the input clock diagram.\nVCLKIN+\nVCLKIN-VCLKIN_DIFF =\nVCLKIN+ - VCLKIN-\nFigure 7-1. Input Clock Diagramwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 29\nProduct Folder Links: ADC32RF80  ADC32RF83\n8 Detailed Description\n8.1 Overview\nThe ADC32RF8x is a dual, 14-bit, 2949.12-MSPS, telecom receiver and feedback device family containing \nanalog-to-digital converters (ADCs) followed by multi-band digital down-converters (DDCs), and a back-end \nJESD204B digital interface.\nThe ADCs are preceded by input buffers and on-chip termination to provide a uniform input impedance over a \nlarge input frequency range. Furthermore, an internal differential clamping circuit provides first-level protection \nagainst overvoltage conditions. Each ADC channel is internally interleaved four times and equipped with \nbackground, analog and digital, and interleaving correction.\nThe on-chip DDC enables single- or dual-band internal processing to pre-select and filter smaller bands of \ninterest and also reduces the digital output data traffic. Each DDC is equipped with up to three independent,\n16-bit numerically-controlled oscillators (NCOs) for phase coherent frequency hopping; the NCOs can be \ncontrolled through the SPI or GPIO pins. The ADC32RF8x also provides three different power detectors on-chip \nwith alarm outputs in order to support external automatic gain control (AGC) loops.\nThe processed data are passed into the JESD204B interface where the data are framed, encoded, serialized, \nand output on one to four lanes per channel, depending on the ADC sampling rate and decimation. The CLKIN, \nSYSREF, and SYNCB inputs provide the device clock and the SYSREF and SYNCB signals to the JESD204B \ninterface that are used to derive the internal local frame and local multiframe clocks and establish the serial link. \nAll features of the ADC32RF8x are configurable through the SPI.\n8.2 Functional Block Diagram\nADCADCADCADCADCADCINAP/M\nSYSREFP/MCLKINP/M PLL50 \r\x03Buffer\nINBP/M\n50 \r\x03Buffer DB[0,1]P/MDA[0,1]P/M\nDA[2,3]P/M\nDB[2,3]P/MGPIO1..4\nADCDigital Block\nInterleave\nCorrectionN\nN\nN\nNNCO\nCTRL\nSYNCBP/M\n0º/180º  \nClock\nJESD204B\nInterface\nNCOFAST\nDET.\nFAST\nDET.NCO\nNCO\nNCOADCDigital Block\nInterleave\nCorrection\nCopyright © 2016, Texas Instruments IncorporatedADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n30 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3 Feature Description\n8.3.1 Analog Inputs\nThe ADC32RF8x analog signal inputs are designed to be driven differentially. The analog input pins have \ninternal analog buffers that drive the sampling circuit. The ADC32RF8x provides on-chip, differential termination \nto minimize reflections. The buffer also helps isolate the external driving circuit from the internal switching \ncurrents of the sampling circuit, thus resulting in a more constant SFDR performance across input frequencies.\nThe common-mode voltage of the signal inputs is internally biased to CM using the 32.5- Ω termination resistors \nthat allow for ac-coupling of the input drive network. Figure 8-1  and Figure 8-2  show SDD11 at the analog inputs \nfrom dc to 5 GHz with a 100-Ω reference impedance.\nINxP\nINxMRINTI Device\nCIN\nZIN = R IN || C IN\nSDD11 = (Z IN ± 100) / (Z IN + 100)\nCopyright © 2016, Texas Instruments Incorporated\nFigure 8-1. Equivalent Input Impedance\nFigure 8-2. SDD11 Over the Input Frequency Rangewww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 31\nProduct Folder Links: ADC32RF80  ADC32RF83\nThe input impedance of analog inputs can also be modeled as parallel combination of equivalent resistance and \ncapacitance. Figure 8-3  and Figure 8-4  show how equivalent impedance (C IN and R IN) vary over frequency.\nInput Frequency (MHz)Differential Shunt Capacitance (pF)\n0 500 1000 1500 2000 2500 3000-3-2-10123\nD063\nFigure 8-3. Differential Input Capacitance vs. Input \nFrequency\nInput Frequency (MHz)Differential Shunt Resistance (k Ohm)\n0 500 1000 1500 2000 2500 30000.010.020.030.040.050.060.07\nD001 D064Figure 8-4. Differential Input Resistance vs. Input \nFrequency\nEach input pin (INP, INM) must swing symmetrically between (CM + 0.3375 V) and (CM – 0.3375 V), resulting \nin a 1.35-V PP (default) differential input swing. As shown in Figure 8-5 , the input sampling circuit has a 3-dB \nbandwidth that extends up to approximately 3.2 GHz.\nInput Frequency (MHz)Transfer Function (dB)\n100 200 300 500 700 1000 2000 3000 5000-8-7-6-5-4-3-2-1012\nD062100 Ohm Source\n50 Ohm Source\nFigure 8-5. Input Bandwidth With a 100-Ω Source ResistanceADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n32 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.1.1 Input Clamp Circuit\nThe ADC32RF8x analog inputs include an internal, differential clamp for overvoltage protection. As shown in \nFigure 8-6  and Figure 8-7 , the clamp triggers for any input signals at approximately 600 mV above the input \ncommon-mode voltage, effectively limiting the maximum input signal to approximately 2.4 V PP.\nWhen the clamp circuit conducts, the maximum differential current flowing through the circuit (via input pins) \nmust be limited to 20 mA.\nVCMINxP\nINxMRDC / 2\nRDC / 2ADC32RF80\nIDIFFTo Analog Buffer\nTo Analog BufferClamp\nCircuit\nCopyright © 2016, Texas Instruments Incorporated\nFigure 8-6. Clamp Circuit in the ADC32RF8x\nInput VcmINP\nINM+337.5 mV\n±337.5 mV+600 mV\n±600 mV675 mV PP for INP and INM\n(1.35 V PP Differentially)\nFigure 8-7. Clamp Response Timing Diagramwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 33\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.2 Clock Input\nThe ADC32RF8x sampling clock input includes internal 100- Ω differential termination along with on-chip biasing. \nThe clock input is recommended to be ac-coupled externally. The input bandwidth of the clock input is \napproximately 3 GHz; the clock input impedance is shown in the smith chart of Figure 8-8  with a 100- Ω \nreference impedance.\nFigure 8-8. SDD11 of the Clock InputADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n34 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nThe analog-to-digital converter (ADC) aperture jitter is a function of the clock amplitude applied to the pins. The \nequivalent aperture jitter is shown in Figure 8-9  for input frequencies at a 1-GHz and a 2-GHz input. Depending \non the clock frequency, a matching circuit can be designed in order to maximize the clock amplitude.\nClock Amplitude (v PP)Aperture Jitter (f S)\n0.2 1 250100150200250300350\nD061fIN = 1 GHz\nfIN = 2 GHz\nFigure 8-9. Equivalent Aperture Jitter vs. Input Clock Amplitude\n8.3.3 SYSREF Input\nThe SYSREF signal is a periodic signal that is sampled by the ADC32RF8x device clock and is used to align \nthe boundary of the local multiframe clock inside the data converter. SYSREF is also used to reset critical blocks \n[such as the clock divider for the interleaved ADCs, numerically-controlled oscillators (NCOs), decimation filters \nand so forth].\nThe SYSREF input requires external biasing. Furthermore, SYSREF must be established before the SPI \nregisters are programmed. A programmable delay on the SYSREF input, as shown in Figure 8-10 , is available to \nhelp with skew adjustment when the sampling clock and SYSREF are not provided from the same source.\nVCM50 \r\n50 \rCLKINP\n100 \rSYSREFP\nSYSREF \nCaptureDelayCLKINM\nSYSREFM\nFigure 8-10. SYSREF Internal Circuit Diagramwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 35\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.3.1 Using SYSREF\nThe ADC32RF8x uses SYSREF information to reset the clock divider, the NCO phase, and the LMFC counter \nof the JESD interface. The device provides flexibility to provide SYSREF information either from dedicated pins \nor through SPI register bits. As shown in Figure 8-11 , SYSREF is asserted by a low-to-high transition on the \nSYSREF pins or a 0-to-1 change in the ASSERT SYSREF REG bit when using SPI registers.\nInput Clock \nDivider\n(Divide-by-4)\nASSERT SYSREF REG\n(In Master Page)\nSEL SYSREF REG\n(In Master Page)0\n1CLKIN\n(CLKP-CLKM)\nSYSREF\n(SYSREFP-SYSREFM)DLLNCO,\nJESD Interface\n(LMFC Counter)\nMASK CLKDIV SYSREF\n(In JESD Digital Page)\nMASK NCO SYSREF\n(In JESD Digital Page)PDN SYSREF \n(In Master Page)\nFigure 8-11. Using SYSREF to Reset the Clock Divider, the NCO, and the LMFC Counter\nThe ADC32RF8x samples the SYSREF signal on the input clock rising edge. Required setup and hold time \nare listed in the Section 6.10 table. The input clock divider gets reset each time that SYSREF is asserted, \nwhereas the NCO phase and the LMFC counter of the JESD interface are reset on each SYSREF assertion after \ndisregarding the first two assertions, as shown in Table 8-1 .\nTable 8-1. Asserting SYSREF\nSYSREF ASSERTION INDEXACTION\nINPUT CLOCK DIVIDER NCO PHASE LMFC COUNTER\n1 Gets reset Does not get reset Does not get reset\n2 Gets reset Does not get reset Does not get reset\n3 Gets reset Gets reset Gets reset\n4 and onwards Gets reset Gets reset Gets reset\nThe SYSREF use-cases can be classified broadly into two categories:\n1.SYSREF is applied as aperiodic multi-shot pulses.\nFigure 8-12  shows a case when only a counted number of pulses are applied as SYSREF to the ADC.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n36 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nCLKIN\nSYSREF\n1st SYSREF pulse. \nOnly the input clock \ndivider is reset.tDLL \n(Must be Kept > 40 \x01s)\n2nd SYSREF pulse. If \nthe MASK CLKDIV \nbit is set, the clock \ndivider ignores this \npulse and any \nsubsequent SYSREF \npulses.3rd SYSREF pulse. \nThe NCO phase and \nLMFC counter are \nreset.\nMASK CLKDIV SYSREF Register Bit 01 (The input clock divider ignores the SYSREF pulses.)\nMASK NCO SYSREF Register Bit(1)01 (The NCO and LMFC counter of the JESD \ninterface ignore the SYSREF pulses.)4th SYSREF pulse (and \nsubsequent pulses). \nIgnored by the input clock\ndivider, NCO, and the JESD\ninterface.Alternatively, the SYSREF buffer can be powered down with the PDN SYSREF bit.\nFigure 8-12. SYSREF Used as Aperiodic, Finite Number of Pulses\nAfter the first SYSREF pulse is applied, allow the DLL in the clock path to settle by waiting for the t DLL time \n(> 40 µs) before applying the second pulse. During this time, mask the SYSREF going to the input clock \ndivider by setting the MASK CLKDIV SYSREF bit so that the divider output phase remains stable. The NCO \nphase and LMFC counter are reset on the third SYSREF pulse. After the third SYSREF pulse, the SYSREF \ngoing to the NCO and JESD block can be disabled by setting the MASK NCO SYSREF bit to avoid any \nunwanted resets.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 37\nProduct Folder Links: ADC32RF80  ADC32RF83\n2.SYSREF is applied as a periodic pulse.\nFigure 8-13  shows how SYSREF can be applied as a continuous periodic waveform.\nCLKIN\nSYSREF(1)\n1st SYSREF pulse. \nThe input clock divider \nis reset.Time > t DLL + 2 x t SYSREF\nMASK NCO SYSREF Register Bit(2)\n01 (The NCO and LMFC counter of the JESD \ninterface ignore the SYSREF pulses.)Mask SYSREF to the NCO after \nresetting the NCO phase.\nThe  NCO phase is reset here for \nthe last time.\nThen, the NCO mask is set high to \nignore further SYSREF pulses.\nA. tSYSREF  is a period of the SYSREF waveform.\nB. Alternatively, the SYSREF buffer can be powered down using the PDN SYSREF bit.\nFigure 8-13. SYSREF Used as a Periodic Waveform\nAfter applying the SYSREF signal, DLL must be allowed to lock, and the NCO phase and LMFC counter \nmust be allowed to reset by waiting for at least the t DLL (40 µs) + 2 × t SYSREF  time. Then, the SYSREF going \nto the NCO and JESD can be masked by setting the MASK NCO SYSREF register bit.\n8.3.3.2 Frequency of the SYSREF Signal\nWhen SYSREF is a periodic signal, its frequency is required to be a sub-harmonic of the internal local multi-\nframe clock (LMFC) frequency, as described in Equation 1 . The LMFC frequency is determined by the selected \ndecimation, frames per multi-frame setting (K), samples per frame (S), and device input clock frequency.\nSYSREF = LMFC / N (1)\nwhere\n•N is an integer value (1, 2, 3, and so forth)\nIn order for the interleaving correction engine to synchronize properly, the SYSREF frequency must also be a \nmultiple of f S / 64. Table 8-2  provides a summary of the valid LMFC clock settings.\nTable 8-2. . SYSREF and LMFC Clock Frequency\nOPERATING MODE LMFS SETTING LMFC CLOCK FREQUENCY SYSREF FRQUENCY\nDecimation Various fS (1) / (D × S(4) × K(3)) fS / (N × LCM(2) (64, D(5) × S × K))\n(1) fS = sampling (device) clock frequency.\n(2) LCM = least-common multiple.\n(3) K = number of frames per multi-frame.\n(4) S = samples per frame.\n(5) D = decimation ratio.\nThe SYSREF signal is recommended to be a low-frequency signal less than 5 MHz in order to reduce coupling \nto the signal path both on the printed circuit board (PCB) as well as internal to the device.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n38 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nExample: f S = 2949.12 MSPS, Divide-by-4 (LMFS = 8411), K = 16\nSYSREF = 2949.12 MSPS / LCM (4 ,64, 16) = 46.08 MHz / N\nOperate SYSREF at 2.88 MHz (effectively divide-by-1024, N = 16)\nFor proper device operation, disable the SYSREF signal after the JESD synchronization is established.\n8.3.4 DDC Block\nThe ADC32RF8x provides a sophisticated on-chip, digital down converter (DDC) block that can be controlled \nthrough SPI register settings and the general-purpose input/output (GPIO) pins. The DDC block supports two \nbasic operating modes: receiver (RX) mode with single- or dual-band DDC and wide-bandwidth observation \nreceiver mode.\nNote that the ADC32RF80 and ADC32RF83 are identical devices except the fact that the ADC32RF83 offers \nonly single-band DDC option whereas the ADC32RF80 offers both single-band and dual-band DDC options, as \nshown in Table 8-3 .\nTable 8-3. DDC Option Availability\nDDC OPTION AVAILABILITY IN DEVICE\nWide-band DDC ADC32RF80, ADC32RF83\nSingle-band DDC ADC32RF80, ADC32RF83\nDual-band DDC ADC32RF80 only\nEach ADC channel is followed by two DDC chains consisting of the digital filter along with a complex digital \nmixer with a 16-bit numerically-controlled oscillator (NCO), as shown in Figure 8-14 . The NCOs allow accurate \nfrequency tuning within the Nyquist zone prior to the digital filtering. One DDC chain is intended for supporting a \ndual-band DDC configuration in receiver mode and the second DDC chain supports the wide-bandwidth output \noption for the observation configuration. At any given time, either the single-band DDC, the dual-band DDC, or \nthe wideband DDC can be enabled. Furthermore, three different NCO frequencies can be selected on that path \nand are quickly switched using the SPI or the GPIO pins to enable wide-bandwidth observation in a multi-band \napplication.\nIQ 3 GSPSN/2       ADCNCO 2,\n16 Bits\n3 GSPSIQ data, 3 GSPS RX1 IQ OutputGPIO\nSYSREFRX2 IQ OutputNCO 1,\n16 BitsNCO 3,\n16 Bits\nNCO 4,\n16 BitsRX1 Real OutputWideband IQ Output2,3Wideband Real Output\nRX2 Real OutputJESD204BfOUT / 4\n2\nfOUT / 4\nfOUT / 4LPF LPF\n2 LPF LPF\nN/2 2 LPF LPFIQ dataReal[  ]\nReal[  ]\nReal[  ]IQ data\nIQ data\nRed traces show SYSREF going to the NCO blocks.\nFigure 8-14. DDC Chains Overview (One ADC Channel Shown)www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 39\nProduct Folder Links: ADC32RF80  ADC32RF83\nAdditionally, the decimation filter block provides the option to convert the complex output back to real format at \ntwice the decimated, complex output rate. The filter response with a real output is identical to a complex output. \nThe band is centered in the middle of the Nyquist zone (mixed with f OUT / 4) based on a final output data rate of \nfOUT.\n8.3.4.1 Operating Mode: Receiver\nIn receiver mode, the DDC block can be configured to single- or dual-band operation, as shown in Figure 8-15 . \nBoth DDC chains use the same decimation filter setting and the available options are discussed in the Section \n8.3.4.3  section. The decimation filter setting also directly affects the interface rate and number of lanes of the \nJESD204B interface.\nIQ 3 GSPSN/2       ADCNCO 2,\n16 Bits\n3 GSPSIQ data, 3 GSPS RX1 IQ OutputGPIO\nSYSREFRX2 IQ OutputNCO 1,\n16 BitsNCO 3,\n16 Bits\nNCO 4,\n16 BitsRX1 Real OutputWideband IQ Output2,3Wideband Real Output\nRX2 Real OutputJESD204BfOUT / 4\n2\nfOUT / 4\nfOUT / 4LPF LPF\n2 LPF LPF\nN/2 2 LPF LPFIQ dataReal[  ]\nReal[  ]\nReal[  ]IQ data\nIQ data\nRed traces show SYSREF going to the NCO blocks.\nFigure 8-15. Decimation Filter Option for Single- or Dual-Band OperationADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n40 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.4.2 Operating Mode: Wide-Bandwidth Observation Receiver\nThis mode is intended for using a DDC with a wide bandwidth output, but for multiple bands. This mode uses a \nsingle DDC chain where up to three NCOs can be used to perform wide-bandwidth observation in a multi-band \nenvironment, as shown in Figure 8-16 . The three NCOs can be switched dynamically using either the GPIO pins \nor an SPI command. All three NCOs operate continuously to ensure phase continuity; however, when the NCO \nis switched, the output data are invalid until the decimation filters are completely flushed with data from the new \nband.\nIQ 3 GSPSN/2       ADCNCO 2,\n16 Bits\n3 GSPSIQ data, 3 GSPS RX1 IQ OutputGPIO\nSYSREFRX2 IQ OutputNCO 1,\n16 BitsNCO 3,\n16 Bits\nNCO 4,\n16 BitsRX1 Real OutputWideband IQ Output2,3Wideband Real Output\nRX2 Real OutputJESD204BfOUT / 4\n2\nfOUT / 4\nfOUT / 4LPF LPF\n2 LPF LPF\nN/2 2 LPF LPFIQ dataReal[  ]\nReal[  ]\nReal[  ]IQ data\nIQ data\nRed traces show SYSREF going to the NCO blocks.\nFigure 8-16. Decimation Filter Implementation for Single-Band and Wide-Bandwidth Mode\n8.3.4.3 Decimation Filters\nThe stop-band rejection of the decimation filters is approximately 90 dB with a pass-band bandwidth of \napproximately 80%. Table 8-4  gives an overview of the pass-band bandwidth depending on decimation filter \nsetting and ADC sampling rate.\nTable 8-4. Decimation Filter Summary and Maximum Available Output Bandwidth\nDECIMATION \nSETTINGNO. OF DDCS \nAVAILABLE \nPER CHANNELNOMINAL \nPASSBAND \nGAINBANDWIDTH ADC SAMPLE RATE = N MSPS ADC SAMPLE RATE = 3 GSPS\n3 dB \n(%)1 dB \n(%)OUTPUT RATE \n(MSPS) PER \nBANDOUTPUT \nBANDWIDTH \n(MHz) PER \nBANDCOMPLEX \nOUTPUT RATE \n(MSPS) PER \nBANDOUTPUT \nBANDWIDTH \n(MHz) PER \nBAND\nDivide-by-4 \ncomplex1 –0.4 dB 90.9 86.8 N / 4 complex 0.4 × N / 2 750 600\nDivide-by-6 \ncomplex1 –0.65 dB 90.6 86.1 N / 6 complex 0.4 × N / 3 500 400\nDivide-by-8 \ncomplex2 –0.27 dB 91.0 86.8 N / 8 complex 0.4 × N / 4 375 300\nDivide-by-9 \ncomplex2 –0.45 dB 90.7 86.3 N / 9 complex 0.4 × N / 4.5 333.3 266.6\nDivide-by-10 \ncomplex2 –0.58 dB 90.7 86.3 N / 10 complex 0.4 × N / 5 300 240\nDivide-by-12 \ncomplex2 –0.55 dB 90.7 86.4 N / 12 complex 0.4 × N / 6 250 200\nDivide-by-16 \ncomplex2 –0.42 dB 90.8 86.4 N / 16 complex 0.4 × N / 8 187.5 150www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 41\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-4. Decimation Filter Summary and Maximum Available Output Bandwidth (continued)\nDECIMATION \nSETTINGNO. OF DDCS \nAVAILABLE \nPER CHANNELNOMINAL \nPASSBAND \nGAINBANDWIDTH ADC SAMPLE RATE = N MSPS ADC SAMPLE RATE = 3 GSPS\n3 dB \n(%)1 dB \n(%)OUTPUT RATE \n(MSPS) PER \nBANDOUTPUT \nBANDWIDTH \n(MHz) PER \nBANDCOMPLEX \nOUTPUT RATE \n(MSPS) PER \nBANDOUTPUT \nBANDWIDTH \n(MHz) PER \nBAND\nDivide-by-18 \ncomplex2 –0.83 dB 91.2 87.0 N / 18 complex 0.4 × N / 9 166.6 133\nDivide-by-20 \ncomplex2 –0.91 dB 91.2 87.0 N / 20 complex 0.4 × N / 10 150 120\nDivide-by-24 \ncomplex2 –0.95 db 91.1 86.9 N / 24 complex 0.4 × N / 12 125 100\nDivide-by-32 \ncomplex2 –0.78 dB 91.1 86.8 N / 32 complex 0.4 × N / 16 93.75 75\nA dual-band example with a divide-by-8 complex is shown in Figure 8-17 .\n8\n8      ADCNCO 1,\n16 Bits\nNCO 2,\n16 BitsFilter\nFilter3 GSPS IQ 3 GSPS\nIQ 3 GSPSIQ Output\nBand 1\nIQ Output\nBand 2\nfS/2fS/4 Band 1 Band 2\nfS/16Band 2\nNCO 1 NCO 2fS/16Band 1\nIQ \n750 MSPS\nIQ \n750 MSPS\nFigure 8-17. Dual-Band Example\nThe decimation filter responses normalized to the ADC sampling clock are illustrated in Figure 8-17  to Figure \n8-40 and can be interpreted as follows:\nEach figure contains the filter pass-band, transition bands, and alias bands, as shown in Figure 8-18 . The x-axis \nin Figure 8-18  shows the offset frequency (after the NCO frequency shift) normalized to the ADC sampling clock \nfrequency.\nFor example, in the divide-by-4 complex, the output data rate is an f S / 4 complex with a Nyquist zone of f S / 8 or \n0.125 × f S. The transition band is centered around 0.125 × f S and the alias transition band is centered at 0.375 \n× fS. The alias bands that alias on top of the wanted signal band are centered at 0.25 × f S and 0.5 × f S (and are \ncolored in red).\nThe decimation filters of the ADC32RF8x provide greater than 90-dB attenuation for the alias bands.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n42 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nFilter \nTransition \nBandBand That Folds Back On \nTop of Transition Band\nBands That Aliases On \nTop of Signal BandFigure 8-18. Interpretation of the Decimation Filter Plotswww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 43\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.4.3.1 Divide-by-4\nPeak-to-peak pass-band ripple: approximately 0.22 dB\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD023Passband\nAttn Spec\nTransition Band\nAlias Band\nFigure 8-19. Divide-by-4 Filter Response\nFrequencyAttenuation (dB)\n0 0.02 0.04 0.06 0.08 0.1 0.12-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD024Pass Band\nTransition Band Figure 8-20. Divide-by-4 Filter Response (Zoomed)\n8.3.4.3.2 Divide-by-6\nPeak-to-peak pass-band ripple: approximately 0.38 dB\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD025Pass Band\nTransition Band\nAlias Band\nAttn Spec\nFigure 8-21. Divide-by-6 Filter Response\nFrequencyAttenuation (dB)\n0 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD026Pass Band\nTransition Band Figure 8-22. Divide-by-6 Filter Response (Zoomed)\n8.3.4.3.3 Divide-by-8\nPeak-to-peak pass-band ripple: approximately 0.25 dB\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD027Pass Band\nAttn Spec\nTransition Band\nAlias Band\nFigure 8-23. Divide-by-8 Filter Response\nFrequencyAttenuation (dB)\n0 0.01 0.02 0.03 0.04 0.05 0.06-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD028Pass Band\nTransition Band Figure 8-24. Divide-by-8 Filter Response (Zoomed)\n8.3.4.3.4 Divide-by-9\nPeak-to-peak pass-band ripple: approximately 0.39 dBADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n44 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD029Pass Band\nTransition Band\nAlias Band\nAttn SpecFigure 8-25. Divide-by-9 Filter Response\nFrequencyAttenuation (dB)\n0 0.01 0.02 0.03 0.04 0.05-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD030Pass Band\nTransition Band Figure 8-26. Divide-by-9 Filter Response (Zoomed)\n8.3.4.3.5 Divide-by-10\nPeak-to-peak pass-band ripple: approximately 0.39 dB\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD029Pass Band\nAttn Spec\nTransition Band\nAlias Band\nFigure 8-27. Divide-by-10 Filter Response\nFrequencyAttenuation (dB)\n0 0.01 0.02 0.03 0.04 0.05-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD032Pass Band\nTransition Band Figure 8-28. Divide-by-10 Filter Response \n(Zoomed)\n8.3.4.3.6 Divide-by-12\nPeak-to-peak pass-band ripple: approximately 0.36 dB\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD033Passband\nAttn Spec\nTransition Band\nAlias Band\nFigure 8-29. Divide-by-12 Filter Response\nFrequencyAttenuation (dB)\n0 0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD034Pass Band\nTransition Band Figure 8-30. Divide-by-12 Filter Response \n(Zoomed)\n8.3.4.3.7 Divide-by-16\nPeak-to-peak pass-band ripple: approximately 0.29 dBwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 45\nProduct Folder Links: ADC32RF80  ADC32RF83\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD035Pass Band\nAttn Spec\nTransition Band\nAlias BandFigure 8-31. Divide-by-16 Filter Response\nFrequencyAttenuation (dB)\n0 0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD036Pass Band\nTransition Band Figure 8-32. Divide-by-16 Filter Response \n(Zoomed)\n8.3.4.3.8 Divide-by-18\nPeak-to-peak pass-band ripple: approximately 0.33 dB\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD037Pass Band\nAttn Spec\nTransition Band\nAlias Band\nFigure 8-33. Divide-by-18 Filter Response\nFrequencyAttenuation (dB)\n0 0.005 0.01 0.015 0.02 0.025-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD038Pass Band\nTransition Band Figure 8-34. Divide-by-18 Filter Response \n(Zoomed)\n8.3.4.3.9 Divide-by-20\nPeak-to-peak pass-band ripple: approximately 0.32 dB\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD039Pass Band\nAttn Spec\nTransition Band\nAlias Band\nFigure 8-35. Divide-by-20 Filter Response\nFrequencyAttenuation (dB)\n0 0.005 0.01 0.015 0.02 0.025-1.4-1.2-1-0.8-0.6-0.4-0.20\nD040Pass Band\nTransition Band Figure 8-36. Divide-by-20 Filter Response \n(Zoomed)\n8.3.4.3.10 Divide-by-24\nPeak-to-peak pass-band ripple: approximately 0.30 dBADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n46 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD041Pass Band\nAttn Spec\nTransition Band\nAlias BandFigure 8-37. Divide-by-24 Filter Response\nFrequencyAttenuation (dB)\n0 0.005 0.01 0.015 0.02 0.025-1.4-1.2-1-0.8-0.6-0.4-0.20\nD042Pass Band\nTransition Band Figure 8-38. Divide-by-24 Filter Response \n(Zoomed)\n8.3.4.3.11 Divide-by-32\nPeak-to-peak pass-band ripple: approximately 0.24 dB\nFrequencyAttenuation (dB)\n0 0.1 0.2 0.3 0.4 0.5-120-100-80-60-40-200\nD043Pass Band\nAttn Spec\nTransition Band\nAlias Band\nFigure 8-39. Divide-by-32 Filter Response\nFrequencyAttenuation (dB)\n0 0.005 0.01 0.015 0.02-1-0.9-0.8-0.7-0.6-0.5-0.4-0.3-0.2-0.10\nD044Pass Band\nTransition Band Figure 8-40. Divide-by-32 Filter Response \n(Zoomed)www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 47\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.4.3.12 Latency with Decimation Options\nDevice latency in 12-bit bypass mode (with LMFS = 8224) is 424 clock cycles. When the DDC option is used, \nlatency increases as a result of decimation filters, as described in Table 8-5 .\nTable 8-5. Latency with different Decimation options\nDECIMATION OPTION TOTAL LATENCY, DEVICE CLOCK CYCLES\nDivide-by-4 516\nDivide-by-6 746\nDivide-by-8 621\nDivide-by-9 763.5\nDivide-by-10 811\nDivide-by-12 897\nDivide-by-16 1045\nDivide-by-18 1164\nDivide-by-20 1256\nDivide-by-24 1443\nDivide-by-32 1773\n8.3.4.4 Digital Multiplexer (MUX)\nThe ADC32RF8x supports a mode where the output data of the ADC channel A can be routed internally to the \ndigital blocks of both channel A and channel B. The ADC channel B can be powered down as shown in Figure \n8-41. In this manner, the ADC32RF8x can be configured as a single-channel ADC with up to four independent \nDDC chains or two wideband DDC chains. All decimation filters and JESD204B format configurations are \nidentical to the two ADC channel operation.\n      ADC A\n      ADC BNCO\nNCON\nNTo JESD ChA\nNCO\nNCON\nNTo JESD ChB\nFigure 8-41. Digital Multiplexer Option\n8.3.4.5 Numerically-Controlled Oscillators (NCOs) and Mixers\nThe ADC32RF8x is equipped with three independent, complex NCOs per ADC channel. The oscillator generates \na complex exponential sequence, as shown in Equation 2 .\nx[n] = e–jωn(2)\nwhereADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n48 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n•frequency (ω) is specified as a signed number by the 16-bit register setting\nThe complex exponential sequence is multiplied by the real input from the ADC to mix the desired carrier down \nto 0 Hz.\nEach ADC channel has two DDCs. The first DDC has three NCOs and the second DDC has one NCO. The first \nDDC can dynamically select one of the three NCOs based on the GPIO pin or SPI selection. In wide-bandwidth \nmode (lower decimation factors, for example, 4 and 6), there can only be one DDC for each ADC channel. \nThe NCO frequencies can be programmed independently through the DDCx, NCO[4:1], and the MSB and LSB \nregister settings.\nThe NCO frequency setting is set by the 16-bit register value given by Equation 3 :\nu S\nNCO 16DDCxNCOy ff\n2\n(3)\nwhere\n•x = 0, 1\n•y = 1 to 4\nFor example:\nIf fS = 2949.12 MSPS, then the NCO register setting = 38230 (decimal).\nThus, f NCO is defined by Equation 4 :\n u  NCO 162949.12 MSPSf 38230 1720.35 MHz\n2\n(4)\nAny register setting changes that occur after the JESD204B interface is operational results in a non-deterministic \nNCO phase. If a deterministic phase is required, the JESD204B interface must be reinitialized after changing the \nregister setting.\n8.3.5 NCO Switching\nThe first DDC (DDC0) on each ADC channel provides three different NCOs that can be used for phase-coherent \nfrequency hopping. This feature is available in both single-band and dual-band mode, but only affects DDC0.\nThe NCOs can be switched through an SPI control or by using the GPIO pins with the register configurations \nshown in Table 8-6  for channel A (50xxh) and channel B (58xxh). The assignment of which GPIO pin to use for \nINSEL0 and INSEL1 is done based on Table 8-7 , using registers 5438h and 5C38h. The NCO selection is done \nbased on the logic selection on the GPIO pins; see Table 8-8  and Figure 8-42 .\nTable 8-6. NCO Register Configurations\nREGISTER ADDRESS DESCRIPTION\nNCO CONTROL THROUGH GPIO PINS\nNCO SEL pin 500Fh, 580Fh Selects the NCO control through the SPI (default) or a GPIO pin.\nINSEL0, INSEL1 5438h, 5C38h Selects which two GPIO pins are used to control the NCO.\nNCO CONTROL THROUGH SPI CONTROL\nNCO SEL pin 500Fh, 580Fh Selects the NCO control through the SPI (default) or a GPIO pin.\nNCO SEL 5010h, 5810h Selects which NCO to use for DDC0.\nTable 8-7. GPIO Pin Assignment\nINSELx[1:0] (Where x = 0 or 1) GPIO PIN SELECTED\n00 GPIO4\n01 GPIO1\n10 GPIO3www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 49\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-7. GPIO Pin Assignment (continued)\nINSELx[1:0] (Where x = 0 or 1) GPIO PIN SELECTED\n11 GPIO2\nTable 8-8. NCO Selection\nNCO SEL[1] NCO SEL[0] NCO SELECTED\n0 0 NCO1\n0 1 NCO2\n1 0 NCO3\n1 1 n/a\nGPIO4\nGPIO1\nGPIO3\nGPIO2\nINSEL1[1:0]\nINSEL0[1:0]NCO1\nNCO2\nNCO3\nN/A\n0\n1\n2\n3\nGPIO4\nGPIO1\nGPIO3\nGPIO20\n1\n2\n30\n1\n2\n3NCO for DDC1 of \nchannel x\nNCO SEL[1:0]\nNCO SEL PIN0\n1\nFigure 8-42. NCO Switching from GPIO and SPI\n8.3.6 SerDes Transmitter Interface\nEach 12.3-Gbps serializer, deserializer (SerDes) LVDS transmitter output requires ac-coupling between the \ntransmitter and receiver. Terminate the differential pair with 100- Ω resistance (that is, two 50- Ω resistors) as \nclose to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in \nFigure 8-43 .\nReceiver VCMTransmission Line, \nZO\n0.1 PF0.1 PF\nRt = Z ORt = Z ODA[3:0]P, \nDB[3:0]P\nDA[3:0]M,\nDB[3:0]M\nFigure 8-43. External Serial JESD204B Interface ConnectionADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n50 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.7 Eye Diagrams\nFigure 8-44  and Figure 8-45  show the serial output eye diagrams of the ADC32RF8x at 5.0 Gbps and 12 Gbps \nagainst the JESD204B mask.\nFigure 8-44. Data Eye at 5 Gbps\n Figure 8-45. Data Eye at 12 Gbps\n8.3.8 Alarm Outputs: Power Detectors for AGC Support\nThe GPIO pins can be configured as alarm outputs for channels A and B. The ADC32RF8x supports three \ndifferent power detectors (an absolute peak power detector, crossing detector, and RMS power detector) as well \nas fast overrange from the ADC. The power detectors operate off the full-rate ADC output prior to the decimation \nfilters.\n8.3.8.1 Absolute Peak Power Detector\nIn this detector mode, the peak is computed over eight samples of the ADC output. Next, the peak for a block \nof N samples (N × S`) is computed over a programmable block length and then compared against a threshold \nto either set or reset the peak detector output ( Figure 8-46  and Figure 8-47 ). There are two sets of thresholds \nand each set has two thresholds for hysteresis. The programmable DWELL-time counter is used for clearing the \nblock detector alarm output.\nPeak over 8 \nSamplesfS Output \nof ADCBlock:\nPeak over N \nSamples (S`)S`\nfS / 8 fS / (8N)BLKPKDET\nN = [1..216]\n>TH High\n>TH Low\nHysteresis \nand DWELL\n>TL High\n>TL Low\nHysteresis \nand DWELLBLKPKDETH\nBLKPKDETLBLKTHHH,\nBLKTHHL,\nBLKTHLH,\nBLKTHLL\nDWELL\nFigure 8-46. Peak Power Detector Implementationwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 51\nProduct Folder Links: ADC32RF80  ADC32RF83\nTHHH\nTHHL\nBLKPKDETDWELL TimeFigure 8-47. Peak Power Detector Timing Diagram\nTable 8-9  shows the register configurations required to set up the absolute peak power detector. The detector \noperates in the f S / 8 clock domain; one peak sample is calculated over eight actual samples.\nThe automatic gain control (AGC) modes can be configured separately for channel A (54xxh) and channel B \n(5Cxxh), although some registers are common in 54xxh (such as the GPIO pin selection).\nTable 8-9. Registers Required for the Peak Power Detector\nREGISTER ADDRESS DESCRIPTION\nPKDET EN 5400, 5C00h Enables peak detector\nBLKPKDET5401h, 5402h, \n5403h, 5C01h, \n5C02h, 5C03hSets the block length N of number of samples (S`). Number of actual ADC samples is 8x this \nvalue: N is 17 bits: 1 to 216.\nBLKTHHH, \nBLKTHHL, \nBLKTHLH, \nBLKTHLL5407h, 5408h, \n5409h, 540Ah, \n5C07h, 5C08h, \n5C09h, 5C0AhSets the different thresholds for the hysteresis function values from 0 to 256 (where 256 is \nequivalent to the peak amplitude).\nFor example: if BLKTHHH is to –2 dBFS from peak, 10(–2 / 20) × 256 = 203, then set 5407h and \n5C07h = CBh.\nDWELL540Bh, 540Ch, \n5C0Bh, 5C0ChWhen the computed block peak crosses the upper thresholds BLKTHHH or BLKTHLH, the \npeak detector output flags are set. In order to be reset, the computed block peak must remain \ncontinuously lower than the lower threshold (BLKTHHL or BLKTHLL) for the period specified by \nthe DWELL value. This threshold is 16 bits and is specified in terms of f S / 8 clock cycles.\nOUTSEL \nGPIO[4:1]5432h, 5433h, \n5434h, 5435hConnects the BLKPKDETH, BLKPKDETL alarms to the GPIO pins; common register.\nIODIR 5437h Selects the direction for the four GPIO pins; common register.\nRESET AGC 542Bh, 5C2Bh After configuration, reset the AGC module to start operation.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n52 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.8.2 Crossing Detector\nIn this detector mode the peak is computed over eight samples of the ADC output. Next, the peak for a block of \nN samples (N × S`) is computed over a programmable block length and then the peak is compared against two \nsets of programmable thresholds (with hysteresis). The crossing detector counts how many f S / 8 clock cycles \nthat the block detector outputs are set high over a programmable time period and compares the counter value \nagainst the programmable thresholds. The alarm outputs are updated at the end of the time period, routed to the \nGPIO pins, and held in that state through the next cycle, as shown in Figure 8-48  and Figure 8-49 . Alternatively, \na 2-bit format can be used but (because the ADC32RF8x has four GPIO pins available) this feature uses all four \npins for a single channel.\nCombineBLKPKDETH\nBLKPKDETLBLKPKDETHL2-Bit ModeFILT0LP\nSELTime \nConstant\n>FIL0TH H\n>FIL0TH L1 or 2-Bit \nMode\nTime \nConstant>FIL1TH H\n>FIL1TH L\n1 or 2-Bit \nModeIIR PK DET0\nIIR PK DET12-Bit Mode\n10: High\n00: Mid\n01: Low\n1-Bit Mode\nWith Hysteresis and Dwell\n1: High\n0: LowPeak Over \n8 SamplesfS ADC \nOutputBlock:\nPeak Over N \nSamples (S`)S`\nfS/8 fS/(8N)BLKPKDET\nN = [1..216]\n>TH High\n>TH Low\nHysteresis \nand DWELL\n>TL High\n>TL Low\nHysteresis \nand DWELLBLKTHHH,\nBLKTHHL,\nBLKTHLH,\nBLKTHLL\nDWELLIIR LPF\nIIR LPF\nFigure 8-48. Crossing Detector Implementation\nTHHH\nTHHL\nBLKPKDETCrossing Detector Time Period\nCrossing Detector CounterCrossing Detector Counter Threshold\nIIR PK DET\nFigure 8-49. Crossing Detector Timing Diagramwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 53\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-10  shows the register configurations required to set up the crossing detector. The detector operates in \nthe\nfS / 8 clock domain. The AGC modes can be configured separately for channel A (54xxh) and channel B \n(5Cxxh), although some registers are common in 54xxh (such as the GPIO pin selection).\nTable 8-10. Registers Required for the Crossing Detector Operation\nREGISTER ADDRESS DESCRIPTION\nPKDET EN 5400h, 5C00h Enables peak detector\nBLKPKDET5401h, 5402h, 5403h, \n5C01h, 5C02h, 5C03hSets the block length N of number of samples (S`).\nNumber of actual ADC samples is 8x this value: N is 17 bits: 1 to 216.\nBLKTHHH, BLKTHHL, \nBLKTHLH, BLKTHLL5407h, 5408h, 5409h, \n540Ah, 5C07h, 5C08h, \n5C09h, 5C0AhSets the different thresholds for the hysteresis function values from 0 to 256 \n(where 256 is equivalent to the peak amplitude).\nFor example: if BLKTHHH is to –2 dBFS from peak, 10(–2 / 20) × 256 = 203, then set \n5407h and 5C07h = CBh.\nFILT0LPSEL 540Dh, 5C0DhSelect block detector output or 2-bit output mode as the input to the interrupt \nidentification register (IIR) filter.\nTIMECONST540Eh, 540Fh,\n5C0Eh, 5C0FhSets the crossing detector time period for N = 0 to 15 as 2N × f S / 8 clock cycles.\nThe maximum time period is 32768 × f S / 8 clock cycles (approximately 87 µs at \n3 GSPS).\nFIL0THH, FIL0THL, \nFIL1THH, FIL1THL540Fh-5412h, \n5C0Fh-5C12h, \n5416h-5419h, \n5C16h-5C19hComparison thresholds for the crossing detector counter. These thresholds are \n16-bit thresholds in 2.14-signed notation. A value of 1 (4000h) corresponds to \n100% crossings, a value of 0.125 (0800h) corresponds to 12.5% crossings.\nDWELLIIR541Dh, 541Eh, 5C1Dh, \n5C1EhDWELL counter for the IIR filter hysteresis.\nIIR0 2BIT EN,\nIIR1 2BIT EN5413h, 54114h,\n5C13h, 5C114hEnables 2-bit output format for the crossing detector.\nOUTSEL GPIO[4:1]5432h, 5433h,\n5434h, 5435hConnects the IIRPKDET0, IIRPKDET1 alarms to the GPIO pins; common register.\nIODIR 5437h Selects the direction for the four GPIO pins; common register.\nRESET AGC 542Bh, 5C2Bh After configuration, reset the AGC module to start operation.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n54 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.8.3 RMS Power Detector\nIn this detector mode the peak power is computed for a block of N samples over a programmable block length \nand then compared against two sets of programmable thresholds (with hysteresis).\nThe RMS power detector circuit provides configuration options, as shown in Figure 8-50 . The RMS power value \n(1 or 2 bit) can be output onto the GPIO pins. In 2-bit output mode, two different thresholds are used whereas \nthe 1-bit output provides one threshold together with hysteresis.\nRandomly \nPick 1 Out of \n8 SamplesfS Output \nof ADCAccumulate \nOver 2^M \nInputsfS/8M = [1..216]\n>TH High\n>TH Low\nHysteresis^22-M\n1 or 2-Bit \nMode2-Bit Mode\n10: High\n00: Mid\n01: Low\n1-Bit Mode\nWith Hysteresis\n1: High\n0: LowPWR DET\nFigure 8-50. RMS Power Detector Implementation\nTable 8-11  shows the register configurations required to set up the RMS power detector. The detector operates \nin the f S / 8 clock domain. The AGC modes can be configured separately for channel A (54xxh) and channel B \n(5Cxxh), although some registers are common in 54xxh (such as the GPIO pin selection).\nTable 8-11. Registers Required for Using the RMS Power Detector Feature\nREGISTER ADDRESS DESCRIPTION\nRMSDET EN 5420h, 5C20h Enables RMS detector\nPWRDETACCU 5421h, 5C21hPrograms the block length to be used for RMS power computation. The block length \nis defined in terms of f S / 8 clocks.\nThe block length can be programmed as 2M with M = 0 to 16.\nPWRDETH, \nPWRDETL5422h, 5423h, 5424h, \n5425h, 5C22h, 5C23h, \n5C24h, 5C25hThe computed average power is compared against these high and low thresholds. \nOne LSB of the thresholds represents 1 / 216. For example: is PWRDETH is set to \n–14 dBFS from peak, [10(–14 / 20)]2 × 216 = 2609, then set 5422h, 5423h, 5C22h, \n5C23h = 0A31h.\nRMS2BIT EN 5427h, 5C27h Enables 2-bit output format for the RMS detector output.\nOUTSEL GPIO[4:1]5432h, 5433h,\n5434h, 5435hConnects the PWRDET alarms to the GPIO pins; common register.\nIODIR 5437h Selects the direction for the four GPIO pins; common register.\nRESET AGC 542Bh, 5C2Bh After configuration, reset the AGC module to start operation.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 55\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.3.8.4 GPIO AGC MUX\nThe GPIO pins can be used to control the NCO in wideband DDC mode or as alarm outputs for channel A and \nB. The GPIO pins can be configured through the SPI control to output the alarm from the peak power (1 bit), \ncrossing detector (1 or 2 bit), faster overrange, or the RMS power output, as shown in Figure 8-51 .\nThe programmable output MUX allows connecting any signal (including the NCO control) to any of the four GPIO \npins. These pins can be configured as outputs (AGC alarm) or inputs (NCO control) through SPI programming.\nTo GPIO \nAGC Pins\nOUTSEL GPIO[4:1]IIR PK DET0 [2]\nIIR PK DET1 [2]\nBLKPKDETH [1]\nBLKPKDETL [1]\nFOVR\nPWR DET [2]\nFigure 8-51. GPIO Output MUX Implementation\n8.3.9 Power-Down Mode\nThe ADC32RF8x provides a lot of configurability for the power-down mode. Power-down can be enabled using \nthe PDN pin or the SPI register writes.\n8.3.10 ADC Test Pattern\nThe ADC32RF8x provides several different options to output test patterns instead of the actual output data of the \nADC in order to simplify the serial interface and system debug of the JESD204B digital interface link. The output \ndata path is shown in Figure 8-52 .\nJESD204B Long \nTransport Layer \nTest PatternData Mapping\nFrame \nConstruction\n8b, 10b \nEncoding\nJESD204B\nLink Layer \nTest PatternSerializerADC Section Transport Layer Link Layer PHY Layer\nInterleaving\nEngineDigital Block\n  ADC\nScrambler\n1 + x14 + x1512-bit \nRAMP\nTest \nPatternsDecimation \nFilter BlockDDC\nFigure 8-52. Test Pattern Generator Implementation\n8.3.10.1 Digital Block\nThe ADC test pattern replaces the actual output data of the ADC. The test patterns listed in Table 8-12  are \navailable when the DDC is enabled and located in register 37h of the decimation filter page. When programmed, \nthe test patterns are output for each converter (M) stream. The number of converter streams per channel \nincreases by 2 when complex (I, Q) output or dual-band DDC is selected. The test patterns can be synchronized \nfor both ADC channels using the SYSREF signal.\nAdditionally, a 12-bit test pattern is also available.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n56 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nNote\nThe number of converters increases in dual-band DDC mode and with a complex output.\nTable 8-12. Test Pattern Options (Register 37h and 38h in Decimation Filter Page)\nBIT NAME DEFAULT DESCRIPTION\nAddress 37h, \n38h (bits 7-0)TEST PATTERN DDC1 I-DATA,\nTEST PATTERN DDC1 Q-DATA,\nTEST PATTERN DDC2 I-DATA,\nTEST PATTERN DDC2 Q-DATA,0000Test pattern outputs onI and Q stream of channel A and B when DDC \noption is chosen.\n0000 = Normal operation using ADC output data\n0001 = Outputs all 0s\n0010 = Outputs all 1s\n0011 = Outputs toggle pattern: output data are an alternating sequence \nof 10101010101010 and 01010101010101\n0100 = Output digital ramp: output data increment by one LSB every \nclock cycle from code 0 to 65535\n0110 = Single pattern: output data are a custom pattern 1 (75h and \n76h)\n0111 Double pattern: output data alternate between custom pattern 1 \nand custom pattern 2\n1000 = Deskew pattern: output data are AAAAh\n1001 = SYNC pattern: output data are FFFFh\n8.3.10.2 Transport Layer\nThe transport layer maps the ADC output data into 8-bit octets and constructs the JESD204B frames using the \nLMFS parameters. Tail bits or 0\'s are added when needed. Alternatively, the JESD204B long transport layer test \npattern can be substituted instead of the ADC data with the JESD frame, as shown in Table 8-13 .\nTable 8-13. Transport Layer Test Mode EN (Register 01h)\nBIT NAME DEFAULT DESCRIPTION\n4 TESTMODE EN 0Generates long transport layer test pattern mode \naccording to section 5.1.6.3 of the JESD204B \nspecification.\n0 = Test mode disabled\n1 = Test mode disabled\n8.3.10.3 Link Layer\nThe link layer contains the scrambler and the 8b, 10b encoding of any data passed on from the transport layer. \nAdditionally, the link layer also handles the initial lane alignment sequence that can be manually restarted.\nThe link layer test patterns are intended for testing the quality of the link (jitter testing and so forth). The test \npatterns do not pass through the 8b, 10b encoder and contain the options listed in Table 8-14 .\nTable 8-14. Link Layer Test Mode (Register 03h)\nBIT NAME DEFAULT DESCRIPTION\n7-5 LINK LAYER TESTMODE 000Generates a pattern according to section 5.3.3.8.2 of the \nJESD204B document.\n000 = Normal ADC data\n001 = D21.5 (high-frequency jitter pattern)\n010 = K28.5 (mixed-frequency jitter pattern)\n011 = Repeat the initial lane alignment (generates a \nK28.5 character and repeats lane alignment sequences \ncontinuously)\n100 = 12-octet random pattern (RPAT) jitter pattern\nFurthermore, a 215 pseudo-random binary sequence (PRBS) can be enabled by setting up a custom test pattern \n(AAAAh) in the ADC section and running AAAAh through the 8b, 10b encoder with scrambling enabled.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 57\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4 Device Functional Modes\n8.4.1 Device Configuration\nThe ADC32RF8x can be configured using a serial programming interface, as described in the Section 8.4.3 \nsection. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down modes.\n8.4.2 JESD204B Interface\nThe ADC32RF8x supports device subclass 1 with a maximum output data rate of 12.5 Gbps for each serial \ntransmitter.\nAn external SYSREF signal is used to align all internal clock phases and the local multiframe clock to a specific \nsampling clock edge. This alignment allows synchronization of multiple devices in a system and minimizes timing \nand alignment uncertainty. The SYNCB input is used to control the JESD204B SerDes blocks, as shown in \nFigure 8-53 .\nDepending on the ADC sampling rate, the JESD204B output interface can be operated with one, two, or four \nlanes per ADC channel. The JESD204B setup and configuration of the frame assembly parameters is controlled \nthrough the SPI interface.\nJESD\n204BINA\nSample ClockSysRef\nJESD204B\nD[3:0]SYNCB\nJESD\n204BINBJESD204B\nD[3:0]\nCopyright © 2016, Texas Instruments Incorporated\nFigure 8-53. JESD Signal Overview\nThe JESD204B transmitter block consists of the transport layer, the data scrambler, and the link layer, as shown \nin Figure 8-54 . The transport layer maps the ADC output data into the selected JESD204B frame data format \nand manages if the ADC output data or test patterns are transmitted. The link layer performs the 8b, 10b data \nencoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data \nfrom the transport layer can be scrambled.\nTest PatternsTransport Layer\nScrambler\n1+x14+x15\nComma Characters \nInitial Lane \nAlignmentLink LayerJESD204B Block\nD[3:0]\nSYNCBFrame Data \nMapping\nCopyright © 2016, Texas Instruments Incorporated8b, 10b \nEncoding\nFigure 8-54. JESD Digital Block ImplementationADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n58 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.2.1 JESD204B Initial Lane Alignment (ILA)\nThe receiving device starts the initial lane alignment process by deasserting the SYNCB signal. The SYNCB \nsignal can be issued using the SYNCB input pins or by setting the proper SPI bits. When a logic low is detected \non the SYNCB input, the ADC32RF8x starts transmitting comma (K28.5) characters to establish the code group \nsynchronization, as shown in Figure 8-55 .\nWhen synchronization completes, the receiving device reasserts the SYNCB signal and the ADC32RF8x starts \nthe initial lane alignment sequence with the next local multiframe clock boundary. The ADC32RF8x transmits \nfour multiframes, each containing K frames (K is SPI programmable). Each of the multiframes contains the frame \nstart and end symbols. The second multiframe also contains the JESD204 link configuration data.\nSYNCbSYSREF\nLMFC Clock\nLMFC Boundary\nxxx Transmit Data K28.5 K28.5 ILA ILA DATA DATAMulti    Frame\nCode Group \nSynchronizationInitial Lane Alignment Data Transmission\nFigure 8-55. JESD Internal Timing Information\n8.4.2.2 JESD204B Frame Assembly\nThe JESD204B standard defines the following parameters:\n•F is the number of octets per frame clock period\n•L is the number of lanes per link\n•M is the number of converters for the device\n•S is the number of samples per framewww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 59\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.2.3 JESD204B Frame Assembly with Decimation (Single-Band DDC): Complex Output\nTable 8-15  lists the available JESD204B interface formats and valid ranges for the ADC32RF8x with decimation \n(single-band DDC) when using a complex output format. The ranges are limited by the SerDes line rate and the \nmaximum ADC sample frequency. The sample alignment on the different lanes is shown in Table 8-16 .\nTable 8-15. JESD Mode Options: Single-Band Complex Output\nDECIMATIO\nN SETTING \n(Complex)NUMBER \nOF ACTIVE \nDDCSL M F S PLL MODE JESD \nMODE0JESD \nMODE1JESD \nMODE2RATIO \n[fSerDes  / f \nCLK (Gbps/ \nGSPS)]\nDivide-by-4 1per channel 8 4 1 1 20X 1 1 0 2.5\n8 4 2 2 20X 1 0 0\n4 4 2 1 40X 0 0 1 5\n4 4 4 2 40X 2 0 0\nDivide-by-6 1per channel 8 4 1 1 20X 1 1 0 1.67\n8 4 2 2 20X 1 0 0\n4 4 2 1 40X 0 0 1 3.33\n4 4 4 2 40X 2 0 0\nDivide-by-8 1per channel 4 4 2 1 20X 1 0 0 2.5\n2 4 4 1 40X 2 0 0 5\nDivide-by-9 1per channel 4 4 2 1 20X 1 0 0 2.22\n2 4 4 1 40X 2 0 0 4.44\nDivide-by-10 1per channel 4 4 2 1 20X 1 0 0 2\n2 4 4 1 40X 2 0 0 4\nDivide-by-12 1per channel 4 4 2 1 20X 1 0 0 1.67\n2 4 4 1 40X 2 0 0 3.33\nDivide-by-16 1per channel 4 4 2 1 20X 1 0 0 1.25\n2 4 4 1 40X 2 0 0 2.5\nDivide-by-18 1per channel 4 4 2 1 20X 1 0 0 1.11\n2 4 4 1 40X 2 0 0 2.22\nDivide-by-20 1per channel 4 4 2 1 20X 1 0 0 1\n2 4 4 1 40X 2 0 0 2\nDivide-by-24 1per channel 2 4 4 1 20X 1 0 0 1.67\nDivide-by-32 1per channel 2 4 4 1 40X 2 0 0 1.25\nTable 8-16. JESD Sample Lane Alignments: Single-Band Complex Output\nOUTPUT \nLANELMFS = \n8411LMFS = 8422 LMFS = 4421 20x LMFS = 4421 40x LMFS = 4442 LMFS = 2441\nDA0AI0\n[15:8]AI0\n[15:8]AI0\n[7:0]AI0\n[15:8]AI0\n[7:0]\nDA1AI0\n[7:0]AI1\n[15:8]AI1\n[7:0]AQ0\n[15:8]AQ0\n[7:0]AI0\n[15:8]AI0\n[7:0]AI0\n[15:8]AI0\n[7:0]AI1\n[15:8]AI1\n[7:0]AI0\n[15:8]AI0\n[7:0]AQ0\n[15:8]AQ0\n[7:0]\nDA2AQ0\n[15:8]AQ0\n[15:8]AQ0\n[7:0]AQ0\n[15:8]AQ0\n[7:0]AQ0\n[15:8]AQ0\n[7:0]AQ1\n[15:8]AQ1\n[7:0]\nDA3AQ0\n[7:0]AQ1\n[15:8]AQ1\n[7:0]\nDB0BI0\n[15:8]BI0\n[15:8]BI0\n[7:0]BI0\n[15:8]BI0\n[7:0]\nDB1BI0\n[7:0]BI1\n[15:8]BI1\n[7:0]BQ0\n[15:8]BQ0\n[7:0]BI0\n[15:8]BI0\n[7:0]BI0\n[15:8]BI0\n[7:0]BI1\n[15:8]BI1\n[7:0]BI0\n[15:8]BI0\n[7:0]BQ0\n[15:8]BQ0\n[7:0]\nDB2BQ0\n[15:8]BQ0\n[15:8BQ0\n[7:0]BQ0\n[15:8]BQ0\n[7:0]BQ0\n[15:8]BQ0\n[7:0]BQ1\n[15:8]BQ1\n[7:0]\nDB3BQ0\n[7:0]BQ1\n[15:8]BQ1\n[7:0]ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n60 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.2.4 JESD204B Frame Assembly with Decimation (Single-Band DDC): Real Output\nTable 8-17  lists the available JESD204B formats and valid ranges for the ADC32RF8x with decimation (single-\nband DDC) when using real output format. The ranges are limited by the SerDes line rate and the maximum \nADC sample frequency. The sample alignment on the different lanes is shown in Table 8-18 .\nTable 8-17. JESD Mode Options: Single-Band Real Output (Wide Bandwidth)\nDECIMATION \nSETTING (Complex)NUMBER OF \nACTIVE DDCSL M F SPLL \nMODEJESD \nMODE0JESD \nMODE1JESD \nMODE2RATIO\n[fSerDes  / fCLK\n(Gbps / GSPS)]\nDivide-by-4\n(Divide-by-2 real)1 per channel8 2 2 4 20x 1 0 0 2.5\n4 2 4 4 40x 2 0 0\n5\n4 2 1 1 40x 0 0 1\nDivide-by-6\n(Divide-by-3 real)1 per channel8 2 2 4 20x 1 0 0 1.67\n4 2 4 4 40x 2 0 0\n3.33\n4 2 1 1 40x 0 0 1\nTable 8-18. JESD Sample Lane Alignment: Single-Band Real Output (Wide Bandwidth)\nOUTPUT LANE LMFS = 8224 LMFS = 4244 LMFS = 4211\nDA0 A0[15:8] A0[7:0]\nDA1 A1[15:8] A1[7:0] A0[15:8] A0[7:0] A1[15:8] A1[7:0] A0[15:8]\nDA2 A2[15:8] A2[7:0] A2[15:8] A2[7:0] A3[15:8] A3[7:0] A0[7:0]\nDA3 A3[15:8] A3[7:0]\nDB0 B0[15:8] B0[7:0]\nDB1 B1[15:8] B1[7:0] B0[15:8] B0[7:0] B1[15:8] B1[7:0] B0[15:8]\nDB2 B2[15:8] B2[7:0] B0[15:8] B2[7:0] B3[15:8] B3[7:0] B0[7:0]\nDB3 B3[15:8] B3[7:0]www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 61\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.2.5 JESD204B Frame Assembly with Decimation (Single-Band DDC): Real Output\nTable 8-19  lists the available JESD204B formats and valid ranges for the ADC32RF8x with decimation (dual-\nband DDC) when using a complex output format. The sample alignment on the different lanes is shown in Table \n8-20.\nTable 8-19. JESD Mode Options: Single-Band Real Output\nDECIMATION \nSETTING (Complex)NUMBER OF \nACTIVE DDCSL M F SPLL \nMODEJESD \nMODE0JESD \nMODE1JESD \nMODE2RATIO\n[fSerDes  / fCLK\n(Gbps / GSPS)]\nDivide-by-8\n(Divide-by-4 real)1 per channel4 2 1 1 20x 1 1 0\n2.5\n4 2 2 2 20x 1 0 0\n2 2 2 1 40x 0 0 1\n5\n2 2 4 2 40x 2 0 0\nDivide-by-9\n(Divide-by-4.5 real)1 per channel4 2 1 1 20x 1 1 0\n2.22\n4 2 2 2 20x 1 0 0\n2 2 2 1 40x 0 0 1\n4.44\n2 2 4 2 40x 2 0 0\nDivide-by-10\n(Divide-by-5 real)1 per channel4 2 1 1 20x 1 1 0\n2\n4 2 2 2 20x 1 0 0\n2 2 2 1 40x 0 0 1\n4\n2 2 4 2 40x 2 0 0\nDivide-by-12\n(Divide-by-6 real)1 per channel4 2 1 1 20x 1 1 0\n1.67\n4 2 2 2 20x 1 0 0\n2 2 2 1 40x 0 0 1\n3.33\n2 2 4 2 40x 2 0 0\nDivide-by-16\n(Divide-by-8 real)1 per channel4 2 1 1 20x 1 1 0\n1.25\n4 2 2 2 20x 1 0 0\n2 2 2 1 40x 0 0 1\n2.5\n2 2 4 2 40x 2 0 0\nDivide-by-18\n(Divide-by-9 real)1 per channel4 2 1 1 20x 1 1 0\n1.11\n4 2 2 2 20x 1 0 0\n2 2 2 1 40x 0 0 1\n2.22\n2 2 4 2 40x 2 0 0\nDivide-by-20\n(Divide-by-10 real)1 per channel4 2 1 1 20x 1 1 0\n1\n4 2 2 2 20x 1 0 0\n2 2 2 1 40x 0 0 1\n2\n2 2 4 2 40x 2 0 0\nDivide-by-24\n(Divide-by-12 real)1 per channel2 2 2 1 40x 0 0 1\n1.67\n2 2 4 2 40x 2 0 0\nDivide-by-32\n(Divide-by-16 real)1 per channel2 2 2 1 40x 0 0 1\n1.25\n2 2 4 2 40x 2 0 0\nTable 8-20. JESD Sample Lane Assignment: Single-Band Real Output\nOUTPUT \nLANELMFS = \n4211LMFS = 4222 LMFS = 2221 LMFS = 2242\nDA0 A0[15:8] A0[15:8] A0[7:0]\nDA1 A0[7:0] A1[15:8] A1[7:0] A0 [15:8] A0[7:0] A0[15:8] A0[7:0] A1[15:8] A1[7:0]\nDB0 B0[15:8] B0[15:8] B0[7:0]\nDB1 B0[7:0] B1[15:8] B1[7:0] B0[15:8] B0[7:0] B0[15:8] B0[7:0] B1[15:8] B1[7:0]ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n62 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.2.6 JESD204B Frame Assembly with Decimation (Dual-Band DDC): Complex Output\nTable 8-21  lists the available JESD204B formats and valid ranges for the ADC32RF8x with decimation (dual-\nband DDC) when using a complex output format. The ranges are limited by the SerDes line rate and the \nmaximum ADC sample frequency. The sample alignment on the different lanes is shown in Table 8-22 .\nTable 8-21. JESD Mode Options: Dual-Band Complex Output\nDECIMATION \nSETTING (Complex)NUMBER OF \nACTIVE DDCSL M F SPLL \nMODEJESD \nMODE0JESD \nMODE1JESD \nMODE2RATIO\n[fSerDes  / fCLK\n(Gbps / GSPS)]\nDivide-by-8 2 per channel8 8 2 1 20x 1 0 0 2.5\n4 8 4 1 40x 2 0 0 5\nDivide-by-9 2 per channel8 8 2 1 20x 1 0 0 2.22\n4 8 4 1 40x 2 0 0 4.44\nDivide-by-10 2 per channel8 8 2 1 20x 1 0 0 2\n4 8 4 1 40x 2 0 0 4\nDivide-by-12 2 per channel8 8 2 1 20x 1 0 0 1.67\n4 8 4 1 40x 2 0 0 3.33\nDivide-by-16 2 per channel8 8 2 1 20x 1 0 0 1.25\n4 8 4 1 40x 2 0 0 2.5\nDivide-by-18 2 per channel8 8 2 1 20x 1 0 0 1.11\n4 8 4 1 40x 2 0 0 2.22\nDivide-by-20 2 per channel8 8 2 1 20x 1 0 0 1\n4 8 4 1 40x 2 0 0 2\nDivide-by-24 2 per channel 4 8 4 1 40x 2 0 0 1.67\nDivide-by-32 2 per channel 4 8 4 1 40x 2 0 0 1.25\nTable 8-22. JESD Sample Lane Assignment: Dual-Band Complex Output(1) \nOUTPUT LANE LMFS = 8821 LMFS = 4841\nDA0 A10[15:8] A10[7:0]\nDA1 A1Q 0[15:8] A1Q 0[7:0] A1I0[15:8] A1I0[7:0] A1Q 0[15:8] A1Q 0[7:0]\nDA2 A2I0[15:8] A2I0[7:0] A2I0[15:8] A2I0[7:0] A2Q 0[15:8] A2Q 0[7:0]\nDA3 A2Q 0[15:8] A2Q 0[7:0]\nDB0 B1I0[15:8] B1I0[7:0]\nDB1 B1Q 0[15:8] B1Q 0[7:0] B1I0[15:8] B1I0[7:0] B1Q 0[15:8] B1Q 0[7:0]\nDB2 B2I0[15:8] B2I0[7:0] B2I0[15:8] B2I0[7:0] B2Q 0[15:8] B2Q 0[7:0]\nDB3 B2Q 0[15:8] B2Q 0[7:0]\n(1) Blue and green shading indicates the two bands for channel A; yellow and orange shading indicates the two bands for channel B.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 63\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.2.7 JESD204B Frame Assembly with Decimation (Dual-Band DDC): Real Output\nTable 8-23  lists the available JESD204B formats and valid ranges for the ADC32RF8x with decimation (dual-\nband DDC) when using real output format. The ranges are limited by the SerDes line rate and the maximum \nADC sample frequency. The sample alignment on the different lanes is shown in Table 8-24 .\nTable 8-23. JESD Mode Options: Dual-Band Real Output\nDECIMATION \nSETTING (Complex)NUMBER OF \nACTIVE DDCSL M F SPLL \nMODEJESD \nMODE0JESD \nMODE1JESD \nMODE2RATIO\n[fSerDes  / fCLK\n(Gbps / GSPS)]\nDivide-by-8\n(Divide-by-4 real)2 per channel8 4 1 1 20x 1 1 0\n2.5\n8 4 2 2 20x 1 0 0\n4 4 2 1 40x 0 0 1\n5\n4 4 4 2 40x 2 0 0\nDivide-by-9\n(Divide-by-4.5 real)2 per channel8 4 1 1 20x 1 1 0\n2.22\n8 4 2 2 20x 1 0 0\n4 4 2 1 40x 0 0 1\n4.44\n4 4 4 2 40x 2 0 0\nDivide-by-10\n(Divide-by-5 real)2 per channel8 4 1 1 20x 1 1 0\n2\n8 4 2 2 20x 1 0 0\n4 4 2 1 40x 0 0 1\n4\n4 4 4 2 40x 2 0 0\nDivide-by-12\n(Divide-by-6 real)2 per channel8 4 1 1 20x 1 1 0\n1.67\n8 4 2 2 20x 1 0 0\n4 4 2 1 40x 0 0 1\n3.33\n4 4 4 2 40x 2 0 0\nDivide-by-16\n(Divide-by-8 real)2 per channel8 4 1 1 20x 1 1 0\n1.25\n8 4 2 2 20x 1 0 0\n4 4 2 1 40x 0 0 1\n2.5\n4 4 4 2 40x 2 0 0\nDivide-by-18\n(Divide-by-9 real)2 per channel8 4 1 1 20x 1 1 0\n1.11\n8 4 2 2 20x 1 0 0\n4 4 2 1 40x 0 0 1\n2.22\n4 4 4 2 40x 2 0 0\nDivide-by-20\n(Divide-by-10 real)2 per channel8 4 1 1 20x 1 1 0\n1\n8 4 2 2 20x 1 0 0\n4 4 2 1 40x 0 0 1\n2\n4 4 4 2 40x 2 0 0\nDivide-by-24\n(Divide-by-12 real)2 per channel4 4 2 1 40x 0 0 1\n1.67\n4 4 4 2 40x 2 0 0\nDivide-by-32\n(Divide-by-16 real)2 per channel4 4 2 1 40x 0 0 1\n1.25\n4 4 4 2 40x 2 0 0\nTable 8-24. JESD Sample Lane Assignment: Dual-Band Complex Output\nOUTPUT \nLANELMFS = 8411 LMFS = 8422 LMFS = 4421 LMFS = 4442\nDA0 A10[15:8] A10[15:8] A10[7:0]\nDA1 A10[7:0] A11[15:8] A11[7:0] A10[15:8] A10[7:0] A10[15:8] A10[7:0] A11[15:8] A11[7:0]\nDA2 A20[15:8] A20[15:8] A20[7:0] A20[15:8] A20[7:0] A20[15:8] A20[7:0] A21[15:8] A21[7:0]\nDA3 A20[7:0] A21[15:8] A21[7:0]\nDB0 B10[15:8] B10[15:8] B10[7:0]\nDB1 B10[7:0] B11[15:8] B11[7:0] B10[15:8] B10[7:0] B10[15:8] B10[7:0] B11[15:8] B11[7:0]\nDB2 B20[15:8] B20[15:8] B20[7:0] B20[15:8] B20[7:0] B20[15:8] B20[7:0] B21[15:8] B21[7:0]\nDB3 B20[7:0] B21[15:8] B21[7:0]ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n64 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.3 Serial Interface\nThe ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial \ninterface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins. Serially shifting bits into \nthe device is enabled when SEN is low. SDIN serial data are latched at every SCLK rising edge when SEN is \nactive (low), as shown in Figure 8-56 . The interface can function with SCLK frequencies from 20 MHz down to \nlow speeds (of a few hertz) and also with a non-50% SCLK duty cycle, as shown in Table 8-25 .\nThe SPI access uses 24 bits consisting of eight register data bits, 12 register address bits, and four special bits \nto distinguish between read/write, page and register, and individual channel access, as described in Table 8-26 .\ntSLOADSR/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 SDIN\nSCLK\nSEN\nRESETA11 A10 A9 A8 A7 A6 M PCHRegister Address [11:0] Register Data [7:0]\ntDHtDSU\ntSLOADHtSCLK\nFigure 8-56. SPI Timing Diagram\nTable 8-25. SPI Timing Information\nMIN TYP MAX UNIT\nfSCLK SCLK frequency (equal to 1 / t SCLK) 1 20 MHz\ntSLOADS SEN to SCLK setup time 50 ns\ntSLOADH SCLK to SEN hold time 50 ns\ntDSU SDIN setup time 10 ns\ntDH SDIN hold time 10 ns\ntSDOUT Delay between SCLK falling edge to SDOUT 10 nswww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 65\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-26. SPI Input Description\nSPI BIT DESCRIPTION OPTIONS\nR/W bit Read/write bit0 = SPI write\n1 = SPI read back\nM bit SPI bank access0 = Analog SPI bank (master)\n1 = All digital SPI banks (main digital, interleaving, \ndecimation filter, JESD digital, and so forth)\nP bit JESD page selection bit0 = Page access\n1 = Register access\nCH bitSPI access for a specific channel of the JESD SPI \nbank0 = Channel A\n1 = Channel B\nADDR[11:0] SPI address bits —\nDATA[7:0] SPI data bits —\nFigure 8-57  shows the SDOUT timing when data are read back from a register. Data are placed on the SDOUT \nbus at the SCLK falling edge so that the data can be latched at the SCLK rising edge by the external receiver.\ntSDOUTSCLK\nSDOUT\nFigure 8-57. SDOUT TimingADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n66 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.3.1 Serial Register Write: Analog Bank\nThe internal register of the ADC32RF8x analog bank ( Figure 8-58 ) can be programmed by:\n1.Driving the SEN pin low.\n2.Initiating a serial interface cycle selecting the page address of the register whose content must be written. \nTo select the master page: write address 0012h with 04h. To select the ADC page: write address 0011h with \nFFh.\n3.Writing the register content. When a page is selected, multiple registers located in the same page can be \nprogrammed.\nR/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 SDIN\nSCLK\nSEN\nRESETA11 A10 A9 A8 A7 A6 M PCH0 0 0 0Register Address [11:0] Register Data [7:0]\nFigure 8-58. SPI Write Timing Diagram for the Analog Bank\n8.4.3.2 Serial Register Readout: Analog Bank\nContents of the registers located in the two pages of the analog bank ( Figure 8-59 ) can be readback by:\n1.Driving the SEN pin low.\n2.Selecting the page address of the register whose content must be read. Master page: write address 0012h \nwith 04h. ADC page: write address 0011h with FFh.\n3.Setting the R/W bit to 1 and writing the address to be read back.\n4.Reading back the register content on the SDOUT pin. When a page is selected, the contents of multiple \nregisters located in same page can be readback.\nR/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 SDIN\nSCLK\nSEN\nRESETA11 A10 A9 A8 A7 A6 M PCH1 0 0 0Register Address [11:0] Register Data [7:0] = XX\nD0\nD7 D6 D5 D4 D3 D2 D1 D0 SDOUT\nSDOUT [7:0]\nFigure 8-59. SPI Read Timing Diagram for the Analog Bankwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 67\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.3.3 Serial Register Write: Digital Bank\nThe digital bank contains seven pages (Offset Corrector Page for channel A and B; Digital Gain Page for \nchannel A and B; Main digital Page for channel A and B; and JESD Digital Page). The timing for the \nindividual page selection is shown in Figure 8-60 . The registers located in the pages of the digital bank can \nbe programmed by:\n1.Driving the SEN pin low.\n2.Setting the M bit to 1 and specifying the page with the desired register. There are seven pages in Digital \nBank. These pages can be selected by appropriately programming register bits DIGITAL BANK PAGE SEL, \nlocated in addresses 002h, 003h, and 004h, using three consecutive SPI cycles. Addressing in a SPI cycle \nbegins with 4xxx when selecting a page from digital bank because the M bit must be set to 1.\n•To select the offset corrector page channel A: write address 4004h with 61h, 4003h with 00h, and 4002h \nwith 00h.\n•To select the offset corrector page channel B: write address 4004h with 61h, 4003h with 01h, and 4002h \nwith 00h.\n•To select the digital gain page channel A: write address 4004h with 61h, 4003h with 00h, and 4002h with \n05h.\n•To select the digital gain page channel B: write address 4004h with 61h, 4003h with 01h, and 4002h with \n05h.\n•To select the main digital page channel A: write address 4004h with 68h, 4003h with 00h, and 4002h with \n00h.\n•To select the main digital page channel B: write address 4004h with 68h, 4003h with 01h, and 4002h with \n00h.\n•To select the JESD digital page: write address 4004h with 69h, 4003h with 00h, and 4002h with 00h.\nR/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 SDIN\nSCLK\nSEN\nRESETA11 A10 A9 A8 A7 A6 M PCH0 1 0 0Register Address [11:0] Register Data [7:0]\nFigure 8-60. SPI Write Timing Diagram for Digital Bank Page SelectionADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n68 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n3.Writing into the desired register by setting both the M bit and P bit to 1. Write register content. When a page \nis selected, multiple writes into the same page can be done. Addressing in an SPI cycle begins with 6xxx \nwhen selecting a page from the digital bank because the M bit must be set to 1, as shown in Figure 8-61 .\nNote that the JESD digital page is common for both channels. The CH bit can be used to distinguish \nbetween two channels when programming registers in the JESD digital page. When CH = 0, registers are \nprogrammed for channel B; when CH = 1, registers are programmed for channel A. Thus, an SPI cycle to \nprogram registers for channel B begins with 6xxx and channel A begins with 7xxx.\nR/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0Register Address [11:0] Register Data [7:0]\nSDIN\nSCLK\nSEN\nRESETA11 A10 A9 A8 A7 A6 M P CH0 1 1 0\nFigure 8-61. SPI Write Timing Diagram for Digital Bank Register Writewww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 69\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.4.3.4 Serial Register Readout: Digital Bank\nReadback of the register in one of the digital banks (as shown in Figure 8-62 ) can be accomplished by:\n1.Driving the SEN pin low.\n2.Selecting the page in the digital page: follow step 2 in the Section 8.4.3.3  section.\n3.Set the R/W, M, and P bits to 1, select channel A or channel B, and write the address to be read back.\n•JESD digital page: use the CH bit to select channel B (CH = 0) or channel A (CH = 1).\n4.Read back the register content on the SDOUT pin. When a page is selected, multiple read backs from the \nsame page can be done.\nR/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0Register Address [11:0] Register Data [7:0] = XX\nSDIN\nSCLK\nSEN\nRESETA11 A10 A9 A8 A7 A6 M P CH1 1 1 0\nD7 D6 D5 D4 D3 D2 D1 D0 SDOUT\nSDOUT [7:0]\nFigure 8-62. SPI Read Timing Diagram for the Digital Bank\n8.4.3.5 Serial Register Write: Decimation Filter and Power Detector Pages\nThe decimation filter and power detector pages are special pages that accept direct addressing. The sampling \nclock and SYSREF signal are required to properly configure the decimation settings. Registers located in these \npages can be programmed in one SPI cycle ( Figure 8-63 ).\n1.Drive the SEN pin low.\n2.Directly write to the decimation filter or power detector pages. To program registers in these pages, set M \n= 1 and CH = 1. Additionally, address bit A[10] selects the decimation filter page (A[10] = 0) or the power \ndetector page (A[10] = 1). Address bit A[11] selects channel A (A[11] = 0) or channel B (A[11] = 1).\n•Decimation filter page: write address 50xxh for channel A or 58xxh for channel B.\n•Power detector page: write address 54xxh for channel A or 5Cxxh for channel B.\nExample: Writing address 5001h with 02h selects the decimation filter page for channel A and programs \ndecimation factor of divide-by-8 (complex output).\nR/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0Register Address [7:0] Register Data [7:0]\nSDIN\nSCLK\nSEN\nRESETA11 A10 A9 A8 A7 A6 M P CH0 1 0 1 0/1 0/1 0 0\nFigure 8-63. SPI Write Timing Diagram for the Decimation and Power Detector PagesADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n70 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5 Register Maps\nThe ADC32RF8x contains two main SPI banks. The analog SPI bank provides access to the ADC core and the digital SPI bank controls the digital blocks \n(including the serial JESD interface). Figure 8-64  and Figure 8-65  provide a conceptual view of the SPI registers inside the ADC32RF8x. The analog SPI \nbank contains the master and ADC pages. The digital SPI bank is divided into multiple pages (the main digital, digital gain, decimation filter, JESD digital, \nand power detector pages).\nR/W, M, P, CH, Bits DecoderInitiate an SPI Cycle(1)\nMaster Page\n(PDN,\nDC Coupling, \nSYSREF Delay, \nJESD Swing, \ninitialization \nRegisters)\nKeep M, P, R/W = \n0 when writing to \nthis page, and \nkeep these bits = \n1 when reading \nfrom this pageValue 690000h\nMain \nDigital Page for \nChA\n(Nyquist Zone)\nKeep \nM, P, CH bits = \n(1, 1, 0).\nR/W = 0 when \nwriting to this \npage, and = 1 \nwhen reading \nfrom this page JESD \nDigital Page\n(JESD \nConfiguration)\nKeep M, P = 1,\nCH = 0 for ChB,\nCH = 1 for ChA\nKeep R/W = 0 \nwhen writing to \nthis page, and = 1 \nwhen reading \nfrom this pageM = 1 M = 0\nValue 04h Value FFhAnalog Bank(3)Digital Bank\nSelect DIGITAL Bank Page\n(Address 04h, Address 03h, and Address 02h bits DIGITAL BANK PAGE SEL[23:0],\nKeep M = 1, P = 0)Select ADC Page \n(Address 11h, Value FFh, \nKeep M, P = 0)General Register\n(Address 00h, \nKeep M, P = 0)\n(Global Reset)General Register\n(Address 05h, \nKeep M = 1, P = 0)1st SPI Cycle: \nPage Selection\n2nd SPI Cycle:\nPage ProgramingSelect Master Page \n(Address 12h, value 04h, \nKeep M, P = 0)\nADC Page\n(Slow Speed \nEnable, \nInitialization \nRegisters)\nKeep M, P, R/W = \n0 when writing to \nthis page, and \nkeep these bits = \n1 when reading \nfrom this pageMain \nDigital Page for \nChB\n(Nyquist Zone)\nKeep \nM, P, CH bits = \n(1, 1, 0).\nR/W = 0 when \nwriting to this \npage, and = 1 \nwhen reading from \nthis pageOffset Corr Page \nChA\n(Offset Corr)\nKeep \nM, P, CH bits = \n(1, 1, 0).\nR/W = 0 when \nwriting to this \npage, and = 1 \nwhen reading from \nthis pageSPI cycle:\nThese Pages \nare directly \nprogrammed \nin one SPI \ncycle.R/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0Register Address[11:0] Register Data[7:0]\nSDIN\nSCLK\nSENA11 A10 A9 A8 A7 A6 M P CH\nSPI Cycle\nDirect \nAddressing \nPages:\nDDC and \nPower \nDetector(2)Value 610000h Value 610100h Value 610005h Value 610105h Value 680000h Value 680100h\nOffset Corr Page \nChB\n(Offset Corr)\nKeep \nM, P, CH bits = \n(1, 1, 0).\nR/W = 0 when \nwriting to this \npage, and = 1 \nwhen reading from \nthis pageDigital Gain Page \nChA\n(Digital Gain)\nKeep \nM, P, CH bits = \n(1, 1, 0).\nR/W = 0 when \nwriting to this \npage, and = 1 \nwhen reading from \nthis pageDigital Gain Page \nChB\n(Digital Gain)\nKeep \nM, P, CH bits = \n(1, 1, 0).\nR/W = 0 when \nwriting to this \npage, and = 1 \nwhen reading from \nthis page\nA. In general, SPI writes are completed in two steps. The first step is to access the necessary page. The second step is to program the desired register in that page. When a page is \naccessed, the registers in that page can be programmed multiple times.\nB. Registers in the decimation filter page and the power detector page can be directly programmed in one SPI cycle.\nC. The CH bit is a don\'t care  bit and is recommended to be kept at 0.\nFigure 8-64. SPI Registers, Two-Step Addressingwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 71\nProduct Folder Links: ADC32RF80  ADC32RF83\nR/W, M, P, CH, Bits DecoderInitiate an SPI Cycle\nProgram \nDecimation \nFilter Page for \nChA(2)\n(DDC modes)M=1,P=0, CH=1,\nA11=0, A10=0\nAddr \n00h(3)M = 1\nAddr\n3AhM = 0\nAnalog Bank Digital Bank\n1st SPI Cycle: \nPage Selection\n2nd SPI Cycle:\nPage ProgramingProgram \nPower \nDetector Page \nfor ChA(3)Addr\n00h(3)\nAddr\n25hM=1,P=0, CH=1,\nA11=1, A10=0\nProgram \nPower \nDetector Page \nfor ChB(3)Addr\n00h(3)\nAddr\n25hProgram \nDecimation \nFilter Page for \nChB(2)\n(DDC modes)Addr\n00h(3)\nAddr\n3AhM=1,P=0, CH=1,\nA11=0, A10=1M=1,P=0, CH=1,\nA11=1, A10=1\nSPI cycle(1):\nThese pages \nare directly \nprogrammed \nin one SPI \ncycle.R/W A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0Register Address[11:0] Register Data[7:0]\nSDIN\nSCLK\nSENA11 A10 A9 A8 A7 A6 M P CH\nSPI Cycle\nDirect Addressing PagesA. Registers in the decimation filter page and the power detector page can be directly programmed in one SPI cycle.\nB. To program registers in the decimation filter page, set M = 1, CH = 1, A[10] = 0, and A[11] = 0 or 1 for channel A or B. Addressing begins at 50xx for channel A and 58xx for channel B.\nC. To program registers in power detector page, set M = 1, CH = 1, A[10] = 1, and A[11] = 0 or 1 for channel A or B. Addressing begins at 54xx for channel A and 5Cxx for channel B.\nFigure 8-65. SPI Registers: Direct AddressingADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n72 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-27  lists the register map for the ADC32RF8x.\nTable 8-27. Register Map\nREGISTER \nADDRESS\nA[11:0] (Hex)REGISTER DATA\n7 6 5 4 3 2 1 0\nGENERAL REGISTERS\n000 RESET 0 0 0 0 0 0 RESET\n002 DIGITAL BANK PAGE SEL[7:0]\n003 DIGITAL BANK PAGE SEL[15:8]\n004 DIGITAL BANK PAGE SEL[23:16]\n010 0 0 0 0 0 0 0 3 or 4 WIRE\n011 ADC PAGE SEL\n012 0 0 0 0 0MASTER PAGE \nSEL0 0\nMASTER PAGE (M = 0)\n020 0 0 0 PDN SYSREF 0 0 PDN CHB GLOBAL PDN\n032 0 0INCR CM \nIMPEDANCE0 0 0 0 0\n039 0 ALWAYS WRITE 1 0 ALWAYS WRITE 1 0 0 PDN CHB EN SYNC TERM DIS\n03C 0 SYSREF DEL EN 0 0 0 0 SYSREF DEL[4:3]\n03D 0 0 0 0 0 JESD OUTPUT SWING\n05A SYSREF DEL[2:0] 0 0 0 0 0\n057 0 0 0 SEL SYSREF REGASSERT SYSREF \nREG0 0 0\n058 0 0 SYNCB POL 0 0 0 0 0\nADC PAGE (FFh, M = 0)\n03F 0 0 0 0 0 SLOW SP EN1 0 0\n042 0 0 0 SLOW SP EN2 0 0 1 1\nOffset Corr Page Channel A (610000h, M = 1)\n68FREEZE OFFSET \nCORRALWAYS WRITE 1 0 0 0DIS OFFSET \nCORRALWAYS WRITE 1 0\nOffset Corr Page Channel B (610100h, M = 1)\n68FREEZE OFFSET \nCORRALWAYS WRITE 1 0 0 0DIS OFFSET \nCORRALWAYS WRITE 1 0\nDigital Gain Page Channel A (610005, M = 1)\n0A6 0 0 0 0 DIGITAL GAINwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 73\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-27. Register Map (continued)\nREGISTER \nADDRESS\nA[11:0] (Hex)REGISTER DATA\n7 6 5 4 3 2 1 0\nDigital Gain Page Channel B (610105, M = 1)\n0A6 0 0 0 0 DIGITAL GAIN\nMain Digital Page Channel A (680000h, M = 1)\n000 0 0 0 0 0 0 0DIG CORE RESET \nGBL\n0A2 0 0 0 0 NQ ZONE EN NYQUIST ZONE\nMain Digital Page Channel B (680001h, M = 1)\n000 0 0 0 0 0 0 0 0\n0A2 0 0 0 0 NQ ZONE EN NYQUIST ZONE\nJESD DIGITAL PAGE (690000h, M = 1)\n001 CTRL K 0 0 TESTMODE EN 0 LANE ALIGN FRAME ALIGN TX LINK DIS\n002 SYNC REG SYNC REG EN 0 0 12BIT MODE JESD MODE0\n003 LINK LAYER TESTMODE LINK LAY RPATLMFC MASK \nRESETJESD MODE1 JESD MODE2 RAMP 12BIT\n004 0 0 0 0 0 0 REL ILA SEQ\n006 SCRAMBLE EN 0 0 0 0 0 0 0\n007 0 0 0 FRAMES PER MULTIFRAME (K)\n016 0 40X MODE 0 0 0 0\n017 0 0 0 0LANE0\nPOLLANE1\nPOLLANE2\nPOLLANE3\nPOL\n032 SEL EMP LANE 0 0 0\n033 SEL EMP LANE 1 0 0\n034 SEL EMP LANE 2 0 0\n035 SEL EMP LANE 3 0 0\n036 0 CMOS SYNCB 0 0 0 0 0 0\n037 0 0 0 0 0 0 PLL MODE\n03C 0 0 0 0 0 0 0 EN CMOS SYNCB\n03E 0MASK CLKDIV \nSYSREFMASK NCO \nSYSREF0 0 0 0 0ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n74 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-27. Register Map (continued)\nREGISTER \nADDRESS\nA[11:0] (Hex)REGISTER DATA\n7 6 5 4 3 2 1 0\nDECIMATION FILTER PAGE (Direct Addressing, 16-Bit Address, 5000h for Channel A and 5800h for Channel B)\n000 0 0 0 0 0 0 0 DDC EN\n001 0 0 0 0 DECIM FACTOR\n002 0 0 0 0 0 0 0 DUAL BAND EN\n005 0 0 0 0 0 0 0 REAL OUT EN\n006 0 0 0 0 0 0 0 DDC MUX\n007 DDC0 NCO1 LSB\n008 DDC0 NCO1 MSB\n009 DDC0 NCO2 LSB\n00A DDC0 NCO2 MSB\n00B DDC0 NCO3 LSB\n00C DDC0 NCO3 MSB\n00D DDC1 NCO4 LSB\n00E DDC1 NCO4 MSB\n00F 0 0 0 0 0 0 0 NCO SEL PIN\n010 0 0 0 0 0 0 NCO SEL\n011 0 0 0 0 0 0 LMFC RESET MODE\n014 0 0 0 0 0 0 0 DDC0 6DB GAIN\n016 0 0 0 0 0 0 0 DDC1 6DB GAIN\n01E 0 DDC DET LAT 0 0 0 0\n01F 0 0 0 0 0 0 0 WBF 6DB GAIN\n033 CUSTOM PATTERN1[7:0]\n034 CUSTOM PATTERN1[15:8]\n035 CUSTOM PATTERN2[7:0]\n036 CUSTOM PATTERN2[15:8]\n037 TEST PATTERN DDC1 Q-DATA TEST PATTERN DDC1 I-DATA\n038 TEST PATTERN DDC2 Q-DATA TEST PATTERN DDC2 I -DATA\n039 0 0 0 0 0 0 0USE COMMON \nTEST PATTERN\n03A 0 0 0 0 0 0 TEST PAT RES TP RES ENwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 75\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-27. Register Map (continued)\nREGISTER \nADDRESS\nA[11:0] (Hex)REGISTER DATA\n7 6 5 4 3 2 1 0\nPOWER DETECTOR PAGE (Direct Addressing, 16-Bit Address, 5400h for Channel A and 5C00h for Channel B)\n000 0 0 0 0 0 0 0 PKDET EN\n001 BLKPKDET [7:0]\n002 BLKPKDET [15:8]\n003 0 0 0 0 0 0 0 BLKPKDET [16]\n007 BLKTHHH\n008 BLKTHHL\n009 BLKTHLH\n00A BLKTHLL\n00B DWELL[7:0]\n00C DWELL[15:8]\n00D 0 0 0 0 0 0 0 FILT0LPSEL\n00E 0 0 0 0 TIMECONST\n00F FIL0THH[7:0]\n010 FIL0THH[15:8]\n011 FIL0THL[7:0]\n012 FIL0THL[15:8]\n013 0 0 0 0 0 0 0 IIR0 2BIT EN\n016 FIL1THH[7:0]\n017 FIL1THH[15:8]\n018 FIL1THL[7:0]\n019 FIL1THL[15:8]\n01A 0 0 0 0 0 0 0 IIR1 2BIT EN\n01D DWELLIIR[7:0]\n01E DWELLIIR[15:8]\n020 0 0 0 0 0 0 0 IIR0 2BIT EN\n021 0 0 0 PWRDETACCU\n022 PWRDETH[7:0]\n023 PWRDETH[15:8]\n024 PWRDETL[7:0]\n025 PWRDETL[15:8]ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n76 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-27. Register Map (continued)\nREGISTER \nADDRESS\nA[11:0] (Hex)REGISTER DATA\n7 6 5 4 3 2 1 0\nPOWER DETECTOR PAGE (continued)\n027 0 0 0 0 0 0 0 RMS 2BIT EN\n02B 0 0 0 RESET AGC 0 0 0 0\n032 OUTSEL GPIO4\n033 OUTSEL GPIO1\n034 OUTSEL GPIO3\n035 OUTSEL GPIO2\n037 0 0 0 0 IODIR GPIO2 IODIR GPIO3 IODIR GPIO1 IODIR GPIO4\n038 0 0 INSEL1 0 0 INSEL0www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 77\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.1 Example Register Writes\nThis section provides three different example register writes. Table 8-28  describes a global power-down register \nwrite, Table 8-29  describes the register writes when the scrambler is enabled, and Table 8-30  describes the \nregister writes for 8x decimation for channels A and B (complex output, 1 DDC mode) with the NCO set to 1.8 \nGHz (f S = 3 GSPS) and the JESD format configured to LMFS = 4421.\nTable 8-28. Global Power-Down\nADDRESS DATA COMMENT\n12h 04h Set the master page\n20h 01h Set the global power-down\nTable 8-29. Scrambler Enable\nADDRESS DATA COMMENT\n4004h 69h\nSelect the digital JESD page\n4003h 00h\n6006h 80h Scrambler enable, channel A\n7006h 80h Scrambler enable, channel B\nTable 8-30. 8x Decimation for Channel A and B\nADDRESS DATA COMMENT\n4004h 68h\nSelect the main digital page for channel A\n4003h 00h\n6000h 01h Issue a digital reset for channel A\n6000h 00h Clear the digital for reset channel A\n4003h 01h Select the main digital page for channel B\n6000h 01h Issue a digital reset for channel B\n6000h 00h Clear the digital reset for channel B\n4004h 69h\nSelect the digital JESD page\n4003h 00h\n6002h 01h Set JESD MODE0 = 1, channel A\n7002h 01h Set JESD MODE0 = 1, channel B\n5000h 01h Enable the DDC, channel A\n5001h 02h Set decimation to 8x complex\n5007h 9Ah Set the LSB of DDC0, NCO1 to 9Ah (f NCO = 1.8 GHz, f S = 3 GSPS)\n5008h 99h Set the MSB of DDC0, NCO1 to 99h (f NCO = 1.8 GHz, f S = 3 GSPS)\n5014h 01h Enable the 6-dB digital gain of DDC0\n5801h 02h Set decimation to 8x complex\n5807h 9Ah Set the LSB of DDC0, NCO1 to 9Ah (f NCO = 1.8 GHz, f S = 3 GSPS)\n5808h 99h Set the MSB of DDC0, NCO1 to 99h (f NCO = 1.8 GHz, f S = 3 GSPS)\n5814h 01h Enable the 6-dB digital gain of DDC0\n8.5.2 Register Descriptions\n8.5.2.1 General Registers\n8.5.2.1.1 Register 000h (address = 000h), General Registers\nFigure 8-36. Register 000h\n7 6 5 4 3 2 1 0\nRESET 0 0 0 0 0 0 RESET\nR/W-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0hADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n78 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nTable 8-31. Register 000h Field Descriptions\nBit Field Type Reset Description\n7 RESET R/W 0h 0 = Normal operation\n1 = Internal software reset, clears back to 0\n6-1 0 W 0h Must write 0\n0 RESET R/W 0h 0 = Normal operation(1)\n1 = Internal software reset, clears back to 0\n(1) Both bits (7, 0) must be set simultaneously to perform a reset.\n8.5.2.1.2 Register 002h (address = 002h), General Registers\nFigure 8-37. Register 002h\n7 6 5 4 3 2 1 0\nDIGITAL BANK PAGE SEL[7:0]\nR/W-0h\nTable 8-32. Register 002h Field Descriptions\nBit Field Type Reset Description\n7-0 DIGITAL BANK PAGE SEL[7:0] R/W 0h Program the JESD BANK PAGE SEL[23:0] bits to access the \ndesired page in the JESD bank.\n680000h = Main digital page CHA selected\n680100h = Main digital page CHB selected\n610000h = Digital function page CHA selected\n610100h = Digital function page CHB selected\n690000h = JESD digital page selectedwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 79\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.2.1.3 Register 003h (address = 003h), General Registers\nFigure 8-38. Register 003h\n7 6 5 4 3 2 1 0\nDIGITAL BANK PAGE SEL[15:8]\nR/W-0h\nTable 8-33. Register 003h Field Descriptions\nBit Field Type Reset Description\n7-0 DIGITAL BANK PAGE SEL[15:8] R/W 0h Program the JESD BANK PAGE SEL[23:0] bits to access the \ndesired page in the JESD bank.\n680000h = Main digital page CHA selected\n680100h = Main digital page CHB selected\n610000h = Digital function page CHA selected\n610100h = Digital function page CHB selected\n690000h = JESD digital page selected\n8.5.2.1.4 Register 004h (address = 004h), General Registers\nFigure 8-39. Register 004h\n7 6 5 4 3 2 1 0\nDIGITAL BANK PAGE SEL[23:16]\nR/W-0h\nTable 8-34. Register 004h Field Descriptions\nBit Field Type Reset Description\n7-0 DIGITAL BANK PAGE SEL[23:16] R/W 0h Program the JESD BANK PAGE SEL[23:0] bits to access the \ndesired page in the JESD bank.\n680000h = Main digital page CHA selected\n680100h = Main digital page CHB selected\n610000h = Digital function page CHA selected\n610100h = Digital function page CHB selected\n690000h = JESD digital page selected\n8.5.2.1.5 Register 010h (address = 010h), General Registers\nFigure 8-40. Register 010h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 3 or 4 WIRE\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-35. Register 010h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 3 or 4 WIRE R/W 0h 0 = 4-wire SPI (default)\n1 = 3-wire SPI where SDIN become input or outputADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n80 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.2.1.6 Register 011h (address = 011h), General Registers\nFigure 8-41. Register 011h\n7 6 5 4 3 2 1 0\nADC PAGE SEL\nR/W-0h\nTable 8-36. Register 011h Field Descriptions\nBit Field Type Reset Description\n7-0 ADC PAGE SEL R/W 0h 00000000 = Normal operation, ADC page is not selected\n11111111 = ADC page is selected; MASTER PAGE SEL must be \nset to 0\n8.5.2.1.7 Register 012h (address = 012h), General Registers\nFigure 8-42. Register 012h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 MASTER PAGE SEL 0 0\nW-0h W-0h W-0h W-0h W-0h R/W-0h W-0h W-0h\nTable 8-37. Register 012h Field Descriptions\nBit Field Type Reset Description\n7-3 0 W 0h Must write 0\n2 MASTER PAGE SEL R/W 0h 0 = Normal operation\n1 = Selects the master page address; ADC PAGE must be set to \n0\n1-0 0 W 0h Must write 0www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 81\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.3 Master Page (M = 0)\n8.5.3.1 Register 020h (address = 020h), Master Page\nFigure 8-43. Register 020h\n7 6 5 4 3 2 1 0\n0 0 0 PDN SYSREF 0 0 PDN CHB GLOBAL PDN\nW-0h W-0h W-0h R/W-0h W-0h R/W-0h R/W-0h R/W-0h\nTable 8-38. Register 020h Field Descriptions\nBit Field Type Reset Description\n7-5 0 W 0h Must write 0\n4 PDN SYSREF R/W 0h This bit powers down the SYSREF input buffer.\n0 = Normal operation\n1 = SYSREF input capture buffer is powered down and further \nSYSREF input pulses are ignored\n3-2 0 W 0h Must write 0\n1 PDN CHB R/W 0h This bit powers down channel B.\n0 = Normal operation\n1 = Channel B is powered down\n0 GLOBAL PDN R/W 0h This bit enables the global power-down.\n0 = Normal operation\n1 = Global power-down enabled\n8.5.3.2 Register 032h (address = 032h), Master Page\nFigure 8-44. Register 032h\n7 6 5 4 3 2 1 0\n0 0 INCR CM IMPEDANCE 0 0 0 0 0\nW-0h W-0h R/W-0h W-0h W-0h W-0h W-0h W-0h\nTable 8-39. Register 032h Field Descriptions\nBit Field Type Reset Description\n7-6 0 W 0h Must write 0\n5 INCR CM IMPEDANCE R/W 0h Only use this bit when analog inputs are dc-coupled to the \ndriver.\n0 = VCM buffer directly drives the common point of biasing \nresistors.\n1 = VCM buffer drives the common point of biasing resistors with \n> 5 kΩ\n4-0 0 W 0h Must write 0ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n82 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.3.3 Register 039h (address = 039h), Master Page\nFigure 8-45. Register 039h\n7 6 5 4 3 2 1 0\n0 ALWAYS WRITE 1 0 ALWAYS WRITE 1 0 0 PDN CHB EN SYNC TERM DIS\nW-0h W-0h W-0h W-0h W-0h R/W-0h R/W-0h R/W-0h\nTable 8-40. Register 039h Field Descriptions\nBit Field Type Reset Description\n7 0 W 0h Must write 0\n6 ALWAYS WRITE 1 W 0h Always set this bit to 1\n5 0 W 0h Must write 0\n4 ALWAYS WRITE 1 W 0h Always set this bit to 1\n3-2 0 W 0h Must write 0\n1 PDN CHB EN R/W 0h This bit enables the power-down control of channel B through \nthe SPI in register 20h.\n0 = PDN control disabled\n1 = PDN control enabled\n0 SYNC TERM DIS R/W 0h This bit disables the on-chip, 100-Ω termination resistors on the \nSYNCB input.\n0 = On-chip, 100-Ω termination enabled\n1 = On-chip, 100-Ω termination disabled\n8.5.3.4 Register 03Ch (address = 03Ch), Master Page\nFigure 8-46. Register 03Ch\n7 6 5 4 3 2 1 0\n0 SYSREF DEL EN 0 0 0 0 SYSREF DEL[4:3]\nW-0h R/W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-41. Register 03Ch Field Descriptions\nBit Field Type Reset Description\n7 0 W 0h Must write 0\n6 SYSREF DEL EN R/W 0h This bit allows an internal delay to be added to the SYSREF \ninput.\n0 = SYSREF delay disabled\n1 = SYSREF delay enabled through register settings [3Ch (bits \n1-0), 5Ah (bits 7-5)]\n5-2 0 W 0h Must write 0\n1-0 SYSREF DEL[4:3] R/W 0h When the SYSREF delay feature is enabled (3Ch, bit 6) the \ndelay can be adjusted in 25-ps steps; the first step is 175 ps. \nThe PVT variation of each 25-ps step is ±10 ps. The 175-ps step \nis ±50 ps; see Table 8-43 .www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 83\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.3.5 Register 05Ah (address = 05Ah), Master Page\nFigure 8-47. Register 05Ah\n7 6 5 4 3 2 1 0\nSYSREF DEL[2:0] 0 0 0 0 0\nW-0h R/W-0h W-0h W-0h W-0h W-0h W-0h W-0h\nTable 8-42. Register 05Ah Field Descriptions\nBit Field Type Reset Description\n7 SYSREF DEL2 W 0h When the SYSREF delay feature is enabled (3Ch, bit 6) the \ndelay can be adjusted in 25-ps steps; the first step is 175 ps. \nThe PVT variation of each 25-ps step is ±10 ps. The 175-ps step \nis ±50 ps; see Table 8-43 .6 SYSREF DEL1 R/W\n5 SYSREF DEL0 W\n4-0 0 W 0h Must write 0\nTable 8-43. SYSREF DEL[2:0] Bit Settings\nSTEP SETTING STEP (NOM) TOTAL DELAY (NOM)\n1 01000 175 ps 175 ps\n2 00111 25 ps 200 ps\n3 00110 25 ps 225 ps\n4 00101 25 ps 250 ps\n5 00100 25 ps 275 ps\n6 00011 25 ps 300 ps\n8.5.3.6 Register 03Dh (address = 3Dh), Master Page\nFigure 8-48. Register 03Dh\n7 6 5 4 3 2 1 0\n0 0 0 0 0 JESD OUTPUT SWING\nW-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-44. Register 03Dh Field Descriptions\nBit Field Type Reset Description\n7-3 0 W 0h Must write 0\n2-0 JESD OUTPUT SWING R/W 0h These bits select the output amplitude, V OD (mV PP), of the JESD \ntransmitter for all lanes.\n0 = 860 mV PP\n1= 810 mV PP\n2 = 770 mV PP\n3 = 745 mV PP\n4 = 960 mV PP\n5 = 930 mV PP\n6 = 905 mV PP\n7 = 880 mV PPADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n84 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.3.7 Register 057h (address = 057h), Master Page\nFigure 8-49. Register 057h\n7 6 5 4 3 2 1 0\n0 0 0 SEL SYSREF REG ASSERT SYSREF REG 0 0 0\nW-0h W-0h W-0h R/W-0h R/W-0h W-0h W-0h W-0h\nTable 8-45. Register 057h Field Descriptions\nBit Field Type Reset Description\n7-5 0 W 0h Must write 0\n4 SEL SYSREF REG R/W 0h SYSREF can be asserted using this bit. Ensure that the SEL \nSYSREF REG register bit is set high before using this bit; see \nthe Section 8.3.3.1  section.\n0 = SYSREF is logic low\n1 = SYSREF is logic high\n3 ASSERT SYSREF REG R/W 0h Set this bit to use the SPI register to assert SYSREF.\n0 = SYSREF is asserted by device pins\n1 = SYSREF can be asserted by the ASSERT SYSREF REG \nregister bit\nOther bits = 0\n2-0 0 W 0h Must write 0\n8.5.3.8 Register 058h (address = 058h), Master Page\nFigure 8-50. Register 058h\n7 6 5 4 3 2 1 0\n0 0 SYNCB POL 0 0 0 0 0\nW-0h W-0h R/W-0h W-0h W-0h W-0h W-0h W-0h\nTable 8-46. Register 058h Field Descriptions\nBit Field Type Reset Description\n7-6 0 W 0h Must write 0\n5 SYNCB POL R/W 0h This bit inverts the SYNCB polarity.\n0 = Polarity is not inverted; this setting matches the timing \ndiagrams in this document and is the proper setting to use\n1 = Polarity is inverted\n4-0 0 W 0h Must write 0www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 85\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.4 ADC Page (FFh, M = 0)\n8.5.4.1 Register 03Fh (address = 03Fh), ADC Page\nFigure 8-51. Register 03Fh\n7 6 5 4 3 2 1 0\n0 0 0 0 0 SLOW SP EN1 0 0\nW-0h W-0h W-0h W-0h W-0h R/W-0h W-0h W-0h\nTable 8-47. Register 03Fh Field Descriptions\nBit Field Type Reset Description\n7-3 0 W 0h Must write 0\n2 SLOW SP EN1 R/W 0h This bit must be enabled for clock rates below 2.5 GSPS.\n0 = ADC sampling rates are faster than 2.5 GSPS\n1 = ADC sampling rates are slower than 2.5 GSPS\n1-0 0 W 0h Must write 0\n8.5.4.2 Register 042h (address = 042h), ADC Page\nFigure 8-52. Register 042h\n7 6 5 4 3 2 1 0\n0 0 0 SLOW SP EN2 0 0 0 0\nW-0h W-0h W-0h R/W-0h W-0h W-0h W-0h W-0h\nTable 8-48. Register 042h Field Descriptions\nBit Field Type Reset Description\n7-5 0 W 0h Must write 0\n4 SLOW SP EN2 R/W 0h This bit must be enabled for clock rates below 2.5 GSPS.\n0 = ADC sampling rates are faster than 2.5 GSPS\n1 = ADC sampling rates are slower than 2.5 GSPS\n3-0 0 W 0h Must write 0ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n86 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.5 Digital Function Page (610000h, M = 1 for Channel A and 610100h, M = 1 for Channel B)\n8.5.5.1 Register A6h (address = 0A6h), Digital Function Page\nFigure 8-53. Register 0A6h\n7 6 5 4 3 2 1 0\n0 0 0 0 DIG GAIN\nW-0h W-0h W-0h W-0h R/W-0h\nTable 8-49. Register 0A6h Field Descriptions\nBit Field Type Reset Description\n7-4 0 W 0h Must write 0\n3-0 DIG GAIN R/W 0h These bits set the digital gain of the ADC output data prior to \ndecimation up to 11 dB; see Table 8-50 .\nTable 8-50. DIG GAIN Bit Settings\nSETTING DIGITAL GAIN\n0000 0 dB\n0001 1 dB\n0010 2 dB\n… …\n1010 10 dB\n1011 11 dBwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 87\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.6 Offset Corr Page Channel A (610000h, M = 1)\n8.5.6.1 Register 034h (address = 034h), Offset Corr Page Channel A\nFigure 8-54. Register 034h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 SEL EXT EST\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-51. Register 034h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 SEL EXT EST R/W 0h This bit selects the external estimate for the offset correction \nblock; see the Section 9.1.5  section.\n8.5.6.2 Register 068h (address = 068h), Offset Corr Page Channel A\nFigure 8-55. Register 068h\n7 6 5 4 3 2 1 0\nFREEZE OFFSET CORR ALWAYS WRITE 1 0 0 0 DIS OFFSET CORR ALWAYS WRITE 1 0\nR/W-0h R/W-0h W-0h W-0h W-0h R/W-0h R/W-0h R/W-0h\nTable 8-52. Register 068h Field Descriptions\nBit Field Type Reset Description\n7 FREEZE OFFSET CORR R/W 0h Use this bit and bits 5 and 1 to freeze the offset estimation \nprocess of the offset corrector; see the Section 9.1.5  section.\n011 = Apply this setting after powering up the device\n111 = Offset corrector is frozen, does not estimate offset \nanymore, and applies the last computed value.\nOthers = Do not use\n6 ALWAYS WRITE 1 R/W 0h Always write this bit as 1 for the offset correction block to work \nproperly.\n5 0 W 0h Must write 0\n4-3 0 W 0h Must write 0\n2 DIS OFFSET CORR R/W 0h 0 = Offset correction block works and removes f S / 8, f S / 4, 3f S / \n8, and f S / 2 spurs\n1 = Offset correction block is disabled\n1 ALWAYS WRITE 1 R/W 0h Always write this bit as 1 for the offset correction block to work \nproperly.\n0 0 W 0h Must write 0ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n88 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.7 Offset Corr Page Channel B (610000h, M = 1)\n8.5.7.1 Register 068h (address = 068h), Offset Corr Page Channel B\nFigure 8-56. Register 068h\n7 6 5 4 3 2 1 0\nFREEZE OFFSET CORR ALWAYS WRITE 1 0 0 0 DIS OFFSET CORR ALWAYS WRITE 1 0\nR/W-0h R/W-0h W-0h W-0h W-0h R/W-0h R/W-0h R/W-0h\nTable 8-53. Register 068h Field Descriptions\nBit Field Type Reset Description\n7 FREEZE OFFSET CORR R/W 0h Use this bit and bits 5 and 1 to freeze the offset estimation \nprocess of the offset corrector; see the Section 9.1.5  section.\n011 = Apply this setting after powering up the device\n111 = Offset corrector is frozen, does not estimate offset \nanymore, and applies the last computed value.\nOthers = Do not use\n6 ALWAYS WRITE 1 R/W 0h Always write this bit as 1 for the offset correction block to work \nproperly.\n5 0 W 0h Must write 0\n4-3 0 W 0h Must write 0\n2 DIS OFFSET CORR R/W 0h 0 = Offset correction block works and removes f S / 8, f S / 4, 3f S / \n8, and f S / 2 spurs\n1 = Offset correction block is disabled\n1 ALWAYS WRITE 1 R/W 0h Always write this bit as 1 for the offset correction block to work \nproperly.\n0 0 W 0h Must write 0\n8.5.8 Digital Gain Page (610005h, M = 1 for Channel A and 610105h, M = 1 for Channel B)\n8.5.8.1 Register 0A6h (address = 0A6h), Digital Gain Page\nFigure 8-57. Register 0A6h\n7 6 5 4 3 2 1 0\n0 0 0 0 DIGITAL GAIN\nW-0h W-0h W-0h W-0h R/W-0h\nTable 8-54. Register 0A6h Field Descriptions\nBit Field Type Reset Description\n7-4 0 W 0h Must write 0\n3-0 DIGITAL GAIN R/W 0h These bits apply a digital gain to the ADC data (before the DDC) \nup to 11 dB.\n0000 = Default\n0001 = 1 dB\n1011 = 11 dB\nOthers = Do not usewww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 89\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.9 Main Digital Page Channel A (680000h, M = 1)\n8.5.9.1 Register 000h (address = 000h), Main Digital Page Channel A\nFigure 8-58. Register 000h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 DIG CORE RESET GBL\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-55. Register 000h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 DIG CORE RESET GBL R/W 0h Pulse this bit (0 →1 →0) to reset the digital core (applies to both \nchannel A and B).\nAll Nyquist zone settings take effect when this bit is pulsed.\n8.5.9.2 Register 0A2h (address = 0A2h), Main Digital Page Channel A\nFigure 8-59. Register 0A2h\n7 6 5 4 3 2 1 0\n0 0 0 0 NQ ZONE EN NYQUIST ZONE\nW-0h W-0h W-0h W-0h R/W-0h R/W-0h\nTable 8-56. Register 0A2h Field Descriptions\nBit Field Type Reset Description\n7-4 0 W 0h Must write 0\n3 NQ ZONE EN R/W 0h This bit allows for specification of the operating Nyquist zone.\n0 = Nyquist zone specification disabled\n1 = Nyquist zone specification enabled\n2-0 NYQUIST ZONE R/W 0h These bits specify the Nyquist band for the portion of aliased \nspectrum that is not spanned by the frequencies specified in \nthe Band-Freq. registers (register addresses B0-BB). If the \nBand-Freq registers are not enabled, this setting specifies \nthe common Nyquist band information for the entire aliased \nspectrum.\nSet the NQ ZONE EN bit before programming these bits.\nFor example, at s 3-GSPS chip clock, the first Nyquist zone is \nfrom dc to 1.5 GHz, the second Nyquist zone is from 1.5 GHz to \n3 GHz, and so on.\n000 = First Nyquist zone (dc – f S / 2)\n001 = Second Nyquist zone (f S / 2 – f S)\n010 = Third Nyquist zone\n011 = Fourth Nyquist zoneADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n90 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.10 Main Digital Page Channel B (680001h, M = 1)\n8.5.10.1 Register 000h (address = 000h), Main Digital Page Channel B\nFigure 8-60. Register 000h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 DIG CORE RESET GBL\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-57. Register 000h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 DIG CORE RESET GBL R/W 0h Pulse this bit (0 →1 →0) to reset the digital core (applies to both \nchannel A and B).\nAll Nyquist zone settings take effect when this bit is pulsed.\n8.5.10.2 Register 0A2h (address = 0A2h), Main Digital Page Channel B\nFigure 8-61. Register 0A2h\n7 6 5 4 3 2 1 0\n0 0 0 0 NQ ZONE EN NYQUIST ZONE\nW-0h W-0h W-0h W-0h R/W-0h R/W-0h\nTable 8-58. Register 0A2h Field Descriptions\nBit Field Type Reset Description\n7-4 0 W 0h Must write 0\n3 NQ ZONE EN R/W 0h This bit allows for specification of the operating Nyquist zone.\n0 = Nyquist zone specification disabled\n1 = Nyquist zone specification enabled\n2-0 NYQUIST ZONE R/W 0h These bits specify the Nyquist band for the portion of aliased \nspectrum that is not spanned by the frequencies specified in \nthe Band-Freq. registers (register addresses B0-BB). If the \nBand-Freq registers are not enabled, this setting specifies \nthe common Nyquist band information for the entire aliased \nspectrum.\nSet the NQ ZONE EN bit before programming these bits.\nFor example, at a 3-GSPS chip clock, first Nyquist zone is from \ndc to 1.5 GHz, the second Nyquist zone is from 1.5 GHz to 3 \nGHz, and so on.\n000 = First Nyquist zone (dc – f S / 2)\n001 = Second Nyquist zone (f S / 2 – f S)\n010 = Third Nyquist zone\n011 = Fourth Nyquist zonewww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 91\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.11 JESD Digital Page (6900h, M = 1)\n8.5.11.1 Register 001h (address = 001h), JESD Digital Page\nFigure 8-62. Register 001h\n7 6 5 4 3 2 1 0\nCTRL K 0 0 TESTMODE EN 0 LANE ALIGN FRAME ALIGN TX LINK DIS\nR/W-0h W-0h W-0h R/W-0h W-0h R/W-0h R/W-0h R/W-0h\nTable 8-59. Register 001h Field Descriptions\nBit Field Type Reset Description\n7 CTRL K R/W 0h This bit is the enable bit for the number of frames per \nmultiframe.\n0= Default is five frames per multiframe\n1= Frames per multiframe can be set in register 06h\n6-5 0 R/W 0h Must write 0\n4 TESTMODE EN 0 This bit generates a long transport layer test pattern mode \naccording to section 5.1.6.3 of the JESD204B specification.\n0 = Test mode disabled\n1 = Test mode enabled\n3 0 W 0h Must write 0\n2 LANE ALIGN R/W 0h This bit inserts a lane alignment character (K28.3) for the \nreceiver to align to the lane boundary per section 5.3.3.5 of the \nJESD204B specification.\n0 = Normal operation\n1 = Inserts lane alignment characters\n1 FRAME ALIGN R/W 0h This bit inserts a frame alignment character (K28.7) for the \nreceiver to align to the frame boundary per section 5.3.35 of \nthe JESD204B specification.\n0 = Normal operation\n1 = Inserts frame alignment characters\n0 TX LINK DIS R/W 0h This bit disables sending the initial link alignment (ILA) \nsequence when SYNC is deasserted.\n0 = Normal operation\n1 = ILA disabledADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n92 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.11.2 Register 002h (address = 002h ), JESD Digital Page\nFigure 8-63. Register 002h\n7 6 5 4 3 2 1 0\nSYNC REG SYNC REG EN 0 0 12BIT MODE JESD MODE0\nR/W-0h R/W-0h W-0h W-0h R/W-0h R/W-0h\nTable 8-60. Register 002h Field Descriptions\nBit Field Type Reset Description\n7 SYNC REG R/W 0h This bit provides SYNC control through the SPI.\n0 = Normal operation\n1 = ADC output data are replaced with K28.5 characters\n6 SYNC REG EN R/W 0h This bit is the enable bit for SYNC control through the SPI.\n0 = Normal operation\n1 = SYNC control through the SPI is enabled (ignores the \nSYNCB input pins)\n5-4 0 W 0h Must write 0\n3-2 12BIT MODE R/W 0h This bit enables the 12-bit output mode for more efficient data \npacking.\n00 = Normal operation, 14-bit output\n01, 10 = Unused\n11 = High-efficient data packing enabled\n1-0 JESD MODE0 R/W 0h These bits select the configuration register to configure the \ncorrect LMFS frame assemblies for different decimation settings; \nsee the JESD frame assembly tables in the Section 8.4.2.2 \nsection.\n00 = 0\n01 = 1\n10 = 2\n11 = 3www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 93\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.11.3 Register 003h (address = 003h), JESD Digital Page\nFigure 8-64. Register 003h\n7 6 5 4 3 2 1 0\nLINK LAYER TESTMODE LINKLAY RPAT LMFC \nMASKRESETJESDMODE1 JESDMODE2 RAMP12BIT\nR/W-0h R/W-0h R/W-0h R/W-1h R/W-0h R/W-0h\nTable 8-61. Register 003h Field Descriptions\nBit Field Type Reset Description\n7-5 LINK LAYER TESTMODE R/W 0h These bits generate a pattern according to section 5.3.3.8.2 of \nthe JESD204B document.\n000= Normal ADC data\n001= D21.5 (high-frequency jitter pattern) 010 = K28.5 (mixed-\nfrequency jitter pattern)\n011= Repeat initial lane alignment (generates a K28.5 character \nand repeats lane alignment sequences continuously)\n100= 12-octet RPAT jitter pattern\n4 LINKLAY RPAT R/W 0h This bit changes the running disparity in a modified RPAT \npattern test mode (only when link layer test mode = 100). 0 = \nNormal operation\n1= Changes disparity\n3 LMFCMASK RESET R/W 0h 0= Normal operation\n2 JESDMODE1 R/W 1h These bits select the configuration register to configure the \ncorrect LMFS frame assemblies for different decimation settings; \nsee the JESD frame assembly tables in the Section 8.4.2.2 \nsection\n1 JESDMODE2 R/W 0h These bits select the configuration register to configure the \ncorrect LMFS frame assemblies for different decimation settings; \nsee the JESD frame assembly tables in the Section 8.4.2.2 \nsection\n0 RAMP12BIT R/W 0h 12-bit RAMP test pattern.0 = Normal data output\n1= Digital output is the RAMP pattern\n8.5.11.4 Register 004h (address = 004h), JESD Digital Page\nFigure 8-65. Register 004h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 REL ILA SEQ\nW-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-62. Register 004h Field Descriptions\nBit Field Type Reset Description\n7-2 0 W 0h Must write 0\n1-0 REL ILA SEQ R/W 0h These bits delay the generation of the lane alignment sequence \nby 0, 1, 2, or 3 multiframes after the code group synchronization.\n00 = 0 multiframe delays\n01 = 1 multiframe delay\n10 = 2 multiframe delays\n11 = 3 multiframe delaysADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n94 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.11.5 Register 006h (address = 006h), JESD Digital Page\nFigure 8-66. Register 006h\n7 6 5 4 3 2 1 0\nSCRAMBLE EN 0 0 0 0 0 0 0\nR/W-0h W-0h W-0h W-0h W-0h W-0h W-0h W-0h\nTable 8-63. Register 006h Field Descriptions\nBit Field Type Reset Description\n7 SCRAMBLE EN R/W 0h This bit is the scramble enable bit in the JESD204B interface.\n0 = Scrambling disabled\n1 = Scrambling enabled\n6-0 0 W 0h Must write 0\n8.5.11.6 Register 007h (address = 007h), JESD Digital Page\nFigure 8-67. Register 007h\n7 6 5 4 3 2 1 0\n0 0 0 FRAMES PER MULTIFRAME (K)\nW-0h W-0h W-0h R/W-0h\nTable 8-64. Register 007h Field Descriptions\nBit Field Type Reset Description\n7-5 0 W 0h Must write 0\n4-0 FRAMES PER MULTIFRAME (K) R/W 0h These bits set the number of multiframes.\nActual K is the value in hex + 1 (that is, 0Fh is K = 16).\n8.5.11.7 Register 016h (address = 016h), JESD Digital Page\nFigure 8-68. Register 016h\n7 6 5 4 3 2 1 0\n0 40x MODE 0 0 0 0\nW-0h R/W-0h W-0h W-0h W-0h W-0h\nTable 8-65. Register 016h Field Descriptions\nBit Field Type Reset Description\n7 0 W 0h Must write 0\n6-4 40X MODE R/W 0h This register must be set for 40x mode operation.\n000 = Register is set for 20x and 80x mode\n111 = Register must be set for 40x mode\n3-0 0 W 0h Must write 0www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 95\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.11.8 Register 017h (address = 017h), JESD Digital Page\nFigure 8-69. Register 017h\n7 6 5 4 3 2 1 0\n0 0 0 0 Lane0 POL Lane1 POL Lane2 POL Lane3 POL\nW-0h R/W-0h R/W-0h R/W-0h W-0h W-0h W-0h W-0h\nTable 8-66. Register 017h Field Descriptions\nBit Field Type Reset Description\n7 0 W 0h Must write 0\n6-4 0 R/W 0h Must write 0\n3-0 Lane[3:0] POL W 0h These bits set the polarity of the individual JESD output lanes.\n0 = Polarity as given in the pinout (noninverted)\n1 = Inverts polarity (positive, P, or negative, M)\n8.5.11.9 Register 032h-035h (address = 032h-035h), JESD Digital Page\nFigure 8-70. Register 032h\n7 6 5 4 3 2 1 0\nSEL EMP LANE 0 0 0\nR/W-0h W-0h W-0h\nFigure 8-71. Register 033h\n7 6 5 4 3 2 1 0\nSEL EMP LANE 1 0 0\nR/W-0h W-0h W-0h\nFigure 8-72. Register 034h\n7 6 5 4 3 2 1 0\nSEL EMP LANE 2 0 0\nR/W-0h W-0h W-0h\nFigure 8-73. Register 035h\n7 6 5 4 3 2 1 0\nSEL EMP LANE 3 0 0\nR/W-0h W-0h W-0h\nTable 8-67. Register 032h-035h Field Descriptions\nBit Field Type Reset Description\n7-2 SEL EMP LANE R/W 0h These bits select the amount of de-emphasis for the JESD \noutput transmitter. The de-emphasis value in dB is measured \nas the ratio between the peak value after the signal transition to \nthe settled value of the voltage in one bit period.\n0 = 0 dB\n1 = –1 dB\n3 = –2 dB\n7 = –4.1 dB\n15 = –6.2 dB\n31 = –8.2 dB\n63 = –11.5 dB\n1-0 0 W 0h Must write 0\n8.5.11.10 Register 036h (address = 036h), JESD Digital Page\nFigure 8-74. Register 036h\n7 6 5 4 3 2 1 0ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n96 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nFigure 8-74. Register 036h (continued)\n0 CMOS SYNCB 0 0 0 0 0 0\nW-0h R/W-0h W-0h W-0h W-0h W-0h W-0h W-0h\nTable 8-68. Register 036h Field Descriptions\nBit Field Type Reset Description\n7 0 W 0h Must write 0\n6 CMOS SYNCB R/W 0h This bit enables single-ended control of SYNCB using the \nGPIO4 pin (pin 63). The differential SYNCB input is ignored. \nSet the EN CMOS SYNCB bit and keep the CH bit high to make \nthis bit effective.\n0 = Differential SYNCB input\n1 = Single-ended SYNCB input using pin 63\n5-0 0 W 0h Must write 0\n8.5.11.11 Register 037h (address = 037h), JESD Digital Page\nFigure 8-75. Register 037h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 PLL MODE\nW-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-69. Register 037h Field Descriptions\nBit Field Type Reset Description\n7-2 0 W 0h Must write 0\n1-0 PLL MODE R/W 0h These bits select the PLL multiplication factor; see the JESD \ntables in the Section 8.4.2.2  section for settings.\n00 = 20x mode\n01 = 16x mode\n10 = 40x mode (the 40x MODE bit in register 16h must also be \nset)\n11 = 80x modewww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 97\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.11.12 Register 03Ch (address = 03Ch), JESD Digital Page\nFigure 8-76. Register 03Ch\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 EN CMOS SYNCB\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-70. Register 03Ch Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 EN CMOS SYNCB R/W 0h Set this bit and the CMOS SYNCB bit high to provide a single-\nended SYNC input to the device instead of differential. Also, \nkeep the CH bit high. Thus:\n1. Select the JESD digital page.\n2. Write address 7036h with value 40h.\n3. Write address 703Ch with value 01h.\n8.5.11.13 Register 03Eh (address = 03Eh), JESD Digital Page\nFigure 8-77. Register 03Eh\n7 6 5 4 3 2 1 0\n0 MASK CLKDIV SYSREF MASK NCO SYSREF 0 0 0 0 0\nW-0h R/W-0h R/W-0h W-0h W-0h W-0h W-0h W-0h\nTable 8-71. Register 03Eh Field Descriptions\nBit Field Type Reset Description\n7 0 W 0h Must write 0\n6 MASK CLKDIV SYSREF R/W 0h Use this bit to mask the SYSREF going to the input clock \ndivider.\n0 = Input clock divider is reset when SYSREF is asserted (that \nis, when SYSREF transitions from low to high)\n1 = Input clock divider ignores SYSREF assertions\n5 MASK NCO SYSREF R/W 0h Use this bit to mask the SYSREF going to the NCO in the DDC \nblock and LMFC counter of the JESD interface.\n0 = NCO phase and LMFC counter are reset when SYSREF is \nasserted (that is, when SYSREF transitions from low to high)\n1 = NCO and LMFC counter ignore SYSREF assertions\n4-0 0 W 0h Must write 0ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n98 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12 Decimation Filter Page\nDirect Addressing, 16-Bit Address, 5000h for Channel A, 5800h for Channel B\n8.5.12.1 Register 000h (address = 000h), Decimation Filter Page\nFigure 8-78. Register 000h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 DDC EN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-72. Register 000h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 DDC EN R/W 0h This bit enables the decimation filter and disables the bypass \nmode.\n0 = Do not use\n1 = Decimation filter enabled\n8.5.12.2 Register 001h (address = 001h), Decimation Filter Page\nFigure 8-79. Register 001h\n7 6 5 4 3 2 1 0\n0 0 0 0 DECIM FACTOR\nW-0h W-0h W-0h W-0h R/W-0h\nTable 8-73. Register 001h Field Descriptions\nBit Field Type Reset Description\n7-4 0 W 0h Must write 0\n3-0 DECIM FACTOR R/W 0h These bits configure the decimation filter setting.\n0000 = Divide-by-4 complex\n0001 = Divide-by-6 complex\n0010 = Divide-by-8 complex\n0011 = Divide-by-9 complex\n0100 = Divide-by-10 complex\n0101 = Divide-by-12 complex\n0110 = Not used\n0111 = Divide-by-16 complex\n1000 = Divide-by-18 complex\n1001 = Divide-by-20 complex\n1010 = Divide-by-24 complex\n1011 = Not used\n1100 = Divide-by-32 complexwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 99\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.3 Register 002h (address = 2h), Decimation Filter Page\nFigure 8-80. Register 002h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 DUAL BAND EN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-74. Register 002h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 DUAL BAND EN R/W 0h This bit enables the dual-band DDC filter for the corresponding \nchannel.\n0 = Single-band DDC; available in both ADC32RF80 and \nADC32RF83\n1 = Dual-band DDC; available in ADC32RF80 only\n8.5.12.4 Register 005h (address = 005h), Decimation Filter Page\nFigure 8-81. Register 005h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 REAL OUT EN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-75. Register 005h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 REAL OUT EN R/W 0h This bit converts the complex output to real output at 2x the \noutput rate.\n0 = Complex output format\n1 = Real output format\n8.5.12.5 Register 006h (address = 006h), Decimation Filter Page\nFigure 8-82. Register 006h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 DDC MUX\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-76. Register 006h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 DDC MUX R/W 0h This bit connects the DDC to the alternate channel ADC to \nenable up to four DDCs with one ADC and completely turn off \nthe other ADC channel.\n0 = Normal operation\n1 = DDC block takes input from the alternate ADCADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n100 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.6 Register 007h (address = 007h), Decimation Filter Page\nFigure 8-83. Register 007h\n7 6 5 4 3 2 1 0\nDDC0 NCO1 LSB\nR/W-0h\nTable 8-77. Register 007h Field Descriptions\nBit Field Type Reset Description\n7-0 DDC0 NCO1 LSB R/W 0h These bits are the LSB of the NCO frequency word for NCO1 of \nDDC0 (band 1).\nThe LSB represents f S / (216), where f S is the ADC sampling \nfrequency.\n8.5.12.7 Register 008h (address = 008h), Decimation Filter Page\nFigure 8-84. Register 008h\n7 6 5 4 3 2 1 0\nDDC0 NCO1 MSB\nR/W-0h\nTable 8-78. Register 008h Field Descriptions\nBit Field Type Reset Description\n7-0 DDC0 NCO1 MSB R/W 0h These bits are the MSB of the NCO frequency word for NCO1 of \nDDC0 (band 1).\nThe LSB represents f S / (216), where f S is the ADC sampling \nfrequency.\n8.5.12.8 Register 009h (address = 009h), Decimation Filter Page\nFigure 8-85. Register 009h\n7 6 5 4 3 2 1 0\nDDC0 NCO2 LSB\nR/W-0h\nTable 8-79. Register 009h Field Descriptions\nBit Field Type Reset Description\n7-0 DDC0 NCO2 MSB R/W 0h These bits are the LSB of the NCO frequency word for NCO2 of \nDDC0 (band 1).\nThe LSB represents f S / (216), where f S is the ADC sampling \nfrequency.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 101\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.9 Register 00Ah (address = 00Ah), Decimation Filter Page\nFigure 8-86. Register 00Ah\n7 6 5 4 3 2 1 0\nDDC0 NCO2 MSB\nR/W-0h\nTable 8-80. Register 00Ah Field Descriptions\nBit Field Type Reset Description\n7-0 DDC0 NCO2 MSB R/W 0h These bits are the MSB of the NCO frequency word for NCO2 of \nDDC0 (band 1).\nThe LSB represents f S / (216), where f S is the ADC sampling \nfrequency.\n8.5.12.10 Register 00Bh (address = 00Bh), Decimation Filter Page\nFigure 8-87. Register 00Bh\n7 6 5 4 3 2 1 0\nDDC0 NCO3 LSB\nR/W-0h\nTable 8-81. Register 00Bh Field Descriptions\nBit Field Type Reset Description\n7-0 DDC0 NCO3 LSB R/W 0h These bits are the LSB of the NCO frequency word for NCO3 of \nDDC0 (band 1).\nThe LSB represents f S / (216), where f S is the ADC sampling \nfrequency.\n8.5.12.11 Register 00Ch (address = 00Ch), Decimation Filter Page\nFigure 8-88. Register 00Ch\n7 6 5 4 3 2 1 0\nDDC0 NCO3 MSB\nR/W-0h\nTable 8-82. Register 00Ch Field Descriptions\nBit Field Type Reset Description\n7-0 DDC0 NCO3 MSB R/W 0h These bits are the MSB of the NCO frequency word for NCO3 of \nDDC0 (band 1).\nThe LSB represents f S / (216), where f S is the ADC sampling \nfrequency.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n102 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.12 Register 00Dh (address = 00Dh), Decimation Filter Page\nFigure 8-89. Register 00Dh\n7 6 5 4 3 2 1 0\nDDC1 NCO4 LSB\nR/W-0h\nTable 8-83. Register 00Dh Field Descriptions\nBit Field Type Reset Description\n7-0 DDC1 NCO4 LSB R/W 0h These bits are the LSB of the NCO frequency word for NCO4 of \nDDC1 (band 2, only when dual-band mode is enabled).\nThe LSB represents f S / (216), where f S is the ADC sampling \nfrequency.\n8.5.12.13 Register 00Eh (address = 00Eh), Decimation Filter Page\nFigure 8-90. Register 00Eh\n7 6 5 4 3 2 1 0\nDDC1 NCO4 MSB\nR/W-0h\nTable 8-84. Register 00Eh Field Descriptions\nBit Field Type Reset Description\n7-0 DDC1 NCO4 MSB R/W 0h These bits are the MSB of the NCO frequency word for NCO4 of \nDDC1 (band 2, only when dual-band mode is enabled).\nThe LSB represents f S / (216), where f S is the ADC sampling \nfrequency.\n8.5.12.14 Register 00Fh (address = 00Fh), Decimation Filter Page\nFigure 8-91. Register 00Fh\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 NCO SEL PIN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-85. Register 00Fh Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 NCO SEL PIN R/W 0h This bit enables NCO selection through the GPIO pins.\n0 = NCO selection through SPI (see address 0h10)\n1 = NCO selection through GPIO pinswww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 103\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.15 Register 010h (address = 010h), Decimation Filter Page\nFigure 8-92. Register 010h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 NCO SEL\nW-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-86. Register 010h Field Descriptions\nBit Field Type Reset Description\n7-2 0 W 0h Must write 0\n1-0 NCO SEL R/W 0h These bits enable NCO selection through register setting.\n00 = NCO1 selected for DDC 1\n01 = NCO2 selected for DDC 1\n10 = NCO3 selected for DDC 1\n8.5.12.16 Register 011h (address = 011h), Decimation Filter Page\nFigure 8-93. Register 011h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 LMFC RESET MODE\nW-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-87. Register 011h Field Descriptions\nBit Field Type Reset Description\n7-2 0 W 0h Must write 0\n1-0 LMFC RESET MODE R/W 0h These bits reset the configuration for all DDCs and NCOs.\n00 = All DDCs and NCOs are reset with every LMFC RESET\n01 = Reset with first LMFC RESET after DDC start. Afterwards, \nreset only when analog clock dividers are resynchronized.\n10 = Reset with first LMFC RESET after DDC start. Afterwards, \nwhenever analog clock dividers are resynchronized, use two \nLMFC resets.\n11 = Do not use an LMFC reset at all. Reset the DDCs only \nwhen a DDC start is asserted and afterwards continue normal \noperation. Deterministic latency is not ensured.\n8.5.12.17 Register 014h (address = 014h), Decimation Filter Page\nFigure 8-94. Register 014h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 DDC0 6DB GAIN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-88. Register 014h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 DDC0 6DB GAIN R/W 0h This bit scales the output of DDC0 by 2 (6 dB) to compensate \nfor real-to-complex conversion and image suppression. This \nscaling does not apply to the high-bandwidth filter path (divide-\nby-4 and -6); see register 1Fh.\n0 = Normal operation\n1 = 6-dB digital gain is added\n8.5.12.18 Register 016h (address = 016h), Decimation Filter Page\nFigure 8-95. Register 016h\n7 6 5 4 3 2 1 0ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n104 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\nFigure 8-95. Register 016h (continued)\n0 0 0 0 0 0 0 DDC1 6DB GAIN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-89. Register 016h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 DDC1 6DB GAIN R/W 0h This bit scales the output of DDC1 by 2 (6 dB) to compensate \nfor real-to-complex conversion and image suppression. This \nscaling does not apply to the high-bandwidth filter path (divide-\nby-4 and -6); see register 1Fh.\n0 = Normal operation\n1 = 6-dB digital gain is added\n8.5.12.19 Register 01Eh (address = 01Eh), Decimation Filter Page\nFigure 8-96. Register 01Eh\n7 6 5 4 3 2 1 0\n0 DDC DET LAT 0 0 0 0\nW-0h R/W-5h W-1h W-1h W-1h W-1h\nTable 8-90. Register 01Eh Field Descriptions\nBit Field Type Reset Description\n7 0 W 0h Must write 0\n6-4 DDC DET LAT R/W 5h These bits ensure deterministic latency depending on the decimation setting \nused; see Table 8-91 .\n3-0 0 W 1h Must write 0\nTable 8-91. DDC DET LAT Bit Settings\nSETTING COMPLEX DECIMATION SETTING\n10h Divide-by-24, -32 complex\n20h Divide-by-16, -18, -20 complex\n40h Divide-by-by 6, -12 complex\n50h Divide-by-4, -8, -9, -10 complexwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 105\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.20 Register 01Fh (address = 01Fh), Decimation Filter Page\nFigure 8-97. Register 01Fh\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 WBF 6DB GAIN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-92. Register 01Fh Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 WBF 6DB GAIN R/W 0h This bit scales the output of the wide bandwidth DDC filter by 2 \n(6 dB) to compensate for real-to-complex conversion and image \nsuppression. This setting only applies to the high-bandwidth \nfilter path (divide-by-4 and -6).\n0 = Normal operation\n1 = 6-dB digital gain is added\n8.5.12.21 Register 033h-036h (address = 033h-036h), Decimation Filter Page\nFigure 8-98. Register 033h\n7 6 5 4 3 2 1 0\nCUSTOM PATTERN1[7:0]\nR/W-0h\nFigure 8-99. Register 034h\n7 6 5 4 3 2 1 0\nCUSTOM PATTERN1[15:8]\nR/W-0h\nFigure 8-100. Register 035h\n7 6 5 4 3 2 1 0\nCUSTOM PATTERN2[7:0]\nR/W-0h\nFigure 8-101. Register 036h\n7 6 5 4 3 2 1 0\nCUSTOM PATTERN2[15:8]\nR/W-0h\nTable 8-93. Register 033h-036h Field Descriptions\nBit Field Type Reset Description\n7-0 CUSTOM PATTERN R/W 0h These bits set the custom test pattern in address 33h, 34h, 35h, \nor 36h.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n106 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.22 Register 037h (address = 037h), Decimation Filter Page\nFigure 8-102. Register 037h\n7 6 5 4 3 2 1 0\nTEST PATTERN DDC1 Q-DATA TEST PATTERN DDC1 I-DATA\nW-0h W-0h W-0h W-0h R/W-0h\nTable 8-94. Register 037h Field Descriptions\nBit Field Type Reset Description\n7-4 TEST PATTERN DDC1 Q-DATA W 0h These bits select the test patten for the Q stream of the DDC1.\n0000 = Normal operation using ADC output data\n0001 = Outputs all 0s\n0010 = Outputs all 1s\n0011 = Outputs toggle pattern: output data are an alternating \nsequence of 10101010101010 and 01010101010101\n0100 = Output digital ramp: output data increment by one LSB \nevery clock cycle from code 0 to 65535\n0110 = Single pattern: output data are a custom pattern 1 (75h \nand 76h)\n0111 Double pattern: output data alternate between custom \npattern 1 and custom pattern 2\n1000 = Deskew pattern: output data are AAAAh\n1001 = SYNC pattern: output data are FFFFh\n3-0 TEST PATTERN DDC1 I-DATA R/W 0h These bits select the test patten for the I stream of the DDC1.\n0000 = Normal operation using ADC output data\n0001 = Outputs all 0s\n0010 = Outputs all 1s\n0011 = Outputs toggle pattern: output data are an alternating \nsequence of 10101010101010 and 01010101010101\n0100 = Output digital ramp: output data increment by one LSB \nevery clock cycle from code 0 to 65535\n0110 = Single pattern: output data are a custom pattern 1 (75h \nand 76h)\n0111 Double pattern: output data alternate between custom \npattern 1 and custom pattern 2\n1000 = Deskew pattern: output data are AAAAh\n1001 = SYNC pattern: output data are FFFFhwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 107\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.22.1 Register 038h (address = 038h), Decimation Filter Page\nFigure 8-103. Register 038h\n7 6 5 4 3 2 1 0\nTEST PATTERN DDC2 Q-DATA TEST PATTERN DDC2 I -DATA\nR/W-0h R/W-0h\nTable 8-95. Register 038h Field Descriptions\nBit Field Type Reset Description\n7-4 TEST PATTERN DDC2 Q-DATA W 0h These bits select the test patten for the Q stream of the DDC2.\n0000 = Normal operation using ADC output data\n0001 = Outputs all 0s\n0010 = Outputs all 1s\n0011 = Outputs toggle pattern: output data are an alternating \nsequence of 10101010101010 and 01010101010101\n0100 = Output digital ramp: output data increment by one LSB \nevery clock cycle from code 0 to 65535\n0110 = Single pattern: output data are a custom pattern 1 (75h \nand 76h)\n0111 Double pattern: output data alternate between custom \npattern 1 and custom pattern 2\n1000 = Deskew pattern: output data are AAAAh\n1001 = SYNC pattern: output data are FFFFh\n3-0 TEST PATTERN DDC2 I -DATA R/W 0h These bits select the test patten for the I stream of the DDC2.\n0000 = Normal operation using ADC output data\n0001 = Outputs all 0s\n0010 = Outputs all 1s\n0011 = Outputs toggle pattern: output data are an alternating \nsequence of 10101010101010 and 01010101010101\n0100 = Output digital ramp: output data increment by one LSB \nevery clock cycle from code 0 to 65535\n0110 = Single pattern: output data are a custom pattern 1 (75h \nand 76h)\n0111 Double pattern: output data alternate between custom \npattern 1 and custom pattern 2\n1000 = Deskew pattern: output data are AAAAh\n1001 = SYNC pattern: output data are FFFFhADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n108 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.12.22.2 Register 039h (address = 039h), Decimation Filter Page\nFigure 8-104. Register 039h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 USE COMMON TEST PATTERN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-96. Register 039h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 USE COMMON TEST PATTERN R/W 0h 0 = Each data stream sends test patterns programmed by \nbits[3:0] of register 37h.\n1 = Test patterns are individually programmed for the I and Q \nstream of each DDC using the TEST PATTERN DDCx y-DATA \nregister bits (where x = 1 or 2 and y = I or Q).\n8.5.12.23 Register 03Ah (address = 03Ah), Decimation Filter Page\nFigure 8-105. Register 03Ah\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 TEST PAT RES TP RES EN\nW-0h W-0h W-0h W-0h W-0h W-0h R/W-0h R/W-0h\nTable 8-97. Register 03Ah Field Descriptions\nBit Field Type Reset Description\n7-2 0 W 0h Must write 0\n1 TEST PAT RES R/W 0h Pulsing this bit resets the test pattern. The test pattern reset \nmust be enabled first (bit D0).\n0 = Normal operation\n1 = Reset the test pattern\n0 TP RES EN R/W 0h This bit enables the test pattern reset.\n0 = Reset disabled\n1 = Reset enabledwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 109\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13 Power Detector Page\n8.5.13.1 Register 000h (address = 000h), Power Detector Page\nFigure 8-106. Register 000h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 PKDET EN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-98. Register 000h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 PKDET EN R/W 0h This bit enables the peak power and crossing detector.\n0 = Power detector disabled\n1 = Power detector enabled\n8.5.13.2 Register 001h-002h (address = 001h-002h), Power Detector Page\nFigure 8-107. Register 001h\n7 6 5 4 3 2 1 0\nBLKPKDET [7:0]\nR/W-0h\nFigure 8-108. Register 002h\n7 6 5 4 3 2 1 0\nBLKPKDET [15:8]\nR/W-0h\nTable 8-99. Register 001h-002h Field Descriptions\nBit Field Type Reset Description\n7-0 BLKPKDET R/W 0h This register specifies the block length in terms of number of \nsamples (S`) used for peak power computation. Each sample \nS` is a peak of 8 actual ADC samples. This parameter is a 17-\nbit value directly in linear scale. In decimation mode, the block \nlength must be a multiple of a divide-by-4 or -6 complex: length \n= 5 × decimation factor.\nThe divide-by-8 to -32 complex: length = 10 × decimation factor.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n110 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13.3 Register 003h (address = 003h), Power Detector Page\nFigure 8-109. Register 003h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 BLKPKDET[16]\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-100. Register 003h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 BLKPKDET[16] R/W 0h This register specifies the block length in terms of number of \nsamples (S`) used for peak power computation. Each sample \nS` is a peak of 8 actual ADC samples. This parameter is a 17-\nbit value directly in linear scale. In decimation mode, the block \nlength must be a multiple of a divide-by-4 or -6 complex: length \n= 5 × decimation factor.\nThe divide-by-8 to -32 complex: length = 10 × decimation factor.\n8.5.13.4 Register 007h-00Ah (address = 007h-00Ah), Power Detector Page\nFigure 8-110. Register 007h\n7 6 5 4 3 2 1 0\nBLKTHHH\nR/W-0h\nFigure 8-111. Register 008h\n7 6 5 4 3 2 1 0\nBLKTHHL\nR/W-0h\nFigure 8-112. Register 009h\n7 6 5 4 3 2 1 0\nBLKTHLH\nR/W-0h\nFigure 8-113. Register 00Ah\n7 6 5 4 3 2 1 0\nBLKTHLL\nR/W-0h\nTable 8-101. Register 007h-00Ah Field Descriptions\nBit Field Type Reset Description\n7-0 BLKTHHH\nBLKTHHL\nBLKTHLH\nBLKTHLLR/W 0h These registers set the four different thresholds for the \nhysteresis function threshold values from 0 to 256 (2TH), where \n256 is equivalent to the peak amplitude.\nExample: BLKTHHH is set to –2 dBFS from peak: 10(-2 / 20) × 256 \n= 203, then set 5407h, 5C07h = CBh.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 111\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13.5 Register 00Bh-00Ch (address = 00Bh-00Ch), Power Detector Page\nFigure 8-114. Register 00Bh\n7 6 5 4 3 2 1 0\nDWELL[7:0]\nR/W-0h\nFigure 8-115. Register 00Ch\n7 6 5 4 3 2 1 0\nDWELL[15:8]\nR/W-0h\nTable 8-102. Register 00Bh-00Ch Field Descriptions\nBit Field Type Reset Description\n7-0 DWELL R/W 0h DWELL time counter.\nWhen the computed block peak crosses the upper thresholds \nBLKTHHH or BLKTHLH, the peak detector output flags are \nset. In order to be reset, the computed block peak must \nremain continuously lower than the lower threshold (BLKTHHL \nor BLKTHLL) for the period specified by the DWELL value. This \nthreshold is 16 bits, is specified in terms of f S / 8 clock cycles, \nand must be set to 0 for the crossing detector. Example: if f S = 3 \nGSPS, f S / 8 = 375 MHz, and DWELL = 0100h then the DWELL \ntime = 29 / 375 MHz = 1.36 µs.\n8.5.13.6 Register 00Dh (address = 00Dh), Power Detector Page\nFigure 8-116. Register 00Dh\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 FILT0LPSEL\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-103. Register 00Dh Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 FILT0LPSEL R/W 0h This bit selects either the block detector output or 2-bit output as \nthe input to the IIR filter.\n0 = Use the output of the high comparators (HH and HL) as the \ninput of the IIR filter\n1 = Combine the output of the high (HH and HL) and low (LH \nand LL) comparators to generate a 3-level input to the IIR filter \n(–1, 0, 1)ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n112 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13.7 Register 00Eh (address = 00Eh), Power Detector Page\nFigure 8-117. Register 00Eh\n7 6 5 4 3 2 1 0\n0 0 0 0 TIMECONST\nW-0h W-0h W-0h W-0h R/W-0h\nTable 8-104. Register 00Eh Field Descriptions\nBit Field Type Reset Description\n7-4 0 W 0h Must write 0\n3-0 TIMECONST R/W 0h These bits set the crossing detector time period for N = 0 to 15 \nas 2N × fS / 8 clock cycles. The maximum time period is 32768 × \nfS / 8 clock cycles (approximately 87 µs at 3 GSPS).\n8.5.13.8 Register 00Fh, 010h-012h, and 016h-019h (address = 00Fh, 010h-012h, and 016h-019h), Power \nDetector Page\nFigure 8-118. Register 00Fh\n7 6 5 4 3 2 1 0\nFIL0THH[7:0]\nR/W-0h\nFigure 8-119. Register 010h\n7 6 5 4 3 2 1 0\nFIL0THH[15:8]\nR/W-0h\nFigure 8-120. Register 011h\n7 6 5 4 3 2 1 0\nFIL0THL[7:0]\nR/W-0h\nFigure 8-121. Register 012h\n7 6 5 4 3 2 1 0\nFIL0THL[15:8]\nR/W-0h\nFigure 8-122. Register 016h\n7 6 5 4 3 2 1 0\nFIL1THH[7:0]\nR/W-0h\nFigure 8-123. Register 017h\n7 6 5 4 3 2 1 0\nFIL1THH[15:8]\nR/W-0h\nFigure 8-124. Register 018h\n7 6 5 4 3 2 1 0\nFIL1THL[7:0]\nR/W-0hwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 113\nProduct Folder Links: ADC32RF80  ADC32RF83\nFigure 8-125. Register 019h\n7 6 5 4 3 2 1 0\nFIL1THL[15:8]\nR/W-0h\nTable 8-105. Register 00Fh, 010h, 011h, 012h, 016h, 017h, 018h, and 019h Field Descriptions\nBit Field Type Reset Description\n7-0 FIL0THH\nFIL0THL\nFIL1THH\nFIL1THLR/W 0h Comparison thresholds for the crossing detector counter. This \nthreshold is 16 bits in 2.14 signed notation. A value of 1 (4000h) \ncorresponds to 100% crossings, a value of 0.125 (0800h) \ncorresponds to 12.5% crossings.\n8.5.13.9 Register 013h-01Ah (address = 013h-01Ah), Power Detector Page\nFigure 8-126. Register 013h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 IIR0 2BIT EN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nFigure 8-127. Register 01Ah\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 IIR1 2BIT EN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-106. Register 013h and 01Ah Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 IIR0 2BIT EN\nIIR1 2BIT ENR/W 0h This bit enables 2-bit output format of the IIR0 and IIR1 output \ncomparators.\n0 = Selects 1-bit output format\n1 = Selects 2-bit output formatADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n114 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13.10 Register 01Dh-01Eh (address = 01Dh-01Eh), Power Detector Page\nFigure 8-128. Register 01Dh\n7 6 5 4 3 2 1 0\nDWELLIIR[7:0]\nR/W-0h\nFigure 8-129. Register 01Eh\n7 6 5 4 3 2 1 0\nDWELLIIR[15:8]\nR/W-0h\nTable 8-107. Register 01Dh-01Eh Field Descriptions\nBit Field Type Reset Description\n7-0 DWELLIIR R/W 0h DWELL time counter for the IIR output comparators. When \nthe IIR filter output crosses the upper thresholds FIL0THH or \nFIL1THH, the IIR peak detector output flags are set. In order to \nbe reset, the output of the IIR filter must remain continuously \nlower than the lower threshold (FIL0THL or FIL1THL) for the \nperiod specified by the DWELLIIR value. This threshold is 16 \nbits and is specified in terms of f S / 8 clock cycles.\nExample: if f S = 3 GSPS, f S / 8 = 375 MHz, and DWELLIIR = \n0100h, then the DWELL time = 29 / 375 MHz = 1.36 µs.\n8.5.13.11 Register 020h (address = 020h), Power Detector Page\nFigure 8-130. Register 020h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 RMSDET EN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-108. Register 020h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 RMSDET EN R/W 0h This bit enables the RMS power detector.\n0 = Power detector disabled\n1 = Power detector enabledwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 115\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13.12 Register 021h (address = 021h), Power Detector Page\nFigure 8-131. Register 021h\n7 6 5 4 3 2 1 0\n0 0 0 PWRDETACCU\nW-0h W-0h W-0h R/W-0h\nTable 8-109. Register 021h Field Descriptions\nBit Field Type Reset Description\n7-5 0 W 0h Must write 0\n4-0 PWRDETACCU R/W 0h These bits program the block length to be used for RMS power \ncomputation.\nThe block length is defined in terms of f S / 8 clocks and can be \nprogrammed as 2M, where M = 0 to 16.\n8.5.13.13 Register 022h-025h (address = 022h-025h), Power Detector Page\nFigure 8-132. Register 022h\n7 6 5 4 3 2 1 0\nPWRDETH[7:0]\nR/W-0h\nFigure 8-133. Register 023h\n7 6 5 4 3 2 1 0\nPWRDETH[15:8]\nR/W-0h\nFigure 8-134. Register 024h\n7 6 5 4 3 2 1 0\nPWRDETL[7:0]\nR/W-0h\nFigure 8-135. Register 025h\n7 6 5 4 3 2 1 0\nPWRDETL[15:8]\nR/W-0h\nTable 8-110. Register 022h-025h Field Descriptions\nBit Field Type Reset Description\n7-0 PWRDETH[15:0]\nPWRDETL[15:0]R/W 0h The computed average power is compared against these high and low \nthresholds. One LSB of the thresholds represents 1 / 216.\nExample: if PWRDETH is set to –14 dBFS from peak, (10(–14 / 20))2 × 216 = \n2609, then set 5422h, 5423h, 5C22h, 5C23h = 0A31h.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n116 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13.14 Register 027h (address = 027h), Power Detector Page\nFigure 8-136. Register 027h\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 RMS 2BIT EN\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h R/W-0h\nTable 8-111. Register 027h Field Descriptions\nBit Field Type Reset Description\n7-1 0 W 0h Must write 0\n0 RMS 2BIT EN R/W 0h This bit enables 2-bit output format on the RMS output \ncomparators.\n0 = Selects 1-bit output format\n1 = Selects 2-bit output format\n8.5.13.15 Register 02Bh (address = 02Bh), Power Detector Page\nFigure 8-137. Register 02Bh\n7 6 5 4 3 2 1 0\n0 0 0 RESET AGC 0 0 0 0\nW-0h W-0h W-0h R/W-0h W-0h W-0h W-0h W-0h\nTable 8-112. Register 02Bh Field Descriptions\nBit Field Type Reset Description\n7-5 0 W 0h Must write 0\n4 RESET AGC R/W 0h After configuration, the AGC module must be reset and then \nbrought out of reset to start operation.\n0 = Clear AGC reset\n1 = Set AGC reset\nExample: set 542Bh to 10h and then to 00h.\n3-0 0 W 0h Must write 0www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 117\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13.16 Register 032h-035h (address = 032h-035h), Power Detector Page\nFigure 8-138. Register 032h\n7 6 5 4 3 2 1 0\nOUTSEL GPIO4\nR/W-0h\nFigure 8-139. Register 033h\n7 6 5 4 3 2 1 0\nOUTSEL GPIO1\nR/W-0h\nFigure 8-140. Register 034h\n7 6 5 4 3 2 1 0\nOUTSEL GPIO3\nR/W-0h\nFigure 8-141. Register 035h\n7 6 5 4 3 2 1 0\nOUTSEL GPIO2\nR/W-0h\nTable 8-113. Register 032h-035h Field Descriptions\nBit Field Type Reset Description\n7-0 OUTSEL GPIO1\nOUTSEL GPIO2\nOUTSEL GPIO3\nOUTSEL GPIO4R/W 0h These bits set the function or signal for each GPIO pin.\n0 = IIR PK DET0[0] of channel A\n1 = IIR PK DET0[1] of channel A (2-bit mode)\n2 = IIR PK DET1[0] of channel A\n3 = IIR PK DET1[1] of channel A (2-bit mode)\n4 = BLKPKDETH of channel A\n5 = BLKPKDETL of channel A\n6 = PWR Det[0] of channel A\n7 = PWR Det[1] of channel A (2-bit mode)\n8 = FOVR of channel A\n9-17 = Repeat outputs 0-8 but for channel B insteadADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n118 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n8.5.13.17 Register 037h (address = 037h), Power Detector Page\nFigure 8-142. Register 037h\n7 6 5 4 3 2 1 0\n0 0 0 0 IODIR GPIO2 IODIR GPIO3 IODIR GPIO1 IODIR GPIO4\nW-0h W-0h W-0h W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nTable 8-114. Register 037h Field Descriptions\nBit Field Type Reset Description\n7-4 0 W 0h Must write 0\n3-0 IODIRGPIO[4:1] R/W 0h These bits select the output direction for the GPIO[4:1] pins.\n0 = Input (for the NCO control)\n1 = Output (for the AGC alarm function)\n8.5.13.18 Register 038h (address = 038h), Power Detector Page\nFigure 8-143. Register 038h\n7 6 5 4 3 2 1 0\n0 0 INSEL1 0 0 INSEL0\nW-0h W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nTable 8-115. Register 038h Field Descriptions\nBit Field Type Reset Description\n7-6 0 W 0h Must write 0\n5-4 INSEL1 R/W 0h These bits select which GPIO pin is used for the INSEL1 bit.\n00 = GPIO4\n01 = GPIO1\n10 = GPIO3\n11 = GPIO2\nTable 8-116  lists the NCO selection, based on the bit settings of \nthe INSEL pins.\n3-2 0 W 0h Must write 0\n1-0 INSEL0 R/W 0h These bits select which GPIO pin is used for the INSEL0 bit.\n00 = GPIO4\n01 = GPIO1\n10 = GPIO3\n11 = GPIO2\nTable 8-116  lists the NCO selection, based on the bit settings of \nthe INSEL pins.\nTable 8-116. INSEL Bit Settings\nINSEL1 INSEL2 NCO SELECTED\n0 0 NCO1\n0 1 NCO2\n1 0 NCO3\n1 1 n/awww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 119\nProduct Folder Links: ADC32RF80  ADC32RF83\n9 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, \nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for \ndetermining suitability of components for their purposes, as well as validating and testing their design \nimplementation to confirm system functionality.\n9.1 Application Information\n9.1.1 Start-Up Sequence\nThe steps in Table 9-1  are recommended as the power-up sequence when the ADC32RF8x is in the decimation-\nby-4 complex output mode.\nTable 9-1. Initialization Sequence\nSTEP DESCRIPTION PAGE,REGISTER ADDRESS \nAND DATACOMMENT\n1 Supply all supply voltages. There \nis no required power-supply \nsequence for the 1.15 V, 1.2 V, \nand 1.9 V supplies, and can be \nsupplied in any order.— —\n2 Provide the SYSREF signal. — —\n3 Pulse a hardware reset (low-to-\nhigh-to-low) on pins 33 and 34.— —\n4 Write the register addresses \ndescribed in the\nPowerUpConfig file.Seethe files located in SBAA226 ThePower-up config file contains \nanalog trim registers that are \nrequired for best performance of \nthe ADC. Write these registers \nevery time after power up.\n5 Write the register \naddresses mentioned in the \nILConfigNyqX_ChA file, where X \nis the Nyquist zone.Seethe files located in SBAA226 Based on the signal band of \ninterest, provide the Nyquist zone \ninformation to the device.\n6 Write the register \naddresses mentioned in the \nILConfigNyqX_ChB file, where X \nis the Nyquist zone.Seethe files located in SBAA226 This step optimizes device’ \nperformance by reducing \ninterleaving mismatch errors.\n6.1 Wait for 50 ms for the device to \nestimate the interleaving errors.— —\n7 Depending upon the Nyquist \nband of operation, choose \nand write the registers \nfrom the appropriate file, \nNLConfigNyqX_ChA , where X is \nthe Nyquist zone.Seethe files located in SBAA226 Third-order nonlinearity of the \ndevice is optimized by this step \nfor channel A.\n7.1 Depending upon the Nyquist \nband of operation, choose \nand write the registers \nfrom the appropriate file, \nNLConfigNyqX_ChB , where X is \nthe Nyquist zone.Seethe files located in SBAA226 Third-order nonlinearity of the \ndevice is optimized by this step \nfor channel B.\n8 Configure the JESD interface \nand DDC block by writing \nthe registers mentioned in the \nDDCConfig file.Seethe files located in SBAA226 Determine the DDC and JESD \ninterface LMFS options. Program \nthese options in this step.ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n120 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n9.1.2 Hardware Reset\nTiming information for the hardware reset is shown in Figure 9-1  and Table 9-2 .\nPower Supplies\nRESET\nSENt1\nt2 t3\nFigure 9-1. Hardware Reset Timing Diagram\nTable 9-2. Hardware Reset Timing Information\nMIN TYP MAX UNIT\nt1 Power-on delay from power-up to active high RESET pulse 1 ms\nt2 Reset pulse duration: active high RESET pulse duration 1 µs\nt3 Register write delay from RESET disable to SEN active 100 nswww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 121\nProduct Folder Links: ADC32RF80  ADC32RF83\n9.1.3 SNR and Clock Jitter\nThe signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, \nand jitter, as shown in Equation 5 . The quantization noise is typically not noticeable in pipeline converters and is \n84 dB for a 14-bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the \nSNR for higher input frequencies.\nQuantization Noise Thermal Noise Jitter2 2 2SNR SNR SNR\n20 20 20 SNRADC dBc 20log 10 10 10\x10 \x10 \x10§ · § · § · ¨ ¸ ¨ ¸ ¨ ¸  \x10 \x0e \x0eª º ¬ ¼ ¨ ¸ ¨ ¸ ¨ ¸ © ¹ © ¹ © ¹\n(5)\nThe SNR limitation resulting from sample clock jitter can be calculated by Equation 6 :\n\x0b \x0c Jitter IN Jitter SNR dBc 20log 2 f t  \x10 Su uª º ¬ ¼ \n(6)\nThe total clock jitter (T Jitter) has two components: the internal aperture jitter (90 f S) is set by the noise of the clock \ninput buffer and the external clock jitter. T Jitter can be calculated by Equation 7 :\n\x0b \x0c \x0b \x0c2 2 \nJitter Jitter Ext _ Clock _Input Aperture_ ADCt t , t \x0e \n(7)\nExternal clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-\npass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.\nThe ADC32RF8x has a thermal noise of approximately 63 dBFS and an internal aperture jitter of 90 f S. The \nSNR, depending on the amount of external jitter for different input frequencies, is shown in Figure 9-2 .\nInput Frequency (MHz)SNR (dBFS)\n10 100 1000 5000525354555657585960616263\nD04835 fs\n50 fs\n100 fs\n150 fs\n200 fs\nFigure 9-2. ADC SNR vs. Input Frequency and External Clock JitterADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n122 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n9.1.3.1 External Clock Phase Noise Consideration\nExternal clock jitter can be calculated by integrating the phase noise of the clock source out to approximately \ntwo times of the ADC sampling rate (2 × f S), as shown in Figure 9-3 . In order to maximize the ADC SNR, an \nexternal band-pass filter is recommended to be used on the clock input. This filter reduces the jitter contribution \nfrom the broadband clock phase noise floor by effectively reducing the integration bandwidth to the pass band of \nthe band-pass filter. This method is suitable when estimating the overall ADC SNR resulting from clock jitter at a \ncertain input frequency.\n2 u\x03fSfminIntegration Bandwidth\nFrequency OffsetClock Phase Noise\nFigure 9-3. Integration Bandwidth for Extracting Jitter from Clock Phase Noise\nHowever, when estimating the affect of a nearby blocker (such as a strong in-band interferer to the sensitivity, \nthe phase noise information can be used directly to estimate the noise budget contribution at a certain offset \nfrequency, as shown in Figure 9-4 .\nADC Noise FloorInband Blocker\nClock Phase Noise\nModulated Onto the Blocker\nWanted Signal\nFigure 9-4. Small Wanted Signal in Presence of Interferer\nAt the sampling instant, the phase noise profile of the clock source convolves with the input signal (for example, \nthe small wanted signal and the strong interferer merge together). If the power of the clock phase noise in the \nsignal band of interest is too large, the wanted signal cannot not be recovered.\nThe resulting equivalent phase noise at the ADC input is also dependent on the sampling rate of the ADC and \nfrequency of the input signal. The ADC sampling rate scales the clock phase noise, as shown in Equation 8 .\n\x0b \x0c \x0b \x0cS\nNSD CLK\nINfADC dBc / Hz PN dBc / Hz 20 logf§ ·  \x10 u ¨ ¸ \n© ¹ \n(8)\nUsing this information, the noise contribution resulting from the phase noise profile of the ADC sampling clock \ncan be calculated.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 123\nProduct Folder Links: ADC32RF80  ADC32RF83\n9.1.4 Power Consumption in Different Modes\nThe ADC32RF8x consumes approximately 6.6 W of power when both channels are active with a divide-by-4 \ncomplex output. When different DDC options are used, the power consumption on the DVDD supply changes \nby a small amount but remains unaffected on other supplies. In the applications requiring just one channel \nto be active, channel A must be chosen as the active channel and channel B can be powered down. Power \nconsumption reduces to approximately 4 W in single-channel operation with a divide-by-4 option at a 2949.12-\nMSPS device clock rate.\nTable 9-3  shows power consumption in different DDC modes for dual-channel and single-channel operation.\nTable 9-3. Power Consumption in Different DDC Modes (Sampling Clock Frequency, f S = 3 GSPS)\nDECIMATION \nOPTIONACTIVE\nCHANNELACTIVE DDC AVDD19 (mA) AVDD (mA) DVDD (mA)TOTAL POWER \n(mW)\nDivide-by-4 Channels A, B Single 1777 970 1785 6545\nDivide-by-8 Channels A, B Dual 1777 973 1960 6749\nDivide-by-8 Channels A, B Single 1777 973 1730 6485\nDivide-by-16 Channels A, B Dual 1777 972 1971 6761\nDivide-by-16 Channels A, B Single 1777 972 1705 6455\nDivide-by-24 Channels A, B Dual 1771 975 1938 6715\nDivide-by-24 Channels A, B Single 1771 972 1667 6400\nDivide-by-32 Channels A, B Dual 1768 972 1835 6587\nDivide-by-32 Channels A, B Single 1768 970 1574 6285\nDivide-by-4 Channel A Single 961 796 1096 4002\nDivide-by-8 Channel A Dual 961 790 1168 4078\nDivide-by-8 Channel A Single 961 786 1047 3934\nDivide-by-16 Channel A Dual 961 789 1172 4081\nDivide-by-16 Channel A Single 961 786 1045 3932\nDivide-by-24 Channel A Dual 958 785 1155 4051\nDivide-by-24 Channel A Single 958 787 1016 3894\nDivide-by-32 Channel A Dual 956 788 1104 3992\nDivide-by-32 Channel A Single 956 786 978 3845ADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n124 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n9.1.5 Using DC Coupling in the ADC32RF8x\nThe ADC32RF8x can be used in dc-coupling applications. However, the following points must be considered \nwhen designing the system:\n1.Ensure that the correct common-mode voltage is used at the ADC analog inputs.\nThe analog inputs are internally self-biased to V CM through approximately a 33-Ω resistor. The internal \nbiasing resistors also function as a termination resistor. However, if a different termination is required, the \nexternal resistor R TERM  can be differentially placed between the analog inputs, as shown in Figure 9-5 . The \namplifier V OCM pin is recommended to be driven from the CM pin of the ADC to help the amplifier output \ncommon-mode voltage track the required common-mode voltage of the ADC.\nINxP\nINxM\nCMDriving Amp\nVOCMRS / 2\nRS / 2ADC32RF80\nDigital\nOUTP\nOUTMADC\nJESD\n204B\nInterfaceDigital \nOuputLow-Pass \nFilterRTERM\nCopyright © 2016, Texas Instruments IncorporatedInterleaving \nEngineDDC \nBlockOffset \nCorrector\nRDC / 2VCMRCM(1)RDC/2(2)\nA. Set the INCR CM IMPEDANCE bit to increase the RCM from 0 Ω to > 5000 Ω.\nB. RDC is approximately 65 Ω.\nFigure 9-5. The ADC32RF8x in a DC-Coupling Application\n2.Ensure that the correct SPI settings are written to the ADC.\nAs shown in Figure 9-6 , the ADC32RF8x has a digital block that estimates and corrects the offset mismatch \namong four interleaving ADC cores for a given channel.\n+\nEstimator+\n±\nFreeze \nCorrectionDisable \nCorrectionData In Data OutOffset Corrector\nFigure 9-6. Offset Corrector in the ADC32RF8x\nThe offset corrector block nullifies dc, f S / 8, f S / 4, 3 f S / 8, and f S / 2. The resulting spectrum becomes \nfree from static spurs at these frequencies. The corrector continuously processes the data coming from the \ninterleaving ADC cores and cannot distinguish if the tone at these frequencies is part of signal or if the tone \noriginated from a mismatch among the interleaving ADC cores. Thus, in applications where the signal is \npresent at these frequencies, the offset corrector block can be bypassed.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 125\nProduct Folder Links: ADC32RF80  ADC32RF83\n9.1.5.1 Bypassing the Offset Corrector Block\nWhen the offset corrector is bypassed, offset mismatch among interleaving ADC cores appears in the ADC \noutput spectrum. To correct the effects of mismatch, place the ADC in an idle channel state (no signal at the \nADC inputs) and the corrector must be allowed to run for some time to estimate the mismatch, then the corrector \nis frozen so that the last estimated value is held. Required register writes are provided in Table 9-4 .\nTable 9-4. Freezing and Bypassing the Offset Corrector Block\nSTEP REGISTER WRITE COMMENT\nSTEPS FOR FREEZING THE CORRECTOR BLOCK\n1 — Signal source is turned off. The device detects an idle channel at its input.\n2 — Wait for at least 0.4 ms for the corrector to estimate the internal offset\n3Address 4001h, value 00h\nSelect Offset Corr Page Channel AAddress 4002h, value 00h\nAddress 4003h, value 00h\nAddress 4004h, value 61h\nAddress 6068h, value C2h Freeze the corrector for channel A\nAddress 4003h, value 01h Select Offset Corr Page Channel B\nAddress 6068h, value C2h Freeze the corrector for channel B\n4 — Signal source can now be turned on\nSTEPS FOR BYPASSING THE CORRECTOR BLOCK\n1Address 4001h, value 00h\n— Address 4002h, value 00h\nAddress 4003h, value 00h\nAddress 4004h, value 61h Select Offset Corr Page Channel A\nAddress 6068h, value 46h Disable the corrector for channel A\nAddress 4003h, value 01h Select Offset Corr Page Channel B\nAddress 6068h, value 46h Disable the corrector for channel B\n9.1.5.1.1 Effect of Temperature\nFigure 9-7  and Figure 9-8  show the behavior of nf S / 8 tones with respect to temperature when the offset \ncorrector block is frozen or disabled.\nTemperature (°C)Spurs (dBFS)\n-40 -15 10 35 60 85-100-90-80-70-60-50-40\nAverage of f S/8\nAverage of 3f S/8\nAverage of f S/4\nFigure 9-7. Offset Corrector Block Frozen at Room \nTemperature\nTemperature (°C)Spurs (dBFS)\n-40 -15 10 35 60 85-100-90-80-70-60-50-40-30-20\nAverage of f S/4\nAverage of f S/8\nAverage of 3f S/8Figure 9-8. Offset Corrector Block DisabledADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n126 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n9.2 Typical Application\nThe ADC32RF8x is designed for wideband receiver applications demanding high dynamic range over a large \ninput frequency range. A typical schematic for an ac-coupled receiver is shown in Figure 9-9 .\nDecoupling capacitors with low ESL are recommended to be placed as close as possible at the pins indicated in \nFigure 9-9 . Additional capacitors can be placed on the remaining power pins.\nMatching Network100-\r\x03\x03Differential\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n32\n33\n34\n52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 3772\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57DB1P\nGNDDB1MDB2M\nGPIO3\nVCM\nAVDD19GNDDB3M\nGNDDA0P\nDA1MAVDDSENSDIN\nSCLK\nAVDDDVDD\nAVDD19\nAVDDAVDDSDOUT\nADC32RF80\nGND PAD (backside)GND GND RESETDVDDDA1PDA0MGPIO4DVDD\nPDNDVDD DVDD AVDD AVDD19 AVDD AVDD INAP INAM AVDD19AVDD AVDD GNDSYSREFMSYSREFPGNDAVDD19GNDCLKINMCLKINPGNDAVDDGPIO1\nGPIO2\nDB0MDB0PDVDDDB2P\nDB3P\nGND\nDVDD\nAVDD19INBMINBP\n17 18AVDD\nGND\n36SYNCBMSYNCBP\n54 53DA3M DA3P56\n55DA2PDA2M3510 nF\nGND10 nF10 k\rDVDD\n10 nF\n10 nF\n10 nF\n10 nF\n10 nF\n10 nF\n10 nF100-\r\x03\x03DifferentialLow Jitter Clock \nGenerator10 nFAVDD\n0.1 \x1dF0.1 \x1dF0.1 \x1dF0.1 \x1dF0.1 \x1dFDVDD\nDVDD\n0.1 \x1dF\nGNDDVDD\n10 nF\nGNDDVDD0.1 \x1dFGND\n0.1 \x1dF\nAVDD0.1 \x1dF\nDVDD\n0.1 \x1dFGNDAVDD19AVDD\n0.1 \x1dFAVDD19AVDDAVDD19AVDD190.1 \x1dFDriver\n0.1 \x1dF DriverAVDD19\nDVDDMatching Network\nMatching \nNetworkSPI Master\nFPGAAVDD\nDVDD0.1 \x1dF\nCopyright © 2016, Texas Instruments IncorporatedAVDD19\n0.1 \x1dF \nFigure 9-9. Typical Application Implementation Diagramwww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 127\nProduct Folder Links: ADC32RF80  ADC32RF83\n9.2.1 Design Requirements\n9.2.1.1 Transformer-Coupled Circuits\nTypical applications involving transformer-coupled circuits are discussed in this section. To ensure good \namplitude and phase balance at the analog inputs, transformers (such as TC1-1-13 and TC1-1-43) can be \nused from the dc to 1000-MHz range and from the 1000-MHz to 4-GHz range of input frequencies, respectively. \nWhen designing the driving circuits, the ADC input impedance (or SDD11) must be considered.\nBy using the simple drive circuit of Figure 9-10 , uniform performance can be obtained over a wide frequency \nrange. The buffers present at the analog inputs of the device help isolate the external drive source from the \nswitching currents of the sampling circuit.\nCHx_INP\nCHx_INM\n1:15 \r\n(Optional) 0.1 \x1dF\n1:15 \r\n(Optional)0.1 \x1dF\n0.1 \x1dF\nTI DeviceT2 T1\nCINRIN\nCopyright © 2016, Texas Instruments Incorporated\nFigure 9-10. Input Drive Circuit\n9.2.2 Detailed Design Procedure\nFor optimum performance, the analog inputs must be driven differentially. This architecture improves common-\nmode noise immunity and even-order harmonic rejection. A small resistor (5 Ω to 10 Ω) in series with each input \npin is recommended to damp out ringing caused by package parasitics, as shown in Figure 9-10 .\n9.2.3 Application Curves\nFigure 9-11  and Figure 9-12  show the typical performance at 100 MHz and 1780 MHz, respectively.\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD001\nSNR = 61.8 dBFS, SINAD = 61.2 dBFS, HD2 = 71 dBc, HD3 \n= 75 dBc, SFDR = 71 dBc, THD = 68 dBc, IL spur = 77 dBc, \nworst spur = 73 dBc\nFigure 9-11. FFT for 100-MHz Input Frequency\nInput Frequency (MHz)Amplitude (dBFS)\n0 300 600 900 1200 1500-110-100-90-80-70-60-50-40-30-20-100\nD003SNR = 57.9 dBFS, SINAD = 57.1 dBFS, HD2 = 63 dBc, HD3 \n= 66 dBc, SFDR = 63 dBc, THD = 60 dBc, IL spur = 79 dBc, \nworst spur = 77 dBc\nFigure 9-12. FFT for 1780-MHz Input FrequencyADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n128 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n10 Power Supply Recommendations\nThe DVDD power supply (1.15 V) must be stable before ramping up the AVDD19 supply (1.9 V), as shown \nin Figure 10-1 . The AVDD supply (1.15 V) can come up in any order during the power sequence. The power \nsupplies can ramp up at any rate and there is no hard requirement for the time delay between DVDD (1.15 V) \nramping up to AVDD (1.9 V) ramping up (which can be in orders of microseconds but is recommended to be a \nfew milliseconds).\nAVDD \n(1.15 V)\nDVDD \n(1.15 V)\nAVDD19 \n(1.9 V)\nFigure 10-1. Power Sequencing for the ADC32RF8x Family of Deviceswww.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 129\nProduct Folder Links: ADC32RF80  ADC32RF83\n11 Layout\n11.1 Layout Guidelines\nThe device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. \nA layout diagram of the EVM top layer is provided in Figure 11-1 . The ADC32RF45/RF80 EVM Quick Startup \nGuide  provides a complete layout of the EVM. Some important points to remember during board layout are:\n•Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package \nlevel. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as shown \nin the reference layout of Figure 11-1  as much as possible.\n•In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to \nminimize coupling. This configuration is also maintained on the reference layout of Figure 11-1  as much as \npossible.\n•Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output \ntraces must not be kept parallel to the analog input traces because this configuration can result in coupling \nfrom the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver \n[such as field-programmable gate arrays (FPGAs) or application-specific integrated circuits (ASICs)] must be \nmatched in length to avoid skew among outputs.\n•At each power-supply pin (AVDD, DVDD, or AVDD19), keep a 0.1-µF decoupling capacitor close to the \ndevice. A separate decoupling capacitor group consisting of a parallel combination of 10-µF, 1-µF, and 0.1-µF \ncapacitors can be kept close to the supply source.\n11.2 Layout Example\nFigure 11-1. ADC32RF8xEVM LayoutADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021 www.ti.com\n130 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: ADC32RF80  ADC32RF83\n12 Device and Documentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nFor related documentation see the following:\n•ADC32RF45/RF80 EVM Quick Startup Guide\n•Configuration Files for the ADC32RF45\n12.2 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on \nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For \nchange details, review the revision history included in any revised document.\n12.3 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight \nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do \nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n12.4 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled \nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may \nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published \nspecifications.\n12.6 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n13 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most \ncurrent data available for the designated devices. This data is subject to change without notice and revision of \nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.www.ti.comADC32RF80, ADC32RF83\nSBAS774B – MAY 2016 – REVISED DECEMBER 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 131\nProduct Folder Links: ADC32RF80  ADC32RF83\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADC32RF80IRMPR ACTIVE VQFN RMP 721500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 AZ32RF80Samples\nADC32RF80IRMPT ACTIVE VQFN RMP 72250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 AZ32RF80Samples\nADC32RF80IRRHR ACTIVE VQFN RRH 721500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 AZ32RF80Samples\nADC32RF80IRRHT ACTIVE VQFN RRH 72250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 AZ32RF80Samples\nADC32RF83IRMPR ACTIVE VQFN RMP 721500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 AZ32RF83Samples\nADC32RF83IRMPT ACTIVE VQFN RMP 72250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 AZ32RF83Samples\nADC32RF83IRRHR ACTIVE VQFN RRH 721500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 AZ32RF83Samples\nADC32RF83IRRHT ACTIVE VQFN RRH 72250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 AZ32RF83Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Oct-2022\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Oct-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADC32RF80IRMPR VQFN RMP 721500 330.0 24.410.2510.252.2516.024.0 Q2\nADC32RF80IRRHR VQFN RRH 721500 330.0 24.410.2510.252.2516.024.0 Q2\nADC32RF83IRMPR VQFN RMP 721500 330.0 24.410.2510.252.2516.024.0 Q2\nADC32RF83IRRHR VQFN RRH 721500 330.0 24.410.2510.252.2516.024.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Oct-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADC32RF80IRMPR VQFN RMP 721500 350.0 350.0 43.0\nADC32RF80IRRHR VQFN RRH 721500 350.0 350.0 43.0\nADC32RF83IRMPR VQFN RMP 721500 350.0 350.0 43.0\nADC32RF83IRRHR VQFN RRH 721500 350.0 350.0 43.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nCPIN 1 ID\n 8.5 0.10.9 MAX0.05\n0.00\n4X\n8.5\n72X 0.300.18 68X 0.5\n72X 0.50.34X (45\nX0.42)B10.19.9 A\n10.19.9\n(0.2)\n4221047/B   02/2014VQFN - 0.9 mm max height RMP0072A\nVQFN\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.543736 19\n18\n1\n72 55\n0.1 CB A\n0.05 CPIN 1 ID(R0.2)SYMM\nSYMM0.08 CSEATING PLANESCALE  1.700\nwww.ti.comEXAMPLE BOARD LAYOUT\n72X (0.6)\n72X (0.24)( 8.5)\n(9.8)68X (0.5)(0.25) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND( ) TYP\nVIA0.2(9.8)\n(1.315) TYP\n(1.315) TYP\n4221047/B   02/2014VQFN - 0.9 mm max height RMP0072A\nVQFN\nSYMMSYMM\nSEE DETAILS\nLAND  PATTERN EXAMPLE\nSCALE:8X1\n18\n19 36375455 72\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report    in literature No. SLUA271 (www.ti.com/lit/slua271).  METAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASKOPENING\nMETAL\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(9.8)\n72X (0.6)\n72X (0.24)\n(0.25) TYP\n68X (0.5)\n36X ( 1.115)(1.315) TYP\n(1.315)\nTYP\n(9.8)(1.315)\nTYP\n(1.315) TYP( ) TYP\nVIA0.2\n4221047/B   02/2014VQFN - 0.9 mm max height RMP0072A\nVQFN\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMM\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n62% PRINTED SOLDER COVERAGE BY AREA\nSCALE:8X1\n18\n19 36375455 72\nwww.ti.comPACKAGE OUTLINE\nC10.1\n9.9\n10.19.9\n1.00.8\n0.050.00\n2X 8.5\n68X 0.52X 8.5\n72X 0.50.372X 0.30.28.5 0.1(0.2) TYPVQFN - 1 mm max height RRH0072A\nPLASTIC QUAD FLATPACK - NO LEAD\n4224461/A   08/20180.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMMEXPOSED\nTHERMAL PAD\nSYMM\n11819 36\n37\n54\n55 7273SCALE  1.500\nA B\nwww.ti.comEXAMPLE BOARD LAYOUT\n68X (0.5)\n(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND72X (0.6)\n72X (0.25)\n(9.8)(9.8)(8.5)\n(0.2) TYP\nVIA\n(0.57) TYP (1.14)\nTYP\n(4) TYP(0.57) TYP(1.14) TYP(4) TYPVQFN - 1 mm max height RRH0072A\nPLASTIC QUAD FLATPACK - NO LEAD\n4224461/A   08/2018\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSEE SOLDER MASKDETAIL\n1\n18\n19 36375455 72\n73\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n72X (0.6)\n72X (0.25)\n68X (0.5)\n(9.8)(9.8)\n49X (0.94)\n49X (0.94)(R0.05) TYP\n(3.42)(1.14)\nTYP(3.42)\n(1.14) TYPVQFN - 1 mm max height RRH0072A\nPLASTIC QUAD FLATPACK - NO LEAD\n4224461/A   08/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 10X\n \nEXPOSED PAD 73\n60% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM 1\n18\n19 36375455 72\n73\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Technical Summary of ADC32RF83IRMPR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - AVDD19: 1.8V to 2.0V
  - AVDD: 1.1V to 1.25V
  - DVDD: 1.1V to 1.2V

- **Current Ratings:**
  - Power Dissipation: 6.54W (at 3 GSPS, dual-channel operation)
  - AVDD19 Supply Current: 1777 mA (typical)
  - AVDD Supply Current: 970 mA (typical)
  - DVDD Supply Current: 1785 mA (typical)

- **Power Consumption:**
  - Total Power: 6545 mW (dual-channel, divide-by-4 complex output)
  - Single-channel operation reduces power consumption to approximately 4W.

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 72-Pin VQFN (10 mm × 10 mm)

- **Special Features:**
  - 14-bit resolution, dual-channel, 3-GSPS ADC
  - Supports RF input frequencies up to 4.0 GHz
  - On-chip digital down-converters (up to 4 DDCs)
  - JESD204B interface with deterministic latency
  - Programmable on-chip power detectors for AGC support
  - Input clamp for overvoltage protection
  - Input full-scale: 1.35 V PP

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

#### Description:
The **ADC32RF83** is a high-performance, dual-channel analog-to-digital converter (ADC) designed for telecom applications. It features a 14-bit resolution and operates at a sampling rate of up to 3 GSPS. The device is optimized for RF input signals, supporting frequencies up to 4 GHz, making it suitable for high-frequency applications such as telecommunications and signal processing.

#### Typical Applications:
- **Telecommunications Receivers:** Used in base stations and RF repeaters to digitize high-frequency signals.
- **Multi-Carrier GSM Cellular Infrastructure:** Ideal for applications requiring high dynamic range and low noise.
- **Digital Pre-Distortion (DPD) Observation Receivers:** Utilized in systems that require feedback for linearization of RF amplifiers.
- **Backhaul Receivers:** Employed in communication links that connect base stations to the core network.
- **Distributed Antenna Systems:** Used in systems that enhance cellular coverage in large areas.

The ADC32RF83 is particularly beneficial in applications where high signal integrity and low noise performance are critical, such as in modern wireless communication systems.