[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamIndex/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 284
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamIndex/dut.sv
n<> u<283> t<Top_level_rule> c<1> l<2:1> el<26:1>
  n<> u<1> t<Null_rule> p<283> s<282> l<2:1> el<2:1>
  n<> u<282> t<Source_text> p<283> c<50> l<2:1> el<23:10>
    n<> u<50> t<Description> p<282> c<49> s<188> l<2:1> el<9:10>
      n<> u<49> t<Module_declaration> p<50> c<5> l<2:1> el<9:10>
        n<> u<5> t<Module_nonansi_header> p<49> c<2> s<19> l<2:1> el<2:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<2:1> el<2:7>
          n<top> u<3> t<StringConst> p<5> s<4> l<2:8> el<2:11>
          n<> u<4> t<List_of_ports> p<5> l<2:12> el<2:14>
        n<> u<19> t<Module_item> p<49> c<18> s<27> l<3:1> el<3:28>
          n<> u<18> t<Non_port_module_item> p<19> c<17> l<3:1> el<3:28>
            n<> u<17> t<Module_or_generate_item> p<18> c<16> l<3:1> el<3:28>
              n<> u<16> t<Module_common_item> p<17> c<15> l<3:1> el<3:28>
                n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<3:1> el<3:28>
                  n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<3:1> el<3:28>
                    n<> u<13> t<Parameter_declaration> p<14> c<12> l<3:1> el<3:27>
                      n<> u<12> t<TYPE> p<13> s<11> l<3:11> el<3:15>
                      n<> u<11> t<List_of_param_assignments> p<13> c<10> l<3:16> el<3:27>
                        n<> u<10> t<Param_assignment> p<11> c<6> l<3:16> el<3:27>
                          n<TPTOP> u<6> t<StringConst> p<10> s<9> l<3:16> el<3:21>
                          n<> u<9> t<Constant_param_expression> p<10> c<8> l<3:24> el<3:27>
                            n<> u<8> t<Data_type> p<9> c<7> l<3:24> el<3:27>
                              n<> u<7> t<IntegerAtomType_Int> p<8> l<3:24> el<3:27>
        n<> u<27> t<Module_item> p<49> c<26> s<47> l<5:2> el<5:16>
          n<> u<26> t<Port_declaration> p<27> c<25> l<5:2> el<5:15>
            n<> u<25> t<Interface_port_declaration> p<26> c<21> l<5:2> el<5:15>
              n<TPTOP> u<21> t<Interface_identifier> p<25> c<20> s<24> l<5:2> el<5:7>
                n<TPTOP> u<20> t<StringConst> p<21> l<5:2> el<5:7>
              n<> u<24> t<List_of_interface_identifiers> p<25> c<23> l<5:8> el<5:15>
                n<DATATOP> u<23> t<Interface_identifier> p<24> c<22> l<5:8> el<5:15>
                  n<DATATOP> u<22> t<StringConst> p<23> l<5:8> el<5:15>
        n<> u<47> t<Module_item> p<49> c<46> s<48> l<7:3> el<7:27>
          n<> u<46> t<Non_port_module_item> p<47> c<45> l<7:3> el<7:27>
            n<> u<45> t<Module_or_generate_item> p<46> c<44> l<7:3> el<7:27>
              n<> u<44> t<Module_instantiation> p<45> c<28> l<7:3> el<7:27>
                n<mid> u<28> t<StringConst> p<44> s<38> l<7:3> el<7:6>
                n<> u<38> t<Parameter_value_assignment> p<44> c<37> s<43> l<7:7> el<7:21>
                  n<> u<37> t<List_of_parameter_assignments> p<38> c<36> l<7:9> el<7:20>
                    n<> u<36> t<Named_parameter_assignment> p<37> c<29> l<7:9> el<7:20>
                      n<TP0> u<29> t<StringConst> p<36> s<35> l<7:10> el<7:13>
                      n<> u<35> t<Param_expression> p<36> c<34> l<7:14> el<7:19>
                        n<> u<34> t<Mintypmax_expression> p<35> c<33> l<7:14> el<7:19>
                          n<> u<33> t<Expression> p<34> c<32> l<7:14> el<7:19>
                            n<> u<32> t<Primary> p<33> c<31> l<7:14> el<7:19>
                              n<> u<31> t<Primary_literal> p<32> c<30> l<7:14> el<7:19>
                                n<TPTOP> u<30> t<StringConst> p<31> l<7:14> el<7:19>
                n<> u<43> t<Hierarchical_instance> p<44> c<40> l<7:22> el<7:26>
                  n<> u<40> t<Name_of_instance> p<43> c<39> s<42> l<7:22> el<7:24>
                    n<u0> u<39> t<StringConst> p<40> l<7:22> el<7:24>
                  n<> u<42> t<List_of_port_connections> p<43> c<41> l<7:25> el<7:25>
                    n<> u<41> t<Ordered_port_connection> p<42> l<7:25> el<7:25>
        n<> u<48> t<ENDMODULE> p<49> l<9:1> el<9:10>
    n<> u<188> t<Description> p<282> c<187> s<281> l<11:1> el<17:10>
      n<> u<187> t<Module_declaration> p<188> c<64> l<11:1> el<17:10>
        n<> u<64> t<Module_nonansi_header> p<187> c<51> s<72> l<11:1> el<11:45>
          n<module> u<51> t<Module_keyword> p<64> s<52> l<11:1> el<11:7>
          n<mid> u<52> t<StringConst> p<64> s<62> l<11:8> el<11:11>
          n<> u<62> t<Parameter_port_list> p<64> c<61> s<63> l<11:12> el<11:41>
            n<> u<61> t<Parameter_port_declaration> p<62> c<60> l<11:14> el<11:40>
              n<> u<60> t<Parameter_declaration> p<61> c<59> l<11:14> el<11:40>
                n<> u<59> t<TYPE> p<60> s<58> l<11:24> el<11:28>
                n<> u<58> t<List_of_param_assignments> p<60> c<57> l<11:29> el<11:40>
                  n<> u<57> t<Param_assignment> p<58> c<53> l<11:29> el<11:40>
                    n<TP0> u<53> t<StringConst> p<57> s<56> l<11:29> el<11:32>
                    n<> u<56> t<Constant_param_expression> p<57> c<55> l<11:35> el<11:40>
                      n<> u<55> t<Data_type> p<56> c<54> l<11:35> el<11:40>
                        n<> u<54> t<IntVec_TypeLogic> p<55> l<11:35> el<11:40>
          n<> u<63> t<List_of_ports> p<64> l<11:42> el<11:44>
        n<> u<72> t<Module_item> p<187> c<71> s<92> l<12:2> el<12:12>
          n<> u<71> t<Port_declaration> p<72> c<70> l<12:2> el<12:11>
            n<> u<70> t<Interface_port_declaration> p<71> c<66> l<12:2> el<12:11>
              n<TP0> u<66> t<Interface_identifier> p<70> c<65> s<69> l<12:2> el<12:5>
                n<TP0> u<65> t<StringConst> p<66> l<12:2> el<12:5>
              n<> u<69> t<List_of_interface_identifiers> p<70> c<68> l<12:6> el<12:11>
                n<DATA0> u<68> t<Interface_identifier> p<69> c<67> l<12:6> el<12:11>
                  n<DATA0> u<67> t<StringConst> p<68> l<12:6> el<12:11>
        n<> u<92> t<Module_item> p<187> c<91> s<117> l<13:2> el<13:27>
          n<> u<91> t<Non_port_module_item> p<92> c<90> l<13:2> el<13:27>
            n<> u<90> t<Module_or_generate_item> p<91> c<89> l<13:2> el<13:27>
              n<> u<89> t<Module_instantiation> p<90> c<73> l<13:2> el<13:27>
                n<bottom> u<73> t<StringConst> p<89> s<83> l<13:2> el<13:8>
                n<> u<83> t<Parameter_value_assignment> p<89> c<82> s<88> l<13:9> el<13:21>
                  n<> u<82> t<List_of_parameter_assignments> p<83> c<81> l<13:11> el<13:20>
                    n<> u<81> t<Named_parameter_assignment> p<82> c<74> l<13:11> el<13:20>
                      n<TP1> u<74> t<StringConst> p<81> s<80> l<13:12> el<13:15>
                      n<> u<80> t<Param_expression> p<81> c<79> l<13:16> el<13:19>
                        n<> u<79> t<Mintypmax_expression> p<80> c<78> l<13:16> el<13:19>
                          n<> u<78> t<Expression> p<79> c<77> l<13:16> el<13:19>
                            n<> u<77> t<Primary> p<78> c<76> l<13:16> el<13:19>
                              n<> u<76> t<Primary_literal> p<77> c<75> l<13:16> el<13:19>
                                n<TP0> u<75> t<StringConst> p<76> l<13:16> el<13:19>
                n<> u<88> t<Hierarchical_instance> p<89> c<85> l<13:22> el<13:26>
                  n<> u<85> t<Name_of_instance> p<88> c<84> s<87> l<13:22> el<13:24>
                    n<u1> u<84> t<StringConst> p<85> l<13:22> el<13:24>
                  n<> u<87> t<List_of_port_connections> p<88> c<86> l<13:25> el<13:25>
                    n<> u<86> t<Ordered_port_connection> p<87> l<13:25> el<13:25>
        n<> u<117> t<Module_item> p<187> c<116> s<151> l<14:2> el<14:38>
          n<> u<116> t<Non_port_module_item> p<117> c<115> l<14:2> el<14:38>
            n<> u<115> t<Module_or_generate_item> p<116> c<114> l<14:2> el<14:38>
              n<> u<114> t<Module_instantiation> p<115> c<93> l<14:2> el<14:38>
                n<bottom> u<93> t<StringConst> p<114> s<108> l<14:2> el<14:8>
                n<> u<108> t<Parameter_value_assignment> p<114> c<107> s<113> l<14:9> el<14:32>
                  n<> u<107> t<List_of_parameter_assignments> p<108> c<98> l<14:11> el<14:31>
                    n<> u<98> t<Named_parameter_assignment> p<107> c<94> s<106> l<14:11> el<14:20>
                      n<TP1> u<94> t<StringConst> p<98> s<97> l<14:12> el<14:15>
                      n<> u<97> t<Param_expression> p<98> c<96> l<14:16> el<14:19>
                        n<> u<96> t<Data_type> p<97> c<95> l<14:16> el<14:19>
                          n<> u<95> t<IntegerAtomType_Int> p<96> l<14:16> el<14:19>
                    n<> u<106> t<Named_parameter_assignment> p<107> c<99> l<14:22> el<14:31>
                      n<SIZE> u<99> t<StringConst> p<106> s<105> l<14:23> el<14:27>
                      n<> u<105> t<Param_expression> p<106> c<104> l<14:28> el<14:30>
                        n<> u<104> t<Mintypmax_expression> p<105> c<103> l<14:28> el<14:30>
                          n<> u<103> t<Expression> p<104> c<102> l<14:28> el<14:30>
                            n<> u<102> t<Primary> p<103> c<101> l<14:28> el<14:30>
                              n<> u<101> t<Primary_literal> p<102> c<100> l<14:28> el<14:30>
                                n<20> u<100> t<IntConst> p<101> l<14:28> el<14:30>
                n<> u<113> t<Hierarchical_instance> p<114> c<110> l<14:33> el<14:37>
                  n<> u<110> t<Name_of_instance> p<113> c<109> s<112> l<14:33> el<14:35>
                    n<u2> u<109> t<StringConst> p<110> l<14:33> el<14:35>
                  n<> u<112> t<List_of_port_connections> p<113> c<111> l<14:36> el<14:36>
                    n<> u<111> t<Ordered_port_connection> p<112> l<14:36> el<14:36>
        n<> u<151> t<Module_item> p<187> c<150> s<185> l<15:2> el<15:38>
          n<> u<150> t<Non_port_module_item> p<151> c<149> l<15:2> el<15:38>
            n<> u<149> t<Module_or_generate_item> p<150> c<148> l<15:2> el<15:38>
              n<> u<148> t<Module_instantiation> p<149> c<118> l<15:2> el<15:38>
                n<bottom> u<118> t<StringConst> p<148> s<142> l<15:2> el<15:8>
                n<> u<142> t<Parameter_value_assignment> p<148> c<141> s<147> l<15:9> el<15:32>
                  n<> u<141> t<List_of_parameter_assignments> p<142> c<122> l<15:11> el<15:31>
                    n<> u<122> t<Ordered_parameter_assignment> p<141> c<121> s<129> l<15:11> el<15:14>
                      n<> u<121> t<Param_expression> p<122> c<120> l<15:11> el<15:14>
                        n<> u<120> t<Data_type> p<121> c<119> l<15:11> el<15:14>
                          n<> u<119> t<IntegerAtomType_Int> p<120> l<15:11> el<15:14>
                    n<> u<129> t<Ordered_parameter_assignment> p<141> c<128> s<133> l<15:16> el<15:20>
                      n<> u<128> t<Param_expression> p<129> c<127> l<15:16> el<15:20>
                        n<> u<127> t<Mintypmax_expression> p<128> c<126> l<15:16> el<15:20>
                          n<> u<126> t<Expression> p<127> c<125> l<15:16> el<15:20>
                            n<> u<125> t<Primary> p<126> c<124> l<15:16> el<15:20>
                              n<> u<124> t<Primary_literal> p<125> c<123> l<15:16> el<15:20>
                                n<1120> u<123> t<IntConst> p<124> l<15:16> el<15:20>
                    n<> u<133> t<Ordered_parameter_assignment> p<141> c<132> s<140> l<15:22> el<15:25>
                      n<> u<132> t<Param_expression> p<133> c<131> l<15:22> el<15:25>
                        n<> u<131> t<Data_type> p<132> c<130> l<15:22> el<15:25>
                          n<> u<130> t<IntegerAtomType_Int> p<131> l<15:22> el<15:25>
                    n<> u<140> t<Ordered_parameter_assignment> p<141> c<139> l<15:27> el<15:31>
                      n<> u<139> t<Param_expression> p<140> c<138> l<15:27> el<15:31>
                        n<> u<138> t<Mintypmax_expression> p<139> c<137> l<15:27> el<15:31>
                          n<> u<137> t<Expression> p<138> c<136> l<15:27> el<15:31>
                            n<> u<136> t<Primary> p<137> c<135> l<15:27> el<15:31>
                              n<> u<135> t<Primary_literal> p<136> c<134> l<15:27> el<15:31>
                                n<1130> u<134> t<IntConst> p<135> l<15:27> el<15:31>
                n<> u<147> t<Hierarchical_instance> p<148> c<144> l<15:33> el<15:37>
                  n<> u<144> t<Name_of_instance> p<147> c<143> s<146> l<15:33> el<15:35>
                    n<u3> u<143> t<StringConst> p<144> l<15:33> el<15:35>
                  n<> u<146> t<List_of_port_connections> p<147> c<145> l<15:36> el<15:36>
                    n<> u<145> t<Ordered_port_connection> p<146> l<15:36> el<15:36>
        n<> u<185> t<Module_item> p<187> c<184> s<186> l<16:2> el<16:39>
          n<> u<184> t<Non_port_module_item> p<185> c<183> l<16:2> el<16:39>
            n<> u<183> t<Module_or_generate_item> p<184> c<182> l<16:2> el<16:39>
              n<> u<182> t<Module_instantiation> p<183> c<152> l<16:2> el<16:39>
                n<bottom> u<152> t<StringConst> p<182> s<176> l<16:2> el<16:8>
                n<> u<176> t<Parameter_value_assignment> p<182> c<175> s<181> l<16:9> el<16:33>
                  n<> u<175> t<List_of_parameter_assignments> p<176> c<156> l<16:11> el<16:32>
                    n<> u<156> t<Ordered_parameter_assignment> p<175> c<155> s<163> l<16:11> el<16:14>
                      n<> u<155> t<Param_expression> p<156> c<154> l<16:11> el<16:14>
                        n<> u<154> t<Data_type> p<155> c<153> l<16:11> el<16:14>
                          n<> u<153> t<IntegerAtomType_Int> p<154> l<16:11> el<16:14>
                    n<> u<163> t<Ordered_parameter_assignment> p<175> c<162> s<167> l<16:16> el<16:20>
                      n<> u<162> t<Param_expression> p<163> c<161> l<16:16> el<16:20>
                        n<> u<161> t<Mintypmax_expression> p<162> c<160> l<16:16> el<16:20>
                          n<> u<160> t<Expression> p<161> c<159> l<16:16> el<16:20>
                            n<> u<159> t<Primary> p<160> c<158> l<16:16> el<16:20>
                              n<> u<158> t<Primary_literal> p<159> c<157> l<16:16> el<16:20>
                                n<1140> u<157> t<IntConst> p<158> l<16:16> el<16:20>
                    n<> u<167> t<Ordered_parameter_assignment> p<175> c<166> s<174> l<16:22> el<16:25>
                      n<> u<166> t<Param_expression> p<167> c<165> l<16:22> el<16:25>
                        n<> u<165> t<Data_type> p<166> c<164> l<16:22> el<16:25>
                          n<> u<164> t<IntegerAtomType_Int> p<165> l<16:22> el<16:25>
                    n<> u<174> t<Ordered_parameter_assignment> p<175> c<173> l<16:27> el<16:32>
                      n<> u<173> t<Param_expression> p<174> c<172> l<16:27> el<16:32>
                        n<> u<172> t<Mintypmax_expression> p<173> c<171> l<16:27> el<16:32>
                          n<> u<171> t<Expression> p<172> c<170> l<16:27> el<16:32>
                            n<> u<170> t<Primary> p<171> c<169> l<16:27> el<16:32>
                              n<> u<169> t<Primary_literal> p<170> c<168> l<16:27> el<16:32>
                                n<UNDEF> u<168> t<StringConst> p<169> l<16:27> el<16:32>
                n<> u<181> t<Hierarchical_instance> p<182> c<178> l<16:34> el<16:38>
                  n<> u<178> t<Name_of_instance> p<181> c<177> s<180> l<16:34> el<16:36>
                    n<u4> u<177> t<StringConst> p<178> l<16:34> el<16:36>
                  n<> u<180> t<List_of_port_connections> p<181> c<179> l<16:37> el<16:37>
                    n<> u<179> t<Ordered_port_connection> p<180> l<16:37> el<16:37>
        n<> u<186> t<ENDMODULE> p<187> l<17:1> el<17:10>
    n<> u<281> t<Description> p<282> c<280> l<19:1> el<23:10>
      n<> u<280> t<Module_declaration> p<281> c<236> l<19:1> el<23:10>
        n<> u<236> t<Module_ansi_header> p<280> c<189> s<246> l<19:1> el<19:116>
          n<module> u<189> t<Module_keyword> p<236> s<190> l<19:1> el<19:7>
          n<bottom> u<190> t<StringConst> p<236> s<235> l<19:8> el<19:14>
          n<> u<235> t<Parameter_port_list> p<236> c<199> l<19:15> el<19:115>
            n<> u<199> t<Parameter_port_declaration> p<235> c<198> s<211> l<19:17> el<19:43>
              n<> u<198> t<Parameter_declaration> p<199> c<197> l<19:17> el<19:43>
                n<> u<197> t<TYPE> p<198> s<196> l<19:27> el<19:31>
                n<> u<196> t<List_of_param_assignments> p<198> c<195> l<19:32> el<19:43>
                  n<> u<195> t<Param_assignment> p<196> c<191> l<19:32> el<19:43>
                    n<TP1> u<191> t<StringConst> p<195> s<194> l<19:32> el<19:35>
                    n<> u<194> t<Constant_param_expression> p<195> c<193> l<19:38> el<19:43>
                      n<> u<193> t<Data_type> p<194> c<192> l<19:38> el<19:43>
                        n<> u<192> t<IntVec_TypeLogic> p<193> l<19:38> el<19:43>
            n<> u<211> t<Parameter_port_declaration> p<235> c<210> s<220> l<19:45> el<19:62>
              n<> u<210> t<Parameter_declaration> p<211> c<200> l<19:45> el<19:62>
                n<> u<200> t<Data_type_or_implicit> p<210> s<209> l<19:55> el<19:55>
                n<> u<209> t<List_of_param_assignments> p<210> c<208> l<19:55> el<19:62>
                  n<> u<208> t<Param_assignment> p<209> c<201> l<19:55> el<19:62>
                    n<SIZE> u<201> t<StringConst> p<208> s<207> l<19:55> el<19:59>
                    n<> u<207> t<Constant_param_expression> p<208> c<206> l<19:60> el<19:62>
                      n<> u<206> t<Constant_mintypmax_expression> p<207> c<205> l<19:60> el<19:62>
                        n<> u<205> t<Constant_expression> p<206> c<204> l<19:60> el<19:62>
                          n<> u<204> t<Constant_primary> p<205> c<203> l<19:60> el<19:62>
                            n<> u<203> t<Primary_literal> p<204> c<202> l<19:60> el<19:62>
                              n<10> u<202> t<IntConst> p<203> l<19:60> el<19:62>
            n<> u<220> t<Parameter_port_declaration> p<235> c<219> s<234> l<19:64> el<19:88>
              n<> u<219> t<Parameter_declaration> p<220> c<218> l<19:64> el<19:88>
                n<> u<218> t<TYPE> p<219> s<217> l<19:74> el<19:78>
                n<> u<217> t<List_of_param_assignments> p<219> c<216> l<19:79> el<19:88>
                  n<> u<216> t<Param_assignment> p<217> c<212> l<19:79> el<19:88>
                    n<TP2> u<212> t<StringConst> p<216> s<215> l<19:79> el<19:82>
                    n<> u<215> t<Constant_param_expression> p<216> c<214> l<19:85> el<19:88>
                      n<> u<214> t<Data_type> p<215> c<213> l<19:85> el<19:88>
                        n<> u<213> t<IntegerAtomType_Int> p<214> l<19:85> el<19:88>
            n<> u<234> t<Parameter_port_declaration> p<235> c<233> l<19:90> el<19:114>
              n<> u<233> t<Parameter_declaration> p<234> c<223> l<19:90> el<19:114>
                n<> u<223> t<Data_type_or_implicit> p<233> c<222> s<232> l<19:100> el<19:103>
                  n<> u<222> t<Data_type> p<223> c<221> l<19:100> el<19:103>
                    n<> u<221> t<IntegerAtomType_Int> p<222> l<19:100> el<19:103>
                n<> u<232> t<List_of_param_assignments> p<233> c<231> l<19:104> el<19:114>
                  n<> u<231> t<Param_assignment> p<232> c<224> l<19:104> el<19:114>
                    n<PPP> u<224> t<StringConst> p<231> s<230> l<19:104> el<19:107>
                    n<> u<230> t<Constant_param_expression> p<231> c<229> l<19:110> el<19:114>
                      n<> u<229> t<Constant_mintypmax_expression> p<230> c<228> l<19:110> el<19:114>
                        n<> u<228> t<Constant_expression> p<229> c<227> l<19:110> el<19:114>
                          n<> u<227> t<Constant_primary> p<228> c<226> l<19:110> el<19:114>
                            n<> u<226> t<Primary_literal> p<227> c<225> l<19:110> el<19:114>
                              n<1150> u<225> t<IntConst> p<226> l<19:110> el<19:114>
        n<> u<246> t<Non_port_module_item> p<280> c<245> s<268> l<20:5> el<20:15>
          n<> u<245> t<Module_or_generate_item> p<246> c<244> l<20:5> el<20:15>
            n<> u<244> t<Module_common_item> p<245> c<243> l<20:5> el<20:15>
              n<> u<243> t<Module_or_generate_item_declaration> p<244> c<242> l<20:5> el<20:15>
                n<> u<242> t<Package_or_generate_item_declaration> p<243> c<241> l<20:5> el<20:15>
                  n<> u<241> t<Net_declaration> p<242> c<237> l<20:5> el<20:15>
                    n<TP1> u<237> t<StringConst> p<241> s<240> l<20:5> el<20:8>
                    n<> u<240> t<List_of_net_decl_assignments> p<241> c<239> l<20:9> el<20:14>
                      n<> u<239> t<Net_decl_assignment> p<240> c<238> l<20:9> el<20:14>
                        n<DATA1> u<238> t<StringConst> p<239> l<20:9> el<20:14>
        n<> u<268> t<Non_port_module_item> p<280> c<267> s<278> l<21:5> el<21:22>
          n<> u<267> t<Module_or_generate_item> p<268> c<266> l<21:5> el<21:22>
            n<> u<266> t<Module_common_item> p<267> c<265> l<21:5> el<21:22>
              n<> u<265> t<Module_or_generate_item_declaration> p<266> c<264> l<21:5> el<21:22>
                n<> u<264> t<Package_or_generate_item_declaration> p<265> c<263> l<21:5> el<21:22>
                  n<> u<263> t<Data_declaration> p<264> c<262> l<21:5> el<21:22>
                    n<> u<262> t<Variable_declaration> p<263> c<258> l<21:5> el<21:22>
                      n<> u<258> t<Data_type> p<262> c<247> s<261> l<21:5> el<21:19>
                        n<> u<247> t<IntVec_TypeLogic> p<258> s<257> l<21:5> el<21:10>
                        n<> u<257> t<Packed_dimension> p<258> c<256> l<21:11> el<21:19>
                          n<> u<256> t<Constant_range> p<257> c<251> l<21:12> el<21:18>
                            n<> u<251> t<Constant_expression> p<256> c<250> s<255> l<21:12> el<21:16>
                              n<> u<250> t<Constant_primary> p<251> c<249> l<21:12> el<21:16>
                                n<> u<249> t<Primary_literal> p<250> c<248> l<21:12> el<21:16>
                                  n<SIZE> u<248> t<StringConst> p<249> l<21:12> el<21:16>
                            n<> u<255> t<Constant_expression> p<256> c<254> l<21:17> el<21:18>
                              n<> u<254> t<Constant_primary> p<255> c<253> l<21:17> el<21:18>
                                n<> u<253> t<Primary_literal> p<254> c<252> l<21:17> el<21:18>
                                  n<0> u<252> t<IntConst> p<253> l<21:17> el<21:18>
                      n<> u<261> t<List_of_variable_decl_assignments> p<262> c<260> l<21:20> el<21:21>
                        n<> u<260> t<Variable_decl_assignment> p<261> c<259> l<21:20> el<21:21>
                          n<a> u<259> t<StringConst> p<260> l<21:20> el<21:21>
        n<> u<278> t<Non_port_module_item> p<280> c<277> s<279> l<22:5> el<22:15>
          n<> u<277> t<Module_or_generate_item> p<278> c<276> l<22:5> el<22:15>
            n<> u<276> t<Module_common_item> p<277> c<275> l<22:5> el<22:15>
              n<> u<275> t<Module_or_generate_item_declaration> p<276> c<274> l<22:5> el<22:15>
                n<> u<274> t<Package_or_generate_item_declaration> p<275> c<273> l<22:5> el<22:15>
                  n<> u<273> t<Net_declaration> p<274> c<269> l<22:5> el<22:15>
                    n<TP2> u<269> t<StringConst> p<273> s<272> l<22:5> el<22:8>
                    n<> u<272> t<List_of_net_decl_assignments> p<273> c<271> l<22:9> el<22:14>
                      n<> u<271> t<Net_decl_assignment> p<272> c<270> l<22:9> el<22:14>
                        n<DATA2> u<270> t<StringConst> p<271> l<22:9> el<22:14>
        n<> u<279> t<ENDMODULE> p<280> l<23:1> el<23:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:2:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:11:1: No timescale set for "mid".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:19:1: No timescale set for "bottom".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:19:1: Compile module "work@bottom".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:11:1: Compile module "work@mid".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamIndex/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
Design                                                 1
IntTypespec                                            3
LogicNet                                               4
LogicTypespec                                          3
LogicVar                                               1
Module                                                 3
ModuleTypespec                                         2
ParamAssign                                            2
Parameter                                              2
Range                                                  2
RefModule                                              5
RefObj                                                 2
RefTypespec                                           10
TypeParameter                                          4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamIndex/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@bottom
  |vpiVariables:
  \_LogicVar: (work@bottom.a), line:21:20, endln:21:21
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.a), line:21:5, endln:21:19
      |vpiParent:
      \_LogicVar: (work@bottom.a), line:21:20, endln:21:21
      |vpiFullName:work@bottom.a
      |vpiActual:
      \_LogicTypespec: , line:21:5, endln:21:19
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@bottom.a), line:21:20, endln:21:21
  |vpiParameter:
  \_TypeParameter: (work@bottom.TP1), line:19:32, endln:19:35
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiName:TP1
    |vpiFullName:work@bottom.TP1
    |vpiTypespec:
    \_RefTypespec: (work@bottom.TP1), line:19:38, endln:19:43
      |vpiParent:
      \_TypeParameter: (work@bottom.TP1), line:19:32, endln:19:35
      |vpiFullName:work@bottom.TP1
      |vpiActual:
      \_LogicTypespec: , line:19:38, endln:19:43
  |vpiParameter:
  \_Parameter: (work@bottom.SIZE), line:19:55, endln:19:62
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |UINT:10
    |vpiName:SIZE
    |vpiFullName:work@bottom.SIZE
  |vpiParameter:
  \_TypeParameter: (work@bottom.TP2), line:19:79, endln:19:82
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiName:TP2
    |vpiFullName:work@bottom.TP2
    |vpiTypespec:
    \_RefTypespec: (work@bottom.TP2), line:19:85, endln:19:88
      |vpiParent:
      \_TypeParameter: (work@bottom.TP2), line:19:79, endln:19:82
      |vpiFullName:work@bottom.TP2
      |vpiActual:
      \_IntTypespec: , line:19:85, endln:19:88
  |vpiParameter:
  \_Parameter: (work@bottom.PPP), line:19:104, endln:19:114
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |UINT:1150
    |vpiTypespec:
    \_RefTypespec: (work@bottom.PPP), line:19:100, endln:19:103
      |vpiParent:
      \_Parameter: (work@bottom.PPP), line:19:104, endln:19:114
      |vpiFullName:work@bottom.PPP
      |vpiActual:
      \_IntTypespec: , line:19:100, endln:19:103
    |vpiSigned:1
    |vpiName:PPP
    |vpiFullName:work@bottom.PPP
  |vpiParamAssign:
  \_ParamAssign: , line:19:55, endln:19:62
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiRhs:
    \_Constant: , line:19:60, endln:19:62
      |vpiParent:
      \_ParamAssign: , line:19:55, endln:19:62
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@bottom.SIZE), line:19:55, endln:19:62
  |vpiParamAssign:
  \_ParamAssign: , line:19:104, endln:19:114
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiRhs:
    \_Constant: , line:19:110, endln:19:114
      |vpiParent:
      \_ParamAssign: , line:19:104, endln:19:114
      |vpiDecompile:1150
      |vpiSize:64
      |UINT:1150
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@bottom.PPP), line:19:104, endln:19:114
  |vpiTypedef:
  \_TypeParameter: (work@bottom.TP1), line:19:32, endln:19:35
  |vpiTypedef:
  \_LogicTypespec: , line:19:38, endln:19:43
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
  |vpiTypedef:
  \_TypeParameter: (work@bottom.TP2), line:19:79, endln:19:82
  |vpiTypedef:
  \_IntTypespec: , line:19:85, endln:19:88
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:19:100, endln:19:103
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:21:5, endln:21:19
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiRange:
    \_Range: , line:21:11, endln:21:19
      |vpiParent:
      \_LogicTypespec: , line:21:5, endln:21:19
      |vpiLeftRange:
      \_RefObj: (work@bottom.SIZE), line:21:12, endln:21:16
        |vpiParent:
        \_Range: , line:21:11, endln:21:19
        |vpiName:SIZE
        |vpiFullName:work@bottom.SIZE
        |vpiActual:
        \_Parameter: (work@bottom.SIZE), line:19:55, endln:19:62
      |vpiRightRange:
      \_Constant: , line:21:17, endln:21:18
        |vpiParent:
        \_Range: , line:21:11, endln:21:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypeParameter: (work@bottom.TP1), line:19:32, endln:19:35
  |vpiImportTypespec:
  \_LogicTypespec: , line:19:38, endln:19:43
  |vpiImportTypespec:
  \_TypeParameter: (work@bottom.TP2), line:19:79, endln:19:82
  |vpiImportTypespec:
  \_IntTypespec: , line:19:85, endln:19:88
  |vpiImportTypespec:
  \_IntTypespec: , line:19:100, endln:19:103
  |vpiImportTypespec:
  \_LogicNet: (work@bottom.DATA1), line:20:9, endln:20:14
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.DATA1.TP1), line:20:5, endln:20:8
      |vpiParent:
      \_LogicNet: (work@bottom.DATA1), line:20:9, endln:20:14
      |vpiName:TP1
      |vpiFullName:work@bottom.DATA1.TP1
      |vpiActual:
      \_TypeParameter: (work@bottom.TP1), line:19:32, endln:19:35
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
  |vpiImportTypespec:
  \_LogicTypespec: , line:21:5, endln:21:19
  |vpiImportTypespec:
  \_LogicVar: (work@bottom.a), line:21:20, endln:21:21
  |vpiImportTypespec:
  \_LogicNet: (work@bottom.DATA2), line:22:9, endln:22:14
    |vpiParent:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
    |vpiTypespec:
    \_RefTypespec: (work@bottom.DATA2.TP2), line:22:5, endln:22:8
      |vpiParent:
      \_LogicNet: (work@bottom.DATA2), line:22:9, endln:22:14
      |vpiName:TP2
      |vpiFullName:work@bottom.DATA2.TP2
      |vpiActual:
      \_TypeParameter: (work@bottom.TP2), line:19:79, endln:19:82
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
  |vpiDefName:work@bottom
  |vpiNet:
  \_LogicNet: (work@bottom.DATA1), line:20:9, endln:20:14
  |vpiNet:
  \_LogicNet: (work@bottom.DATA2), line:22:9, endln:22:14
|vpiAllModules:
\_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@mid
  |vpiParameter:
  \_TypeParameter: (work@mid.TP0), line:11:29, endln:11:32
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiName:TP0
    |vpiFullName:work@mid.TP0
    |vpiTypespec:
    \_RefTypespec: (work@mid.TP0), line:11:35, endln:11:40
      |vpiParent:
      \_TypeParameter: (work@mid.TP0), line:11:29, endln:11:32
      |vpiFullName:work@mid.TP0
      |vpiActual:
      \_LogicTypespec: , line:11:35, endln:11:40
  |vpiTypedef:
  \_TypeParameter: (work@mid.TP0), line:11:29, endln:11:32
  |vpiTypedef:
  \_LogicTypespec: , line:11:35, endln:11:40
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
  |vpiTypedef:
  \_ModuleTypespec: (bottom), line:13:2, endln:13:8
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiName:bottom
  |vpiImportTypespec:
  \_TypeParameter: (work@mid.TP0), line:11:29, endln:11:32
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:35, endln:11:40
  |vpiImportTypespec:
  \_ModuleTypespec: (bottom), line:13:2, endln:13:8
  |vpiImportTypespec:
  \_LogicNet: (work@mid.DATA0), line:12:6, endln:12:11
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@mid.DATA0.TP0), line:12:2, endln:12:5
      |vpiParent:
      \_LogicNet: (work@mid.DATA0), line:12:6, endln:12:11
      |vpiName:TP0
      |vpiFullName:work@mid.DATA0.TP0
      |vpiActual:
      \_TypeParameter: (work@mid.TP0), line:11:29, endln:11:32
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
  |vpiDefName:work@mid
  |vpiNet:
  \_LogicNet: (work@mid.DATA0), line:12:6, endln:12:11
  |vpiRefModule:
  \_RefModule: work@bottom (u1), line:13:2, endln:13:8
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiName:u1
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
  |vpiRefModule:
  \_RefModule: work@bottom (u2), line:14:2, endln:14:8
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiName:u2
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
  |vpiRefModule:
  \_RefModule: work@bottom (u3), line:15:2, endln:15:8
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiName:u3
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
  |vpiRefModule:
  \_RefModule: work@bottom (u4), line:16:2, endln:16:8
    |vpiParent:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
    |vpiName:u4
    |vpiDefName:work@bottom
    |vpiActual:
    \_Module: work@bottom (work@bottom), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:19:1, endln:23:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_TypeParameter: (work@top.TPTOP), line:3:16, endln:3:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiName:TPTOP
    |vpiFullName:work@top.TPTOP
    |vpiTypespec:
    \_RefTypespec: (work@top.TPTOP), line:3:24, endln:3:27
      |vpiParent:
      \_TypeParameter: (work@top.TPTOP), line:3:16, endln:3:21
      |vpiFullName:work@top.TPTOP
      |vpiActual:
      \_IntTypespec: , line:3:24, endln:3:27
  |vpiTypedef:
  \_TypeParameter: (work@top.TPTOP), line:3:16, endln:3:21
  |vpiTypedef:
  \_IntTypespec: , line:3:24, endln:3:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (mid), line:7:3, endln:7:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiName:mid
  |vpiImportTypespec:
  \_TypeParameter: (work@top.TPTOP), line:3:16, endln:3:21
  |vpiImportTypespec:
  \_IntTypespec: , line:3:24, endln:3:27
  |vpiImportTypespec:
  \_ModuleTypespec: (mid), line:7:3, endln:7:6
  |vpiImportTypespec:
  \_LogicNet: (work@top.DATATOP), line:5:8, endln:5:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@top.DATATOP.TPTOP), line:5:2, endln:5:7
      |vpiParent:
      \_LogicNet: (work@top.DATATOP), line:5:8, endln:5:15
      |vpiName:TPTOP
      |vpiFullName:work@top.DATATOP.TPTOP
      |vpiActual:
      \_TypeParameter: (work@top.TPTOP), line:3:16, endln:3:21
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.DATATOP), line:5:8, endln:5:15
  |vpiRefModule:
  \_RefModule: work@mid (u0), line:7:3, endln:7:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:2:1, endln:9:10
    |vpiName:u0
    |vpiDefName:work@mid
    |vpiActual:
    \_Module: work@mid (work@mid), file:${SURELOG_DIR}/tests/ParamIndex/dut.sv, line:11:1, endln:17:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
