/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  reg [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z[2] ? in_data[36] : celloutsig_0_0z[2];
  assign celloutsig_1_0z = ~(in_data[166] | in_data[151]);
  assign celloutsig_1_18z = ~(celloutsig_1_1z[1] | celloutsig_1_5z);
  assign celloutsig_0_6z = in_data[70:65] / { 1'h1, celloutsig_0_4z[9:5] };
  assign celloutsig_0_0z = in_data[49:46] * in_data[42:39];
  assign celloutsig_0_5z = celloutsig_0_4z[8:3] * in_data[78:73];
  assign celloutsig_0_12z = { celloutsig_0_0z[1:0], celloutsig_0_10z } * { celloutsig_0_9z[13:12], celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[186:167] * in_data[145:126];
  assign celloutsig_1_2z = in_data[185:181] * { in_data[135:132], celloutsig_1_0z };
  assign celloutsig_0_4z = - { in_data[56:51], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = - celloutsig_1_1z[18:15];
  assign celloutsig_1_19z = celloutsig_1_0z & celloutsig_1_18z;
  assign celloutsig_0_11z = celloutsig_0_7z[3:1] << in_data[93:91];
  assign celloutsig_1_3z = { celloutsig_1_1z[10:9], celloutsig_1_0z } << celloutsig_1_2z[4:2];
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] - celloutsig_0_0z[3:1];
  assign celloutsig_0_7z = celloutsig_0_6z[4:0] ~^ { in_data[83:80], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_5z[5:1] ~^ celloutsig_0_5z[4:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 15'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_9z = celloutsig_0_4z;
  assign celloutsig_1_5z = ~((celloutsig_1_4z[2] & celloutsig_1_1z[4]) | (celloutsig_1_3z[2] & celloutsig_1_2z[2]));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
