# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DFS.srcs/sources_1/new/mem_stackX_stackY.vhd" \
"../../../../DFS.srcs/sim_1/new/stack_memory_tb.vhd" \

# Do not sort compile order
nosort
