--inst3 is inst3
--operation mode is normal

inst3 = _iackin & _berrin;


--NB1_safe_q[23] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[23]
--operation mode is normal

NB1_safe_q[23]_carry_eqn = NB1L64;
NB1_safe_q[23]_lut_out = NB1_safe_q[23] $ (NB1_safe_q[23]_carry_eqn);
NB1_safe_q[23] = DFFEAS(NB1_safe_q[23]_lut_out, KC2__clk0, VCC, , , , , , );


--D1_testmodereg is tdc_vme:inst1|testmodereg
--operation mode is normal

D1_testmodereg_lut_out = A1L806;
D1_testmodereg = DFFEAS(D1_testmodereg_lut_out, D1_vme_testmodewrite, VCC, , , , , , );


--LB6_dffs[0] is memory_simple:inst4|clocks:inst|dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB6_dffs[0]_lut_out = LB5_dffs[0];
LB6_dffs[0] = DFFEAS(LB6_dffs[0]_lut_out, !KC2__clk1, VCC, , , , , , );


--LB2_dffs[0] is memory_simple:inst4|clocks:inst|sertff:inst10|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB2_dffs[0]_lut_out = !LB2_dffs[0];
LB2_dffs[0] = DFFEAS(LB2_dffs[0]_lut_out, QB1_inst7, VCC, , , , , , );


--QB1_inst22 is memory_simple:inst4|clocks:inst|inst22
--operation mode is normal

QB1_inst22 = LB6_dffs[0] & !LB2_dffs[0];


--KC2__clk0 is clkinpll:inst6|altpll:altpll_component|_clk0
KC2__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clkin), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--KC2__clk1 is clkinpll:inst6|altpll:altpll_component|_clk1
KC2__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clkin), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--KC2__clk2 is clkinpll:inst6|altpll:altpll_component|_clk2
KC2__clk2 = PLL.CLK2(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clkin), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));

--KC2__clk3 is clkinpll:inst6|altpll:altpll_component|_clk3
KC2__clk3 = PLL.CLK3(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clkin), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));


--LB99_dffs[0] is memory_simple:inst4|dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB99_dffs[0]_lut_out = LB101_dffs[0];
LB99_dffs[0] = DFFEAS(LB99_dffs[0]_lut_out, KC2__clk1, VCC, , , , , , );


--F1_inst29 is memory_simple:inst4|inst29
--operation mode is normal

F1_inst29 = KC2__clk2 & !LB99_dffs[0];


--LB5_dffs[0] is memory_simple:inst4|clocks:inst|dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB5_dffs[0]_lut_out = !LB2_dffs[0];
LB5_dffs[0] = DFFEAS(LB5_dffs[0]_lut_out, !KC2__clk1, VCC, , , , , , );


--JC1L1 is memory_simple:inst4|clocks:inst|switch:inst3|lpm_mux:lpm_mux_component|mux_5gc:auto_generated|w_result12w~0
--operation mode is normal

JC1L1 = KC2__clk1 & !LB5_dffs[0];


--A1L39 is altera_internal_jtag~TDO
A1L39 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !K1L61Q);

--A1L49 is altera_internal_jtag~TMSUTAP
A1L49 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !K1L61Q);

--A1L29 is altera_internal_jtag~TCKUTAP
A1L29 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !K1L61Q);

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, altera_reserved_ntrst, , !K1L61Q);


--E1_del280 is vme_interface:inst2|del280
--operation mode is normal

E1_del280_lut_out = VCC;
E1_del280 = DFFEAS(E1_del280_lut_out, H1_del5, !E1L4, , , , , , );


--E1L1 is vme_interface:inst2|$00002~0
--operation mode is normal

E1L1 = E1L4 # !E1_del280;


--E1_valid_addr is vme_interface:inst2|valid_addr
--operation mode is normal

E1_valid_addr_lut_out = JB32L1 & JB32L2 & JB32L3 & JB32L4;
E1_valid_addr = DFFEAS(E1_valid_addr_lut_out, !_as, VCC, , , , , , );


--E1L2 is vme_interface:inst2|_modsel~68
--operation mode is normal

E1L2 = _as # !_iack # !E1_valid_addr;


--E1L3 is vme_interface:inst2|_modsel~69
--operation mode is normal

E1L3 = E1L3 & !_ds[1] # !_ds[0] # !E1L2;


--E1L4 is vme_interface:inst2|_vme_data_str~68
--operation mode is normal

E1L4 = E1L3 & _ds[0] & _ds[1] # !E1L3 & E1L4 # _ds[0] & _ds[1];


--NB1_safe_q[22] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[22]
--operation mode is arithmetic

NB1_safe_q[22]_carry_eqn = NB1L44;
NB1_safe_q[22]_lut_out = NB1_safe_q[22] $ (!NB1_safe_q[22]_carry_eqn);
NB1_safe_q[22] = DFFEAS(NB1_safe_q[22]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L64 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella22~COUT
--operation mode is arithmetic

NB1L64 = CARRY(NB1_safe_q[22] & !NB1L44);


--PB1_safe_q[2] is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|safe_q[2]
--operation mode is arithmetic

PB1_safe_q[2]_carry_eqn = PB1L4;
PB1_safe_q[2]_lut_out = PB1_safe_q[2] $ (E1_blt & !PB1_safe_q[2]_carry_eqn);
PB1_safe_q[2] = DFFEAS(PB1_safe_q[2]_lut_out, LB301_dffs[0], VCC, , , address[4], E1L5, , );

--PB1L6 is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

PB1L6 = CARRY(PB1_safe_q[2] & !PB1L4);


--PB1_safe_q[3] is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|safe_q[3]
--operation mode is arithmetic

PB1_safe_q[3]_carry_eqn = PB1L6;
PB1_safe_q[3]_lut_out = PB1_safe_q[3] $ (E1_blt & PB1_safe_q[3]_carry_eqn);
PB1_safe_q[3] = DFFEAS(PB1_safe_q[3]_lut_out, LB301_dffs[0], VCC, , , address[5], E1L5, , );

--PB1L8 is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

PB1L8 = CARRY(!PB1L6 # !PB1_safe_q[3]);


--PB1_safe_q[0] is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|safe_q[0]
--operation mode is arithmetic

PB1_safe_q[0]_lut_out = PB1_safe_q[0] $ E1_blt;
PB1_safe_q[0] = DFFEAS(PB1_safe_q[0]_lut_out, LB301_dffs[0], VCC, , , address[2], E1L5, , );

--PB1L2 is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

PB1L2 = CARRY(PB1_safe_q[0]);


--PB1_safe_q[1] is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|safe_q[1]
--operation mode is arithmetic

PB1_safe_q[1]_carry_eqn = PB1L2;
PB1_safe_q[1]_lut_out = PB1_safe_q[1] $ (E1_blt & PB1_safe_q[1]_carry_eqn);
PB1_safe_q[1] = DFFEAS(PB1_safe_q[1]_lut_out, LB301_dffs[0], VCC, , , address[3], E1L5, , );

--PB1L4 is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

PB1L4 = CARRY(!PB1L2 # !PB1_safe_q[1]);


--D1L945 is tdc_vme:inst1|vme_vmel2amodewrite~11
--operation mode is normal

D1L945 = PB1_safe_q[0] & PB1_safe_q[1];


--E1_vme_addr[21] is vme_interface:inst2|vme_addr[21]
--operation mode is normal

E1_vme_addr[21]_lut_out = address[21];
E1_vme_addr[21] = DFFEAS(E1_vme_addr[21]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[20] is vme_interface:inst2|vme_addr[20]
--operation mode is normal

E1_vme_addr[20]_lut_out = address[20];
E1_vme_addr[20] = DFFEAS(E1_vme_addr[20]_lut_out, E1L3, VCC, , , , , , );


--D1L66 is tdc_vme:inst1|_~1477
--operation mode is normal

D1L66 = !E1_vme_addr[21] & !E1_vme_addr[20];


--E1_vme_addr[19] is vme_interface:inst2|vme_addr[19]
--operation mode is normal

E1_vme_addr[19]_lut_out = address[19];
E1_vme_addr[19] = DFFEAS(E1_vme_addr[19]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[18] is vme_interface:inst2|vme_addr[18]
--operation mode is normal

E1_vme_addr[18]_lut_out = address[18];
E1_vme_addr[18] = DFFEAS(E1_vme_addr[18]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[17] is vme_interface:inst2|vme_addr[17]
--operation mode is normal

E1_vme_addr[17]_lut_out = address[17];
E1_vme_addr[17] = DFFEAS(E1_vme_addr[17]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[15] is vme_interface:inst2|vme_addr[15]
--operation mode is normal

E1_vme_addr[15]_lut_out = address[15];
E1_vme_addr[15] = DFFEAS(E1_vme_addr[15]_lut_out, E1L3, VCC, , , , , , );


--D1L935 is tdc_vme:inst1|vme_testdatamodewrite~129
--operation mode is normal

D1L935 = !E1_vme_addr[19] & !E1_vme_addr[18] & !E1_vme_addr[17] & !E1_vme_addr[15];


--E1_vme_addr[23] is vme_interface:inst2|vme_addr[23]
--operation mode is normal

E1_vme_addr[23]_lut_out = address[23];
E1_vme_addr[23] = DFFEAS(E1_vme_addr[23]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[22] is vme_interface:inst2|vme_addr[22]
--operation mode is normal

E1_vme_addr[22]_lut_out = address[22];
E1_vme_addr[22] = DFFEAS(E1_vme_addr[22]_lut_out, E1L3, VCC, , , , , , );


--D1L045 is tdc_vme:inst1|vme_testdatamodewrite~130
--operation mode is normal

D1L045 = D1L66 & D1L935 & !E1_vme_addr[23] & !E1_vme_addr[22];


--E1_vme_addr[14] is vme_interface:inst2|vme_addr[14]
--operation mode is normal

E1_vme_addr[14]_lut_out = address[14];
E1_vme_addr[14] = DFFEAS(E1_vme_addr[14]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[13] is vme_interface:inst2|vme_addr[13]
--operation mode is normal

E1_vme_addr[13]_lut_out = address[13];
E1_vme_addr[13] = DFFEAS(E1_vme_addr[13]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[12] is vme_interface:inst2|vme_addr[12]
--operation mode is normal

E1_vme_addr[12]_lut_out = address[12];
E1_vme_addr[12] = DFFEAS(E1_vme_addr[12]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[11] is vme_interface:inst2|vme_addr[11]
--operation mode is normal

E1_vme_addr[11]_lut_out = address[11];
E1_vme_addr[11] = DFFEAS(E1_vme_addr[11]_lut_out, E1L3, VCC, , , , , , );


--D1L145 is tdc_vme:inst1|vme_testdatamodewrite~131
--operation mode is normal

D1L145 = !E1_vme_addr[14] & !E1_vme_addr[13] & !E1_vme_addr[12] & !E1_vme_addr[11];


--E1_vme_addr[10] is vme_interface:inst2|vme_addr[10]
--operation mode is normal

E1_vme_addr[10]_lut_out = address[10];
E1_vme_addr[10] = DFFEAS(E1_vme_addr[10]_lut_out, E1L3, VCC, , , , , , );


--E1_vme_addr[9] is vme_interface:inst2|vme_addr[9]
--operation mode is normal

E1_vme_addr[9]_lut_out = address[9];
E1_vme_addr[9] = DFFEAS(E1_vme_addr[9]_lut_out, E1L3, VCC, , , , , , );


--D1L245 is tdc_vme:inst1|vme_testdatamodewrite~132
--operation mode is normal

D1L245 = !E1_vme_addr[10] & !E1_vme_addr[9];


--PB1_safe_q[4] is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|safe_q[4]
--operation mode is arithmetic

PB1_safe_q[4]_carry_eqn = PB1L8;
PB1_safe_q[4]_lut_out = PB1_safe_q[4] $ (E1_blt & !PB1_safe_q[4]_carry_eqn);
PB1_safe_q[4] = DFFEAS(PB1_safe_q[4]_lut_out, LB301_dffs[0], VCC, , , address[6], E1L5, , );

--PB1L01 is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

PB1L01 = CARRY(PB1_safe_q[4] & !PB1L8);


--E1_vme_addr[8] is vme_interface:inst2|vme_addr[8]
--operation mode is normal

E1_vme_addr[8]_lut_out = address[8];
E1_vme_addr[8] = DFFEAS(E1_vme_addr[8]_lut_out, E1L3, VCC, , , , , , );


--D1L345 is tdc_vme:inst1|vme_testdatamodewrite~133
--operation mode is normal

D1L345 = D1L145 & D1L245 & !PB1_safe_q[4] & !E1_vme_addr[8];


--E1_del80 is vme_interface:inst2|del80
--operation mode is normal

E1_del80_lut_out = VCC;
E1_del80 = DFFEAS(E1_del80_lut_out, H1_del1, !E1L4, , , , , , );


--D1L445 is tdc_vme:inst1|vme_testdatamodewrite~134
--operation mode is normal

D1L445 = E1_del80 & !_vme_write;


--PB1_safe_q[5] is vme_interface:inst2|lpm_counter:address_cnt|cntr_jp6:auto_generated|safe_q[5]
--operation mode is normal

PB1_safe_q[5]_carry_eqn = PB1L01;
PB1_safe_q[5]_lut_out = PB1_safe_q[5] $ (E1_blt & PB1_safe_q[5]_carry_eqn);
PB1_safe_q[5] = DFFEAS(PB1_safe_q[5]_lut_out, LB301_dffs[0], VCC, , , address[7], E1L5, , );


--D1L545 is tdc_vme:inst1|vme_testdatamodewrite~135
--operation mode is normal

D1L545 = D1L045 & D1L345 & D1L445 & !PB1_safe_q[5];


--D1_vme_testmodewrite is tdc_vme:inst1|vme_testmodewrite
--operation mode is normal

D1_vme_testmodewrite = PB1_safe_q[2] & PB1_safe_q[3] & D1L945 & D1L545;


--LB7_dffs[0] is memory_simple:inst4|clocks:inst|dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB7_dffs[0]_lut_out = LB3_dffs[0];
LB7_dffs[0] = DFFEAS(LB7_dffs[0]_lut_out, KC2__clk1, VCC, , , , , , );


--LB3_dffs[0] is memory_simple:inst4|clocks:inst|sertff:inst13|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB3_dffs[0]_lut_out = !LB3_dffs[0];
LB3_dffs[0] = DFFEAS(LB3_dffs[0]_lut_out, KC2__clk1, VCC, , GC1_modulus_trigger, , , , );


--QB1_inst7 is memory_simple:inst4|clocks:inst|inst7
--operation mode is normal

QB1_inst7 = KC2__clk2 & LB7_dffs[0] $ LB3_dffs[0] # !LB99_dffs[0] # !KC2__clk2 & LB7_dffs[0] $ LB3_dffs[0];


--LB101_dffs[0] is memory_simple:inst4|dff1:inst35|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB101_dffs[0]_lut_out = KC2__clk2;
LB101_dffs[0] = DFFEAS(LB101_dffs[0]_lut_out, KC2__clk1, VCC, , , , , , );


--K1L61Q is sld_hub:sld_hub_inst|HUB_TDO~reg0
--operation mode is normal

K1L61Q = AMPP_FUNCTION(A1L29, SC5_Q[0], K1L31, K1L21, !UC1_state[8], K1L92);


--H1_del5 is tapdel10:inst13|del5
--operation mode is normal

H1_del5_lut_out = H1_del4;
H1_del5 = DFFEAS(H1_del5_lut_out, KC2__clk0, VCC, , , , , , );


--JB32L1 is vme_interface:inst2|lpm_compare:comp|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~68
--operation mode is normal

JB32L1 = address[29] & !_ga[2] & address[31] $ _ga[4] # !address[29] & _ga[2] & address[31] $ _ga[4];


--JB32L2 is vme_interface:inst2|lpm_compare:comp|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~69
--operation mode is normal

JB32L2 = address[27] & !_ga[0] & address[30] $ _ga[3] # !address[27] & _ga[0] & address[30] $ _ga[3];


--JB32L3 is vme_interface:inst2|lpm_compare:comp|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~70
--operation mode is normal

JB32L3 = am[0] & !am[4] & address[28] $ _ga[1];


--JB32L4 is vme_interface:inst2|lpm_compare:comp|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~71
--operation mode is normal

JB32L4 = am[3] & !_lword & !am[5];


--NB1_safe_q[21] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[21]
--operation mode is arithmetic

NB1_safe_q[21]_carry_eqn = NB1L24;
NB1_safe_q[21]_lut_out = NB1_safe_q[21] $ (NB1_safe_q[21]_carry_eqn);
NB1_safe_q[21] = DFFEAS(NB1_safe_q[21]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L44 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella21~COUT
--operation mode is arithmetic

NB1L44 = CARRY(!NB1L24 # !NB1_safe_q[21]);


--LB301_dffs[0] is dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB301_dffs[0]_lut_out = LB201_dffs[0];
LB301_dffs[0] = DFFEAS(LB301_dffs[0]_lut_out, clkin, VCC, , , , , , );


--E1_blt is vme_interface:inst2|blt
--operation mode is normal

E1_blt_lut_out = am[1];
E1_blt = DFFEAS(E1_blt_lut_out, E1L3, VCC, , , , , , );


--LB501_dffs[0] is dff_one:inst17|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB501_dffs[0]_lut_out = LB401_dffs[0];
LB501_dffs[0] = DFFEAS(LB501_dffs[0]_lut_out, clkin, VCC, , , , , , );


--E1L5 is vme_interface:inst2|_~7
--operation mode is normal

E1L5 = LB501_dffs[0] & E1L3;


--H1_del1 is tapdel10:inst13|del1
--operation mode is normal

H1_del1_lut_out = H1_del0;
H1_del1 = DFFEAS(H1_del1_lut_out, KC2__clk0, VCC, , , , , , );


--GC1_modulus_trigger is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|modulus_trigger
--operation mode is normal

GC1_modulus_trigger_carry_eqn = GC1L21;
GC1_modulus_trigger = GC1L1 # GC1_modulus_trigger_carry_eqn;


--SC5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
--operation mode is normal

SC5_Q[0] = AMPP_FUNCTION(!A1L29, altera_internal_jtag, VCC, K1L71);


--N2_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
--operation mode is normal

N2_WORD_SR[0] = AMPP_FUNCTION(!A1L29, N2L31, N2_WORD_SR[1], !N1_clear_signal, UC1_state[4], K1L5);


--K1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG
--operation mode is normal

K1_HUB_BYPASS_REG = AMPP_FUNCTION(!A1L29, K1L01, VCC);


--VC1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[0]
--operation mode is normal

VC1_dffe1a[0] = AMPP_FUNCTION(!A1L29, K1L42, SC6_Q[3], SC6_Q[2], SC6_Q[1], !K1L3, K1L7);


--K1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1
--operation mode is normal

K1_jtag_debug_mode_usr1 = AMPP_FUNCTION(!A1L29, S5_dffs[0], S5_dffs[1], K1L03, K1L13, UC1_state[0], UC1_state[12]);


--K1L31 is sld_hub:sld_hub_inst|HUB_TDO~335
--operation mode is normal

K1L31 = AMPP_FUNCTION(N2_WORD_SR[0], K1_HUB_BYPASS_REG, VC1_dffe1a[0], K1_jtag_debug_mode_usr1);


--SC4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
--operation mode is normal

SC4_Q[0] = AMPP_FUNCTION(!A1L29, altera_internal_jtag, !K1L3, K1L71);


--SC6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]
--operation mode is normal

SC6_Q[0] = AMPP_FUNCTION(!A1L29, SC6_Q[1], P1L4, UC1_state[4], !K1L3, K1L53);


--B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out
--operation mode is normal

B1_bypass_reg_out = AMPP_FUNCTION(!A1L29, altera_internal_jtag, !B1_reset_all, K1L62);


--SC1_Q[5] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]
--operation mode is normal

SC1_Q[5] = AMPP_FUNCTION(!A1L29, SC2_Q[5], SC6_Q[5], SC3_Q[0], !K1L3, K1L91);


--SC1_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]
--operation mode is normal

SC1_Q[4] = AMPP_FUNCTION(!A1L29, SC2_Q[4], SC6_Q[4], SC3_Q[0], !K1L3, K1L91);


--SC1_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]
--operation mode is normal

SC1_Q[3] = AMPP_FUNCTION(!A1L29, SC2_Q[3], SC6_Q[3], SC3_Q[0], !K1L3, K1L91);


--K1L41 is sld_hub:sld_hub_inst|HUB_TDO~336
--operation mode is normal

K1L41 = AMPP_FUNCTION(B1_bypass_reg_out, SC1_Q[5], SC1_Q[4], SC1_Q[3]);


--S3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]
--operation mode is normal

S3_dffs[0] = AMPP_FUNCTION(!A1L29, S3_dffs[1], !B1_reset_all, P1_trigger_setup_ena);


--N1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]
--operation mode is normal

N1_WORD_SR[0] = AMPP_FUNCTION(!A1L29, N1L43, N1L3, N1L53, N1_word_counter[2], !N1_clear_signal, B1L813);


--K1L51 is sld_hub:sld_hub_inst|HUB_TDO~337
--operation mode is normal

K1L51 = AMPP_FUNCTION(SC1_Q[5], SC1_Q[3], S3_dffs[0], N1_WORD_SR[0]);


--S1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
--operation mode is normal

S1_dffs[0] = AMPP_FUNCTION(!A1L29, S1_dffs[1], Q1_is_buffer_wrapped_once, UC1_state[4], B1L023, !B1_reset_all);


--K1L21 is sld_hub:sld_hub_inst|HUB_TDO~326
--operation mode is normal

K1L21 = AMPP_FUNCTION(SC4_Q[0], K1_jtag_debug_mode_usr1, SC6_Q[0], K1L11);


--UC1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
--operation mode is normal

UC1_state[8] = AMPP_FUNCTION(!A1L29, UC1_state[5], UC1_state[7], VCC, A1L49);


--UC1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]
--operation mode is normal

UC1_state[4] = AMPP_FUNCTION(!A1L29, UC1_state[3], UC1_state[4], UC1_state[7], VCC, !A1L49);


--UC1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]
--operation mode is normal

UC1_state[3] = AMPP_FUNCTION(!A1L29, A1L49, UC1_state[2], VCC);


--K1L92 is sld_hub:sld_hub_inst|process12~0
--operation mode is normal

K1L92 = AMPP_FUNCTION(UC1_state[4], UC1_state[3]);


--D1L76 is tdc_vme:inst1|_~1478
--operation mode is normal

D1L76 = D1L045 & D1L345 & !PB1_safe_q[3] & !PB1_safe_q[5];


--D1L86 is tdc_vme:inst1|_~1479
--operation mode is normal

D1L86 = D1L76 & !PB1_safe_q[2];


--D1_ctrlreg3[31] is tdc_vme:inst1|ctrlreg3[31]
--operation mode is normal

D1_ctrlreg3[31]_lut_out = A1L775;
D1_ctrlreg3[31] = DFFEAS(D1_ctrlreg3[31]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L715 is tdc_vme:inst1|dataout[31]~2410
--operation mode is normal

D1L715 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[31] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg7[31] is tdc_vme:inst1|ctrlreg7[31]
--operation mode is normal

D1_ctrlreg7[31]_lut_out = A1L775;
D1_ctrlreg7[31] = DFFEAS(D1_ctrlreg7[31]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1_ctrlreg8[31] is tdc_vme:inst1|ctrlreg8[31]
--operation mode is normal

D1_ctrlreg8[31]_lut_out = A1L775;
D1_ctrlreg8[31] = DFFEAS(D1_ctrlreg8[31]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L96 is tdc_vme:inst1|_~1480
--operation mode is normal

D1L96 = PB1_safe_q[3] & !PB1_safe_q[0] & !PB1_safe_q[1] & !PB1_safe_q[2];


--D1L56 is tdc_vme:inst1|_~325
--operation mode is normal

D1L56 = D1L045 & D1L345 & D1L96 & !PB1_safe_q[5];


--D1L815 is tdc_vme:inst1|dataout[31]~2411
--operation mode is normal

D1L815 = D1_ctrlreg7[31] & D1L46 # D1_ctrlreg8[31] & D1L56 # !D1_ctrlreg7[31] & D1_ctrlreg8[31] & D1L56;


--D1_ctrlreg6[31] is tdc_vme:inst1|ctrlreg6[31]
--operation mode is normal

D1_ctrlreg6[31]_lut_out = A1L775;
D1_ctrlreg6[31] = DFFEAS(D1_ctrlreg6[31]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L07 is tdc_vme:inst1|_~1481
--operation mode is normal

D1L07 = PB1_safe_q[1] & !PB1_safe_q[0];


--D1L63 is tdc_vme:inst1|_~256
--operation mode is normal

D1L63 = PB1_safe_q[2] & D1L76 & D1_ctrlreg6[31] & D1L07;


--NC1_q_a[31] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[31]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[31]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[31]_PORT_A_data_in_reg = DFFE(NC1_q_a[31]_PORT_A_data_in, NC1_q_a[31]_clock_0, , , NC1_q_a[31]_clock_enable_0);
NC1_q_a[31]_PORT_B_data_in = ~GND;
NC1_q_a[31]_PORT_B_data_in_reg = DFFE(NC1_q_a[31]_PORT_B_data_in, NC1_q_a[31]_clock_1, , , NC1_q_a[31]_clock_enable_1);
NC1_q_a[31]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[31]_PORT_A_address_reg = DFFE(NC1_q_a[31]_PORT_A_address, NC1_q_a[31]_clock_0, , , NC1_q_a[31]_clock_enable_0);
NC1_q_a[31]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[31]_PORT_B_address_reg = DFFE(NC1_q_a[31]_PORT_B_address, NC1_q_a[31]_clock_1, , , NC1_q_a[31]_clock_enable_1);
NC1_q_a[31]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[31]_PORT_A_write_enable_reg = DFFE(NC1_q_a[31]_PORT_A_write_enable, NC1_q_a[31]_clock_0, , , NC1_q_a[31]_clock_enable_0);
NC1_q_a[31]_PORT_B_write_enable = GND;
NC1_q_a[31]_PORT_B_write_enable_reg = DFFE(NC1_q_a[31]_PORT_B_write_enable, NC1_q_a[31]_clock_1, , , NC1_q_a[31]_clock_enable_1);
NC1_q_a[31]_clock_0 = LB001_dffs[0];
NC1_q_a[31]_clock_1 = E1_del80;
NC1_q_a[31]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[31]_clock_enable_1 = D1_testmodereg;
NC1_q_a[31]_PORT_B_data_out = MEMORY(NC1_q_a[31]_PORT_A_data_in_reg, NC1_q_a[31]_PORT_B_data_in_reg, NC1_q_a[31]_PORT_A_address_reg, NC1_q_a[31]_PORT_B_address_reg, NC1_q_a[31]_PORT_A_write_enable_reg, NC1_q_a[31]_PORT_B_write_enable_reg, , , NC1_q_a[31]_clock_0, NC1_q_a[31]_clock_1, NC1_q_a[31]_clock_enable_0, NC1_q_a[31]_clock_enable_1, , );
NC1_q_a[31]_PORT_B_data_out_reg = DFFE(NC1_q_a[31]_PORT_B_data_out, NC1_q_a[31]_clock_1, , , NC1_q_a[31]_clock_enable_1);
NC1_q_a[31] = NC1_q_a[31]_PORT_B_data_out_reg[0];


--D1L1 is tdc_vme:inst1|_~38
--operation mode is normal

D1L1 = E1_vme_addr[23] & !E1_vme_addr[22] & !E1_vme_addr[21] & !E1_vme_addr[20];


--D1L2 is tdc_vme:inst1|_~39
--operation mode is normal

D1L2 = NC1_q_a[31] & D1L1;


--D1_ctrlreg4[31] is tdc_vme:inst1|ctrlreg4[31]
--operation mode is normal

D1_ctrlreg4[31]_lut_out = A1L775;
D1_ctrlreg4[31] = DFFEAS(D1_ctrlreg4[31]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L735 is tdc_vme:inst1|vme_haltmodewrite~10
--operation mode is normal

D1L735 = !PB1_safe_q[0] & !PB1_safe_q[1];


--D1L915 is tdc_vme:inst1|dataout[31]~2412
--operation mode is normal

D1L915 = D1L63 # D1L2 # D1_ctrlreg4[31] & D1L33;


--D1L645 is tdc_vme:inst1|vme_testdatamodewrite~136
--operation mode is normal

D1L645 = PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg2[31] is tdc_vme:inst1|ctrlreg2[31]
--operation mode is normal

D1_ctrlreg2[31]_lut_out = A1L775;
D1_ctrlreg2[31] = DFFEAS(D1_ctrlreg2[31]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[31] is tdc_vme:inst1|ctrlreg5[31]
--operation mode is normal

D1_ctrlreg5[31]_lut_out = A1L775;
D1_ctrlreg5[31] = DFFEAS(D1_ctrlreg5[31]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[31] is tdc_vme:inst1|ctrlreg1[31]
--operation mode is normal

D1_ctrlreg1[31]_lut_out = A1L775;
D1_ctrlreg1[31] = DFFEAS(D1_ctrlreg1[31]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L515 is tdc_vme:inst1|dataout[31]~2339
--operation mode is normal

D1L515 = D1L76 & PB1_safe_q[2] & D1_ctrlreg5[31] # !PB1_safe_q[2] & D1_ctrlreg1[31];


--D1L615 is tdc_vme:inst1|dataout[31]~2340
--operation mode is normal

D1L615 = D1L645 & D1L515 # D1_ctrlreg2[31] & D1L12 # !D1L645 & D1_ctrlreg2[31] & D1L12;


--D1L415 is tdc_vme:inst1|dataout[31]~0
--operation mode is normal

D1L415 = D1L715 # D1L815 # D1L915 # D1L615;


--E1_vme_addr[16] is vme_interface:inst2|vme_addr[16]
--operation mode is normal

E1_vme_addr[16]_lut_out = address[16];
E1_vme_addr[16] = DFFEAS(E1_vme_addr[16]_lut_out, E1L3, VCC, , , , , , );


--D1L025 is tdc_vme:inst1|dataout[31]~2413
--operation mode is normal

D1L025 = _vme_write & E1_del80 & !E1_vme_addr[17] & !E1_vme_addr[16];


--D1_ctrlreg3[30] is tdc_vme:inst1|ctrlreg3[30]
--operation mode is normal

D1_ctrlreg3[30]_lut_out = A1L875;
D1_ctrlreg3[30] = DFFEAS(D1_ctrlreg3[30]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L115 is tdc_vme:inst1|dataout[30]~2414
--operation mode is normal

D1L115 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[30] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[30] is tdc_vme:inst1|ctrlreg8[30]
--operation mode is normal

D1_ctrlreg8[30]_lut_out = A1L875;
D1_ctrlreg8[30] = DFFEAS(D1_ctrlreg8[30]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[30] is tdc_vme:inst1|ctrlreg7[30]
--operation mode is normal

D1_ctrlreg7[30]_lut_out = A1L875;
D1_ctrlreg7[30] = DFFEAS(D1_ctrlreg7[30]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L215 is tdc_vme:inst1|dataout[30]~2415
--operation mode is normal

D1L215 = D1L46 & D1_ctrlreg7[30] # D1L56 & D1_ctrlreg8[30] # !D1L46 & D1L56 & D1_ctrlreg8[30];


--D1_ctrlreg6[30] is tdc_vme:inst1|ctrlreg6[30]
--operation mode is normal

D1_ctrlreg6[30]_lut_out = A1L875;
D1_ctrlreg6[30] = DFFEAS(D1_ctrlreg6[30]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L73 is tdc_vme:inst1|_~257
--operation mode is normal

D1L73 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[30];


--NC1_q_a[30] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[30]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[30]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[30]_PORT_A_data_in_reg = DFFE(NC1_q_a[30]_PORT_A_data_in, NC1_q_a[30]_clock_0, , , NC1_q_a[30]_clock_enable_0);
NC1_q_a[30]_PORT_B_data_in = ~GND;
NC1_q_a[30]_PORT_B_data_in_reg = DFFE(NC1_q_a[30]_PORT_B_data_in, NC1_q_a[30]_clock_1, , , NC1_q_a[30]_clock_enable_1);
NC1_q_a[30]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[30]_PORT_A_address_reg = DFFE(NC1_q_a[30]_PORT_A_address, NC1_q_a[30]_clock_0, , , NC1_q_a[30]_clock_enable_0);
NC1_q_a[30]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[30]_PORT_B_address_reg = DFFE(NC1_q_a[30]_PORT_B_address, NC1_q_a[30]_clock_1, , , NC1_q_a[30]_clock_enable_1);
NC1_q_a[30]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[30]_PORT_A_write_enable_reg = DFFE(NC1_q_a[30]_PORT_A_write_enable, NC1_q_a[30]_clock_0, , , NC1_q_a[30]_clock_enable_0);
NC1_q_a[30]_PORT_B_write_enable = GND;
NC1_q_a[30]_PORT_B_write_enable_reg = DFFE(NC1_q_a[30]_PORT_B_write_enable, NC1_q_a[30]_clock_1, , , NC1_q_a[30]_clock_enable_1);
NC1_q_a[30]_clock_0 = LB001_dffs[0];
NC1_q_a[30]_clock_1 = E1_del80;
NC1_q_a[30]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[30]_clock_enable_1 = D1_testmodereg;
NC1_q_a[30]_PORT_B_data_out = MEMORY(NC1_q_a[30]_PORT_A_data_in_reg, NC1_q_a[30]_PORT_B_data_in_reg, NC1_q_a[30]_PORT_A_address_reg, NC1_q_a[30]_PORT_B_address_reg, NC1_q_a[30]_PORT_A_write_enable_reg, NC1_q_a[30]_PORT_B_write_enable_reg, , , NC1_q_a[30]_clock_0, NC1_q_a[30]_clock_1, NC1_q_a[30]_clock_enable_0, NC1_q_a[30]_clock_enable_1, , );
NC1_q_a[30]_PORT_B_data_out_reg = DFFE(NC1_q_a[30]_PORT_B_data_out, NC1_q_a[30]_clock_1, , , NC1_q_a[30]_clock_enable_1);
NC1_q_a[30] = NC1_q_a[30]_PORT_B_data_out_reg[0];


--D1L3 is tdc_vme:inst1|_~40
--operation mode is normal

D1L3 = NC1_q_a[30] & D1L1;


--D1_ctrlreg4[30] is tdc_vme:inst1|ctrlreg4[30]
--operation mode is normal

D1_ctrlreg4[30]_lut_out = A1L875;
D1_ctrlreg4[30] = DFFEAS(D1_ctrlreg4[30]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L315 is tdc_vme:inst1|dataout[30]~2416
--operation mode is normal

D1L315 = D1L73 # D1L3 # D1L33 & D1_ctrlreg4[30];


--D1_ctrlreg2[30] is tdc_vme:inst1|ctrlreg2[30]
--operation mode is normal

D1_ctrlreg2[30]_lut_out = A1L875;
D1_ctrlreg2[30] = DFFEAS(D1_ctrlreg2[30]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[30] is tdc_vme:inst1|ctrlreg5[30]
--operation mode is normal

D1_ctrlreg5[30]_lut_out = A1L875;
D1_ctrlreg5[30] = DFFEAS(D1_ctrlreg5[30]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[30] is tdc_vme:inst1|ctrlreg1[30]
--operation mode is normal

D1_ctrlreg1[30]_lut_out = A1L875;
D1_ctrlreg1[30] = DFFEAS(D1_ctrlreg1[30]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L905 is tdc_vme:inst1|dataout[30]~2341
--operation mode is normal

D1L905 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[30] # !PB1_safe_q[2] & D1_ctrlreg1[30];


--D1L015 is tdc_vme:inst1|dataout[30]~2342
--operation mode is normal

D1L015 = D1L76 & D1L905 # D1L12 & D1_ctrlreg2[30] # !D1L76 & D1L12 & D1_ctrlreg2[30];


--D1L805 is tdc_vme:inst1|dataout[30]~1
--operation mode is normal

D1L805 = D1L115 # D1L215 # D1L315 # D1L015;


--D1_ctrlreg1[29] is tdc_vme:inst1|ctrlreg1[29]
--operation mode is normal

D1_ctrlreg1[29]_lut_out = A1L975;
D1_ctrlreg1[29] = DFFEAS(D1_ctrlreg1[29]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[29] is tdc_vme:inst1|ctrlreg8[29]
--operation mode is normal

D1_ctrlreg8[29]_lut_out = A1L975;
D1_ctrlreg8[29] = DFFEAS(D1_ctrlreg8[29]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L405 is tdc_vme:inst1|dataout[29]~2417
--operation mode is normal

D1L405 = D1L56 & D1_ctrlreg8[29] # D1L02 & D1_ctrlreg1[29] # !D1L56 & D1L02 & D1_ctrlreg1[29];


--NC1_q_a[29] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[29]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[29]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[29]_PORT_A_data_in_reg = DFFE(NC1_q_a[29]_PORT_A_data_in, NC1_q_a[29]_clock_0, , , NC1_q_a[29]_clock_enable_0);
NC1_q_a[29]_PORT_B_data_in = ~GND;
NC1_q_a[29]_PORT_B_data_in_reg = DFFE(NC1_q_a[29]_PORT_B_data_in, NC1_q_a[29]_clock_1, , , NC1_q_a[29]_clock_enable_1);
NC1_q_a[29]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[29]_PORT_A_address_reg = DFFE(NC1_q_a[29]_PORT_A_address, NC1_q_a[29]_clock_0, , , NC1_q_a[29]_clock_enable_0);
NC1_q_a[29]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[29]_PORT_B_address_reg = DFFE(NC1_q_a[29]_PORT_B_address, NC1_q_a[29]_clock_1, , , NC1_q_a[29]_clock_enable_1);
NC1_q_a[29]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[29]_PORT_A_write_enable_reg = DFFE(NC1_q_a[29]_PORT_A_write_enable, NC1_q_a[29]_clock_0, , , NC1_q_a[29]_clock_enable_0);
NC1_q_a[29]_PORT_B_write_enable = GND;
NC1_q_a[29]_PORT_B_write_enable_reg = DFFE(NC1_q_a[29]_PORT_B_write_enable, NC1_q_a[29]_clock_1, , , NC1_q_a[29]_clock_enable_1);
NC1_q_a[29]_clock_0 = LB001_dffs[0];
NC1_q_a[29]_clock_1 = E1_del80;
NC1_q_a[29]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[29]_clock_enable_1 = D1_testmodereg;
NC1_q_a[29]_PORT_B_data_out = MEMORY(NC1_q_a[29]_PORT_A_data_in_reg, NC1_q_a[29]_PORT_B_data_in_reg, NC1_q_a[29]_PORT_A_address_reg, NC1_q_a[29]_PORT_B_address_reg, NC1_q_a[29]_PORT_A_write_enable_reg, NC1_q_a[29]_PORT_B_write_enable_reg, , , NC1_q_a[29]_clock_0, NC1_q_a[29]_clock_1, NC1_q_a[29]_clock_enable_0, NC1_q_a[29]_clock_enable_1, , );
NC1_q_a[29]_PORT_B_data_out_reg = DFFE(NC1_q_a[29]_PORT_B_data_out, NC1_q_a[29]_clock_1, , , NC1_q_a[29]_clock_enable_1);
NC1_q_a[29] = NC1_q_a[29]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[29] is tdc_vme:inst1|ctrlreg4[29]
--operation mode is normal

D1_ctrlreg4[29]_lut_out = A1L975;
D1_ctrlreg4[29] = DFFEAS(D1_ctrlreg4[29]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L505 is tdc_vme:inst1|dataout[29]~2418
--operation mode is normal

D1L505 = NC1_q_a[29] & D1L1 # D1L33 & D1_ctrlreg4[29] # !NC1_q_a[29] & D1L33 & D1_ctrlreg4[29];


--D1_ctrlreg5[29] is tdc_vme:inst1|ctrlreg5[29]
--operation mode is normal

D1_ctrlreg5[29]_lut_out = A1L975;
D1_ctrlreg5[29] = DFFEAS(D1_ctrlreg5[29]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[29] is tdc_vme:inst1|ctrlreg7[29]
--operation mode is normal

D1_ctrlreg7[29]_lut_out = A1L975;
D1_ctrlreg7[29] = DFFEAS(D1_ctrlreg7[29]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L605 is tdc_vme:inst1|dataout[29]~2419
--operation mode is normal

D1L605 = D1L46 & D1_ctrlreg7[29] # D1L43 & D1_ctrlreg5[29] # !D1L46 & D1L43 & D1_ctrlreg5[29];


--D1_ctrlreg3[29] is tdc_vme:inst1|ctrlreg3[29]
--operation mode is normal

D1_ctrlreg3[29]_lut_out = A1L975;
D1_ctrlreg3[29] = DFFEAS(D1_ctrlreg3[29]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L22 is tdc_vme:inst1|_~153
--operation mode is normal

D1L22 = D1L945 & D1L76 & D1_ctrlreg3[29] & !PB1_safe_q[2];


--D1_ctrlreg6[29] is tdc_vme:inst1|ctrlreg6[29]
--operation mode is normal

D1_ctrlreg6[29]_lut_out = A1L975;
D1_ctrlreg6[29] = DFFEAS(D1_ctrlreg6[29]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L83 is tdc_vme:inst1|_~258
--operation mode is normal

D1L83 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[29];


--D1_ctrlreg2[29] is tdc_vme:inst1|ctrlreg2[29]
--operation mode is normal

D1_ctrlreg2[29]_lut_out = A1L975;
D1_ctrlreg2[29] = DFFEAS(D1_ctrlreg2[29]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L705 is tdc_vme:inst1|dataout[29]~2420
--operation mode is normal

D1L705 = D1L22 # D1L83 # D1L12 & D1_ctrlreg2[29];


--D1L305 is tdc_vme:inst1|dataout[29]~2
--operation mode is normal

D1L305 = D1L405 # D1L505 # D1L605 # D1L705;


--D1_ctrlreg3[28] is tdc_vme:inst1|ctrlreg3[28]
--operation mode is normal

D1_ctrlreg3[28]_lut_out = A1L085;
D1_ctrlreg3[28] = DFFEAS(D1_ctrlreg3[28]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L005 is tdc_vme:inst1|dataout[28]~2421
--operation mode is normal

D1L005 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[28] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[28] is tdc_vme:inst1|ctrlreg8[28]
--operation mode is normal

D1_ctrlreg8[28]_lut_out = A1L085;
D1_ctrlreg8[28] = DFFEAS(D1_ctrlreg8[28]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[28] is tdc_vme:inst1|ctrlreg7[28]
--operation mode is normal

D1_ctrlreg7[28]_lut_out = A1L085;
D1_ctrlreg7[28] = DFFEAS(D1_ctrlreg7[28]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L105 is tdc_vme:inst1|dataout[28]~2422
--operation mode is normal

D1L105 = D1L46 & D1_ctrlreg7[28] # D1L56 & D1_ctrlreg8[28] # !D1L46 & D1L56 & D1_ctrlreg8[28];


--D1_ctrlreg6[28] is tdc_vme:inst1|ctrlreg6[28]
--operation mode is normal

D1_ctrlreg6[28]_lut_out = A1L085;
D1_ctrlreg6[28] = DFFEAS(D1_ctrlreg6[28]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L93 is tdc_vme:inst1|_~259
--operation mode is normal

D1L93 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[28];


--NC1_q_a[28] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[28]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[28]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[28]_PORT_A_data_in_reg = DFFE(NC1_q_a[28]_PORT_A_data_in, NC1_q_a[28]_clock_0, , , NC1_q_a[28]_clock_enable_0);
NC1_q_a[28]_PORT_B_data_in = ~GND;
NC1_q_a[28]_PORT_B_data_in_reg = DFFE(NC1_q_a[28]_PORT_B_data_in, NC1_q_a[28]_clock_1, , , NC1_q_a[28]_clock_enable_1);
NC1_q_a[28]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[28]_PORT_A_address_reg = DFFE(NC1_q_a[28]_PORT_A_address, NC1_q_a[28]_clock_0, , , NC1_q_a[28]_clock_enable_0);
NC1_q_a[28]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[28]_PORT_B_address_reg = DFFE(NC1_q_a[28]_PORT_B_address, NC1_q_a[28]_clock_1, , , NC1_q_a[28]_clock_enable_1);
NC1_q_a[28]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[28]_PORT_A_write_enable_reg = DFFE(NC1_q_a[28]_PORT_A_write_enable, NC1_q_a[28]_clock_0, , , NC1_q_a[28]_clock_enable_0);
NC1_q_a[28]_PORT_B_write_enable = GND;
NC1_q_a[28]_PORT_B_write_enable_reg = DFFE(NC1_q_a[28]_PORT_B_write_enable, NC1_q_a[28]_clock_1, , , NC1_q_a[28]_clock_enable_1);
NC1_q_a[28]_clock_0 = LB001_dffs[0];
NC1_q_a[28]_clock_1 = E1_del80;
NC1_q_a[28]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[28]_clock_enable_1 = D1_testmodereg;
NC1_q_a[28]_PORT_B_data_out = MEMORY(NC1_q_a[28]_PORT_A_data_in_reg, NC1_q_a[28]_PORT_B_data_in_reg, NC1_q_a[28]_PORT_A_address_reg, NC1_q_a[28]_PORT_B_address_reg, NC1_q_a[28]_PORT_A_write_enable_reg, NC1_q_a[28]_PORT_B_write_enable_reg, , , NC1_q_a[28]_clock_0, NC1_q_a[28]_clock_1, NC1_q_a[28]_clock_enable_0, NC1_q_a[28]_clock_enable_1, , );
NC1_q_a[28]_PORT_B_data_out_reg = DFFE(NC1_q_a[28]_PORT_B_data_out, NC1_q_a[28]_clock_1, , , NC1_q_a[28]_clock_enable_1);
NC1_q_a[28] = NC1_q_a[28]_PORT_B_data_out_reg[0];


--D1L4 is tdc_vme:inst1|_~42
--operation mode is normal

D1L4 = NC1_q_a[28] & D1L1;


--D1_ctrlreg4[28] is tdc_vme:inst1|ctrlreg4[28]
--operation mode is normal

D1_ctrlreg4[28]_lut_out = A1L085;
D1_ctrlreg4[28] = DFFEAS(D1_ctrlreg4[28]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L205 is tdc_vme:inst1|dataout[28]~2423
--operation mode is normal

D1L205 = D1L93 # D1L4 # D1L33 & D1_ctrlreg4[28];


--D1_ctrlreg2[28] is tdc_vme:inst1|ctrlreg2[28]
--operation mode is normal

D1_ctrlreg2[28]_lut_out = A1L085;
D1_ctrlreg2[28] = DFFEAS(D1_ctrlreg2[28]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[28] is tdc_vme:inst1|ctrlreg5[28]
--operation mode is normal

D1_ctrlreg5[28]_lut_out = A1L085;
D1_ctrlreg5[28] = DFFEAS(D1_ctrlreg5[28]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[28] is tdc_vme:inst1|ctrlreg1[28]
--operation mode is normal

D1_ctrlreg1[28]_lut_out = A1L085;
D1_ctrlreg1[28] = DFFEAS(D1_ctrlreg1[28]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L894 is tdc_vme:inst1|dataout[28]~2343
--operation mode is normal

D1L894 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[28] # !PB1_safe_q[2] & D1_ctrlreg1[28];


--D1L994 is tdc_vme:inst1|dataout[28]~2344
--operation mode is normal

D1L994 = D1L76 & D1L894 # D1L12 & D1_ctrlreg2[28] # !D1L76 & D1L12 & D1_ctrlreg2[28];


--D1L794 is tdc_vme:inst1|dataout[28]~3
--operation mode is normal

D1L794 = D1L005 # D1L105 # D1L205 # D1L994;


--D1_ctrlreg3[27] is tdc_vme:inst1|ctrlreg3[27]
--operation mode is normal

D1_ctrlreg3[27]_lut_out = A1L185;
D1_ctrlreg3[27] = DFFEAS(D1_ctrlreg3[27]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L494 is tdc_vme:inst1|dataout[27]~2424
--operation mode is normal

D1L494 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[27] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[27] is tdc_vme:inst1|ctrlreg8[27]
--operation mode is normal

D1_ctrlreg8[27]_lut_out = A1L185;
D1_ctrlreg8[27] = DFFEAS(D1_ctrlreg8[27]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[27] is tdc_vme:inst1|ctrlreg7[27]
--operation mode is normal

D1_ctrlreg7[27]_lut_out = A1L185;
D1_ctrlreg7[27] = DFFEAS(D1_ctrlreg7[27]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L594 is tdc_vme:inst1|dataout[27]~2425
--operation mode is normal

D1L594 = D1L46 & D1_ctrlreg7[27] # D1L56 & D1_ctrlreg8[27] # !D1L46 & D1L56 & D1_ctrlreg8[27];


--D1_ctrlreg6[27] is tdc_vme:inst1|ctrlreg6[27]
--operation mode is normal

D1_ctrlreg6[27]_lut_out = A1L185;
D1_ctrlreg6[27] = DFFEAS(D1_ctrlreg6[27]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L04 is tdc_vme:inst1|_~260
--operation mode is normal

D1L04 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[27];


--NC1_q_a[27] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[27]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[27]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[27]_PORT_A_data_in_reg = DFFE(NC1_q_a[27]_PORT_A_data_in, NC1_q_a[27]_clock_0, , , NC1_q_a[27]_clock_enable_0);
NC1_q_a[27]_PORT_B_data_in = ~GND;
NC1_q_a[27]_PORT_B_data_in_reg = DFFE(NC1_q_a[27]_PORT_B_data_in, NC1_q_a[27]_clock_1, , , NC1_q_a[27]_clock_enable_1);
NC1_q_a[27]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[27]_PORT_A_address_reg = DFFE(NC1_q_a[27]_PORT_A_address, NC1_q_a[27]_clock_0, , , NC1_q_a[27]_clock_enable_0);
NC1_q_a[27]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[27]_PORT_B_address_reg = DFFE(NC1_q_a[27]_PORT_B_address, NC1_q_a[27]_clock_1, , , NC1_q_a[27]_clock_enable_1);
NC1_q_a[27]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[27]_PORT_A_write_enable_reg = DFFE(NC1_q_a[27]_PORT_A_write_enable, NC1_q_a[27]_clock_0, , , NC1_q_a[27]_clock_enable_0);
NC1_q_a[27]_PORT_B_write_enable = GND;
NC1_q_a[27]_PORT_B_write_enable_reg = DFFE(NC1_q_a[27]_PORT_B_write_enable, NC1_q_a[27]_clock_1, , , NC1_q_a[27]_clock_enable_1);
NC1_q_a[27]_clock_0 = LB001_dffs[0];
NC1_q_a[27]_clock_1 = E1_del80;
NC1_q_a[27]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[27]_clock_enable_1 = D1_testmodereg;
NC1_q_a[27]_PORT_B_data_out = MEMORY(NC1_q_a[27]_PORT_A_data_in_reg, NC1_q_a[27]_PORT_B_data_in_reg, NC1_q_a[27]_PORT_A_address_reg, NC1_q_a[27]_PORT_B_address_reg, NC1_q_a[27]_PORT_A_write_enable_reg, NC1_q_a[27]_PORT_B_write_enable_reg, , , NC1_q_a[27]_clock_0, NC1_q_a[27]_clock_1, NC1_q_a[27]_clock_enable_0, NC1_q_a[27]_clock_enable_1, , );
NC1_q_a[27]_PORT_B_data_out_reg = DFFE(NC1_q_a[27]_PORT_B_data_out, NC1_q_a[27]_clock_1, , , NC1_q_a[27]_clock_enable_1);
NC1_q_a[27] = NC1_q_a[27]_PORT_B_data_out_reg[0];


--D1L5 is tdc_vme:inst1|_~43
--operation mode is normal

D1L5 = NC1_q_a[27] & D1L1;


--D1_ctrlreg4[27] is tdc_vme:inst1|ctrlreg4[27]
--operation mode is normal

D1_ctrlreg4[27]_lut_out = A1L185;
D1_ctrlreg4[27] = DFFEAS(D1_ctrlreg4[27]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L694 is tdc_vme:inst1|dataout[27]~2426
--operation mode is normal

D1L694 = D1L04 # D1L5 # D1L33 & D1_ctrlreg4[27];


--D1_ctrlreg2[27] is tdc_vme:inst1|ctrlreg2[27]
--operation mode is normal

D1_ctrlreg2[27]_lut_out = A1L185;
D1_ctrlreg2[27] = DFFEAS(D1_ctrlreg2[27]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[27] is tdc_vme:inst1|ctrlreg5[27]
--operation mode is normal

D1_ctrlreg5[27]_lut_out = A1L185;
D1_ctrlreg5[27] = DFFEAS(D1_ctrlreg5[27]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[27] is tdc_vme:inst1|ctrlreg1[27]
--operation mode is normal

D1_ctrlreg1[27]_lut_out = A1L185;
D1_ctrlreg1[27] = DFFEAS(D1_ctrlreg1[27]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L294 is tdc_vme:inst1|dataout[27]~2345
--operation mode is normal

D1L294 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[27] # !PB1_safe_q[2] & D1_ctrlreg1[27];


--D1L394 is tdc_vme:inst1|dataout[27]~2346
--operation mode is normal

D1L394 = D1L76 & D1L294 # D1L12 & D1_ctrlreg2[27] # !D1L76 & D1L12 & D1_ctrlreg2[27];


--D1L194 is tdc_vme:inst1|dataout[27]~4
--operation mode is normal

D1L194 = D1L494 # D1L594 # D1L694 # D1L394;


--D1_ctrlreg3[26] is tdc_vme:inst1|ctrlreg3[26]
--operation mode is normal

D1_ctrlreg3[26]_lut_out = A1L285;
D1_ctrlreg3[26] = DFFEAS(D1_ctrlreg3[26]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L884 is tdc_vme:inst1|dataout[26]~2427
--operation mode is normal

D1L884 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[26] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[26] is tdc_vme:inst1|ctrlreg8[26]
--operation mode is normal

D1_ctrlreg8[26]_lut_out = A1L285;
D1_ctrlreg8[26] = DFFEAS(D1_ctrlreg8[26]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[26] is tdc_vme:inst1|ctrlreg7[26]
--operation mode is normal

D1_ctrlreg7[26]_lut_out = A1L285;
D1_ctrlreg7[26] = DFFEAS(D1_ctrlreg7[26]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L984 is tdc_vme:inst1|dataout[26]~2428
--operation mode is normal

D1L984 = D1L46 & D1_ctrlreg7[26] # D1L56 & D1_ctrlreg8[26] # !D1L46 & D1L56 & D1_ctrlreg8[26];


--D1_ctrlreg6[26] is tdc_vme:inst1|ctrlreg6[26]
--operation mode is normal

D1_ctrlreg6[26]_lut_out = A1L285;
D1_ctrlreg6[26] = DFFEAS(D1_ctrlreg6[26]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L14 is tdc_vme:inst1|_~261
--operation mode is normal

D1L14 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[26];


--NC1_q_a[26] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[26]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[26]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[26]_PORT_A_data_in_reg = DFFE(NC1_q_a[26]_PORT_A_data_in, NC1_q_a[26]_clock_0, , , NC1_q_a[26]_clock_enable_0);
NC1_q_a[26]_PORT_B_data_in = ~GND;
NC1_q_a[26]_PORT_B_data_in_reg = DFFE(NC1_q_a[26]_PORT_B_data_in, NC1_q_a[26]_clock_1, , , NC1_q_a[26]_clock_enable_1);
NC1_q_a[26]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[26]_PORT_A_address_reg = DFFE(NC1_q_a[26]_PORT_A_address, NC1_q_a[26]_clock_0, , , NC1_q_a[26]_clock_enable_0);
NC1_q_a[26]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[26]_PORT_B_address_reg = DFFE(NC1_q_a[26]_PORT_B_address, NC1_q_a[26]_clock_1, , , NC1_q_a[26]_clock_enable_1);
NC1_q_a[26]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[26]_PORT_A_write_enable_reg = DFFE(NC1_q_a[26]_PORT_A_write_enable, NC1_q_a[26]_clock_0, , , NC1_q_a[26]_clock_enable_0);
NC1_q_a[26]_PORT_B_write_enable = GND;
NC1_q_a[26]_PORT_B_write_enable_reg = DFFE(NC1_q_a[26]_PORT_B_write_enable, NC1_q_a[26]_clock_1, , , NC1_q_a[26]_clock_enable_1);
NC1_q_a[26]_clock_0 = LB001_dffs[0];
NC1_q_a[26]_clock_1 = E1_del80;
NC1_q_a[26]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[26]_clock_enable_1 = D1_testmodereg;
NC1_q_a[26]_PORT_B_data_out = MEMORY(NC1_q_a[26]_PORT_A_data_in_reg, NC1_q_a[26]_PORT_B_data_in_reg, NC1_q_a[26]_PORT_A_address_reg, NC1_q_a[26]_PORT_B_address_reg, NC1_q_a[26]_PORT_A_write_enable_reg, NC1_q_a[26]_PORT_B_write_enable_reg, , , NC1_q_a[26]_clock_0, NC1_q_a[26]_clock_1, NC1_q_a[26]_clock_enable_0, NC1_q_a[26]_clock_enable_1, , );
NC1_q_a[26]_PORT_B_data_out_reg = DFFE(NC1_q_a[26]_PORT_B_data_out, NC1_q_a[26]_clock_1, , , NC1_q_a[26]_clock_enable_1);
NC1_q_a[26] = NC1_q_a[26]_PORT_B_data_out_reg[0];


--D1L6 is tdc_vme:inst1|_~44
--operation mode is normal

D1L6 = NC1_q_a[26] & D1L1;


--D1_ctrlreg4[26] is tdc_vme:inst1|ctrlreg4[26]
--operation mode is normal

D1_ctrlreg4[26]_lut_out = A1L285;
D1_ctrlreg4[26] = DFFEAS(D1_ctrlreg4[26]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L094 is tdc_vme:inst1|dataout[26]~2429
--operation mode is normal

D1L094 = D1L14 # D1L6 # D1L33 & D1_ctrlreg4[26];


--D1_ctrlreg2[26] is tdc_vme:inst1|ctrlreg2[26]
--operation mode is normal

D1_ctrlreg2[26]_lut_out = A1L285;
D1_ctrlreg2[26] = DFFEAS(D1_ctrlreg2[26]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[26] is tdc_vme:inst1|ctrlreg5[26]
--operation mode is normal

D1_ctrlreg5[26]_lut_out = A1L285;
D1_ctrlreg5[26] = DFFEAS(D1_ctrlreg5[26]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[26] is tdc_vme:inst1|ctrlreg1[26]
--operation mode is normal

D1_ctrlreg1[26]_lut_out = A1L285;
D1_ctrlreg1[26] = DFFEAS(D1_ctrlreg1[26]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L684 is tdc_vme:inst1|dataout[26]~2347
--operation mode is normal

D1L684 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[26] # !PB1_safe_q[2] & D1_ctrlreg1[26];


--D1L784 is tdc_vme:inst1|dataout[26]~2348
--operation mode is normal

D1L784 = D1L76 & D1L684 # D1L12 & D1_ctrlreg2[26] # !D1L76 & D1L12 & D1_ctrlreg2[26];


--D1L584 is tdc_vme:inst1|dataout[26]~5
--operation mode is normal

D1L584 = D1L884 # D1L984 # D1L094 # D1L784;


--D1_ctrlreg3[25] is tdc_vme:inst1|ctrlreg3[25]
--operation mode is normal

D1_ctrlreg3[25]_lut_out = A1L385;
D1_ctrlreg3[25] = DFFEAS(D1_ctrlreg3[25]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L284 is tdc_vme:inst1|dataout[25]~2430
--operation mode is normal

D1L284 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[25] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[25] is tdc_vme:inst1|ctrlreg8[25]
--operation mode is normal

D1_ctrlreg8[25]_lut_out = A1L385;
D1_ctrlreg8[25] = DFFEAS(D1_ctrlreg8[25]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[25] is tdc_vme:inst1|ctrlreg7[25]
--operation mode is normal

D1_ctrlreg7[25]_lut_out = A1L385;
D1_ctrlreg7[25] = DFFEAS(D1_ctrlreg7[25]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L384 is tdc_vme:inst1|dataout[25]~2431
--operation mode is normal

D1L384 = D1L46 & D1_ctrlreg7[25] # D1L56 & D1_ctrlreg8[25] # !D1L46 & D1L56 & D1_ctrlreg8[25];


--D1_ctrlreg6[25] is tdc_vme:inst1|ctrlreg6[25]
--operation mode is normal

D1_ctrlreg6[25]_lut_out = A1L385;
D1_ctrlreg6[25] = DFFEAS(D1_ctrlreg6[25]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L24 is tdc_vme:inst1|_~262
--operation mode is normal

D1L24 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[25];


--NC1_q_a[25] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[25]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[25]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[25]_PORT_A_data_in_reg = DFFE(NC1_q_a[25]_PORT_A_data_in, NC1_q_a[25]_clock_0, , , NC1_q_a[25]_clock_enable_0);
NC1_q_a[25]_PORT_B_data_in = ~GND;
NC1_q_a[25]_PORT_B_data_in_reg = DFFE(NC1_q_a[25]_PORT_B_data_in, NC1_q_a[25]_clock_1, , , NC1_q_a[25]_clock_enable_1);
NC1_q_a[25]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[25]_PORT_A_address_reg = DFFE(NC1_q_a[25]_PORT_A_address, NC1_q_a[25]_clock_0, , , NC1_q_a[25]_clock_enable_0);
NC1_q_a[25]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[25]_PORT_B_address_reg = DFFE(NC1_q_a[25]_PORT_B_address, NC1_q_a[25]_clock_1, , , NC1_q_a[25]_clock_enable_1);
NC1_q_a[25]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[25]_PORT_A_write_enable_reg = DFFE(NC1_q_a[25]_PORT_A_write_enable, NC1_q_a[25]_clock_0, , , NC1_q_a[25]_clock_enable_0);
NC1_q_a[25]_PORT_B_write_enable = GND;
NC1_q_a[25]_PORT_B_write_enable_reg = DFFE(NC1_q_a[25]_PORT_B_write_enable, NC1_q_a[25]_clock_1, , , NC1_q_a[25]_clock_enable_1);
NC1_q_a[25]_clock_0 = LB001_dffs[0];
NC1_q_a[25]_clock_1 = E1_del80;
NC1_q_a[25]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[25]_clock_enable_1 = D1_testmodereg;
NC1_q_a[25]_PORT_B_data_out = MEMORY(NC1_q_a[25]_PORT_A_data_in_reg, NC1_q_a[25]_PORT_B_data_in_reg, NC1_q_a[25]_PORT_A_address_reg, NC1_q_a[25]_PORT_B_address_reg, NC1_q_a[25]_PORT_A_write_enable_reg, NC1_q_a[25]_PORT_B_write_enable_reg, , , NC1_q_a[25]_clock_0, NC1_q_a[25]_clock_1, NC1_q_a[25]_clock_enable_0, NC1_q_a[25]_clock_enable_1, , );
NC1_q_a[25]_PORT_B_data_out_reg = DFFE(NC1_q_a[25]_PORT_B_data_out, NC1_q_a[25]_clock_1, , , NC1_q_a[25]_clock_enable_1);
NC1_q_a[25] = NC1_q_a[25]_PORT_B_data_out_reg[0];


--D1L7 is tdc_vme:inst1|_~45
--operation mode is normal

D1L7 = NC1_q_a[25] & D1L1;


--D1_ctrlreg4[25] is tdc_vme:inst1|ctrlreg4[25]
--operation mode is normal

D1_ctrlreg4[25]_lut_out = A1L385;
D1_ctrlreg4[25] = DFFEAS(D1_ctrlreg4[25]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L484 is tdc_vme:inst1|dataout[25]~2432
--operation mode is normal

D1L484 = D1L24 # D1L7 # D1L33 & D1_ctrlreg4[25];


--D1_ctrlreg2[25] is tdc_vme:inst1|ctrlreg2[25]
--operation mode is normal

D1_ctrlreg2[25]_lut_out = A1L385;
D1_ctrlreg2[25] = DFFEAS(D1_ctrlreg2[25]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[25] is tdc_vme:inst1|ctrlreg5[25]
--operation mode is normal

D1_ctrlreg5[25]_lut_out = A1L385;
D1_ctrlreg5[25] = DFFEAS(D1_ctrlreg5[25]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[25] is tdc_vme:inst1|ctrlreg1[25]
--operation mode is normal

D1_ctrlreg1[25]_lut_out = A1L385;
D1_ctrlreg1[25] = DFFEAS(D1_ctrlreg1[25]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L084 is tdc_vme:inst1|dataout[25]~2349
--operation mode is normal

D1L084 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[25] # !PB1_safe_q[2] & D1_ctrlreg1[25];


--D1L184 is tdc_vme:inst1|dataout[25]~2350
--operation mode is normal

D1L184 = D1L76 & D1L084 # D1L12 & D1_ctrlreg2[25] # !D1L76 & D1L12 & D1_ctrlreg2[25];


--D1L974 is tdc_vme:inst1|dataout[25]~6
--operation mode is normal

D1L974 = D1L284 # D1L384 # D1L484 # D1L184;


--D1_ctrlreg1[24] is tdc_vme:inst1|ctrlreg1[24]
--operation mode is normal

D1_ctrlreg1[24]_lut_out = A1L485;
D1_ctrlreg1[24] = DFFEAS(D1_ctrlreg1[24]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[24] is tdc_vme:inst1|ctrlreg8[24]
--operation mode is normal

D1_ctrlreg8[24]_lut_out = A1L485;
D1_ctrlreg8[24] = DFFEAS(D1_ctrlreg8[24]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L574 is tdc_vme:inst1|dataout[24]~2433
--operation mode is normal

D1L574 = D1L56 & D1_ctrlreg8[24] # D1L02 & D1_ctrlreg1[24] # !D1L56 & D1L02 & D1_ctrlreg1[24];


--NC1_q_a[24] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[24]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[24]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[24]_PORT_A_data_in_reg = DFFE(NC1_q_a[24]_PORT_A_data_in, NC1_q_a[24]_clock_0, , , NC1_q_a[24]_clock_enable_0);
NC1_q_a[24]_PORT_B_data_in = ~GND;
NC1_q_a[24]_PORT_B_data_in_reg = DFFE(NC1_q_a[24]_PORT_B_data_in, NC1_q_a[24]_clock_1, , , NC1_q_a[24]_clock_enable_1);
NC1_q_a[24]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[24]_PORT_A_address_reg = DFFE(NC1_q_a[24]_PORT_A_address, NC1_q_a[24]_clock_0, , , NC1_q_a[24]_clock_enable_0);
NC1_q_a[24]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[24]_PORT_B_address_reg = DFFE(NC1_q_a[24]_PORT_B_address, NC1_q_a[24]_clock_1, , , NC1_q_a[24]_clock_enable_1);
NC1_q_a[24]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[24]_PORT_A_write_enable_reg = DFFE(NC1_q_a[24]_PORT_A_write_enable, NC1_q_a[24]_clock_0, , , NC1_q_a[24]_clock_enable_0);
NC1_q_a[24]_PORT_B_write_enable = GND;
NC1_q_a[24]_PORT_B_write_enable_reg = DFFE(NC1_q_a[24]_PORT_B_write_enable, NC1_q_a[24]_clock_1, , , NC1_q_a[24]_clock_enable_1);
NC1_q_a[24]_clock_0 = LB001_dffs[0];
NC1_q_a[24]_clock_1 = E1_del80;
NC1_q_a[24]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[24]_clock_enable_1 = D1_testmodereg;
NC1_q_a[24]_PORT_B_data_out = MEMORY(NC1_q_a[24]_PORT_A_data_in_reg, NC1_q_a[24]_PORT_B_data_in_reg, NC1_q_a[24]_PORT_A_address_reg, NC1_q_a[24]_PORT_B_address_reg, NC1_q_a[24]_PORT_A_write_enable_reg, NC1_q_a[24]_PORT_B_write_enable_reg, , , NC1_q_a[24]_clock_0, NC1_q_a[24]_clock_1, NC1_q_a[24]_clock_enable_0, NC1_q_a[24]_clock_enable_1, , );
NC1_q_a[24]_PORT_B_data_out_reg = DFFE(NC1_q_a[24]_PORT_B_data_out, NC1_q_a[24]_clock_1, , , NC1_q_a[24]_clock_enable_1);
NC1_q_a[24] = NC1_q_a[24]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[24] is tdc_vme:inst1|ctrlreg4[24]
--operation mode is normal

D1_ctrlreg4[24]_lut_out = A1L485;
D1_ctrlreg4[24] = DFFEAS(D1_ctrlreg4[24]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L674 is tdc_vme:inst1|dataout[24]~2434
--operation mode is normal

D1L674 = NC1_q_a[24] & D1L1 # D1L33 & D1_ctrlreg4[24] # !NC1_q_a[24] & D1L33 & D1_ctrlreg4[24];


--D1_ctrlreg5[24] is tdc_vme:inst1|ctrlreg5[24]
--operation mode is normal

D1_ctrlreg5[24]_lut_out = A1L485;
D1_ctrlreg5[24] = DFFEAS(D1_ctrlreg5[24]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[24] is tdc_vme:inst1|ctrlreg7[24]
--operation mode is normal

D1_ctrlreg7[24]_lut_out = A1L485;
D1_ctrlreg7[24] = DFFEAS(D1_ctrlreg7[24]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L774 is tdc_vme:inst1|dataout[24]~2435
--operation mode is normal

D1L774 = D1L46 & D1_ctrlreg7[24] # D1L43 & D1_ctrlreg5[24] # !D1L46 & D1L43 & D1_ctrlreg5[24];


--D1_ctrlreg3[24] is tdc_vme:inst1|ctrlreg3[24]
--operation mode is normal

D1_ctrlreg3[24]_lut_out = A1L485;
D1_ctrlreg3[24] = DFFEAS(D1_ctrlreg3[24]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L32 is tdc_vme:inst1|_~158
--operation mode is normal

D1L32 = D1L945 & D1L76 & D1_ctrlreg3[24] & !PB1_safe_q[2];


--D1_ctrlreg6[24] is tdc_vme:inst1|ctrlreg6[24]
--operation mode is normal

D1_ctrlreg6[24]_lut_out = A1L485;
D1_ctrlreg6[24] = DFFEAS(D1_ctrlreg6[24]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L34 is tdc_vme:inst1|_~263
--operation mode is normal

D1L34 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[24];


--D1_ctrlreg2[24] is tdc_vme:inst1|ctrlreg2[24]
--operation mode is normal

D1_ctrlreg2[24]_lut_out = A1L485;
D1_ctrlreg2[24] = DFFEAS(D1_ctrlreg2[24]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L874 is tdc_vme:inst1|dataout[24]~2436
--operation mode is normal

D1L874 = D1L32 # D1L34 # D1L12 & D1_ctrlreg2[24];


--D1L474 is tdc_vme:inst1|dataout[24]~7
--operation mode is normal

D1L474 = D1L574 # D1L674 # D1L774 # D1L874;


--D1_ctrlreg3[23] is tdc_vme:inst1|ctrlreg3[23]
--operation mode is normal

D1_ctrlreg3[23]_lut_out = A1L585;
D1_ctrlreg3[23] = DFFEAS(D1_ctrlreg3[23]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L174 is tdc_vme:inst1|dataout[23]~2437
--operation mode is normal

D1L174 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[23] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[23] is tdc_vme:inst1|ctrlreg8[23]
--operation mode is normal

D1_ctrlreg8[23]_lut_out = A1L585;
D1_ctrlreg8[23] = DFFEAS(D1_ctrlreg8[23]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[23] is tdc_vme:inst1|ctrlreg7[23]
--operation mode is normal

D1_ctrlreg7[23]_lut_out = A1L585;
D1_ctrlreg7[23] = DFFEAS(D1_ctrlreg7[23]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L274 is tdc_vme:inst1|dataout[23]~2438
--operation mode is normal

D1L274 = D1L46 & D1_ctrlreg7[23] # D1L56 & D1_ctrlreg8[23] # !D1L46 & D1L56 & D1_ctrlreg8[23];


--D1_ctrlreg6[23] is tdc_vme:inst1|ctrlreg6[23]
--operation mode is normal

D1_ctrlreg6[23]_lut_out = A1L585;
D1_ctrlreg6[23] = DFFEAS(D1_ctrlreg6[23]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L44 is tdc_vme:inst1|_~264
--operation mode is normal

D1L44 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[23];


--NC1_q_a[23] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[23]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[23]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[23]_PORT_A_data_in_reg = DFFE(NC1_q_a[23]_PORT_A_data_in, NC1_q_a[23]_clock_0, , , NC1_q_a[23]_clock_enable_0);
NC1_q_a[23]_PORT_B_data_in = ~GND;
NC1_q_a[23]_PORT_B_data_in_reg = DFFE(NC1_q_a[23]_PORT_B_data_in, NC1_q_a[23]_clock_1, , , NC1_q_a[23]_clock_enable_1);
NC1_q_a[23]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[23]_PORT_A_address_reg = DFFE(NC1_q_a[23]_PORT_A_address, NC1_q_a[23]_clock_0, , , NC1_q_a[23]_clock_enable_0);
NC1_q_a[23]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[23]_PORT_B_address_reg = DFFE(NC1_q_a[23]_PORT_B_address, NC1_q_a[23]_clock_1, , , NC1_q_a[23]_clock_enable_1);
NC1_q_a[23]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[23]_PORT_A_write_enable_reg = DFFE(NC1_q_a[23]_PORT_A_write_enable, NC1_q_a[23]_clock_0, , , NC1_q_a[23]_clock_enable_0);
NC1_q_a[23]_PORT_B_write_enable = GND;
NC1_q_a[23]_PORT_B_write_enable_reg = DFFE(NC1_q_a[23]_PORT_B_write_enable, NC1_q_a[23]_clock_1, , , NC1_q_a[23]_clock_enable_1);
NC1_q_a[23]_clock_0 = LB001_dffs[0];
NC1_q_a[23]_clock_1 = E1_del80;
NC1_q_a[23]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[23]_clock_enable_1 = D1_testmodereg;
NC1_q_a[23]_PORT_B_data_out = MEMORY(NC1_q_a[23]_PORT_A_data_in_reg, NC1_q_a[23]_PORT_B_data_in_reg, NC1_q_a[23]_PORT_A_address_reg, NC1_q_a[23]_PORT_B_address_reg, NC1_q_a[23]_PORT_A_write_enable_reg, NC1_q_a[23]_PORT_B_write_enable_reg, , , NC1_q_a[23]_clock_0, NC1_q_a[23]_clock_1, NC1_q_a[23]_clock_enable_0, NC1_q_a[23]_clock_enable_1, , );
NC1_q_a[23]_PORT_B_data_out_reg = DFFE(NC1_q_a[23]_PORT_B_data_out, NC1_q_a[23]_clock_1, , , NC1_q_a[23]_clock_enable_1);
NC1_q_a[23] = NC1_q_a[23]_PORT_B_data_out_reg[0];


--D1L8 is tdc_vme:inst1|_~47
--operation mode is normal

D1L8 = NC1_q_a[23] & D1L1;


--D1_ctrlreg4[23] is tdc_vme:inst1|ctrlreg4[23]
--operation mode is normal

D1_ctrlreg4[23]_lut_out = A1L585;
D1_ctrlreg4[23] = DFFEAS(D1_ctrlreg4[23]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L374 is tdc_vme:inst1|dataout[23]~2439
--operation mode is normal

D1L374 = D1L44 # D1L8 # D1L33 & D1_ctrlreg4[23];


--D1_ctrlreg2[23] is tdc_vme:inst1|ctrlreg2[23]
--operation mode is normal

D1_ctrlreg2[23]_lut_out = A1L585;
D1_ctrlreg2[23] = DFFEAS(D1_ctrlreg2[23]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[23] is tdc_vme:inst1|ctrlreg5[23]
--operation mode is normal

D1_ctrlreg5[23]_lut_out = A1L585;
D1_ctrlreg5[23] = DFFEAS(D1_ctrlreg5[23]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[23] is tdc_vme:inst1|ctrlreg1[23]
--operation mode is normal

D1_ctrlreg1[23]_lut_out = A1L585;
D1_ctrlreg1[23] = DFFEAS(D1_ctrlreg1[23]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L964 is tdc_vme:inst1|dataout[23]~2351
--operation mode is normal

D1L964 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[23] # !PB1_safe_q[2] & D1_ctrlreg1[23];


--D1L074 is tdc_vme:inst1|dataout[23]~2352
--operation mode is normal

D1L074 = D1L76 & D1L964 # D1L12 & D1_ctrlreg2[23] # !D1L76 & D1L12 & D1_ctrlreg2[23];


--D1L864 is tdc_vme:inst1|dataout[23]~8
--operation mode is normal

D1L864 = D1L174 # D1L274 # D1L374 # D1L074;


--D1_ctrlreg1[22] is tdc_vme:inst1|ctrlreg1[22]
--operation mode is normal

D1_ctrlreg1[22]_lut_out = A1L685;
D1_ctrlreg1[22] = DFFEAS(D1_ctrlreg1[22]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[22] is tdc_vme:inst1|ctrlreg8[22]
--operation mode is normal

D1_ctrlreg8[22]_lut_out = A1L685;
D1_ctrlreg8[22] = DFFEAS(D1_ctrlreg8[22]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L464 is tdc_vme:inst1|dataout[22]~2440
--operation mode is normal

D1L464 = D1L56 & D1_ctrlreg8[22] # D1L02 & D1_ctrlreg1[22] # !D1L56 & D1L02 & D1_ctrlreg1[22];


--NC1_q_a[22] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[22]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[22]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[22]_PORT_A_data_in_reg = DFFE(NC1_q_a[22]_PORT_A_data_in, NC1_q_a[22]_clock_0, , , NC1_q_a[22]_clock_enable_0);
NC1_q_a[22]_PORT_B_data_in = ~GND;
NC1_q_a[22]_PORT_B_data_in_reg = DFFE(NC1_q_a[22]_PORT_B_data_in, NC1_q_a[22]_clock_1, , , NC1_q_a[22]_clock_enable_1);
NC1_q_a[22]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[22]_PORT_A_address_reg = DFFE(NC1_q_a[22]_PORT_A_address, NC1_q_a[22]_clock_0, , , NC1_q_a[22]_clock_enable_0);
NC1_q_a[22]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[22]_PORT_B_address_reg = DFFE(NC1_q_a[22]_PORT_B_address, NC1_q_a[22]_clock_1, , , NC1_q_a[22]_clock_enable_1);
NC1_q_a[22]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[22]_PORT_A_write_enable_reg = DFFE(NC1_q_a[22]_PORT_A_write_enable, NC1_q_a[22]_clock_0, , , NC1_q_a[22]_clock_enable_0);
NC1_q_a[22]_PORT_B_write_enable = GND;
NC1_q_a[22]_PORT_B_write_enable_reg = DFFE(NC1_q_a[22]_PORT_B_write_enable, NC1_q_a[22]_clock_1, , , NC1_q_a[22]_clock_enable_1);
NC1_q_a[22]_clock_0 = LB001_dffs[0];
NC1_q_a[22]_clock_1 = E1_del80;
NC1_q_a[22]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[22]_clock_enable_1 = D1_testmodereg;
NC1_q_a[22]_PORT_B_data_out = MEMORY(NC1_q_a[22]_PORT_A_data_in_reg, NC1_q_a[22]_PORT_B_data_in_reg, NC1_q_a[22]_PORT_A_address_reg, NC1_q_a[22]_PORT_B_address_reg, NC1_q_a[22]_PORT_A_write_enable_reg, NC1_q_a[22]_PORT_B_write_enable_reg, , , NC1_q_a[22]_clock_0, NC1_q_a[22]_clock_1, NC1_q_a[22]_clock_enable_0, NC1_q_a[22]_clock_enable_1, , );
NC1_q_a[22]_PORT_B_data_out_reg = DFFE(NC1_q_a[22]_PORT_B_data_out, NC1_q_a[22]_clock_1, , , NC1_q_a[22]_clock_enable_1);
NC1_q_a[22] = NC1_q_a[22]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[22] is tdc_vme:inst1|ctrlreg4[22]
--operation mode is normal

D1_ctrlreg4[22]_lut_out = A1L685;
D1_ctrlreg4[22] = DFFEAS(D1_ctrlreg4[22]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L564 is tdc_vme:inst1|dataout[22]~2441
--operation mode is normal

D1L564 = NC1_q_a[22] & D1L1 # D1L33 & D1_ctrlreg4[22] # !NC1_q_a[22] & D1L33 & D1_ctrlreg4[22];


--D1_ctrlreg5[22] is tdc_vme:inst1|ctrlreg5[22]
--operation mode is normal

D1_ctrlreg5[22]_lut_out = A1L685;
D1_ctrlreg5[22] = DFFEAS(D1_ctrlreg5[22]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[22] is tdc_vme:inst1|ctrlreg7[22]
--operation mode is normal

D1_ctrlreg7[22]_lut_out = A1L685;
D1_ctrlreg7[22] = DFFEAS(D1_ctrlreg7[22]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L664 is tdc_vme:inst1|dataout[22]~2442
--operation mode is normal

D1L664 = D1L46 & D1_ctrlreg7[22] # D1L43 & D1_ctrlreg5[22] # !D1L46 & D1L43 & D1_ctrlreg5[22];


--D1_ctrlreg3[22] is tdc_vme:inst1|ctrlreg3[22]
--operation mode is normal

D1_ctrlreg3[22]_lut_out = A1L685;
D1_ctrlreg3[22] = DFFEAS(D1_ctrlreg3[22]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L42 is tdc_vme:inst1|_~160
--operation mode is normal

D1L42 = D1L945 & D1L76 & D1_ctrlreg3[22] & !PB1_safe_q[2];


--D1_ctrlreg6[22] is tdc_vme:inst1|ctrlreg6[22]
--operation mode is normal

D1_ctrlreg6[22]_lut_out = A1L685;
D1_ctrlreg6[22] = DFFEAS(D1_ctrlreg6[22]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L54 is tdc_vme:inst1|_~265
--operation mode is normal

D1L54 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[22];


--D1_ctrlreg2[22] is tdc_vme:inst1|ctrlreg2[22]
--operation mode is normal

D1_ctrlreg2[22]_lut_out = A1L685;
D1_ctrlreg2[22] = DFFEAS(D1_ctrlreg2[22]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L764 is tdc_vme:inst1|dataout[22]~2443
--operation mode is normal

D1L764 = D1L42 # D1L54 # D1L12 & D1_ctrlreg2[22];


--D1L364 is tdc_vme:inst1|dataout[22]~9
--operation mode is normal

D1L364 = D1L464 # D1L564 # D1L664 # D1L764;


--D1_ctrlreg3[21] is tdc_vme:inst1|ctrlreg3[21]
--operation mode is normal

D1_ctrlreg3[21]_lut_out = A1L785;
D1_ctrlreg3[21] = DFFEAS(D1_ctrlreg3[21]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L064 is tdc_vme:inst1|dataout[21]~2444
--operation mode is normal

D1L064 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[21] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[21] is tdc_vme:inst1|ctrlreg8[21]
--operation mode is normal

D1_ctrlreg8[21]_lut_out = A1L785;
D1_ctrlreg8[21] = DFFEAS(D1_ctrlreg8[21]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[21] is tdc_vme:inst1|ctrlreg7[21]
--operation mode is normal

D1_ctrlreg7[21]_lut_out = A1L785;
D1_ctrlreg7[21] = DFFEAS(D1_ctrlreg7[21]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L164 is tdc_vme:inst1|dataout[21]~2445
--operation mode is normal

D1L164 = D1L46 & D1_ctrlreg7[21] # D1L56 & D1_ctrlreg8[21] # !D1L46 & D1L56 & D1_ctrlreg8[21];


--D1_ctrlreg6[21] is tdc_vme:inst1|ctrlreg6[21]
--operation mode is normal

D1_ctrlreg6[21]_lut_out = A1L785;
D1_ctrlreg6[21] = DFFEAS(D1_ctrlreg6[21]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L64 is tdc_vme:inst1|_~266
--operation mode is normal

D1L64 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[21];


--NC1_q_a[21] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[21]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[21]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[21]_PORT_A_data_in_reg = DFFE(NC1_q_a[21]_PORT_A_data_in, NC1_q_a[21]_clock_0, , , NC1_q_a[21]_clock_enable_0);
NC1_q_a[21]_PORT_B_data_in = ~GND;
NC1_q_a[21]_PORT_B_data_in_reg = DFFE(NC1_q_a[21]_PORT_B_data_in, NC1_q_a[21]_clock_1, , , NC1_q_a[21]_clock_enable_1);
NC1_q_a[21]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[21]_PORT_A_address_reg = DFFE(NC1_q_a[21]_PORT_A_address, NC1_q_a[21]_clock_0, , , NC1_q_a[21]_clock_enable_0);
NC1_q_a[21]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[21]_PORT_B_address_reg = DFFE(NC1_q_a[21]_PORT_B_address, NC1_q_a[21]_clock_1, , , NC1_q_a[21]_clock_enable_1);
NC1_q_a[21]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[21]_PORT_A_write_enable_reg = DFFE(NC1_q_a[21]_PORT_A_write_enable, NC1_q_a[21]_clock_0, , , NC1_q_a[21]_clock_enable_0);
NC1_q_a[21]_PORT_B_write_enable = GND;
NC1_q_a[21]_PORT_B_write_enable_reg = DFFE(NC1_q_a[21]_PORT_B_write_enable, NC1_q_a[21]_clock_1, , , NC1_q_a[21]_clock_enable_1);
NC1_q_a[21]_clock_0 = LB001_dffs[0];
NC1_q_a[21]_clock_1 = E1_del80;
NC1_q_a[21]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[21]_clock_enable_1 = D1_testmodereg;
NC1_q_a[21]_PORT_B_data_out = MEMORY(NC1_q_a[21]_PORT_A_data_in_reg, NC1_q_a[21]_PORT_B_data_in_reg, NC1_q_a[21]_PORT_A_address_reg, NC1_q_a[21]_PORT_B_address_reg, NC1_q_a[21]_PORT_A_write_enable_reg, NC1_q_a[21]_PORT_B_write_enable_reg, , , NC1_q_a[21]_clock_0, NC1_q_a[21]_clock_1, NC1_q_a[21]_clock_enable_0, NC1_q_a[21]_clock_enable_1, , );
NC1_q_a[21]_PORT_B_data_out_reg = DFFE(NC1_q_a[21]_PORT_B_data_out, NC1_q_a[21]_clock_1, , , NC1_q_a[21]_clock_enable_1);
NC1_q_a[21] = NC1_q_a[21]_PORT_B_data_out_reg[0];


--D1L9 is tdc_vme:inst1|_~49
--operation mode is normal

D1L9 = NC1_q_a[21] & D1L1;


--D1_ctrlreg4[21] is tdc_vme:inst1|ctrlreg4[21]
--operation mode is normal

D1_ctrlreg4[21]_lut_out = A1L785;
D1_ctrlreg4[21] = DFFEAS(D1_ctrlreg4[21]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L264 is tdc_vme:inst1|dataout[21]~2446
--operation mode is normal

D1L264 = D1L64 # D1L9 # D1L33 & D1_ctrlreg4[21];


--D1_ctrlreg2[21] is tdc_vme:inst1|ctrlreg2[21]
--operation mode is normal

D1_ctrlreg2[21]_lut_out = A1L785;
D1_ctrlreg2[21] = DFFEAS(D1_ctrlreg2[21]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[21] is tdc_vme:inst1|ctrlreg5[21]
--operation mode is normal

D1_ctrlreg5[21]_lut_out = A1L785;
D1_ctrlreg5[21] = DFFEAS(D1_ctrlreg5[21]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[21] is tdc_vme:inst1|ctrlreg1[21]
--operation mode is normal

D1_ctrlreg1[21]_lut_out = A1L785;
D1_ctrlreg1[21] = DFFEAS(D1_ctrlreg1[21]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L854 is tdc_vme:inst1|dataout[21]~2353
--operation mode is normal

D1L854 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[21] # !PB1_safe_q[2] & D1_ctrlreg1[21];


--D1L954 is tdc_vme:inst1|dataout[21]~2354
--operation mode is normal

D1L954 = D1L76 & D1L854 # D1L12 & D1_ctrlreg2[21] # !D1L76 & D1L12 & D1_ctrlreg2[21];


--D1L754 is tdc_vme:inst1|dataout[21]~10
--operation mode is normal

D1L754 = D1L064 # D1L164 # D1L264 # D1L954;


--D1_ctrlreg1[20] is tdc_vme:inst1|ctrlreg1[20]
--operation mode is normal

D1_ctrlreg1[20]_lut_out = A1L885;
D1_ctrlreg1[20] = DFFEAS(D1_ctrlreg1[20]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[20] is tdc_vme:inst1|ctrlreg8[20]
--operation mode is normal

D1_ctrlreg8[20]_lut_out = A1L885;
D1_ctrlreg8[20] = DFFEAS(D1_ctrlreg8[20]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L354 is tdc_vme:inst1|dataout[20]~2447
--operation mode is normal

D1L354 = D1L56 & D1_ctrlreg8[20] # D1L02 & D1_ctrlreg1[20] # !D1L56 & D1L02 & D1_ctrlreg1[20];


--NC1_q_a[20] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[20]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[20]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[20]_PORT_A_data_in_reg = DFFE(NC1_q_a[20]_PORT_A_data_in, NC1_q_a[20]_clock_0, , , NC1_q_a[20]_clock_enable_0);
NC1_q_a[20]_PORT_B_data_in = ~GND;
NC1_q_a[20]_PORT_B_data_in_reg = DFFE(NC1_q_a[20]_PORT_B_data_in, NC1_q_a[20]_clock_1, , , NC1_q_a[20]_clock_enable_1);
NC1_q_a[20]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[20]_PORT_A_address_reg = DFFE(NC1_q_a[20]_PORT_A_address, NC1_q_a[20]_clock_0, , , NC1_q_a[20]_clock_enable_0);
NC1_q_a[20]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[20]_PORT_B_address_reg = DFFE(NC1_q_a[20]_PORT_B_address, NC1_q_a[20]_clock_1, , , NC1_q_a[20]_clock_enable_1);
NC1_q_a[20]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[20]_PORT_A_write_enable_reg = DFFE(NC1_q_a[20]_PORT_A_write_enable, NC1_q_a[20]_clock_0, , , NC1_q_a[20]_clock_enable_0);
NC1_q_a[20]_PORT_B_write_enable = GND;
NC1_q_a[20]_PORT_B_write_enable_reg = DFFE(NC1_q_a[20]_PORT_B_write_enable, NC1_q_a[20]_clock_1, , , NC1_q_a[20]_clock_enable_1);
NC1_q_a[20]_clock_0 = LB001_dffs[0];
NC1_q_a[20]_clock_1 = E1_del80;
NC1_q_a[20]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[20]_clock_enable_1 = D1_testmodereg;
NC1_q_a[20]_PORT_B_data_out = MEMORY(NC1_q_a[20]_PORT_A_data_in_reg, NC1_q_a[20]_PORT_B_data_in_reg, NC1_q_a[20]_PORT_A_address_reg, NC1_q_a[20]_PORT_B_address_reg, NC1_q_a[20]_PORT_A_write_enable_reg, NC1_q_a[20]_PORT_B_write_enable_reg, , , NC1_q_a[20]_clock_0, NC1_q_a[20]_clock_1, NC1_q_a[20]_clock_enable_0, NC1_q_a[20]_clock_enable_1, , );
NC1_q_a[20]_PORT_B_data_out_reg = DFFE(NC1_q_a[20]_PORT_B_data_out, NC1_q_a[20]_clock_1, , , NC1_q_a[20]_clock_enable_1);
NC1_q_a[20] = NC1_q_a[20]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[20] is tdc_vme:inst1|ctrlreg4[20]
--operation mode is normal

D1_ctrlreg4[20]_lut_out = A1L885;
D1_ctrlreg4[20] = DFFEAS(D1_ctrlreg4[20]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L454 is tdc_vme:inst1|dataout[20]~2448
--operation mode is normal

D1L454 = NC1_q_a[20] & D1L1 # D1L33 & D1_ctrlreg4[20] # !NC1_q_a[20] & D1L33 & D1_ctrlreg4[20];


--D1_ctrlreg5[20] is tdc_vme:inst1|ctrlreg5[20]
--operation mode is normal

D1_ctrlreg5[20]_lut_out = A1L885;
D1_ctrlreg5[20] = DFFEAS(D1_ctrlreg5[20]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[20] is tdc_vme:inst1|ctrlreg7[20]
--operation mode is normal

D1_ctrlreg7[20]_lut_out = A1L885;
D1_ctrlreg7[20] = DFFEAS(D1_ctrlreg7[20]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L554 is tdc_vme:inst1|dataout[20]~2449
--operation mode is normal

D1L554 = D1L46 & D1_ctrlreg7[20] # D1L43 & D1_ctrlreg5[20] # !D1L46 & D1L43 & D1_ctrlreg5[20];


--D1_ctrlreg3[20] is tdc_vme:inst1|ctrlreg3[20]
--operation mode is normal

D1_ctrlreg3[20]_lut_out = A1L885;
D1_ctrlreg3[20] = DFFEAS(D1_ctrlreg3[20]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L52 is tdc_vme:inst1|_~162
--operation mode is normal

D1L52 = D1L945 & D1L76 & D1_ctrlreg3[20] & !PB1_safe_q[2];


--D1_ctrlreg6[20] is tdc_vme:inst1|ctrlreg6[20]
--operation mode is normal

D1_ctrlreg6[20]_lut_out = A1L885;
D1_ctrlreg6[20] = DFFEAS(D1_ctrlreg6[20]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L74 is tdc_vme:inst1|_~267
--operation mode is normal

D1L74 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[20];


--D1_ctrlreg2[20] is tdc_vme:inst1|ctrlreg2[20]
--operation mode is normal

D1_ctrlreg2[20]_lut_out = A1L885;
D1_ctrlreg2[20] = DFFEAS(D1_ctrlreg2[20]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L654 is tdc_vme:inst1|dataout[20]~2450
--operation mode is normal

D1L654 = D1L52 # D1L74 # D1L12 & D1_ctrlreg2[20];


--D1L254 is tdc_vme:inst1|dataout[20]~11
--operation mode is normal

D1L254 = D1L354 # D1L454 # D1L554 # D1L654;


--D1_ctrlreg3[19] is tdc_vme:inst1|ctrlreg3[19]
--operation mode is normal

D1_ctrlreg3[19]_lut_out = A1L985;
D1_ctrlreg3[19] = DFFEAS(D1_ctrlreg3[19]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L944 is tdc_vme:inst1|dataout[19]~2451
--operation mode is normal

D1L944 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[19] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[19] is tdc_vme:inst1|ctrlreg8[19]
--operation mode is normal

D1_ctrlreg8[19]_lut_out = A1L985;
D1_ctrlreg8[19] = DFFEAS(D1_ctrlreg8[19]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[19] is tdc_vme:inst1|ctrlreg7[19]
--operation mode is normal

D1_ctrlreg7[19]_lut_out = A1L985;
D1_ctrlreg7[19] = DFFEAS(D1_ctrlreg7[19]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L054 is tdc_vme:inst1|dataout[19]~2452
--operation mode is normal

D1L054 = D1L46 & D1_ctrlreg7[19] # D1L56 & D1_ctrlreg8[19] # !D1L46 & D1L56 & D1_ctrlreg8[19];


--D1_ctrlreg6[19] is tdc_vme:inst1|ctrlreg6[19]
--operation mode is normal

D1_ctrlreg6[19]_lut_out = A1L985;
D1_ctrlreg6[19] = DFFEAS(D1_ctrlreg6[19]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L84 is tdc_vme:inst1|_~268
--operation mode is normal

D1L84 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[19];


--NC1_q_a[19] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[19]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[19]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[19]_PORT_A_data_in_reg = DFFE(NC1_q_a[19]_PORT_A_data_in, NC1_q_a[19]_clock_0, , , NC1_q_a[19]_clock_enable_0);
NC1_q_a[19]_PORT_B_data_in = ~GND;
NC1_q_a[19]_PORT_B_data_in_reg = DFFE(NC1_q_a[19]_PORT_B_data_in, NC1_q_a[19]_clock_1, , , NC1_q_a[19]_clock_enable_1);
NC1_q_a[19]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[19]_PORT_A_address_reg = DFFE(NC1_q_a[19]_PORT_A_address, NC1_q_a[19]_clock_0, , , NC1_q_a[19]_clock_enable_0);
NC1_q_a[19]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[19]_PORT_B_address_reg = DFFE(NC1_q_a[19]_PORT_B_address, NC1_q_a[19]_clock_1, , , NC1_q_a[19]_clock_enable_1);
NC1_q_a[19]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[19]_PORT_A_write_enable_reg = DFFE(NC1_q_a[19]_PORT_A_write_enable, NC1_q_a[19]_clock_0, , , NC1_q_a[19]_clock_enable_0);
NC1_q_a[19]_PORT_B_write_enable = GND;
NC1_q_a[19]_PORT_B_write_enable_reg = DFFE(NC1_q_a[19]_PORT_B_write_enable, NC1_q_a[19]_clock_1, , , NC1_q_a[19]_clock_enable_1);
NC1_q_a[19]_clock_0 = LB001_dffs[0];
NC1_q_a[19]_clock_1 = E1_del80;
NC1_q_a[19]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[19]_clock_enable_1 = D1_testmodereg;
NC1_q_a[19]_PORT_B_data_out = MEMORY(NC1_q_a[19]_PORT_A_data_in_reg, NC1_q_a[19]_PORT_B_data_in_reg, NC1_q_a[19]_PORT_A_address_reg, NC1_q_a[19]_PORT_B_address_reg, NC1_q_a[19]_PORT_A_write_enable_reg, NC1_q_a[19]_PORT_B_write_enable_reg, , , NC1_q_a[19]_clock_0, NC1_q_a[19]_clock_1, NC1_q_a[19]_clock_enable_0, NC1_q_a[19]_clock_enable_1, , );
NC1_q_a[19]_PORT_B_data_out_reg = DFFE(NC1_q_a[19]_PORT_B_data_out, NC1_q_a[19]_clock_1, , , NC1_q_a[19]_clock_enable_1);
NC1_q_a[19] = NC1_q_a[19]_PORT_B_data_out_reg[0];


--D1L01 is tdc_vme:inst1|_~51
--operation mode is normal

D1L01 = NC1_q_a[19] & D1L1;


--D1_ctrlreg4[19] is tdc_vme:inst1|ctrlreg4[19]
--operation mode is normal

D1_ctrlreg4[19]_lut_out = A1L985;
D1_ctrlreg4[19] = DFFEAS(D1_ctrlreg4[19]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L154 is tdc_vme:inst1|dataout[19]~2453
--operation mode is normal

D1L154 = D1L84 # D1L01 # D1L33 & D1_ctrlreg4[19];


--D1_ctrlreg2[19] is tdc_vme:inst1|ctrlreg2[19]
--operation mode is normal

D1_ctrlreg2[19]_lut_out = A1L985;
D1_ctrlreg2[19] = DFFEAS(D1_ctrlreg2[19]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[19] is tdc_vme:inst1|ctrlreg5[19]
--operation mode is normal

D1_ctrlreg5[19]_lut_out = A1L985;
D1_ctrlreg5[19] = DFFEAS(D1_ctrlreg5[19]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[19] is tdc_vme:inst1|ctrlreg1[19]
--operation mode is normal

D1_ctrlreg1[19]_lut_out = A1L985;
D1_ctrlreg1[19] = DFFEAS(D1_ctrlreg1[19]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L744 is tdc_vme:inst1|dataout[19]~2355
--operation mode is normal

D1L744 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[19] # !PB1_safe_q[2] & D1_ctrlreg1[19];


--D1L844 is tdc_vme:inst1|dataout[19]~2356
--operation mode is normal

D1L844 = D1L76 & D1L744 # D1L12 & D1_ctrlreg2[19] # !D1L76 & D1L12 & D1_ctrlreg2[19];


--D1L644 is tdc_vme:inst1|dataout[19]~12
--operation mode is normal

D1L644 = D1L944 # D1L054 # D1L154 # D1L844;


--D1_ctrlreg3[18] is tdc_vme:inst1|ctrlreg3[18]
--operation mode is normal

D1_ctrlreg3[18]_lut_out = A1L095;
D1_ctrlreg3[18] = DFFEAS(D1_ctrlreg3[18]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L344 is tdc_vme:inst1|dataout[18]~2454
--operation mode is normal

D1L344 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[18] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[18] is tdc_vme:inst1|ctrlreg8[18]
--operation mode is normal

D1_ctrlreg8[18]_lut_out = A1L095;
D1_ctrlreg8[18] = DFFEAS(D1_ctrlreg8[18]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[18] is tdc_vme:inst1|ctrlreg7[18]
--operation mode is normal

D1_ctrlreg7[18]_lut_out = A1L095;
D1_ctrlreg7[18] = DFFEAS(D1_ctrlreg7[18]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L444 is tdc_vme:inst1|dataout[18]~2455
--operation mode is normal

D1L444 = D1L46 & D1_ctrlreg7[18] # D1L56 & D1_ctrlreg8[18] # !D1L46 & D1L56 & D1_ctrlreg8[18];


--D1_ctrlreg6[18] is tdc_vme:inst1|ctrlreg6[18]
--operation mode is normal

D1_ctrlreg6[18]_lut_out = A1L095;
D1_ctrlreg6[18] = DFFEAS(D1_ctrlreg6[18]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L94 is tdc_vme:inst1|_~269
--operation mode is normal

D1L94 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[18];


--NC1_q_a[18] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[18]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[18]_PORT_A_data_in = BUS(~GND, ~GND, ~GND, ~GND);
NC1_q_a[18]_PORT_A_data_in_reg = DFFE(NC1_q_a[18]_PORT_A_data_in, NC1_q_a[18]_clock_0, , , NC1_q_a[18]_clock_enable_0);
NC1_q_a[18]_PORT_B_data_in = ~GND;
NC1_q_a[18]_PORT_B_data_in_reg = DFFE(NC1_q_a[18]_PORT_B_data_in, NC1_q_a[18]_clock_1, , , NC1_q_a[18]_clock_enable_1);
NC1_q_a[18]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[18]_PORT_A_address_reg = DFFE(NC1_q_a[18]_PORT_A_address, NC1_q_a[18]_clock_0, , , NC1_q_a[18]_clock_enable_0);
NC1_q_a[18]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[18]_PORT_B_address_reg = DFFE(NC1_q_a[18]_PORT_B_address, NC1_q_a[18]_clock_1, , , NC1_q_a[18]_clock_enable_1);
NC1_q_a[18]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[18]_PORT_A_write_enable_reg = DFFE(NC1_q_a[18]_PORT_A_write_enable, NC1_q_a[18]_clock_0, , , NC1_q_a[18]_clock_enable_0);
NC1_q_a[18]_PORT_B_write_enable = GND;
NC1_q_a[18]_PORT_B_write_enable_reg = DFFE(NC1_q_a[18]_PORT_B_write_enable, NC1_q_a[18]_clock_1, , , NC1_q_a[18]_clock_enable_1);
NC1_q_a[18]_clock_0 = LB001_dffs[0];
NC1_q_a[18]_clock_1 = E1_del80;
NC1_q_a[18]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[18]_clock_enable_1 = D1_testmodereg;
NC1_q_a[18]_PORT_B_data_out = MEMORY(NC1_q_a[18]_PORT_A_data_in_reg, NC1_q_a[18]_PORT_B_data_in_reg, NC1_q_a[18]_PORT_A_address_reg, NC1_q_a[18]_PORT_B_address_reg, NC1_q_a[18]_PORT_A_write_enable_reg, NC1_q_a[18]_PORT_B_write_enable_reg, , , NC1_q_a[18]_clock_0, NC1_q_a[18]_clock_1, NC1_q_a[18]_clock_enable_0, NC1_q_a[18]_clock_enable_1, , );
NC1_q_a[18]_PORT_B_data_out_reg = DFFE(NC1_q_a[18]_PORT_B_data_out, NC1_q_a[18]_clock_1, , , NC1_q_a[18]_clock_enable_1);
NC1_q_a[18] = NC1_q_a[18]_PORT_B_data_out_reg[0];


--D1L11 is tdc_vme:inst1|_~52
--operation mode is normal

D1L11 = NC1_q_a[18] & D1L1;


--D1_ctrlreg4[18] is tdc_vme:inst1|ctrlreg4[18]
--operation mode is normal

D1_ctrlreg4[18]_lut_out = A1L095;
D1_ctrlreg4[18] = DFFEAS(D1_ctrlreg4[18]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L544 is tdc_vme:inst1|dataout[18]~2456
--operation mode is normal

D1L544 = D1L94 # D1L11 # D1L33 & D1_ctrlreg4[18];


--D1_ctrlreg2[18] is tdc_vme:inst1|ctrlreg2[18]
--operation mode is normal

D1_ctrlreg2[18]_lut_out = A1L095;
D1_ctrlreg2[18] = DFFEAS(D1_ctrlreg2[18]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[18] is tdc_vme:inst1|ctrlreg5[18]
--operation mode is normal

D1_ctrlreg5[18]_lut_out = A1L095;
D1_ctrlreg5[18] = DFFEAS(D1_ctrlreg5[18]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[18] is tdc_vme:inst1|ctrlreg1[18]
--operation mode is normal

D1_ctrlreg1[18]_lut_out = A1L095;
D1_ctrlreg1[18] = DFFEAS(D1_ctrlreg1[18]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L144 is tdc_vme:inst1|dataout[18]~2357
--operation mode is normal

D1L144 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[18] # !PB1_safe_q[2] & D1_ctrlreg1[18];


--D1L244 is tdc_vme:inst1|dataout[18]~2358
--operation mode is normal

D1L244 = D1L76 & D1L144 # D1L12 & D1_ctrlreg2[18] # !D1L76 & D1L12 & D1_ctrlreg2[18];


--D1L044 is tdc_vme:inst1|dataout[18]~13
--operation mode is normal

D1L044 = D1L344 # D1L444 # D1L544 # D1L244;


--D1_ctrlreg1[17] is tdc_vme:inst1|ctrlreg1[17]
--operation mode is normal

D1_ctrlreg1[17]_lut_out = A1L195;
D1_ctrlreg1[17] = DFFEAS(D1_ctrlreg1[17]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[17] is tdc_vme:inst1|ctrlreg8[17]
--operation mode is normal

D1_ctrlreg8[17]_lut_out = A1L195;
D1_ctrlreg8[17] = DFFEAS(D1_ctrlreg8[17]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L634 is tdc_vme:inst1|dataout[17]~2457
--operation mode is normal

D1L634 = D1L56 & D1_ctrlreg8[17] # D1L02 & D1_ctrlreg1[17] # !D1L56 & D1L02 & D1_ctrlreg1[17];


--NC1_q_a[17] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[17]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[17]_PORT_A_data_in = BUS(LB02_dffs[17], LB93_dffs[17], LB85_dffs[17], LB77_dffs[17]);
NC1_q_a[17]_PORT_A_data_in_reg = DFFE(NC1_q_a[17]_PORT_A_data_in, NC1_q_a[17]_clock_0, , , NC1_q_a[17]_clock_enable_0);
NC1_q_a[17]_PORT_B_data_in = ~GND;
NC1_q_a[17]_PORT_B_data_in_reg = DFFE(NC1_q_a[17]_PORT_B_data_in, NC1_q_a[17]_clock_1, , , NC1_q_a[17]_clock_enable_1);
NC1_q_a[17]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[17]_PORT_A_address_reg = DFFE(NC1_q_a[17]_PORT_A_address, NC1_q_a[17]_clock_0, , , NC1_q_a[17]_clock_enable_0);
NC1_q_a[17]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[17]_PORT_B_address_reg = DFFE(NC1_q_a[17]_PORT_B_address, NC1_q_a[17]_clock_1, , , NC1_q_a[17]_clock_enable_1);
NC1_q_a[17]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[17]_PORT_A_write_enable_reg = DFFE(NC1_q_a[17]_PORT_A_write_enable, NC1_q_a[17]_clock_0, , , NC1_q_a[17]_clock_enable_0);
NC1_q_a[17]_PORT_B_write_enable = GND;
NC1_q_a[17]_PORT_B_write_enable_reg = DFFE(NC1_q_a[17]_PORT_B_write_enable, NC1_q_a[17]_clock_1, , , NC1_q_a[17]_clock_enable_1);
NC1_q_a[17]_clock_0 = LB001_dffs[0];
NC1_q_a[17]_clock_1 = E1_del80;
NC1_q_a[17]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[17]_clock_enable_1 = D1_testmodereg;
NC1_q_a[17]_PORT_B_data_out = MEMORY(NC1_q_a[17]_PORT_A_data_in_reg, NC1_q_a[17]_PORT_B_data_in_reg, NC1_q_a[17]_PORT_A_address_reg, NC1_q_a[17]_PORT_B_address_reg, NC1_q_a[17]_PORT_A_write_enable_reg, NC1_q_a[17]_PORT_B_write_enable_reg, , , NC1_q_a[17]_clock_0, NC1_q_a[17]_clock_1, NC1_q_a[17]_clock_enable_0, NC1_q_a[17]_clock_enable_1, , );
NC1_q_a[17]_PORT_B_data_out_reg = DFFE(NC1_q_a[17]_PORT_B_data_out, NC1_q_a[17]_clock_1, , , NC1_q_a[17]_clock_enable_1);
NC1_q_a[17] = NC1_q_a[17]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[17] is tdc_vme:inst1|ctrlreg4[17]
--operation mode is normal

D1_ctrlreg4[17]_lut_out = A1L195;
D1_ctrlreg4[17] = DFFEAS(D1_ctrlreg4[17]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L734 is tdc_vme:inst1|dataout[17]~2458
--operation mode is normal

D1L734 = NC1_q_a[17] & D1L1 # D1L33 & D1_ctrlreg4[17] # !NC1_q_a[17] & D1L33 & D1_ctrlreg4[17];


--D1_ctrlreg5[17] is tdc_vme:inst1|ctrlreg5[17]
--operation mode is normal

D1_ctrlreg5[17]_lut_out = A1L195;
D1_ctrlreg5[17] = DFFEAS(D1_ctrlreg5[17]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[17] is tdc_vme:inst1|ctrlreg7[17]
--operation mode is normal

D1_ctrlreg7[17]_lut_out = A1L195;
D1_ctrlreg7[17] = DFFEAS(D1_ctrlreg7[17]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L834 is tdc_vme:inst1|dataout[17]~2459
--operation mode is normal

D1L834 = D1L46 & D1_ctrlreg7[17] # D1L43 & D1_ctrlreg5[17] # !D1L46 & D1L43 & D1_ctrlreg5[17];


--D1_ctrlreg3[17] is tdc_vme:inst1|ctrlreg3[17]
--operation mode is normal

D1_ctrlreg3[17]_lut_out = A1L195;
D1_ctrlreg3[17] = DFFEAS(D1_ctrlreg3[17]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L62 is tdc_vme:inst1|_~165
--operation mode is normal

D1L62 = D1L945 & D1L76 & D1_ctrlreg3[17] & !PB1_safe_q[2];


--D1_ctrlreg6[17] is tdc_vme:inst1|ctrlreg6[17]
--operation mode is normal

D1_ctrlreg6[17]_lut_out = A1L195;
D1_ctrlreg6[17] = DFFEAS(D1_ctrlreg6[17]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L05 is tdc_vme:inst1|_~270
--operation mode is normal

D1L05 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[17];


--D1_ctrlreg2[17] is tdc_vme:inst1|ctrlreg2[17]
--operation mode is normal

D1_ctrlreg2[17]_lut_out = A1L195;
D1_ctrlreg2[17] = DFFEAS(D1_ctrlreg2[17]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L934 is tdc_vme:inst1|dataout[17]~2460
--operation mode is normal

D1L934 = D1L62 # D1L05 # D1L12 & D1_ctrlreg2[17];


--D1L534 is tdc_vme:inst1|dataout[17]~14
--operation mode is normal

D1L534 = D1L634 # D1L734 # D1L834 # D1L934;


--D1_ctrlreg3[16] is tdc_vme:inst1|ctrlreg3[16]
--operation mode is normal

D1_ctrlreg3[16]_lut_out = A1L295;
D1_ctrlreg3[16] = DFFEAS(D1_ctrlreg3[16]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L234 is tdc_vme:inst1|dataout[16]~2461
--operation mode is normal

D1L234 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[16] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[16] is tdc_vme:inst1|ctrlreg8[16]
--operation mode is normal

D1_ctrlreg8[16]_lut_out = A1L295;
D1_ctrlreg8[16] = DFFEAS(D1_ctrlreg8[16]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[16] is tdc_vme:inst1|ctrlreg7[16]
--operation mode is normal

D1_ctrlreg7[16]_lut_out = A1L295;
D1_ctrlreg7[16] = DFFEAS(D1_ctrlreg7[16]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L334 is tdc_vme:inst1|dataout[16]~2462
--operation mode is normal

D1L334 = D1L46 & D1_ctrlreg7[16] # D1L56 & D1_ctrlreg8[16] # !D1L46 & D1L56 & D1_ctrlreg8[16];


--D1_ctrlreg6[16] is tdc_vme:inst1|ctrlreg6[16]
--operation mode is normal

D1_ctrlreg6[16]_lut_out = A1L295;
D1_ctrlreg6[16] = DFFEAS(D1_ctrlreg6[16]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L15 is tdc_vme:inst1|_~271
--operation mode is normal

D1L15 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[16];


--NC1_q_a[16] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[16]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[16]_PORT_A_data_in = BUS(LB02_dffs[16], LB93_dffs[16], LB85_dffs[16], LB77_dffs[16]);
NC1_q_a[16]_PORT_A_data_in_reg = DFFE(NC1_q_a[16]_PORT_A_data_in, NC1_q_a[16]_clock_0, , , NC1_q_a[16]_clock_enable_0);
NC1_q_a[16]_PORT_B_data_in = ~GND;
NC1_q_a[16]_PORT_B_data_in_reg = DFFE(NC1_q_a[16]_PORT_B_data_in, NC1_q_a[16]_clock_1, , , NC1_q_a[16]_clock_enable_1);
NC1_q_a[16]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[16]_PORT_A_address_reg = DFFE(NC1_q_a[16]_PORT_A_address, NC1_q_a[16]_clock_0, , , NC1_q_a[16]_clock_enable_0);
NC1_q_a[16]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[16]_PORT_B_address_reg = DFFE(NC1_q_a[16]_PORT_B_address, NC1_q_a[16]_clock_1, , , NC1_q_a[16]_clock_enable_1);
NC1_q_a[16]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[16]_PORT_A_write_enable_reg = DFFE(NC1_q_a[16]_PORT_A_write_enable, NC1_q_a[16]_clock_0, , , NC1_q_a[16]_clock_enable_0);
NC1_q_a[16]_PORT_B_write_enable = GND;
NC1_q_a[16]_PORT_B_write_enable_reg = DFFE(NC1_q_a[16]_PORT_B_write_enable, NC1_q_a[16]_clock_1, , , NC1_q_a[16]_clock_enable_1);
NC1_q_a[16]_clock_0 = LB001_dffs[0];
NC1_q_a[16]_clock_1 = E1_del80;
NC1_q_a[16]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[16]_clock_enable_1 = D1_testmodereg;
NC1_q_a[16]_PORT_B_data_out = MEMORY(NC1_q_a[16]_PORT_A_data_in_reg, NC1_q_a[16]_PORT_B_data_in_reg, NC1_q_a[16]_PORT_A_address_reg, NC1_q_a[16]_PORT_B_address_reg, NC1_q_a[16]_PORT_A_write_enable_reg, NC1_q_a[16]_PORT_B_write_enable_reg, , , NC1_q_a[16]_clock_0, NC1_q_a[16]_clock_1, NC1_q_a[16]_clock_enable_0, NC1_q_a[16]_clock_enable_1, , );
NC1_q_a[16]_PORT_B_data_out_reg = DFFE(NC1_q_a[16]_PORT_B_data_out, NC1_q_a[16]_clock_1, , , NC1_q_a[16]_clock_enable_1);
NC1_q_a[16] = NC1_q_a[16]_PORT_B_data_out_reg[0];


--D1L21 is tdc_vme:inst1|_~54
--operation mode is normal

D1L21 = NC1_q_a[16] & D1L1;


--D1_ctrlreg4[16] is tdc_vme:inst1|ctrlreg4[16]
--operation mode is normal

D1_ctrlreg4[16]_lut_out = A1L295;
D1_ctrlreg4[16] = DFFEAS(D1_ctrlreg4[16]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L434 is tdc_vme:inst1|dataout[16]~2463
--operation mode is normal

D1L434 = D1L15 # D1L21 # D1L33 & D1_ctrlreg4[16];


--D1_ctrlreg2[16] is tdc_vme:inst1|ctrlreg2[16]
--operation mode is normal

D1_ctrlreg2[16]_lut_out = A1L295;
D1_ctrlreg2[16] = DFFEAS(D1_ctrlreg2[16]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[16] is tdc_vme:inst1|ctrlreg5[16]
--operation mode is normal

D1_ctrlreg5[16]_lut_out = A1L295;
D1_ctrlreg5[16] = DFFEAS(D1_ctrlreg5[16]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[16] is tdc_vme:inst1|ctrlreg1[16]
--operation mode is normal

D1_ctrlreg1[16]_lut_out = A1L295;
D1_ctrlreg1[16] = DFFEAS(D1_ctrlreg1[16]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L034 is tdc_vme:inst1|dataout[16]~2359
--operation mode is normal

D1L034 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[16] # !PB1_safe_q[2] & D1_ctrlreg1[16];


--D1L134 is tdc_vme:inst1|dataout[16]~2360
--operation mode is normal

D1L134 = D1L76 & D1L034 # D1L12 & D1_ctrlreg2[16] # !D1L76 & D1L12 & D1_ctrlreg2[16];


--D1L924 is tdc_vme:inst1|dataout[16]~15
--operation mode is normal

D1L924 = D1L234 # D1L334 # D1L434 # D1L134;


--D1_ctrlreg3[15] is tdc_vme:inst1|ctrlreg3[15]
--operation mode is normal

D1_ctrlreg3[15]_lut_out = A1L395;
D1_ctrlreg3[15] = DFFEAS(D1_ctrlreg3[15]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L624 is tdc_vme:inst1|dataout[15]~2464
--operation mode is normal

D1L624 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[15] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[15] is tdc_vme:inst1|ctrlreg8[15]
--operation mode is normal

D1_ctrlreg8[15]_lut_out = A1L395;
D1_ctrlreg8[15] = DFFEAS(D1_ctrlreg8[15]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[15] is tdc_vme:inst1|ctrlreg7[15]
--operation mode is normal

D1_ctrlreg7[15]_lut_out = A1L395;
D1_ctrlreg7[15] = DFFEAS(D1_ctrlreg7[15]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L724 is tdc_vme:inst1|dataout[15]~2465
--operation mode is normal

D1L724 = D1L46 & D1_ctrlreg7[15] # D1L56 & D1_ctrlreg8[15] # !D1L46 & D1L56 & D1_ctrlreg8[15];


--D1_ctrlreg6[15] is tdc_vme:inst1|ctrlreg6[15]
--operation mode is normal

D1_ctrlreg6[15]_lut_out = A1L395;
D1_ctrlreg6[15] = DFFEAS(D1_ctrlreg6[15]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L25 is tdc_vme:inst1|_~272
--operation mode is normal

D1L25 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[15];


--NC1_q_a[15] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[15]_PORT_A_data_in = BUS(LB02_dffs[15], LB93_dffs[15], LB85_dffs[15], LB77_dffs[15]);
NC1_q_a[15]_PORT_A_data_in_reg = DFFE(NC1_q_a[15]_PORT_A_data_in, NC1_q_a[15]_clock_0, , , NC1_q_a[15]_clock_enable_0);
NC1_q_a[15]_PORT_B_data_in = ~GND;
NC1_q_a[15]_PORT_B_data_in_reg = DFFE(NC1_q_a[15]_PORT_B_data_in, NC1_q_a[15]_clock_1, , , NC1_q_a[15]_clock_enable_1);
NC1_q_a[15]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[15]_PORT_A_address_reg = DFFE(NC1_q_a[15]_PORT_A_address, NC1_q_a[15]_clock_0, , , NC1_q_a[15]_clock_enable_0);
NC1_q_a[15]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[15]_PORT_B_address_reg = DFFE(NC1_q_a[15]_PORT_B_address, NC1_q_a[15]_clock_1, , , NC1_q_a[15]_clock_enable_1);
NC1_q_a[15]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[15]_PORT_A_write_enable_reg = DFFE(NC1_q_a[15]_PORT_A_write_enable, NC1_q_a[15]_clock_0, , , NC1_q_a[15]_clock_enable_0);
NC1_q_a[15]_PORT_B_write_enable = GND;
NC1_q_a[15]_PORT_B_write_enable_reg = DFFE(NC1_q_a[15]_PORT_B_write_enable, NC1_q_a[15]_clock_1, , , NC1_q_a[15]_clock_enable_1);
NC1_q_a[15]_clock_0 = LB001_dffs[0];
NC1_q_a[15]_clock_1 = E1_del80;
NC1_q_a[15]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[15]_clock_enable_1 = D1_testmodereg;
NC1_q_a[15]_PORT_B_data_out = MEMORY(NC1_q_a[15]_PORT_A_data_in_reg, NC1_q_a[15]_PORT_B_data_in_reg, NC1_q_a[15]_PORT_A_address_reg, NC1_q_a[15]_PORT_B_address_reg, NC1_q_a[15]_PORT_A_write_enable_reg, NC1_q_a[15]_PORT_B_write_enable_reg, , , NC1_q_a[15]_clock_0, NC1_q_a[15]_clock_1, NC1_q_a[15]_clock_enable_0, NC1_q_a[15]_clock_enable_1, , );
NC1_q_a[15]_PORT_B_data_out_reg = DFFE(NC1_q_a[15]_PORT_B_data_out, NC1_q_a[15]_clock_1, , , NC1_q_a[15]_clock_enable_1);
NC1_q_a[15] = NC1_q_a[15]_PORT_B_data_out_reg[0];


--D1L31 is tdc_vme:inst1|_~55
--operation mode is normal

D1L31 = NC1_q_a[15] & D1L1;


--D1_ctrlreg4[15] is tdc_vme:inst1|ctrlreg4[15]
--operation mode is normal

D1_ctrlreg4[15]_lut_out = A1L395;
D1_ctrlreg4[15] = DFFEAS(D1_ctrlreg4[15]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L824 is tdc_vme:inst1|dataout[15]~2466
--operation mode is normal

D1L824 = D1L25 # D1L31 # D1L33 & D1_ctrlreg4[15];


--D1_ctrlreg2[15] is tdc_vme:inst1|ctrlreg2[15]
--operation mode is normal

D1_ctrlreg2[15]_lut_out = A1L395;
D1_ctrlreg2[15] = DFFEAS(D1_ctrlreg2[15]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[15] is tdc_vme:inst1|ctrlreg5[15]
--operation mode is normal

D1_ctrlreg5[15]_lut_out = A1L395;
D1_ctrlreg5[15] = DFFEAS(D1_ctrlreg5[15]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[15] is tdc_vme:inst1|ctrlreg1[15]
--operation mode is normal

D1_ctrlreg1[15]_lut_out = A1L395;
D1_ctrlreg1[15] = DFFEAS(D1_ctrlreg1[15]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L424 is tdc_vme:inst1|dataout[15]~2361
--operation mode is normal

D1L424 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[15] # !PB1_safe_q[2] & D1_ctrlreg1[15];


--D1L524 is tdc_vme:inst1|dataout[15]~2362
--operation mode is normal

D1L524 = D1L76 & D1L424 # D1L12 & D1_ctrlreg2[15] # !D1L76 & D1L12 & D1_ctrlreg2[15];


--D1L324 is tdc_vme:inst1|dataout[15]~16
--operation mode is normal

D1L324 = D1L624 # D1L724 # D1L824 # D1L524;


--D1_ctrlreg1[14] is tdc_vme:inst1|ctrlreg1[14]
--operation mode is normal

D1_ctrlreg1[14]_lut_out = A1L495;
D1_ctrlreg1[14] = DFFEAS(D1_ctrlreg1[14]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[14] is tdc_vme:inst1|ctrlreg8[14]
--operation mode is normal

D1_ctrlreg8[14]_lut_out = A1L495;
D1_ctrlreg8[14] = DFFEAS(D1_ctrlreg8[14]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L914 is tdc_vme:inst1|dataout[14]~2467
--operation mode is normal

D1L914 = D1L56 & D1_ctrlreg8[14] # D1L02 & D1_ctrlreg1[14] # !D1L56 & D1L02 & D1_ctrlreg1[14];


--NC1_q_a[14] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[14]_PORT_A_data_in = BUS(LB02_dffs[14], LB93_dffs[14], LB85_dffs[14], LB77_dffs[14]);
NC1_q_a[14]_PORT_A_data_in_reg = DFFE(NC1_q_a[14]_PORT_A_data_in, NC1_q_a[14]_clock_0, , , NC1_q_a[14]_clock_enable_0);
NC1_q_a[14]_PORT_B_data_in = ~GND;
NC1_q_a[14]_PORT_B_data_in_reg = DFFE(NC1_q_a[14]_PORT_B_data_in, NC1_q_a[14]_clock_1, , , NC1_q_a[14]_clock_enable_1);
NC1_q_a[14]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[14]_PORT_A_address_reg = DFFE(NC1_q_a[14]_PORT_A_address, NC1_q_a[14]_clock_0, , , NC1_q_a[14]_clock_enable_0);
NC1_q_a[14]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[14]_PORT_B_address_reg = DFFE(NC1_q_a[14]_PORT_B_address, NC1_q_a[14]_clock_1, , , NC1_q_a[14]_clock_enable_1);
NC1_q_a[14]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[14]_PORT_A_write_enable_reg = DFFE(NC1_q_a[14]_PORT_A_write_enable, NC1_q_a[14]_clock_0, , , NC1_q_a[14]_clock_enable_0);
NC1_q_a[14]_PORT_B_write_enable = GND;
NC1_q_a[14]_PORT_B_write_enable_reg = DFFE(NC1_q_a[14]_PORT_B_write_enable, NC1_q_a[14]_clock_1, , , NC1_q_a[14]_clock_enable_1);
NC1_q_a[14]_clock_0 = LB001_dffs[0];
NC1_q_a[14]_clock_1 = E1_del80;
NC1_q_a[14]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[14]_clock_enable_1 = D1_testmodereg;
NC1_q_a[14]_PORT_B_data_out = MEMORY(NC1_q_a[14]_PORT_A_data_in_reg, NC1_q_a[14]_PORT_B_data_in_reg, NC1_q_a[14]_PORT_A_address_reg, NC1_q_a[14]_PORT_B_address_reg, NC1_q_a[14]_PORT_A_write_enable_reg, NC1_q_a[14]_PORT_B_write_enable_reg, , , NC1_q_a[14]_clock_0, NC1_q_a[14]_clock_1, NC1_q_a[14]_clock_enable_0, NC1_q_a[14]_clock_enable_1, , );
NC1_q_a[14]_PORT_B_data_out_reg = DFFE(NC1_q_a[14]_PORT_B_data_out, NC1_q_a[14]_clock_1, , , NC1_q_a[14]_clock_enable_1);
NC1_q_a[14] = NC1_q_a[14]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[14] is tdc_vme:inst1|ctrlreg4[14]
--operation mode is normal

D1_ctrlreg4[14]_lut_out = A1L495;
D1_ctrlreg4[14] = DFFEAS(D1_ctrlreg4[14]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L024 is tdc_vme:inst1|dataout[14]~2468
--operation mode is normal

D1L024 = NC1_q_a[14] & D1L1 # D1L33 & D1_ctrlreg4[14] # !NC1_q_a[14] & D1L33 & D1_ctrlreg4[14];


--D1_ctrlreg5[14] is tdc_vme:inst1|ctrlreg5[14]
--operation mode is normal

D1_ctrlreg5[14]_lut_out = A1L495;
D1_ctrlreg5[14] = DFFEAS(D1_ctrlreg5[14]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[14] is tdc_vme:inst1|ctrlreg7[14]
--operation mode is normal

D1_ctrlreg7[14]_lut_out = A1L495;
D1_ctrlreg7[14] = DFFEAS(D1_ctrlreg7[14]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L124 is tdc_vme:inst1|dataout[14]~2469
--operation mode is normal

D1L124 = D1L46 & D1_ctrlreg7[14] # D1L43 & D1_ctrlreg5[14] # !D1L46 & D1L43 & D1_ctrlreg5[14];


--D1_ctrlreg3[14] is tdc_vme:inst1|ctrlreg3[14]
--operation mode is normal

D1_ctrlreg3[14]_lut_out = A1L495;
D1_ctrlreg3[14] = DFFEAS(D1_ctrlreg3[14]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L72 is tdc_vme:inst1|_~168
--operation mode is normal

D1L72 = D1L945 & D1L76 & D1_ctrlreg3[14] & !PB1_safe_q[2];


--D1_ctrlreg6[14] is tdc_vme:inst1|ctrlreg6[14]
--operation mode is normal

D1_ctrlreg6[14]_lut_out = A1L495;
D1_ctrlreg6[14] = DFFEAS(D1_ctrlreg6[14]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L35 is tdc_vme:inst1|_~273
--operation mode is normal

D1L35 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[14];


--D1_ctrlreg2[14] is tdc_vme:inst1|ctrlreg2[14]
--operation mode is normal

D1_ctrlreg2[14]_lut_out = A1L495;
D1_ctrlreg2[14] = DFFEAS(D1_ctrlreg2[14]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L224 is tdc_vme:inst1|dataout[14]~2470
--operation mode is normal

D1L224 = D1L72 # D1L35 # D1L12 & D1_ctrlreg2[14];


--D1L814 is tdc_vme:inst1|dataout[14]~17
--operation mode is normal

D1L814 = D1L914 # D1L024 # D1L124 # D1L224;


--D1_ctrlreg3[13] is tdc_vme:inst1|ctrlreg3[13]
--operation mode is normal

D1_ctrlreg3[13]_lut_out = A1L595;
D1_ctrlreg3[13] = DFFEAS(D1_ctrlreg3[13]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L514 is tdc_vme:inst1|dataout[13]~2471
--operation mode is normal

D1L514 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[13] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[13] is tdc_vme:inst1|ctrlreg8[13]
--operation mode is normal

D1_ctrlreg8[13]_lut_out = A1L595;
D1_ctrlreg8[13] = DFFEAS(D1_ctrlreg8[13]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[13] is tdc_vme:inst1|ctrlreg7[13]
--operation mode is normal

D1_ctrlreg7[13]_lut_out = A1L595;
D1_ctrlreg7[13] = DFFEAS(D1_ctrlreg7[13]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L614 is tdc_vme:inst1|dataout[13]~2472
--operation mode is normal

D1L614 = D1L46 & D1_ctrlreg7[13] # D1L56 & D1_ctrlreg8[13] # !D1L46 & D1L56 & D1_ctrlreg8[13];


--D1_ctrlreg6[13] is tdc_vme:inst1|ctrlreg6[13]
--operation mode is normal

D1_ctrlreg6[13]_lut_out = A1L595;
D1_ctrlreg6[13] = DFFEAS(D1_ctrlreg6[13]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L45 is tdc_vme:inst1|_~274
--operation mode is normal

D1L45 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[13];


--NC1_q_a[13] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[13]_PORT_A_data_in = BUS(LB02_dffs[13], LB93_dffs[13], LB85_dffs[13], LB77_dffs[13]);
NC1_q_a[13]_PORT_A_data_in_reg = DFFE(NC1_q_a[13]_PORT_A_data_in, NC1_q_a[13]_clock_0, , , NC1_q_a[13]_clock_enable_0);
NC1_q_a[13]_PORT_B_data_in = ~GND;
NC1_q_a[13]_PORT_B_data_in_reg = DFFE(NC1_q_a[13]_PORT_B_data_in, NC1_q_a[13]_clock_1, , , NC1_q_a[13]_clock_enable_1);
NC1_q_a[13]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[13]_PORT_A_address_reg = DFFE(NC1_q_a[13]_PORT_A_address, NC1_q_a[13]_clock_0, , , NC1_q_a[13]_clock_enable_0);
NC1_q_a[13]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[13]_PORT_B_address_reg = DFFE(NC1_q_a[13]_PORT_B_address, NC1_q_a[13]_clock_1, , , NC1_q_a[13]_clock_enable_1);
NC1_q_a[13]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[13]_PORT_A_write_enable_reg = DFFE(NC1_q_a[13]_PORT_A_write_enable, NC1_q_a[13]_clock_0, , , NC1_q_a[13]_clock_enable_0);
NC1_q_a[13]_PORT_B_write_enable = GND;
NC1_q_a[13]_PORT_B_write_enable_reg = DFFE(NC1_q_a[13]_PORT_B_write_enable, NC1_q_a[13]_clock_1, , , NC1_q_a[13]_clock_enable_1);
NC1_q_a[13]_clock_0 = LB001_dffs[0];
NC1_q_a[13]_clock_1 = E1_del80;
NC1_q_a[13]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[13]_clock_enable_1 = D1_testmodereg;
NC1_q_a[13]_PORT_B_data_out = MEMORY(NC1_q_a[13]_PORT_A_data_in_reg, NC1_q_a[13]_PORT_B_data_in_reg, NC1_q_a[13]_PORT_A_address_reg, NC1_q_a[13]_PORT_B_address_reg, NC1_q_a[13]_PORT_A_write_enable_reg, NC1_q_a[13]_PORT_B_write_enable_reg, , , NC1_q_a[13]_clock_0, NC1_q_a[13]_clock_1, NC1_q_a[13]_clock_enable_0, NC1_q_a[13]_clock_enable_1, , );
NC1_q_a[13]_PORT_B_data_out_reg = DFFE(NC1_q_a[13]_PORT_B_data_out, NC1_q_a[13]_clock_1, , , NC1_q_a[13]_clock_enable_1);
NC1_q_a[13] = NC1_q_a[13]_PORT_B_data_out_reg[0];


--D1L41 is tdc_vme:inst1|_~57
--operation mode is normal

D1L41 = NC1_q_a[13] & D1L1;


--D1_ctrlreg4[13] is tdc_vme:inst1|ctrlreg4[13]
--operation mode is normal

D1_ctrlreg4[13]_lut_out = A1L595;
D1_ctrlreg4[13] = DFFEAS(D1_ctrlreg4[13]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L714 is tdc_vme:inst1|dataout[13]~2473
--operation mode is normal

D1L714 = D1L45 # D1L41 # D1L33 & D1_ctrlreg4[13];


--D1_ctrlreg2[13] is tdc_vme:inst1|ctrlreg2[13]
--operation mode is normal

D1_ctrlreg2[13]_lut_out = A1L595;
D1_ctrlreg2[13] = DFFEAS(D1_ctrlreg2[13]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[13] is tdc_vme:inst1|ctrlreg5[13]
--operation mode is normal

D1_ctrlreg5[13]_lut_out = A1L595;
D1_ctrlreg5[13] = DFFEAS(D1_ctrlreg5[13]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[13] is tdc_vme:inst1|ctrlreg1[13]
--operation mode is normal

D1_ctrlreg1[13]_lut_out = A1L595;
D1_ctrlreg1[13] = DFFEAS(D1_ctrlreg1[13]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L314 is tdc_vme:inst1|dataout[13]~2363
--operation mode is normal

D1L314 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[13] # !PB1_safe_q[2] & D1_ctrlreg1[13];


--D1L414 is tdc_vme:inst1|dataout[13]~2364
--operation mode is normal

D1L414 = D1L76 & D1L314 # D1L12 & D1_ctrlreg2[13] # !D1L76 & D1L12 & D1_ctrlreg2[13];


--D1L214 is tdc_vme:inst1|dataout[13]~18
--operation mode is normal

D1L214 = D1L514 # D1L614 # D1L714 # D1L414;


--D1_ctrlreg3[12] is tdc_vme:inst1|ctrlreg3[12]
--operation mode is normal

D1_ctrlreg3[12]_lut_out = A1L695;
D1_ctrlreg3[12] = DFFEAS(D1_ctrlreg3[12]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L904 is tdc_vme:inst1|dataout[12]~2474
--operation mode is normal

D1L904 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[12] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[12] is tdc_vme:inst1|ctrlreg8[12]
--operation mode is normal

D1_ctrlreg8[12]_lut_out = A1L695;
D1_ctrlreg8[12] = DFFEAS(D1_ctrlreg8[12]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[12] is tdc_vme:inst1|ctrlreg7[12]
--operation mode is normal

D1_ctrlreg7[12]_lut_out = A1L695;
D1_ctrlreg7[12] = DFFEAS(D1_ctrlreg7[12]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L014 is tdc_vme:inst1|dataout[12]~2475
--operation mode is normal

D1L014 = D1L46 & D1_ctrlreg7[12] # D1L56 & D1_ctrlreg8[12] # !D1L46 & D1L56 & D1_ctrlreg8[12];


--D1_ctrlreg6[12] is tdc_vme:inst1|ctrlreg6[12]
--operation mode is normal

D1_ctrlreg6[12]_lut_out = A1L695;
D1_ctrlreg6[12] = DFFEAS(D1_ctrlreg6[12]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L55 is tdc_vme:inst1|_~275
--operation mode is normal

D1L55 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[12];


--NC1_q_a[12] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[12]_PORT_A_data_in = BUS(LB02_dffs[12], LB93_dffs[12], LB85_dffs[12], LB77_dffs[12]);
NC1_q_a[12]_PORT_A_data_in_reg = DFFE(NC1_q_a[12]_PORT_A_data_in, NC1_q_a[12]_clock_0, , , NC1_q_a[12]_clock_enable_0);
NC1_q_a[12]_PORT_B_data_in = ~GND;
NC1_q_a[12]_PORT_B_data_in_reg = DFFE(NC1_q_a[12]_PORT_B_data_in, NC1_q_a[12]_clock_1, , , NC1_q_a[12]_clock_enable_1);
NC1_q_a[12]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[12]_PORT_A_address_reg = DFFE(NC1_q_a[12]_PORT_A_address, NC1_q_a[12]_clock_0, , , NC1_q_a[12]_clock_enable_0);
NC1_q_a[12]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[12]_PORT_B_address_reg = DFFE(NC1_q_a[12]_PORT_B_address, NC1_q_a[12]_clock_1, , , NC1_q_a[12]_clock_enable_1);
NC1_q_a[12]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[12]_PORT_A_write_enable_reg = DFFE(NC1_q_a[12]_PORT_A_write_enable, NC1_q_a[12]_clock_0, , , NC1_q_a[12]_clock_enable_0);
NC1_q_a[12]_PORT_B_write_enable = GND;
NC1_q_a[12]_PORT_B_write_enable_reg = DFFE(NC1_q_a[12]_PORT_B_write_enable, NC1_q_a[12]_clock_1, , , NC1_q_a[12]_clock_enable_1);
NC1_q_a[12]_clock_0 = LB001_dffs[0];
NC1_q_a[12]_clock_1 = E1_del80;
NC1_q_a[12]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[12]_clock_enable_1 = D1_testmodereg;
NC1_q_a[12]_PORT_B_data_out = MEMORY(NC1_q_a[12]_PORT_A_data_in_reg, NC1_q_a[12]_PORT_B_data_in_reg, NC1_q_a[12]_PORT_A_address_reg, NC1_q_a[12]_PORT_B_address_reg, NC1_q_a[12]_PORT_A_write_enable_reg, NC1_q_a[12]_PORT_B_write_enable_reg, , , NC1_q_a[12]_clock_0, NC1_q_a[12]_clock_1, NC1_q_a[12]_clock_enable_0, NC1_q_a[12]_clock_enable_1, , );
NC1_q_a[12]_PORT_B_data_out_reg = DFFE(NC1_q_a[12]_PORT_B_data_out, NC1_q_a[12]_clock_1, , , NC1_q_a[12]_clock_enable_1);
NC1_q_a[12] = NC1_q_a[12]_PORT_B_data_out_reg[0];


--D1L51 is tdc_vme:inst1|_~58
--operation mode is normal

D1L51 = NC1_q_a[12] & D1L1;


--D1_ctrlreg4[12] is tdc_vme:inst1|ctrlreg4[12]
--operation mode is normal

D1_ctrlreg4[12]_lut_out = A1L695;
D1_ctrlreg4[12] = DFFEAS(D1_ctrlreg4[12]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L114 is tdc_vme:inst1|dataout[12]~2476
--operation mode is normal

D1L114 = D1L55 # D1L51 # D1L33 & D1_ctrlreg4[12];


--D1_ctrlreg2[12] is tdc_vme:inst1|ctrlreg2[12]
--operation mode is normal

D1_ctrlreg2[12]_lut_out = A1L695;
D1_ctrlreg2[12] = DFFEAS(D1_ctrlreg2[12]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[12] is tdc_vme:inst1|ctrlreg5[12]
--operation mode is normal

D1_ctrlreg5[12]_lut_out = A1L695;
D1_ctrlreg5[12] = DFFEAS(D1_ctrlreg5[12]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[12] is tdc_vme:inst1|ctrlreg1[12]
--operation mode is normal

D1_ctrlreg1[12]_lut_out = A1L695;
D1_ctrlreg1[12] = DFFEAS(D1_ctrlreg1[12]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L704 is tdc_vme:inst1|dataout[12]~2365
--operation mode is normal

D1L704 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[12] # !PB1_safe_q[2] & D1_ctrlreg1[12];


--D1L804 is tdc_vme:inst1|dataout[12]~2366
--operation mode is normal

D1L804 = D1L76 & D1L704 # D1L12 & D1_ctrlreg2[12] # !D1L76 & D1L12 & D1_ctrlreg2[12];


--D1L604 is tdc_vme:inst1|dataout[12]~19
--operation mode is normal

D1L604 = D1L904 # D1L014 # D1L114 # D1L804;


--D1_ctrlreg3[11] is tdc_vme:inst1|ctrlreg3[11]
--operation mode is normal

D1_ctrlreg3[11]_lut_out = A1L795;
D1_ctrlreg3[11] = DFFEAS(D1_ctrlreg3[11]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L304 is tdc_vme:inst1|dataout[11]~2477
--operation mode is normal

D1L304 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[11] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[11] is tdc_vme:inst1|ctrlreg8[11]
--operation mode is normal

D1_ctrlreg8[11]_lut_out = A1L795;
D1_ctrlreg8[11] = DFFEAS(D1_ctrlreg8[11]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[11] is tdc_vme:inst1|ctrlreg7[11]
--operation mode is normal

D1_ctrlreg7[11]_lut_out = A1L795;
D1_ctrlreg7[11] = DFFEAS(D1_ctrlreg7[11]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L404 is tdc_vme:inst1|dataout[11]~2478
--operation mode is normal

D1L404 = D1L46 & D1_ctrlreg7[11] # D1L56 & D1_ctrlreg8[11] # !D1L46 & D1L56 & D1_ctrlreg8[11];


--D1_ctrlreg6[11] is tdc_vme:inst1|ctrlreg6[11]
--operation mode is normal

D1_ctrlreg6[11]_lut_out = A1L795;
D1_ctrlreg6[11] = DFFEAS(D1_ctrlreg6[11]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L65 is tdc_vme:inst1|_~276
--operation mode is normal

D1L65 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[11];


--NC1_q_a[11] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[11]_PORT_A_data_in = BUS(LB02_dffs[11], LB93_dffs[11], LB85_dffs[11], LB77_dffs[11]);
NC1_q_a[11]_PORT_A_data_in_reg = DFFE(NC1_q_a[11]_PORT_A_data_in, NC1_q_a[11]_clock_0, , , NC1_q_a[11]_clock_enable_0);
NC1_q_a[11]_PORT_B_data_in = ~GND;
NC1_q_a[11]_PORT_B_data_in_reg = DFFE(NC1_q_a[11]_PORT_B_data_in, NC1_q_a[11]_clock_1, , , NC1_q_a[11]_clock_enable_1);
NC1_q_a[11]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[11]_PORT_A_address_reg = DFFE(NC1_q_a[11]_PORT_A_address, NC1_q_a[11]_clock_0, , , NC1_q_a[11]_clock_enable_0);
NC1_q_a[11]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[11]_PORT_B_address_reg = DFFE(NC1_q_a[11]_PORT_B_address, NC1_q_a[11]_clock_1, , , NC1_q_a[11]_clock_enable_1);
NC1_q_a[11]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[11]_PORT_A_write_enable_reg = DFFE(NC1_q_a[11]_PORT_A_write_enable, NC1_q_a[11]_clock_0, , , NC1_q_a[11]_clock_enable_0);
NC1_q_a[11]_PORT_B_write_enable = GND;
NC1_q_a[11]_PORT_B_write_enable_reg = DFFE(NC1_q_a[11]_PORT_B_write_enable, NC1_q_a[11]_clock_1, , , NC1_q_a[11]_clock_enable_1);
NC1_q_a[11]_clock_0 = LB001_dffs[0];
NC1_q_a[11]_clock_1 = E1_del80;
NC1_q_a[11]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[11]_clock_enable_1 = D1_testmodereg;
NC1_q_a[11]_PORT_B_data_out = MEMORY(NC1_q_a[11]_PORT_A_data_in_reg, NC1_q_a[11]_PORT_B_data_in_reg, NC1_q_a[11]_PORT_A_address_reg, NC1_q_a[11]_PORT_B_address_reg, NC1_q_a[11]_PORT_A_write_enable_reg, NC1_q_a[11]_PORT_B_write_enable_reg, , , NC1_q_a[11]_clock_0, NC1_q_a[11]_clock_1, NC1_q_a[11]_clock_enable_0, NC1_q_a[11]_clock_enable_1, , );
NC1_q_a[11]_PORT_B_data_out_reg = DFFE(NC1_q_a[11]_PORT_B_data_out, NC1_q_a[11]_clock_1, , , NC1_q_a[11]_clock_enable_1);
NC1_q_a[11] = NC1_q_a[11]_PORT_B_data_out_reg[0];


--D1L61 is tdc_vme:inst1|_~59
--operation mode is normal

D1L61 = NC1_q_a[11] & D1L1;


--D1_ctrlreg4[11] is tdc_vme:inst1|ctrlreg4[11]
--operation mode is normal

D1_ctrlreg4[11]_lut_out = A1L795;
D1_ctrlreg4[11] = DFFEAS(D1_ctrlreg4[11]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L504 is tdc_vme:inst1|dataout[11]~2479
--operation mode is normal

D1L504 = D1L65 # D1L61 # D1L33 & D1_ctrlreg4[11];


--D1_ctrlreg2[11] is tdc_vme:inst1|ctrlreg2[11]
--operation mode is normal

D1_ctrlreg2[11]_lut_out = A1L795;
D1_ctrlreg2[11] = DFFEAS(D1_ctrlreg2[11]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[11] is tdc_vme:inst1|ctrlreg5[11]
--operation mode is normal

D1_ctrlreg5[11]_lut_out = A1L795;
D1_ctrlreg5[11] = DFFEAS(D1_ctrlreg5[11]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[11] is tdc_vme:inst1|ctrlreg1[11]
--operation mode is normal

D1_ctrlreg1[11]_lut_out = A1L795;
D1_ctrlreg1[11] = DFFEAS(D1_ctrlreg1[11]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L104 is tdc_vme:inst1|dataout[11]~2367
--operation mode is normal

D1L104 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[11] # !PB1_safe_q[2] & D1_ctrlreg1[11];


--D1L204 is tdc_vme:inst1|dataout[11]~2368
--operation mode is normal

D1L204 = D1L76 & D1L104 # D1L12 & D1_ctrlreg2[11] # !D1L76 & D1L12 & D1_ctrlreg2[11];


--D1L004 is tdc_vme:inst1|dataout[11]~20
--operation mode is normal

D1L004 = D1L304 # D1L404 # D1L504 # D1L204;


--D1_ctrlreg3[10] is tdc_vme:inst1|ctrlreg3[10]
--operation mode is normal

D1_ctrlreg3[10]_lut_out = A1L895;
D1_ctrlreg3[10] = DFFEAS(D1_ctrlreg3[10]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L793 is tdc_vme:inst1|dataout[10]~2480
--operation mode is normal

D1L793 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[10] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[10] is tdc_vme:inst1|ctrlreg8[10]
--operation mode is normal

D1_ctrlreg8[10]_lut_out = A1L895;
D1_ctrlreg8[10] = DFFEAS(D1_ctrlreg8[10]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[10] is tdc_vme:inst1|ctrlreg7[10]
--operation mode is normal

D1_ctrlreg7[10]_lut_out = A1L895;
D1_ctrlreg7[10] = DFFEAS(D1_ctrlreg7[10]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L893 is tdc_vme:inst1|dataout[10]~2481
--operation mode is normal

D1L893 = D1L46 & D1_ctrlreg7[10] # D1L56 & D1_ctrlreg8[10] # !D1L46 & D1L56 & D1_ctrlreg8[10];


--D1_ctrlreg6[10] is tdc_vme:inst1|ctrlreg6[10]
--operation mode is normal

D1_ctrlreg6[10]_lut_out = A1L895;
D1_ctrlreg6[10] = DFFEAS(D1_ctrlreg6[10]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L75 is tdc_vme:inst1|_~277
--operation mode is normal

D1L75 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[10];


--NC1_q_a[10] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[10]_PORT_A_data_in = BUS(LB02_dffs[10], LB93_dffs[10], LB85_dffs[10], LB77_dffs[10]);
NC1_q_a[10]_PORT_A_data_in_reg = DFFE(NC1_q_a[10]_PORT_A_data_in, NC1_q_a[10]_clock_0, , , NC1_q_a[10]_clock_enable_0);
NC1_q_a[10]_PORT_B_data_in = ~GND;
NC1_q_a[10]_PORT_B_data_in_reg = DFFE(NC1_q_a[10]_PORT_B_data_in, NC1_q_a[10]_clock_1, , , NC1_q_a[10]_clock_enable_1);
NC1_q_a[10]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[10]_PORT_A_address_reg = DFFE(NC1_q_a[10]_PORT_A_address, NC1_q_a[10]_clock_0, , , NC1_q_a[10]_clock_enable_0);
NC1_q_a[10]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[10]_PORT_B_address_reg = DFFE(NC1_q_a[10]_PORT_B_address, NC1_q_a[10]_clock_1, , , NC1_q_a[10]_clock_enable_1);
NC1_q_a[10]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[10]_PORT_A_write_enable_reg = DFFE(NC1_q_a[10]_PORT_A_write_enable, NC1_q_a[10]_clock_0, , , NC1_q_a[10]_clock_enable_0);
NC1_q_a[10]_PORT_B_write_enable = GND;
NC1_q_a[10]_PORT_B_write_enable_reg = DFFE(NC1_q_a[10]_PORT_B_write_enable, NC1_q_a[10]_clock_1, , , NC1_q_a[10]_clock_enable_1);
NC1_q_a[10]_clock_0 = LB001_dffs[0];
NC1_q_a[10]_clock_1 = E1_del80;
NC1_q_a[10]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[10]_clock_enable_1 = D1_testmodereg;
NC1_q_a[10]_PORT_B_data_out = MEMORY(NC1_q_a[10]_PORT_A_data_in_reg, NC1_q_a[10]_PORT_B_data_in_reg, NC1_q_a[10]_PORT_A_address_reg, NC1_q_a[10]_PORT_B_address_reg, NC1_q_a[10]_PORT_A_write_enable_reg, NC1_q_a[10]_PORT_B_write_enable_reg, , , NC1_q_a[10]_clock_0, NC1_q_a[10]_clock_1, NC1_q_a[10]_clock_enable_0, NC1_q_a[10]_clock_enable_1, , );
NC1_q_a[10]_PORT_B_data_out_reg = DFFE(NC1_q_a[10]_PORT_B_data_out, NC1_q_a[10]_clock_1, , , NC1_q_a[10]_clock_enable_1);
NC1_q_a[10] = NC1_q_a[10]_PORT_B_data_out_reg[0];


--D1L71 is tdc_vme:inst1|_~60
--operation mode is normal

D1L71 = NC1_q_a[10] & D1L1;


--D1_ctrlreg4[10] is tdc_vme:inst1|ctrlreg4[10]
--operation mode is normal

D1_ctrlreg4[10]_lut_out = A1L895;
D1_ctrlreg4[10] = DFFEAS(D1_ctrlreg4[10]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L993 is tdc_vme:inst1|dataout[10]~2482
--operation mode is normal

D1L993 = D1L75 # D1L71 # D1L33 & D1_ctrlreg4[10];


--D1_ctrlreg2[10] is tdc_vme:inst1|ctrlreg2[10]
--operation mode is normal

D1_ctrlreg2[10]_lut_out = A1L895;
D1_ctrlreg2[10] = DFFEAS(D1_ctrlreg2[10]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[10] is tdc_vme:inst1|ctrlreg5[10]
--operation mode is normal

D1_ctrlreg5[10]_lut_out = A1L895;
D1_ctrlreg5[10] = DFFEAS(D1_ctrlreg5[10]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[10] is tdc_vme:inst1|ctrlreg1[10]
--operation mode is normal

D1_ctrlreg1[10]_lut_out = A1L895;
D1_ctrlreg1[10] = DFFEAS(D1_ctrlreg1[10]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L593 is tdc_vme:inst1|dataout[10]~2369
--operation mode is normal

D1L593 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[10] # !PB1_safe_q[2] & D1_ctrlreg1[10];


--D1L693 is tdc_vme:inst1|dataout[10]~2370
--operation mode is normal

D1L693 = D1L76 & D1L593 # D1L12 & D1_ctrlreg2[10] # !D1L76 & D1L12 & D1_ctrlreg2[10];


--D1L493 is tdc_vme:inst1|dataout[10]~21
--operation mode is normal

D1L493 = D1L793 # D1L893 # D1L993 # D1L693;


--D1_ctrlreg3[9] is tdc_vme:inst1|ctrlreg3[9]
--operation mode is normal

D1_ctrlreg3[9]_lut_out = A1L995;
D1_ctrlreg3[9] = DFFEAS(D1_ctrlreg3[9]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L193 is tdc_vme:inst1|dataout[9]~2483
--operation mode is normal

D1L193 = D1L86 & PB1_safe_q[0] & D1_ctrlreg3[9] & PB1_safe_q[1] # !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_ctrlreg8[9] is tdc_vme:inst1|ctrlreg8[9]
--operation mode is normal

D1_ctrlreg8[9]_lut_out = A1L995;
D1_ctrlreg8[9] = DFFEAS(D1_ctrlreg8[9]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1_ctrlreg7[9] is tdc_vme:inst1|ctrlreg7[9]
--operation mode is normal

D1_ctrlreg7[9]_lut_out = A1L995;
D1_ctrlreg7[9] = DFFEAS(D1_ctrlreg7[9]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L293 is tdc_vme:inst1|dataout[9]~2484
--operation mode is normal

D1L293 = D1L46 & D1_ctrlreg7[9] # D1L56 & D1_ctrlreg8[9] # !D1L46 & D1L56 & D1_ctrlreg8[9];


--D1_ctrlreg6[9] is tdc_vme:inst1|ctrlreg6[9]
--operation mode is normal

D1_ctrlreg6[9]_lut_out = A1L995;
D1_ctrlreg6[9] = DFFEAS(D1_ctrlreg6[9]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L85 is tdc_vme:inst1|_~278
--operation mode is normal

D1L85 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[9];


--NC1_q_a[9] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[9]_PORT_A_data_in = BUS(LB02_dffs[9], LB93_dffs[9], LB85_dffs[9], LB77_dffs[9]);
NC1_q_a[9]_PORT_A_data_in_reg = DFFE(NC1_q_a[9]_PORT_A_data_in, NC1_q_a[9]_clock_0, , , NC1_q_a[9]_clock_enable_0);
NC1_q_a[9]_PORT_B_data_in = ~GND;
NC1_q_a[9]_PORT_B_data_in_reg = DFFE(NC1_q_a[9]_PORT_B_data_in, NC1_q_a[9]_clock_1, , , NC1_q_a[9]_clock_enable_1);
NC1_q_a[9]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[9]_PORT_A_address_reg = DFFE(NC1_q_a[9]_PORT_A_address, NC1_q_a[9]_clock_0, , , NC1_q_a[9]_clock_enable_0);
NC1_q_a[9]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[9]_PORT_B_address_reg = DFFE(NC1_q_a[9]_PORT_B_address, NC1_q_a[9]_clock_1, , , NC1_q_a[9]_clock_enable_1);
NC1_q_a[9]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[9]_PORT_A_write_enable_reg = DFFE(NC1_q_a[9]_PORT_A_write_enable, NC1_q_a[9]_clock_0, , , NC1_q_a[9]_clock_enable_0);
NC1_q_a[9]_PORT_B_write_enable = GND;
NC1_q_a[9]_PORT_B_write_enable_reg = DFFE(NC1_q_a[9]_PORT_B_write_enable, NC1_q_a[9]_clock_1, , , NC1_q_a[9]_clock_enable_1);
NC1_q_a[9]_clock_0 = LB001_dffs[0];
NC1_q_a[9]_clock_1 = E1_del80;
NC1_q_a[9]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[9]_clock_enable_1 = D1_testmodereg;
NC1_q_a[9]_PORT_B_data_out = MEMORY(NC1_q_a[9]_PORT_A_data_in_reg, NC1_q_a[9]_PORT_B_data_in_reg, NC1_q_a[9]_PORT_A_address_reg, NC1_q_a[9]_PORT_B_address_reg, NC1_q_a[9]_PORT_A_write_enable_reg, NC1_q_a[9]_PORT_B_write_enable_reg, , , NC1_q_a[9]_clock_0, NC1_q_a[9]_clock_1, NC1_q_a[9]_clock_enable_0, NC1_q_a[9]_clock_enable_1, , );
NC1_q_a[9]_PORT_B_data_out_reg = DFFE(NC1_q_a[9]_PORT_B_data_out, NC1_q_a[9]_clock_1, , , NC1_q_a[9]_clock_enable_1);
NC1_q_a[9] = NC1_q_a[9]_PORT_B_data_out_reg[0];


--D1L81 is tdc_vme:inst1|_~61
--operation mode is normal

D1L81 = NC1_q_a[9] & D1L1;


--D1_ctrlreg4[9] is tdc_vme:inst1|ctrlreg4[9]
--operation mode is normal

D1_ctrlreg4[9]_lut_out = A1L995;
D1_ctrlreg4[9] = DFFEAS(D1_ctrlreg4[9]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L393 is tdc_vme:inst1|dataout[9]~2485
--operation mode is normal

D1L393 = D1L85 # D1L81 # D1L33 & D1_ctrlreg4[9];


--D1_ctrlreg2[9] is tdc_vme:inst1|ctrlreg2[9]
--operation mode is normal

D1_ctrlreg2[9]_lut_out = A1L995;
D1_ctrlreg2[9] = DFFEAS(D1_ctrlreg2[9]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg5[9] is tdc_vme:inst1|ctrlreg5[9]
--operation mode is normal

D1_ctrlreg5[9]_lut_out = A1L995;
D1_ctrlreg5[9] = DFFEAS(D1_ctrlreg5[9]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg1[9] is tdc_vme:inst1|ctrlreg1[9]
--operation mode is normal

D1_ctrlreg1[9]_lut_out = A1L995;
D1_ctrlreg1[9] = DFFEAS(D1_ctrlreg1[9]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L983 is tdc_vme:inst1|dataout[9]~2371
--operation mode is normal

D1L983 = D1L645 & PB1_safe_q[2] & D1_ctrlreg5[9] # !PB1_safe_q[2] & D1_ctrlreg1[9];


--D1L093 is tdc_vme:inst1|dataout[9]~2372
--operation mode is normal

D1L093 = D1L76 & D1L983 # D1L12 & D1_ctrlreg2[9] # !D1L76 & D1L12 & D1_ctrlreg2[9];


--D1L883 is tdc_vme:inst1|dataout[9]~22
--operation mode is normal

D1L883 = D1L193 # D1L293 # D1L393 # D1L093;


--D1_ctrlreg1[8] is tdc_vme:inst1|ctrlreg1[8]
--operation mode is normal

D1_ctrlreg1[8]_lut_out = A1L006;
D1_ctrlreg1[8] = DFFEAS(D1_ctrlreg1[8]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[8] is tdc_vme:inst1|ctrlreg8[8]
--operation mode is normal

D1_ctrlreg8[8]_lut_out = A1L006;
D1_ctrlreg8[8] = DFFEAS(D1_ctrlreg8[8]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L483 is tdc_vme:inst1|dataout[8]~2486
--operation mode is normal

D1L483 = D1L56 & D1_ctrlreg8[8] # D1L02 & D1_ctrlreg1[8] # !D1L56 & D1L02 & D1_ctrlreg1[8];


--NC1_q_a[8] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[8]_PORT_A_data_in = BUS(LB02_dffs[8], LB93_dffs[8], LB85_dffs[8], LB77_dffs[8]);
NC1_q_a[8]_PORT_A_data_in_reg = DFFE(NC1_q_a[8]_PORT_A_data_in, NC1_q_a[8]_clock_0, , , NC1_q_a[8]_clock_enable_0);
NC1_q_a[8]_PORT_B_data_in = ~GND;
NC1_q_a[8]_PORT_B_data_in_reg = DFFE(NC1_q_a[8]_PORT_B_data_in, NC1_q_a[8]_clock_1, , , NC1_q_a[8]_clock_enable_1);
NC1_q_a[8]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[8]_PORT_A_address_reg = DFFE(NC1_q_a[8]_PORT_A_address, NC1_q_a[8]_clock_0, , , NC1_q_a[8]_clock_enable_0);
NC1_q_a[8]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[8]_PORT_B_address_reg = DFFE(NC1_q_a[8]_PORT_B_address, NC1_q_a[8]_clock_1, , , NC1_q_a[8]_clock_enable_1);
NC1_q_a[8]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[8]_PORT_A_write_enable_reg = DFFE(NC1_q_a[8]_PORT_A_write_enable, NC1_q_a[8]_clock_0, , , NC1_q_a[8]_clock_enable_0);
NC1_q_a[8]_PORT_B_write_enable = GND;
NC1_q_a[8]_PORT_B_write_enable_reg = DFFE(NC1_q_a[8]_PORT_B_write_enable, NC1_q_a[8]_clock_1, , , NC1_q_a[8]_clock_enable_1);
NC1_q_a[8]_clock_0 = LB001_dffs[0];
NC1_q_a[8]_clock_1 = E1_del80;
NC1_q_a[8]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[8]_clock_enable_1 = D1_testmodereg;
NC1_q_a[8]_PORT_B_data_out = MEMORY(NC1_q_a[8]_PORT_A_data_in_reg, NC1_q_a[8]_PORT_B_data_in_reg, NC1_q_a[8]_PORT_A_address_reg, NC1_q_a[8]_PORT_B_address_reg, NC1_q_a[8]_PORT_A_write_enable_reg, NC1_q_a[8]_PORT_B_write_enable_reg, , , NC1_q_a[8]_clock_0, NC1_q_a[8]_clock_1, NC1_q_a[8]_clock_enable_0, NC1_q_a[8]_clock_enable_1, , );
NC1_q_a[8]_PORT_B_data_out_reg = DFFE(NC1_q_a[8]_PORT_B_data_out, NC1_q_a[8]_clock_1, , , NC1_q_a[8]_clock_enable_1);
NC1_q_a[8] = NC1_q_a[8]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[8] is tdc_vme:inst1|ctrlreg4[8]
--operation mode is normal

D1_ctrlreg4[8]_lut_out = A1L006;
D1_ctrlreg4[8] = DFFEAS(D1_ctrlreg4[8]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L583 is tdc_vme:inst1|dataout[8]~2487
--operation mode is normal

D1L583 = NC1_q_a[8] & D1L1 # D1L33 & D1_ctrlreg4[8] # !NC1_q_a[8] & D1L33 & D1_ctrlreg4[8];


--D1_ctrlreg5[8] is tdc_vme:inst1|ctrlreg5[8]
--operation mode is normal

D1_ctrlreg5[8]_lut_out = A1L006;
D1_ctrlreg5[8] = DFFEAS(D1_ctrlreg5[8]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[8] is tdc_vme:inst1|ctrlreg7[8]
--operation mode is normal

D1_ctrlreg7[8]_lut_out = A1L006;
D1_ctrlreg7[8] = DFFEAS(D1_ctrlreg7[8]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L683 is tdc_vme:inst1|dataout[8]~2488
--operation mode is normal

D1L683 = D1L46 & D1_ctrlreg7[8] # D1L43 & D1_ctrlreg5[8] # !D1L46 & D1L43 & D1_ctrlreg5[8];


--D1_ctrlreg3[8] is tdc_vme:inst1|ctrlreg3[8]
--operation mode is normal

D1_ctrlreg3[8]_lut_out = A1L006;
D1_ctrlreg3[8] = DFFEAS(D1_ctrlreg3[8]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L82 is tdc_vme:inst1|_~174
--operation mode is normal

D1L82 = D1L945 & D1L76 & D1_ctrlreg3[8] & !PB1_safe_q[2];


--D1_ctrlreg6[8] is tdc_vme:inst1|ctrlreg6[8]
--operation mode is normal

D1_ctrlreg6[8]_lut_out = A1L006;
D1_ctrlreg6[8] = DFFEAS(D1_ctrlreg6[8]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L95 is tdc_vme:inst1|_~279
--operation mode is normal

D1L95 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[8];


--D1_ctrlreg2[8] is tdc_vme:inst1|ctrlreg2[8]
--operation mode is normal

D1_ctrlreg2[8]_lut_out = A1L006;
D1_ctrlreg2[8] = DFFEAS(D1_ctrlreg2[8]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L783 is tdc_vme:inst1|dataout[8]~2489
--operation mode is normal

D1L783 = D1L82 # D1L95 # D1L12 & D1_ctrlreg2[8];


--D1L383 is tdc_vme:inst1|dataout[8]~23
--operation mode is normal

D1L383 = D1L483 # D1L583 # D1L683 # D1L783;


--D1_ctrlreg1[7] is tdc_vme:inst1|ctrlreg1[7]
--operation mode is normal

D1_ctrlreg1[7]_lut_out = A1L106;
D1_ctrlreg1[7] = DFFEAS(D1_ctrlreg1[7]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[7] is tdc_vme:inst1|ctrlreg8[7]
--operation mode is normal

D1_ctrlreg8[7]_lut_out = A1L106;
D1_ctrlreg8[7] = DFFEAS(D1_ctrlreg8[7]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L973 is tdc_vme:inst1|dataout[7]~2490
--operation mode is normal

D1L973 = D1L56 & D1_ctrlreg8[7] # D1L02 & D1_ctrlreg1[7] # !D1L56 & D1L02 & D1_ctrlreg1[7];


--NC1_q_a[7] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[7]_PORT_A_data_in = BUS(LB02_dffs[7], LB93_dffs[7], LB85_dffs[7], LB77_dffs[7]);
NC1_q_a[7]_PORT_A_data_in_reg = DFFE(NC1_q_a[7]_PORT_A_data_in, NC1_q_a[7]_clock_0, , , NC1_q_a[7]_clock_enable_0);
NC1_q_a[7]_PORT_B_data_in = ~GND;
NC1_q_a[7]_PORT_B_data_in_reg = DFFE(NC1_q_a[7]_PORT_B_data_in, NC1_q_a[7]_clock_1, , , NC1_q_a[7]_clock_enable_1);
NC1_q_a[7]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[7]_PORT_A_address_reg = DFFE(NC1_q_a[7]_PORT_A_address, NC1_q_a[7]_clock_0, , , NC1_q_a[7]_clock_enable_0);
NC1_q_a[7]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[7]_PORT_B_address_reg = DFFE(NC1_q_a[7]_PORT_B_address, NC1_q_a[7]_clock_1, , , NC1_q_a[7]_clock_enable_1);
NC1_q_a[7]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[7]_PORT_A_write_enable_reg = DFFE(NC1_q_a[7]_PORT_A_write_enable, NC1_q_a[7]_clock_0, , , NC1_q_a[7]_clock_enable_0);
NC1_q_a[7]_PORT_B_write_enable = GND;
NC1_q_a[7]_PORT_B_write_enable_reg = DFFE(NC1_q_a[7]_PORT_B_write_enable, NC1_q_a[7]_clock_1, , , NC1_q_a[7]_clock_enable_1);
NC1_q_a[7]_clock_0 = LB001_dffs[0];
NC1_q_a[7]_clock_1 = E1_del80;
NC1_q_a[7]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[7]_clock_enable_1 = D1_testmodereg;
NC1_q_a[7]_PORT_B_data_out = MEMORY(NC1_q_a[7]_PORT_A_data_in_reg, NC1_q_a[7]_PORT_B_data_in_reg, NC1_q_a[7]_PORT_A_address_reg, NC1_q_a[7]_PORT_B_address_reg, NC1_q_a[7]_PORT_A_write_enable_reg, NC1_q_a[7]_PORT_B_write_enable_reg, , , NC1_q_a[7]_clock_0, NC1_q_a[7]_clock_1, NC1_q_a[7]_clock_enable_0, NC1_q_a[7]_clock_enable_1, , );
NC1_q_a[7]_PORT_B_data_out_reg = DFFE(NC1_q_a[7]_PORT_B_data_out, NC1_q_a[7]_clock_1, , , NC1_q_a[7]_clock_enable_1);
NC1_q_a[7] = NC1_q_a[7]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[7] is tdc_vme:inst1|ctrlreg4[7]
--operation mode is normal

D1_ctrlreg4[7]_lut_out = A1L106;
D1_ctrlreg4[7] = DFFEAS(D1_ctrlreg4[7]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L083 is tdc_vme:inst1|dataout[7]~2491
--operation mode is normal

D1L083 = NC1_q_a[7] & D1L1 # D1L33 & D1_ctrlreg4[7] # !NC1_q_a[7] & D1L33 & D1_ctrlreg4[7];


--D1_ctrlreg5[7] is tdc_vme:inst1|ctrlreg5[7]
--operation mode is normal

D1_ctrlreg5[7]_lut_out = A1L106;
D1_ctrlreg5[7] = DFFEAS(D1_ctrlreg5[7]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[7] is tdc_vme:inst1|ctrlreg7[7]
--operation mode is normal

D1_ctrlreg7[7]_lut_out = A1L106;
D1_ctrlreg7[7] = DFFEAS(D1_ctrlreg7[7]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L183 is tdc_vme:inst1|dataout[7]~2492
--operation mode is normal

D1L183 = D1L46 & D1_ctrlreg7[7] # D1L43 & D1_ctrlreg5[7] # !D1L46 & D1L43 & D1_ctrlreg5[7];


--D1_ctrlreg3[7] is tdc_vme:inst1|ctrlreg3[7]
--operation mode is normal

D1_ctrlreg3[7]_lut_out = A1L106;
D1_ctrlreg3[7] = DFFEAS(D1_ctrlreg3[7]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L92 is tdc_vme:inst1|_~175
--operation mode is normal

D1L92 = D1L945 & D1L76 & D1_ctrlreg3[7] & !PB1_safe_q[2];


--D1_ctrlreg6[7] is tdc_vme:inst1|ctrlreg6[7]
--operation mode is normal

D1_ctrlreg6[7]_lut_out = A1L106;
D1_ctrlreg6[7] = DFFEAS(D1_ctrlreg6[7]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L06 is tdc_vme:inst1|_~280
--operation mode is normal

D1L06 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[7];


--D1_ctrlreg2[7] is tdc_vme:inst1|ctrlreg2[7]
--operation mode is normal

D1_ctrlreg2[7]_lut_out = A1L106;
D1_ctrlreg2[7] = DFFEAS(D1_ctrlreg2[7]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L283 is tdc_vme:inst1|dataout[7]~2493
--operation mode is normal

D1L283 = D1L92 # D1L06 # D1L12 & D1_ctrlreg2[7];


--D1L873 is tdc_vme:inst1|dataout[7]~24
--operation mode is normal

D1L873 = D1L973 # D1L083 # D1L183 # D1L283;


--D1_ctrlreg1[6] is tdc_vme:inst1|ctrlreg1[6]
--operation mode is normal

D1_ctrlreg1[6]_lut_out = A1L206;
D1_ctrlreg1[6] = DFFEAS(D1_ctrlreg1[6]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[6] is tdc_vme:inst1|ctrlreg8[6]
--operation mode is normal

D1_ctrlreg8[6]_lut_out = A1L206;
D1_ctrlreg8[6] = DFFEAS(D1_ctrlreg8[6]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L473 is tdc_vme:inst1|dataout[6]~2494
--operation mode is normal

D1L473 = D1L56 & D1_ctrlreg8[6] # D1L02 & D1_ctrlreg1[6] # !D1L56 & D1L02 & D1_ctrlreg1[6];


--NC1_q_a[6] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[6]_PORT_A_data_in = BUS(LB02_dffs[6], LB93_dffs[6], LB85_dffs[6], LB77_dffs[6]);
NC1_q_a[6]_PORT_A_data_in_reg = DFFE(NC1_q_a[6]_PORT_A_data_in, NC1_q_a[6]_clock_0, , , NC1_q_a[6]_clock_enable_0);
NC1_q_a[6]_PORT_B_data_in = ~GND;
NC1_q_a[6]_PORT_B_data_in_reg = DFFE(NC1_q_a[6]_PORT_B_data_in, NC1_q_a[6]_clock_1, , , NC1_q_a[6]_clock_enable_1);
NC1_q_a[6]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[6]_PORT_A_address_reg = DFFE(NC1_q_a[6]_PORT_A_address, NC1_q_a[6]_clock_0, , , NC1_q_a[6]_clock_enable_0);
NC1_q_a[6]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[6]_PORT_B_address_reg = DFFE(NC1_q_a[6]_PORT_B_address, NC1_q_a[6]_clock_1, , , NC1_q_a[6]_clock_enable_1);
NC1_q_a[6]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[6]_PORT_A_write_enable_reg = DFFE(NC1_q_a[6]_PORT_A_write_enable, NC1_q_a[6]_clock_0, , , NC1_q_a[6]_clock_enable_0);
NC1_q_a[6]_PORT_B_write_enable = GND;
NC1_q_a[6]_PORT_B_write_enable_reg = DFFE(NC1_q_a[6]_PORT_B_write_enable, NC1_q_a[6]_clock_1, , , NC1_q_a[6]_clock_enable_1);
NC1_q_a[6]_clock_0 = LB001_dffs[0];
NC1_q_a[6]_clock_1 = E1_del80;
NC1_q_a[6]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[6]_clock_enable_1 = D1_testmodereg;
NC1_q_a[6]_PORT_B_data_out = MEMORY(NC1_q_a[6]_PORT_A_data_in_reg, NC1_q_a[6]_PORT_B_data_in_reg, NC1_q_a[6]_PORT_A_address_reg, NC1_q_a[6]_PORT_B_address_reg, NC1_q_a[6]_PORT_A_write_enable_reg, NC1_q_a[6]_PORT_B_write_enable_reg, , , NC1_q_a[6]_clock_0, NC1_q_a[6]_clock_1, NC1_q_a[6]_clock_enable_0, NC1_q_a[6]_clock_enable_1, , );
NC1_q_a[6]_PORT_B_data_out_reg = DFFE(NC1_q_a[6]_PORT_B_data_out, NC1_q_a[6]_clock_1, , , NC1_q_a[6]_clock_enable_1);
NC1_q_a[6] = NC1_q_a[6]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[6] is tdc_vme:inst1|ctrlreg4[6]
--operation mode is normal

D1_ctrlreg4[6]_lut_out = A1L206;
D1_ctrlreg4[6] = DFFEAS(D1_ctrlreg4[6]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L573 is tdc_vme:inst1|dataout[6]~2495
--operation mode is normal

D1L573 = NC1_q_a[6] & D1L1 # D1L33 & D1_ctrlreg4[6] # !NC1_q_a[6] & D1L33 & D1_ctrlreg4[6];


--D1_ctrlreg5[6] is tdc_vme:inst1|ctrlreg5[6]
--operation mode is normal

D1_ctrlreg5[6]_lut_out = A1L206;
D1_ctrlreg5[6] = DFFEAS(D1_ctrlreg5[6]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[6] is tdc_vme:inst1|ctrlreg7[6]
--operation mode is normal

D1_ctrlreg7[6]_lut_out = A1L206;
D1_ctrlreg7[6] = DFFEAS(D1_ctrlreg7[6]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L673 is tdc_vme:inst1|dataout[6]~2496
--operation mode is normal

D1L673 = D1L46 & D1_ctrlreg7[6] # D1L43 & D1_ctrlreg5[6] # !D1L46 & D1L43 & D1_ctrlreg5[6];


--D1_ctrlreg3[6] is tdc_vme:inst1|ctrlreg3[6]
--operation mode is normal

D1_ctrlreg3[6]_lut_out = A1L206;
D1_ctrlreg3[6] = DFFEAS(D1_ctrlreg3[6]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L03 is tdc_vme:inst1|_~176
--operation mode is normal

D1L03 = D1L945 & D1L76 & D1_ctrlreg3[6] & !PB1_safe_q[2];


--D1_ctrlreg6[6] is tdc_vme:inst1|ctrlreg6[6]
--operation mode is normal

D1_ctrlreg6[6]_lut_out = A1L206;
D1_ctrlreg6[6] = DFFEAS(D1_ctrlreg6[6]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L16 is tdc_vme:inst1|_~281
--operation mode is normal

D1L16 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[6];


--D1_ctrlreg2[6] is tdc_vme:inst1|ctrlreg2[6]
--operation mode is normal

D1_ctrlreg2[6]_lut_out = A1L206;
D1_ctrlreg2[6] = DFFEAS(D1_ctrlreg2[6]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L773 is tdc_vme:inst1|dataout[6]~2497
--operation mode is normal

D1L773 = D1L03 # D1L16 # D1L12 & D1_ctrlreg2[6];


--D1L373 is tdc_vme:inst1|dataout[6]~25
--operation mode is normal

D1L373 = D1L473 # D1L573 # D1L673 # D1L773;


--D1_ctrlreg1[5] is tdc_vme:inst1|ctrlreg1[5]
--operation mode is normal

D1_ctrlreg1[5]_lut_out = A1L306;
D1_ctrlreg1[5] = DFFEAS(D1_ctrlreg1[5]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[5] is tdc_vme:inst1|ctrlreg8[5]
--operation mode is normal

D1_ctrlreg8[5]_lut_out = A1L306;
D1_ctrlreg8[5] = DFFEAS(D1_ctrlreg8[5]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L963 is tdc_vme:inst1|dataout[5]~2498
--operation mode is normal

D1L963 = D1L56 & D1_ctrlreg8[5] # D1L02 & D1_ctrlreg1[5] # !D1L56 & D1L02 & D1_ctrlreg1[5];


--NC1_q_a[5] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[5]_PORT_A_data_in = BUS(LB02_dffs[5], LB93_dffs[5], LB85_dffs[5], LB77_dffs[5]);
NC1_q_a[5]_PORT_A_data_in_reg = DFFE(NC1_q_a[5]_PORT_A_data_in, NC1_q_a[5]_clock_0, , , NC1_q_a[5]_clock_enable_0);
NC1_q_a[5]_PORT_B_data_in = ~GND;
NC1_q_a[5]_PORT_B_data_in_reg = DFFE(NC1_q_a[5]_PORT_B_data_in, NC1_q_a[5]_clock_1, , , NC1_q_a[5]_clock_enable_1);
NC1_q_a[5]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[5]_PORT_A_address_reg = DFFE(NC1_q_a[5]_PORT_A_address, NC1_q_a[5]_clock_0, , , NC1_q_a[5]_clock_enable_0);
NC1_q_a[5]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[5]_PORT_B_address_reg = DFFE(NC1_q_a[5]_PORT_B_address, NC1_q_a[5]_clock_1, , , NC1_q_a[5]_clock_enable_1);
NC1_q_a[5]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[5]_PORT_A_write_enable_reg = DFFE(NC1_q_a[5]_PORT_A_write_enable, NC1_q_a[5]_clock_0, , , NC1_q_a[5]_clock_enable_0);
NC1_q_a[5]_PORT_B_write_enable = GND;
NC1_q_a[5]_PORT_B_write_enable_reg = DFFE(NC1_q_a[5]_PORT_B_write_enable, NC1_q_a[5]_clock_1, , , NC1_q_a[5]_clock_enable_1);
NC1_q_a[5]_clock_0 = LB001_dffs[0];
NC1_q_a[5]_clock_1 = E1_del80;
NC1_q_a[5]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[5]_clock_enable_1 = D1_testmodereg;
NC1_q_a[5]_PORT_B_data_out = MEMORY(NC1_q_a[5]_PORT_A_data_in_reg, NC1_q_a[5]_PORT_B_data_in_reg, NC1_q_a[5]_PORT_A_address_reg, NC1_q_a[5]_PORT_B_address_reg, NC1_q_a[5]_PORT_A_write_enable_reg, NC1_q_a[5]_PORT_B_write_enable_reg, , , NC1_q_a[5]_clock_0, NC1_q_a[5]_clock_1, NC1_q_a[5]_clock_enable_0, NC1_q_a[5]_clock_enable_1, , );
NC1_q_a[5]_PORT_B_data_out_reg = DFFE(NC1_q_a[5]_PORT_B_data_out, NC1_q_a[5]_clock_1, , , NC1_q_a[5]_clock_enable_1);
NC1_q_a[5] = NC1_q_a[5]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[5] is tdc_vme:inst1|ctrlreg4[5]
--operation mode is normal

D1_ctrlreg4[5]_lut_out = A1L306;
D1_ctrlreg4[5] = DFFEAS(D1_ctrlreg4[5]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L073 is tdc_vme:inst1|dataout[5]~2499
--operation mode is normal

D1L073 = NC1_q_a[5] & D1L1 # D1L33 & D1_ctrlreg4[5] # !NC1_q_a[5] & D1L33 & D1_ctrlreg4[5];


--D1_ctrlreg5[5] is tdc_vme:inst1|ctrlreg5[5]
--operation mode is normal

D1_ctrlreg5[5]_lut_out = A1L306;
D1_ctrlreg5[5] = DFFEAS(D1_ctrlreg5[5]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[5] is tdc_vme:inst1|ctrlreg7[5]
--operation mode is normal

D1_ctrlreg7[5]_lut_out = A1L306;
D1_ctrlreg7[5] = DFFEAS(D1_ctrlreg7[5]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L173 is tdc_vme:inst1|dataout[5]~2500
--operation mode is normal

D1L173 = D1L46 & D1_ctrlreg7[5] # D1L43 & D1_ctrlreg5[5] # !D1L46 & D1L43 & D1_ctrlreg5[5];


--D1_ctrlreg3[5] is tdc_vme:inst1|ctrlreg3[5]
--operation mode is normal

D1_ctrlreg3[5]_lut_out = A1L306;
D1_ctrlreg3[5] = DFFEAS(D1_ctrlreg3[5]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L13 is tdc_vme:inst1|_~177
--operation mode is normal

D1L13 = D1L945 & D1L76 & D1_ctrlreg3[5] & !PB1_safe_q[2];


--D1_ctrlreg6[5] is tdc_vme:inst1|ctrlreg6[5]
--operation mode is normal

D1_ctrlreg6[5]_lut_out = A1L306;
D1_ctrlreg6[5] = DFFEAS(D1_ctrlreg6[5]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L26 is tdc_vme:inst1|_~282
--operation mode is normal

D1L26 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[5];


--D1_ctrlreg2[5] is tdc_vme:inst1|ctrlreg2[5]
--operation mode is normal

D1_ctrlreg2[5]_lut_out = A1L306;
D1_ctrlreg2[5] = DFFEAS(D1_ctrlreg2[5]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L273 is tdc_vme:inst1|dataout[5]~2501
--operation mode is normal

D1L273 = D1L13 # D1L26 # D1L12 & D1_ctrlreg2[5];


--D1L863 is tdc_vme:inst1|dataout[5]~26
--operation mode is normal

D1L863 = D1L963 # D1L073 # D1L173 # D1L273;


--D1_ctrlreg8[4] is tdc_vme:inst1|ctrlreg8[4]
--operation mode is normal

D1_ctrlreg8[4]_lut_out = A1L406;
D1_ctrlreg8[4] = DFFEAS(D1_ctrlreg8[4]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--NC1_q_a[4] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[4]_PORT_A_data_in = BUS(LB02_dffs[4], LB93_dffs[4], LB85_dffs[4], LB77_dffs[4]);
NC1_q_a[4]_PORT_A_data_in_reg = DFFE(NC1_q_a[4]_PORT_A_data_in, NC1_q_a[4]_clock_0, , , NC1_q_a[4]_clock_enable_0);
NC1_q_a[4]_PORT_B_data_in = ~GND;
NC1_q_a[4]_PORT_B_data_in_reg = DFFE(NC1_q_a[4]_PORT_B_data_in, NC1_q_a[4]_clock_1, , , NC1_q_a[4]_clock_enable_1);
NC1_q_a[4]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[4]_PORT_A_address_reg = DFFE(NC1_q_a[4]_PORT_A_address, NC1_q_a[4]_clock_0, , , NC1_q_a[4]_clock_enable_0);
NC1_q_a[4]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[4]_PORT_B_address_reg = DFFE(NC1_q_a[4]_PORT_B_address, NC1_q_a[4]_clock_1, , , NC1_q_a[4]_clock_enable_1);
NC1_q_a[4]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[4]_PORT_A_write_enable_reg = DFFE(NC1_q_a[4]_PORT_A_write_enable, NC1_q_a[4]_clock_0, , , NC1_q_a[4]_clock_enable_0);
NC1_q_a[4]_PORT_B_write_enable = GND;
NC1_q_a[4]_PORT_B_write_enable_reg = DFFE(NC1_q_a[4]_PORT_B_write_enable, NC1_q_a[4]_clock_1, , , NC1_q_a[4]_clock_enable_1);
NC1_q_a[4]_clock_0 = LB001_dffs[0];
NC1_q_a[4]_clock_1 = E1_del80;
NC1_q_a[4]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[4]_clock_enable_1 = D1_testmodereg;
NC1_q_a[4]_PORT_B_data_out = MEMORY(NC1_q_a[4]_PORT_A_data_in_reg, NC1_q_a[4]_PORT_B_data_in_reg, NC1_q_a[4]_PORT_A_address_reg, NC1_q_a[4]_PORT_B_address_reg, NC1_q_a[4]_PORT_A_write_enable_reg, NC1_q_a[4]_PORT_B_write_enable_reg, , , NC1_q_a[4]_clock_0, NC1_q_a[4]_clock_1, NC1_q_a[4]_clock_enable_0, NC1_q_a[4]_clock_enable_1, , );
NC1_q_a[4]_PORT_B_data_out_reg = DFFE(NC1_q_a[4]_PORT_B_data_out, NC1_q_a[4]_clock_1, , , NC1_q_a[4]_clock_enable_1);
NC1_q_a[4] = NC1_q_a[4]_PORT_B_data_out_reg[0];


--D1L263 is tdc_vme:inst1|dataout[4]~2390
--operation mode is normal

D1L263 = D1L56 & D1_ctrlreg8[4] # NC1_q_a[4] & D1L1 # !D1L56 & NC1_q_a[4] & D1L1;


--D1_ctrlreg3[4] is tdc_vme:inst1|ctrlreg3[4]
--operation mode is normal

D1_ctrlreg3[4]_lut_out = A1L406;
D1_ctrlreg3[4] = DFFEAS(D1_ctrlreg3[4]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1_ctrlreg1[4] is tdc_vme:inst1|ctrlreg1[4]
--operation mode is normal

D1_ctrlreg1[4]_lut_out = A1L406;
D1_ctrlreg1[4] = DFFEAS(D1_ctrlreg1[4]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L363 is tdc_vme:inst1|dataout[4]~2399
--operation mode is normal

D1L363 = D1L945 & D1_ctrlreg3[4] # D1L645 & D1_ctrlreg1[4] # !D1L945 & D1L645 & D1_ctrlreg1[4];


--D1L463 is tdc_vme:inst1|dataout[4]~2400
--operation mode is normal

D1L463 = D1L263 # D1L76 & !PB1_safe_q[2] & D1L363;


--D1_ctrlreg4[4] is tdc_vme:inst1|ctrlreg4[4]
--operation mode is normal

D1_ctrlreg4[4]_lut_out = A1L406;
D1_ctrlreg4[4] = DFFEAS(D1_ctrlreg4[4]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1_ctrlreg6[4] is tdc_vme:inst1|ctrlreg6[4]
--operation mode is normal

D1_ctrlreg6[4]_lut_out = A1L406;
D1_ctrlreg6[4] = DFFEAS(D1_ctrlreg6[4]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L563 is tdc_vme:inst1|dataout[4]~2502
--operation mode is normal

D1L563 = D1L53 & D1_ctrlreg6[4] # D1L33 & D1_ctrlreg4[4] # !D1L53 & D1L33 & D1_ctrlreg4[4];


--D1_ctrlreg2[4] is tdc_vme:inst1|ctrlreg2[4]
--operation mode is normal

D1_ctrlreg2[4]_lut_out = A1L406;
D1_ctrlreg2[4] = DFFEAS(D1_ctrlreg2[4]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg7[4] is tdc_vme:inst1|ctrlreg7[4]
--operation mode is normal

D1_ctrlreg7[4]_lut_out = A1L406;
D1_ctrlreg7[4] = DFFEAS(D1_ctrlreg7[4]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L663 is tdc_vme:inst1|dataout[4]~2503
--operation mode is normal

D1L663 = D1L46 & D1_ctrlreg7[4] # D1L12 & D1_ctrlreg2[4] # !D1L46 & D1L12 & D1_ctrlreg2[4];


--D1_ctrlreg5[4] is tdc_vme:inst1|ctrlreg5[4]
--operation mode is normal

D1_ctrlreg5[4]_lut_out = A1L406;
D1_ctrlreg5[4] = DFFEAS(D1_ctrlreg5[4]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_vmel2amodereg is tdc_vme:inst1|vmel2amodereg
--operation mode is normal

D1_vmel2amodereg_lut_out = A1L806;
D1_vmel2amodereg = DFFEAS(D1_vmel2amodereg_lut_out, D1_vme_vmel2amodewrite, VCC, , , , , , );


--D1L763 is tdc_vme:inst1|dataout[4]~2504
--operation mode is normal

D1L763 = D1L91 & D1_vmel2amodereg # D1L43 & D1_ctrlreg5[4] # !D1L91 & D1L43 & D1_ctrlreg5[4];


--D1L163 is tdc_vme:inst1|dataout[4]~27
--operation mode is normal

D1L163 = D1L463 # D1L563 # D1L663 # D1L763;


--D1_ctrlreg8[3] is tdc_vme:inst1|ctrlreg8[3]
--operation mode is normal

D1_ctrlreg8[3]_lut_out = A1L506;
D1_ctrlreg8[3] = DFFEAS(D1_ctrlreg8[3]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--NC1_q_a[3] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[3]_PORT_A_data_in = BUS(LB02_dffs[3], LB93_dffs[3], LB85_dffs[3], LB77_dffs[3]);
NC1_q_a[3]_PORT_A_data_in_reg = DFFE(NC1_q_a[3]_PORT_A_data_in, NC1_q_a[3]_clock_0, , , NC1_q_a[3]_clock_enable_0);
NC1_q_a[3]_PORT_B_data_in = ~GND;
NC1_q_a[3]_PORT_B_data_in_reg = DFFE(NC1_q_a[3]_PORT_B_data_in, NC1_q_a[3]_clock_1, , , NC1_q_a[3]_clock_enable_1);
NC1_q_a[3]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[3]_PORT_A_address_reg = DFFE(NC1_q_a[3]_PORT_A_address, NC1_q_a[3]_clock_0, , , NC1_q_a[3]_clock_enable_0);
NC1_q_a[3]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[3]_PORT_B_address_reg = DFFE(NC1_q_a[3]_PORT_B_address, NC1_q_a[3]_clock_1, , , NC1_q_a[3]_clock_enable_1);
NC1_q_a[3]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[3]_PORT_A_write_enable_reg = DFFE(NC1_q_a[3]_PORT_A_write_enable, NC1_q_a[3]_clock_0, , , NC1_q_a[3]_clock_enable_0);
NC1_q_a[3]_PORT_B_write_enable = GND;
NC1_q_a[3]_PORT_B_write_enable_reg = DFFE(NC1_q_a[3]_PORT_B_write_enable, NC1_q_a[3]_clock_1, , , NC1_q_a[3]_clock_enable_1);
NC1_q_a[3]_clock_0 = LB001_dffs[0];
NC1_q_a[3]_clock_1 = E1_del80;
NC1_q_a[3]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[3]_clock_enable_1 = D1_testmodereg;
NC1_q_a[3]_PORT_B_data_out = MEMORY(NC1_q_a[3]_PORT_A_data_in_reg, NC1_q_a[3]_PORT_B_data_in_reg, NC1_q_a[3]_PORT_A_address_reg, NC1_q_a[3]_PORT_B_address_reg, NC1_q_a[3]_PORT_A_write_enable_reg, NC1_q_a[3]_PORT_B_write_enable_reg, , , NC1_q_a[3]_clock_0, NC1_q_a[3]_clock_1, NC1_q_a[3]_clock_enable_0, NC1_q_a[3]_clock_enable_1, , );
NC1_q_a[3]_PORT_B_data_out_reg = DFFE(NC1_q_a[3]_PORT_B_data_out, NC1_q_a[3]_clock_1, , , NC1_q_a[3]_clock_enable_1);
NC1_q_a[3] = NC1_q_a[3]_PORT_B_data_out_reg[0];


--D1L553 is tdc_vme:inst1|dataout[3]~2401
--operation mode is normal

D1L553 = D1L56 & D1_ctrlreg8[3] # NC1_q_a[3] & D1L1 # !D1L56 & NC1_q_a[3] & D1L1;


--D1_ctrlreg3[3] is tdc_vme:inst1|ctrlreg3[3]
--operation mode is normal

D1_ctrlreg3[3]_lut_out = A1L506;
D1_ctrlreg3[3] = DFFEAS(D1_ctrlreg3[3]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1_ctrlreg1[3] is tdc_vme:inst1|ctrlreg1[3]
--operation mode is normal

D1_ctrlreg1[3]_lut_out = A1L506;
D1_ctrlreg1[3] = DFFEAS(D1_ctrlreg1[3]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L653 is tdc_vme:inst1|dataout[3]~2402
--operation mode is normal

D1L653 = D1L945 & D1_ctrlreg3[3] # D1L645 & D1_ctrlreg1[3] # !D1L945 & D1L645 & D1_ctrlreg1[3];


--D1L753 is tdc_vme:inst1|dataout[3]~2403
--operation mode is normal

D1L753 = D1L553 # D1L76 & !PB1_safe_q[2] & D1L653;


--D1_ctrlreg4[3] is tdc_vme:inst1|ctrlreg4[3]
--operation mode is normal

D1_ctrlreg4[3]_lut_out = A1L506;
D1_ctrlreg4[3] = DFFEAS(D1_ctrlreg4[3]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1_ctrlreg6[3] is tdc_vme:inst1|ctrlreg6[3]
--operation mode is normal

D1_ctrlreg6[3]_lut_out = A1L506;
D1_ctrlreg6[3] = DFFEAS(D1_ctrlreg6[3]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L853 is tdc_vme:inst1|dataout[3]~2505
--operation mode is normal

D1L853 = D1L53 & D1_ctrlreg6[3] # D1L33 & D1_ctrlreg4[3] # !D1L53 & D1L33 & D1_ctrlreg4[3];


--D1_ctrlreg2[3] is tdc_vme:inst1|ctrlreg2[3]
--operation mode is normal

D1_ctrlreg2[3]_lut_out = A1L506;
D1_ctrlreg2[3] = DFFEAS(D1_ctrlreg2[3]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg7[3] is tdc_vme:inst1|ctrlreg7[3]
--operation mode is normal

D1_ctrlreg7[3]_lut_out = A1L506;
D1_ctrlreg7[3] = DFFEAS(D1_ctrlreg7[3]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L953 is tdc_vme:inst1|dataout[3]~2506
--operation mode is normal

D1L953 = D1L46 & D1_ctrlreg7[3] # D1L12 & D1_ctrlreg2[3] # !D1L46 & D1L12 & D1_ctrlreg2[3];


--D1_ctrlreg5[3] is tdc_vme:inst1|ctrlreg5[3]
--operation mode is normal

D1_ctrlreg5[3]_lut_out = A1L506;
D1_ctrlreg5[3] = DFFEAS(D1_ctrlreg5[3]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_haltmodereg is tdc_vme:inst1|haltmodereg
--operation mode is normal

D1_haltmodereg_lut_out = A1L806;
D1_haltmodereg = DFFEAS(D1_haltmodereg_lut_out, D1_vme_haltmodewrite, VCC, , , , , , );


--D1L063 is tdc_vme:inst1|dataout[3]~2507
--operation mode is normal

D1L063 = D1L91 & D1_haltmodereg # D1L43 & D1_ctrlreg5[3] # !D1L91 & D1L43 & D1_ctrlreg5[3];


--D1L453 is tdc_vme:inst1|dataout[3]~28
--operation mode is normal

D1L453 = D1L753 # D1L853 # D1L953 # D1L063;


--D1_ctrlreg8[2] is tdc_vme:inst1|ctrlreg8[2]
--operation mode is normal

D1_ctrlreg8[2]_lut_out = A1L606;
D1_ctrlreg8[2] = DFFEAS(D1_ctrlreg8[2]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--NC1_q_a[2] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[2]_PORT_A_data_in = BUS(LB02_dffs[2], LB93_dffs[2], LB85_dffs[2], LB77_dffs[2]);
NC1_q_a[2]_PORT_A_data_in_reg = DFFE(NC1_q_a[2]_PORT_A_data_in, NC1_q_a[2]_clock_0, , , NC1_q_a[2]_clock_enable_0);
NC1_q_a[2]_PORT_B_data_in = ~GND;
NC1_q_a[2]_PORT_B_data_in_reg = DFFE(NC1_q_a[2]_PORT_B_data_in, NC1_q_a[2]_clock_1, , , NC1_q_a[2]_clock_enable_1);
NC1_q_a[2]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[2]_PORT_A_address_reg = DFFE(NC1_q_a[2]_PORT_A_address, NC1_q_a[2]_clock_0, , , NC1_q_a[2]_clock_enable_0);
NC1_q_a[2]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[2]_PORT_B_address_reg = DFFE(NC1_q_a[2]_PORT_B_address, NC1_q_a[2]_clock_1, , , NC1_q_a[2]_clock_enable_1);
NC1_q_a[2]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[2]_PORT_A_write_enable_reg = DFFE(NC1_q_a[2]_PORT_A_write_enable, NC1_q_a[2]_clock_0, , , NC1_q_a[2]_clock_enable_0);
NC1_q_a[2]_PORT_B_write_enable = GND;
NC1_q_a[2]_PORT_B_write_enable_reg = DFFE(NC1_q_a[2]_PORT_B_write_enable, NC1_q_a[2]_clock_1, , , NC1_q_a[2]_clock_enable_1);
NC1_q_a[2]_clock_0 = LB001_dffs[0];
NC1_q_a[2]_clock_1 = E1_del80;
NC1_q_a[2]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[2]_clock_enable_1 = D1_testmodereg;
NC1_q_a[2]_PORT_B_data_out = MEMORY(NC1_q_a[2]_PORT_A_data_in_reg, NC1_q_a[2]_PORT_B_data_in_reg, NC1_q_a[2]_PORT_A_address_reg, NC1_q_a[2]_PORT_B_address_reg, NC1_q_a[2]_PORT_A_write_enable_reg, NC1_q_a[2]_PORT_B_write_enable_reg, , , NC1_q_a[2]_clock_0, NC1_q_a[2]_clock_1, NC1_q_a[2]_clock_enable_0, NC1_q_a[2]_clock_enable_1, , );
NC1_q_a[2]_PORT_B_data_out_reg = DFFE(NC1_q_a[2]_PORT_B_data_out, NC1_q_a[2]_clock_1, , , NC1_q_a[2]_clock_enable_1);
NC1_q_a[2] = NC1_q_a[2]_PORT_B_data_out_reg[0];


--D1L843 is tdc_vme:inst1|dataout[2]~2404
--operation mode is normal

D1L843 = D1L56 & D1_ctrlreg8[2] # NC1_q_a[2] & D1L1 # !D1L56 & NC1_q_a[2] & D1L1;


--D1_ctrlreg3[2] is tdc_vme:inst1|ctrlreg3[2]
--operation mode is normal

D1_ctrlreg3[2]_lut_out = A1L606;
D1_ctrlreg3[2] = DFFEAS(D1_ctrlreg3[2]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1_ctrlreg1[2] is tdc_vme:inst1|ctrlreg1[2]
--operation mode is normal

D1_ctrlreg1[2]_lut_out = A1L606;
D1_ctrlreg1[2] = DFFEAS(D1_ctrlreg1[2]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L943 is tdc_vme:inst1|dataout[2]~2405
--operation mode is normal

D1L943 = D1L945 & D1_ctrlreg3[2] # D1L645 & D1_ctrlreg1[2] # !D1L945 & D1L645 & D1_ctrlreg1[2];


--D1L053 is tdc_vme:inst1|dataout[2]~2406
--operation mode is normal

D1L053 = D1L843 # D1L76 & !PB1_safe_q[2] & D1L943;


--D1_ctrlreg4[2] is tdc_vme:inst1|ctrlreg4[2]
--operation mode is normal

D1_ctrlreg4[2]_lut_out = A1L606;
D1_ctrlreg4[2] = DFFEAS(D1_ctrlreg4[2]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1_ctrlreg6[2] is tdc_vme:inst1|ctrlreg6[2]
--operation mode is normal

D1_ctrlreg6[2]_lut_out = A1L606;
D1_ctrlreg6[2] = DFFEAS(D1_ctrlreg6[2]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L153 is tdc_vme:inst1|dataout[2]~2508
--operation mode is normal

D1L153 = D1L53 & D1_ctrlreg6[2] # D1L33 & D1_ctrlreg4[2] # !D1L53 & D1L33 & D1_ctrlreg4[2];


--D1_ctrlreg2[2] is tdc_vme:inst1|ctrlreg2[2]
--operation mode is normal

D1_ctrlreg2[2]_lut_out = A1L606;
D1_ctrlreg2[2] = DFFEAS(D1_ctrlreg2[2]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg7[2] is tdc_vme:inst1|ctrlreg7[2]
--operation mode is normal

D1_ctrlreg7[2]_lut_out = A1L606;
D1_ctrlreg7[2] = DFFEAS(D1_ctrlreg7[2]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L253 is tdc_vme:inst1|dataout[2]~2509
--operation mode is normal

D1L253 = D1L46 & D1_ctrlreg7[2] # D1L12 & D1_ctrlreg2[2] # !D1L46 & D1L12 & D1_ctrlreg2[2];


--D1_ctrlreg5[2] is tdc_vme:inst1|ctrlreg5[2]
--operation mode is normal

D1_ctrlreg5[2]_lut_out = A1L606;
D1_ctrlreg5[2] = DFFEAS(D1_ctrlreg5[2]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1L353 is tdc_vme:inst1|dataout[2]~2510
--operation mode is normal

D1L353 = D1_testmodereg & D1L91 # D1L43 & D1_ctrlreg5[2] # !D1_testmodereg & D1L43 & D1_ctrlreg5[2];


--D1L743 is tdc_vme:inst1|dataout[2]~29
--operation mode is normal

D1L743 = D1L053 # D1L153 # D1L253 # D1L353;


--D1_ctrlreg8[1] is tdc_vme:inst1|ctrlreg8[1]
--operation mode is normal

D1_ctrlreg8[1]_lut_out = A1L706;
D1_ctrlreg8[1] = DFFEAS(D1_ctrlreg8[1]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--NC1_q_a[1] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[1]_PORT_A_data_in = BUS(LB02_dffs[1], LB93_dffs[1], LB85_dffs[1], LB77_dffs[1]);
NC1_q_a[1]_PORT_A_data_in_reg = DFFE(NC1_q_a[1]_PORT_A_data_in, NC1_q_a[1]_clock_0, , , NC1_q_a[1]_clock_enable_0);
NC1_q_a[1]_PORT_B_data_in = ~GND;
NC1_q_a[1]_PORT_B_data_in_reg = DFFE(NC1_q_a[1]_PORT_B_data_in, NC1_q_a[1]_clock_1, , , NC1_q_a[1]_clock_enable_1);
NC1_q_a[1]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[1]_PORT_A_address_reg = DFFE(NC1_q_a[1]_PORT_A_address, NC1_q_a[1]_clock_0, , , NC1_q_a[1]_clock_enable_0);
NC1_q_a[1]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[1]_PORT_B_address_reg = DFFE(NC1_q_a[1]_PORT_B_address, NC1_q_a[1]_clock_1, , , NC1_q_a[1]_clock_enable_1);
NC1_q_a[1]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[1]_PORT_A_write_enable_reg = DFFE(NC1_q_a[1]_PORT_A_write_enable, NC1_q_a[1]_clock_0, , , NC1_q_a[1]_clock_enable_0);
NC1_q_a[1]_PORT_B_write_enable = GND;
NC1_q_a[1]_PORT_B_write_enable_reg = DFFE(NC1_q_a[1]_PORT_B_write_enable, NC1_q_a[1]_clock_1, , , NC1_q_a[1]_clock_enable_1);
NC1_q_a[1]_clock_0 = LB001_dffs[0];
NC1_q_a[1]_clock_1 = E1_del80;
NC1_q_a[1]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[1]_clock_enable_1 = D1_testmodereg;
NC1_q_a[1]_PORT_B_data_out = MEMORY(NC1_q_a[1]_PORT_A_data_in_reg, NC1_q_a[1]_PORT_B_data_in_reg, NC1_q_a[1]_PORT_A_address_reg, NC1_q_a[1]_PORT_B_address_reg, NC1_q_a[1]_PORT_A_write_enable_reg, NC1_q_a[1]_PORT_B_write_enable_reg, , , NC1_q_a[1]_clock_0, NC1_q_a[1]_clock_1, NC1_q_a[1]_clock_enable_0, NC1_q_a[1]_clock_enable_1, , );
NC1_q_a[1]_PORT_B_data_out_reg = DFFE(NC1_q_a[1]_PORT_B_data_out, NC1_q_a[1]_clock_1, , , NC1_q_a[1]_clock_enable_1);
NC1_q_a[1] = NC1_q_a[1]_PORT_B_data_out_reg[0];


--D1L143 is tdc_vme:inst1|dataout[1]~2407
--operation mode is normal

D1L143 = D1L56 & D1_ctrlreg8[1] # NC1_q_a[1] & D1L1 # !D1L56 & NC1_q_a[1] & D1L1;


--D1_ctrlreg3[1] is tdc_vme:inst1|ctrlreg3[1]
--operation mode is normal

D1_ctrlreg3[1]_lut_out = A1L706;
D1_ctrlreg3[1] = DFFEAS(D1_ctrlreg3[1]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1_ctrlreg1[1] is tdc_vme:inst1|ctrlreg1[1]
--operation mode is normal

D1_ctrlreg1[1]_lut_out = A1L706;
D1_ctrlreg1[1] = DFFEAS(D1_ctrlreg1[1]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1L243 is tdc_vme:inst1|dataout[1]~2408
--operation mode is normal

D1L243 = D1L945 & D1_ctrlreg3[1] # D1L645 & D1_ctrlreg1[1] # !D1L945 & D1L645 & D1_ctrlreg1[1];


--D1L343 is tdc_vme:inst1|dataout[1]~2409
--operation mode is normal

D1L343 = D1L143 # D1L76 & !PB1_safe_q[2] & D1L243;


--D1_ctrlreg4[1] is tdc_vme:inst1|ctrlreg4[1]
--operation mode is normal

D1_ctrlreg4[1]_lut_out = A1L706;
D1_ctrlreg4[1] = DFFEAS(D1_ctrlreg4[1]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1_ctrlreg6[1] is tdc_vme:inst1|ctrlreg6[1]
--operation mode is normal

D1_ctrlreg6[1]_lut_out = A1L706;
D1_ctrlreg6[1] = DFFEAS(D1_ctrlreg6[1]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L443 is tdc_vme:inst1|dataout[1]~2511
--operation mode is normal

D1L443 = D1L53 & D1_ctrlreg6[1] # D1L33 & D1_ctrlreg4[1] # !D1L53 & D1L33 & D1_ctrlreg4[1];


--D1_ctrlreg2[1] is tdc_vme:inst1|ctrlreg2[1]
--operation mode is normal

D1_ctrlreg2[1]_lut_out = A1L706;
D1_ctrlreg2[1] = DFFEAS(D1_ctrlreg2[1]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1_ctrlreg7[1] is tdc_vme:inst1|ctrlreg7[1]
--operation mode is normal

D1_ctrlreg7[1]_lut_out = A1L706;
D1_ctrlreg7[1] = DFFEAS(D1_ctrlreg7[1]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L543 is tdc_vme:inst1|dataout[1]~2512
--operation mode is normal

D1L543 = D1L46 & D1_ctrlreg7[1] # D1L12 & D1_ctrlreg2[1] # !D1L46 & D1L12 & D1_ctrlreg2[1];


--D1_ctrlreg5[1] is tdc_vme:inst1|ctrlreg5[1]
--operation mode is normal

D1_ctrlreg5[1]_lut_out = A1L706;
D1_ctrlreg5[1] = DFFEAS(D1_ctrlreg5[1]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_testdatamodereg is tdc_vme:inst1|testdatamodereg
--operation mode is normal

D1_testdatamodereg_lut_out = A1L806;
D1_testdatamodereg = DFFEAS(D1_testdatamodereg_lut_out, D1_vme_testdatamodewrite, VCC, , , , , , );


--D1L643 is tdc_vme:inst1|dataout[1]~2513
--operation mode is normal

D1L643 = D1L91 & D1_testdatamodereg # D1L43 & D1_ctrlreg5[1] # !D1L91 & D1L43 & D1_ctrlreg5[1];


--D1L043 is tdc_vme:inst1|dataout[1]~30
--operation mode is normal

D1L043 = D1L343 # D1L443 # D1L543 # D1L643;


--D1_ctrlreg1[0] is tdc_vme:inst1|ctrlreg1[0]
--operation mode is normal

D1_ctrlreg1[0]_lut_out = A1L806;
D1_ctrlreg1[0] = DFFEAS(D1_ctrlreg1[0]_lut_out, D1_vme_ctrlwrite1, VCC, , , , , , );


--D1_ctrlreg8[0] is tdc_vme:inst1|ctrlreg8[0]
--operation mode is normal

D1_ctrlreg8[0]_lut_out = A1L806;
D1_ctrlreg8[0] = DFFEAS(D1_ctrlreg8[0]_lut_out, D1_vme_ctrlwrite8, VCC, , , , , , );


--D1L633 is tdc_vme:inst1|dataout[0]~2514
--operation mode is normal

D1L633 = D1L56 & D1_ctrlreg8[0] # D1L02 & D1_ctrlreg1[0] # !D1L56 & D1L02 & D1_ctrlreg1[0];


--NC1_q_a[0] is memory_simple:inst4|outramvme:inst4|altsyncram:altsyncram_component|altsyncram_vjn1:auto_generated|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 4, Port B Depth: 1024, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 128, Port B Logical Depth: 1024, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Registered
NC1_q_a[0]_PORT_A_data_in = BUS(LB02_dffs[0], LB93_dffs[0], LB85_dffs[0], LB77_dffs[0]);
NC1_q_a[0]_PORT_A_data_in_reg = DFFE(NC1_q_a[0]_PORT_A_data_in, NC1_q_a[0]_clock_0, , , NC1_q_a[0]_clock_enable_0);
NC1_q_a[0]_PORT_B_data_in = ~GND;
NC1_q_a[0]_PORT_B_data_in_reg = DFFE(NC1_q_a[0]_PORT_B_data_in, NC1_q_a[0]_clock_1, , , NC1_q_a[0]_clock_enable_1);
NC1_q_a[0]_PORT_A_address = BUS(PC1_safe_q[0], PC1_safe_q[1], PC1_safe_q[2], PC1_safe_q[3], PC1_safe_q[4], PC1_safe_q[5], PC1_safe_q[6], PC1_safe_q[7]);
NC1_q_a[0]_PORT_A_address_reg = DFFE(NC1_q_a[0]_PORT_A_address, NC1_q_a[0]_clock_0, , , NC1_q_a[0]_clock_enable_0);
NC1_q_a[0]_PORT_B_address = BUS(PB1_safe_q[0], PB1_safe_q[1], PB1_safe_q[2], PB1_safe_q[3], PB1_safe_q[4], PB1_safe_q[5], E1_vme_addr[8], E1_vme_addr[9], E1_vme_addr[10], E1_vme_addr[11]);
NC1_q_a[0]_PORT_B_address_reg = DFFE(NC1_q_a[0]_PORT_B_address, NC1_q_a[0]_clock_1, , , NC1_q_a[0]_clock_enable_1);
NC1_q_a[0]_PORT_A_write_enable = !D1_testmodereg;
NC1_q_a[0]_PORT_A_write_enable_reg = DFFE(NC1_q_a[0]_PORT_A_write_enable, NC1_q_a[0]_clock_0, , , NC1_q_a[0]_clock_enable_0);
NC1_q_a[0]_PORT_B_write_enable = GND;
NC1_q_a[0]_PORT_B_write_enable_reg = DFFE(NC1_q_a[0]_PORT_B_write_enable, NC1_q_a[0]_clock_1, , , NC1_q_a[0]_clock_enable_1);
NC1_q_a[0]_clock_0 = LB001_dffs[0];
NC1_q_a[0]_clock_1 = E1_del80;
NC1_q_a[0]_clock_enable_0 = !D1_testmodereg;
NC1_q_a[0]_clock_enable_1 = D1_testmodereg;
NC1_q_a[0]_PORT_B_data_out = MEMORY(NC1_q_a[0]_PORT_A_data_in_reg, NC1_q_a[0]_PORT_B_data_in_reg, NC1_q_a[0]_PORT_A_address_reg, NC1_q_a[0]_PORT_B_address_reg, NC1_q_a[0]_PORT_A_write_enable_reg, NC1_q_a[0]_PORT_B_write_enable_reg, , , NC1_q_a[0]_clock_0, NC1_q_a[0]_clock_1, NC1_q_a[0]_clock_enable_0, NC1_q_a[0]_clock_enable_1, , );
NC1_q_a[0]_PORT_B_data_out_reg = DFFE(NC1_q_a[0]_PORT_B_data_out, NC1_q_a[0]_clock_1, , , NC1_q_a[0]_clock_enable_1);
NC1_q_a[0] = NC1_q_a[0]_PORT_B_data_out_reg[0];


--D1_ctrlreg4[0] is tdc_vme:inst1|ctrlreg4[0]
--operation mode is normal

D1_ctrlreg4[0]_lut_out = A1L806;
D1_ctrlreg4[0] = DFFEAS(D1_ctrlreg4[0]_lut_out, D1_vme_ctrlwrite4, VCC, , , , , , );


--D1L733 is tdc_vme:inst1|dataout[0]~2515
--operation mode is normal

D1L733 = NC1_q_a[0] & D1L1 # D1L33 & D1_ctrlreg4[0] # !NC1_q_a[0] & D1L33 & D1_ctrlreg4[0];


--D1_ctrlreg5[0] is tdc_vme:inst1|ctrlreg5[0]
--operation mode is normal

D1_ctrlreg5[0]_lut_out = A1L806;
D1_ctrlreg5[0] = DFFEAS(D1_ctrlreg5[0]_lut_out, D1_vme_ctrlwrite5, VCC, , , , , , );


--D1_ctrlreg7[0] is tdc_vme:inst1|ctrlreg7[0]
--operation mode is normal

D1_ctrlreg7[0]_lut_out = A1L806;
D1_ctrlreg7[0] = DFFEAS(D1_ctrlreg7[0]_lut_out, D1_vme_ctrlwrite7, VCC, , , , , , );


--D1L833 is tdc_vme:inst1|dataout[0]~2516
--operation mode is normal

D1L833 = D1L46 & D1_ctrlreg7[0] # D1L43 & D1_ctrlreg5[0] # !D1L46 & D1L43 & D1_ctrlreg5[0];


--D1_ctrlreg3[0] is tdc_vme:inst1|ctrlreg3[0]
--operation mode is normal

D1_ctrlreg3[0]_lut_out = A1L806;
D1_ctrlreg3[0] = DFFEAS(D1_ctrlreg3[0]_lut_out, D1_vme_ctrlwrite3, VCC, , , , , , );


--D1L23 is tdc_vme:inst1|_~182
--operation mode is normal

D1L23 = D1L945 & D1L76 & D1_ctrlreg3[0] & !PB1_safe_q[2];


--D1_ctrlreg6[0] is tdc_vme:inst1|ctrlreg6[0]
--operation mode is normal

D1_ctrlreg6[0]_lut_out = A1L806;
D1_ctrlreg6[0] = DFFEAS(D1_ctrlreg6[0]_lut_out, D1_vme_ctrlwrite6, VCC, , , , , , );


--D1L36 is tdc_vme:inst1|_~287
--operation mode is normal

D1L36 = PB1_safe_q[2] & D1L76 & D1L07 & D1_ctrlreg6[0];


--D1_ctrlreg2[0] is tdc_vme:inst1|ctrlreg2[0]
--operation mode is normal

D1_ctrlreg2[0]_lut_out = A1L806;
D1_ctrlreg2[0] = DFFEAS(D1_ctrlreg2[0]_lut_out, D1_vme_ctrlwrite2, VCC, , , , , , );


--D1L933 is tdc_vme:inst1|dataout[0]~2517
--operation mode is normal

D1L933 = D1L23 # D1L36 # D1L12 & D1_ctrlreg2[0];


--D1L533 is tdc_vme:inst1|dataout[0]~31
--operation mode is normal

D1L533 = D1L633 # D1L733 # D1L833 # D1L933;


--H1_del4 is tapdel10:inst13|del4
--operation mode is normal

H1_del4_lut_out = H1_del3;
H1_del4 = DFFEAS(H1_del4_lut_out, KC2__clk0, VCC, , , , , , );


--NB1_safe_q[20] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[20]
--operation mode is arithmetic

NB1_safe_q[20]_carry_eqn = NB1L04;
NB1_safe_q[20]_lut_out = NB1_safe_q[20] $ (!NB1_safe_q[20]_carry_eqn);
NB1_safe_q[20] = DFFEAS(NB1_safe_q[20]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L24 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella20~COUT
--operation mode is arithmetic

NB1L24 = CARRY(NB1_safe_q[20] & !NB1L04);


--LB201_dffs[0] is dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB201_dffs[0]_lut_out = E1L4;
LB201_dffs[0] = DFFEAS(LB201_dffs[0]_lut_out, clkin, VCC, , , , , , );


--LB401_dffs[0] is dff_one:inst16|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB401_dffs[0]_lut_out = !E1L3;
LB401_dffs[0] = DFFEAS(LB401_dffs[0]_lut_out, clkin, VCC, , , , , , );


--H1_del0 is tapdel10:inst13|del0
--operation mode is normal

H1_del0_lut_out = !E1L4;
H1_del0 = DFFEAS(H1_del0_lut_out, KC2__clk0, VCC, , , , , , );


--GC1_safe_q[4] is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|safe_q[4]
--operation mode is arithmetic

GC1_safe_q[4]_carry_eqn = GC1L01;
GC1_safe_q[4]_lut_out = GC1_safe_q[4] $ (!GC1_safe_q[4]_carry_eqn);
GC1_safe_q[4] = DFFEAS(GC1_safe_q[4]_lut_out, KC2__clk1, VCC, , LB2_dffs[0], ~GND, , , GC1_modulus_trigger);

--GC1L21 is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

GC1L21 = CARRY(GC1_safe_q[4] & !GC1L01);


--GC1_safe_q[0] is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|safe_q[0]
--operation mode is arithmetic

GC1_safe_q[0]_lut_out = !GC1_safe_q[0];
GC1_safe_q[0] = DFFEAS(GC1_safe_q[0]_lut_out, KC2__clk1, VCC, , LB2_dffs[0], ~GND, , , GC1_modulus_trigger);

--GC1L4 is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

GC1L4 = CARRY(GC1_safe_q[0]);


--GC1_safe_q[1] is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|safe_q[1]
--operation mode is arithmetic

GC1_safe_q[1]_carry_eqn = GC1L4;
GC1_safe_q[1]_lut_out = GC1_safe_q[1] $ (GC1_safe_q[1]_carry_eqn);
GC1_safe_q[1] = DFFEAS(GC1_safe_q[1]_lut_out, KC2__clk1, VCC, , LB2_dffs[0], ~GND, , , GC1_modulus_trigger);

--GC1L6 is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

GC1L6 = CARRY(!GC1L4 # !GC1_safe_q[1]);


--GC1L2 is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|cmpr1_aeb_int~30
--operation mode is normal

GC1L2 = GC1_safe_q[0] & !GC1_safe_q[1];


--GC1_safe_q[2] is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|safe_q[2]
--operation mode is arithmetic

GC1_safe_q[2]_carry_eqn = GC1L6;
GC1_safe_q[2]_lut_out = GC1_safe_q[2] $ (!GC1_safe_q[2]_carry_eqn);
GC1_safe_q[2] = DFFEAS(GC1_safe_q[2]_lut_out, KC2__clk1, VCC, , LB2_dffs[0], ~GND, , , GC1_modulus_trigger);

--GC1L8 is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

GC1L8 = CARRY(GC1_safe_q[2] & !GC1L6);


--GC1_safe_q[3] is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|safe_q[3]
--operation mode is arithmetic

GC1_safe_q[3]_carry_eqn = GC1L8;
GC1_safe_q[3]_lut_out = GC1_safe_q[3] $ (GC1_safe_q[3]_carry_eqn);
GC1_safe_q[3] = DFFEAS(GC1_safe_q[3]_lut_out, KC2__clk1, VCC, , LB2_dffs[0], ~GND, , , GC1_modulus_trigger);

--GC1L01 is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

GC1L01 = CARRY(!GC1L8 # !GC1_safe_q[3]);


--GC1L1 is memory_simple:inst4|clocks:inst|counter18:inst2|lpm_counter:lpm_counter_component|cntr_dc9:auto_generated|cmpr1_aeb_int~0
--operation mode is normal

GC1L1 = GC1_safe_q[4] & GC1L2 & !GC1_safe_q[2] & !GC1_safe_q[3];


--K1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q
--operation mode is normal

K1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(!A1L29, K1_jtag_debug_mode_usr1, UC1_state[8], VCC, K1L82);


--K1L71 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21
--operation mode is normal

K1L71 = AMPP_FUNCTION(UC1_state[4], K1_jtag_debug_mode_usr1, K1_OK_TO_UPDATE_IR_Q, A1L49);


--N2_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]
--operation mode is normal

N2_word_counter[4] = AMPP_FUNCTION(!A1L29, N2_word_counter[3], N2L51, N2L9, !N1_clear_signal, N2L81);


--N2_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]
--operation mode is normal

N2_word_counter[0] = AMPP_FUNCTION(!A1L29, N2_word_counter[3], N2L51, N2L1, !N1_clear_signal, N2L81);


--N2_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]
--operation mode is normal

N2_word_counter[1] = AMPP_FUNCTION(!A1L29, N2L3, !N1_clear_signal, N2L81);


--N2_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]
--operation mode is normal

N2_word_counter[2] = AMPP_FUNCTION(!A1L29, N2L5, !N1_clear_signal, N2L81);


--N2_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]
--operation mode is normal

N2_word_counter[3] = AMPP_FUNCTION(!A1L29, N2L7, !N1_clear_signal, N2L81);


--N2L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~659
--operation mode is normal

N2L11 = AMPP_FUNCTION(N2_word_counter[0], N2_word_counter[1], N2_word_counter[2], N2_word_counter[3]);


--N2L31 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~663
--operation mode is normal

N2L31 = AMPP_FUNCTION(N2_word_counter[4], N2L11);


--N2_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
--operation mode is normal

N2_WORD_SR[1] = AMPP_FUNCTION(!A1L29, N2L41, N2_WORD_SR[2], !N1_clear_signal, UC1_state[4], K1L5);


--N1_clear_signal is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal
--operation mode is normal

N1_clear_signal = AMPP_FUNCTION(UC1_state[8], K1_jtag_debug_mode_usr1);


--K1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0
--operation mode is normal

K1_jtag_debug_mode_usr0 = AMPP_FUNCTION(!A1L29, S5_dffs[1], S5_dffs[0], K1L03, K1L13, UC1_state[0], UC1_state[12]);


--K1L5 is sld_hub:sld_hub_inst|comb~8
--operation mode is normal

K1L5 = AMPP_FUNCTION(K1_jtag_debug_mode_usr0, UC1_state[4], UC1_state[3]);


--K1L01 is sld_hub:sld_hub_inst|HUB_BYPASS_REG~3
--operation mode is normal

K1L01 = AMPP_FUNCTION(altera_internal_jtag, UC1_state[4]);


--K1L42 is sld_hub:sld_hub_inst|jtag_debug_mode~2
--operation mode is normal

K1L42 = AMPP_FUNCTION(K1_jtag_debug_mode_usr1, K1_jtag_debug_mode_usr0);


--SC6_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]
--operation mode is normal

SC6_Q[3] = AMPP_FUNCTION(!A1L29, SC6_Q[4], UC1_state[4], AB1_trigger_happened_ff[0], AB1L43, !K1L3, K1L53);


--SC6_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]
--operation mode is normal

SC6_Q[2] = AMPP_FUNCTION(!A1L29, SC6_Q[3], K1L43, UC1_state[4], !K1L3, K1L53);


--SC6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]
--operation mode is normal

SC6_Q[1] = AMPP_FUNCTION(!A1L29, SC6_Q[2], Q1L2, UC1_state[4], !K1L3, K1L53);


--UC1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]
--operation mode is normal

UC1_state[1] = AMPP_FUNCTION(!A1L29, UC1_state[0], UC1_state[1], UC1_state[8], UC1_state[15], VCC, !A1L49);


--SC7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]
--operation mode is normal

SC7_Q[0] = AMPP_FUNCTION(!A1L29, VC1_dffe1a[7], K1_jtag_debug_mode_usr1, K1L4);


--K1L3 is sld_hub:sld_hub_inst|CLEAR_SIGNAL~0
--operation mode is normal

K1L3 = AMPP_FUNCTION(UC1_state[1], SC7_Q[0]);


--K1L6 is sld_hub:sld_hub_inst|comb~71
--operation mode is normal

K1L6 = AMPP_FUNCTION(UC1_state[3], K1_jtag_debug_mode_usr0, UC1_state[4], K1_jtag_debug_mode_usr1);


--K1L7 is sld_hub:sld_hub_inst|comb~72
--operation mode is normal

K1L7 = AMPP_FUNCTION(altera_internal_jtag, A1L49, K1L6);


--S5_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]
--operation mode is normal

S5_dffs[0] = AMPP_FUNCTION(!A1L29, S5_dffs[1], UC1_state[0], UC1_state[11]);


--S5_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]
--operation mode is normal

S5_dffs[1] = AMPP_FUNCTION(!A1L29, S5_dffs[2], UC1_state[0], UC1_state[11]);


--S5_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]
--operation mode is normal

S5_dffs[9] = AMPP_FUNCTION(!A1L29, altera_internal_jtag, UC1_state[0], UC1_state[11]);


--S5_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]
--operation mode is normal

S5_dffs[8] = AMPP_FUNCTION(!A1L29, S5_dffs[9], UC1_state[0], UC1_state[11]);


--S5_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]
--operation mode is normal

S5_dffs[7] = AMPP_FUNCTION(!A1L29, S5_dffs[8], UC1_state[0], UC1_state[11]);


--S5_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]
--operation mode is normal

S5_dffs[6] = AMPP_FUNCTION(!A1L29, S5_dffs[7], UC1_state[0], UC1_state[11]);


--K1L03 is sld_hub:sld_hub_inst|reduce_nor~56
--operation mode is normal

K1L03 = AMPP_FUNCTION(S5_dffs[9], S5_dffs[8], S5_dffs[7], S5_dffs[6]);


--S5_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]
--operation mode is normal

S5_dffs[3] = AMPP_FUNCTION(!A1L29, S5_dffs[4], UC1_state[0], UC1_state[11]);


--S5_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]
--operation mode is normal

S5_dffs[2] = AMPP_FUNCTION(!A1L29, S5_dffs[3], UC1_state[0], UC1_state[11]);


--S5_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]
--operation mode is normal

S5_dffs[5] = AMPP_FUNCTION(!A1L29, S5_dffs[6], UC1_state[0], UC1_state[11]);


--S5_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]
--operation mode is normal

S5_dffs[4] = AMPP_FUNCTION(!A1L29, S5_dffs[5], UC1_state[0], UC1_state[11]);


--K1L13 is sld_hub:sld_hub_inst|reduce_nor~57
--operation mode is normal

K1L13 = AMPP_FUNCTION(S5_dffs[3], S5_dffs[2], S5_dffs[5], S5_dffs[4]);


--UC1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]
--operation mode is normal

UC1_state[0] = AMPP_FUNCTION(!A1L29, UC1_state[9], UC1L81, UC1_state[0], A1L49, VCC);


--UC1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]
--operation mode is normal

UC1_state[12] = AMPP_FUNCTION(!A1L29, UC1_state[10], UC1_state[11], VCC, A1L49);


--CB1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]
--operation mode is normal

CB1_status_out[0] = AMPP_FUNCTION(KC2__clk3, CB1L5, CB1_status_out[0], AB1L43, !B1_reset_all);


--BB1_post_trigger_count_enable is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable
--operation mode is normal

BB1_post_trigger_count_enable = AMPP_FUNCTION(KC2__clk3, Q1_is_buffer_wrapped_once, AB1L43, BB1L5, !B1_reset_all);


--S3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]
--operation mode is normal

S3_dffs[5] = AMPP_FUNCTION(!A1L29, S3_dffs[6], !B1_reset_all, P1_trigger_setup_ena);


--P1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~74
--operation mode is normal

P1L4 = AMPP_FUNCTION(CB1_status_out[0], BB1_post_trigger_count_enable, S3_dffs[5]);


--SC6_Q[7] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]
--operation mode is normal

SC6_Q[7] = AMPP_FUNCTION(!A1L29, K1L01, !K1L3, K1_IRSR_ENA);


--VC1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[3]
--operation mode is normal

VC1_dffe1a[3] = AMPP_FUNCTION(!A1L29, SC6_Q[2], SC6_Q[1], K1L42, SC6_Q[3], !K1L3, K1L7);


--K1L23 is sld_hub:sld_hub_inst|rtl~351
--operation mode is normal

K1L23 = AMPP_FUNCTION(UC1_state[4], SC6_Q[3], SC6_Q[7], VC1_dffe1a[3]);


--K1_IRSR_ENA is sld_hub:sld_hub_inst|IRSR_ENA
--operation mode is normal

K1_IRSR_ENA = AMPP_FUNCTION(K1_jtag_debug_mode_usr1, UC1_state[4], UC1_state[3]);


--SC1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]
--operation mode is normal

SC1_Q[0] = AMPP_FUNCTION(!A1L29, SC2_Q[0], SC6_Q[0], SC3_Q[0], !K1L3, K1L91);


--B1_reset_all is sld_signaltap:auto_signaltap_0|reset_all
--operation mode is normal

B1_reset_all = AMPP_FUNCTION(SC1_Q[0], UC1_state[1], SC7_Q[0]);


--K1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode
--operation mode is normal

K1_jtag_debug_mode = AMPP_FUNCTION(!A1L29, K1L42, K1_jtag_debug_mode, K1L52, UC1_state[15], UC1_state[0]);


--SC3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]
--operation mode is normal

SC3_Q[0] = AMPP_FUNCTION(!A1L29, VC1_dffe1a[1], !K1L3, K1L2);


--K1L62 is sld_hub:sld_hub_inst|NODE_ENA~1
--operation mode is normal

K1L62 = AMPP_FUNCTION(SC4_Q[0], K1_jtag_debug_mode, SC3_Q[0]);


--SC2_Q[5] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]
--operation mode is normal

SC2_Q[5] = AMPP_FUNCTION(!A1L29, SC6_Q[5], !K1L3, K1L8);


--SC6_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]
--operation mode is normal

SC6_Q[5] = AMPP_FUNCTION(!A1L29, UC1_state[4], SC6_Q[6], !K1L3, K1L53);


--VC1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[2]
--operation mode is normal

VC1_dffe1a[2] = AMPP_FUNCTION(!A1L29, SC6_Q[2], K1L42, SC6_Q[3], SC6_Q[1], !K1L3, K1L7);


--K1L81 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~76
--operation mode is normal

K1L81 = AMPP_FUNCTION(SC5_Q[0], VC1_dffe1a[2], SC4_Q[0], SC3_Q[0]);


--UC1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]
--operation mode is normal

UC1_state[5] = AMPP_FUNCTION(!A1L29, UC1_state[4], UC1_state[3], A1L49, VCC);


--K1L91 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~77
--operation mode is normal

K1L91 = AMPP_FUNCTION(K1L81, K1_OK_TO_UPDATE_IR_Q, UC1_state[5]);


--SC2_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]
--operation mode is normal

SC2_Q[4] = AMPP_FUNCTION(!A1L29, SC6_Q[4], !K1L3, K1L8);


--SC6_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]
--operation mode is normal

SC6_Q[4] = AMPP_FUNCTION(!A1L29, SC6_Q[5], AB1L43, UC1_state[4], !K1L3, K1L53);


--SC2_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]
--operation mode is normal

SC2_Q[3] = AMPP_FUNCTION(!A1L29, SC6_Q[3], !K1L3, K1L8);


--S3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]
--operation mode is normal

S3_dffs[1] = AMPP_FUNCTION(!A1L29, S3_dffs[2], !B1_reset_all, P1_trigger_setup_ena);


--B1L023 is sld_signaltap:auto_signaltap_0|sdr~13
--operation mode is normal

B1L023 = AMPP_FUNCTION(SC4_Q[0], K1_jtag_debug_mode, K1_jtag_debug_mode_usr1, SC3_Q[0]);


--P1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena
--operation mode is normal

P1_trigger_setup_ena = AMPP_FUNCTION(UC1_state[4], SC1_Q[3], B1L023);


--N1_word_counter[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1]
--operation mode is normal

N1_word_counter[1] = AMPP_FUNCTION(!A1L29, N1_word_counter[1], !N1_clear_signal, N1L42);


--N1_word_counter[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]
--operation mode is normal

N1_word_counter[0] = AMPP_FUNCTION(!A1L29, N1_word_counter[0], !N1_clear_signal, N1L22);


--N1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~380
--operation mode is normal

N1L4 = AMPP_FUNCTION(N1_word_counter[1], A1L462Q, N1_word_counter[0], A1L062Q);


--N1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~381
--operation mode is normal

N1L5 = AMPP_FUNCTION(A1L862Q, N1_word_counter[1], N1L4, A1L272Q);


--N1_word_counter[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[2]
--operation mode is normal

N1_word_counter[2] = AMPP_FUNCTION(!A1L29, N1_word_counter[2], !N1_clear_signal, N1L62);


--N1_word_counter[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]
--operation mode is normal

N1_word_counter[3] = AMPP_FUNCTION(!A1L29, N1_word_counter[1], N1_word_counter[0], N1_word_counter[2], N1_word_counter[3], !N1_clear_signal, N1L12);


--N1L33 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~147
--operation mode is normal

N1L33 = AMPP_FUNCTION(N1_word_counter[2], UC1_state[4], N1_word_counter[3]);


--N1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]
--operation mode is normal

N1_WORD_SR[1] = AMPP_FUNCTION(!A1L29, N1L63, N1L53, N1L7, N1_word_counter[2], !N1_clear_signal, B1L813);


--N1L43 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~148
--operation mode is normal

N1L43 = AMPP_FUNCTION(UC1_state[4], N1L5, N1L33, N1_WORD_SR[1]);


--N1L2 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~378
--operation mode is normal

N1L2 = AMPP_FUNCTION(N1_word_counter[1], A1L842Q, N1_word_counter[0], A1L442Q);


--N1L3 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~379
--operation mode is normal

N1L3 = AMPP_FUNCTION(A1L252Q, N1_word_counter[1], N1L2, A1L652Q);


--N1L53 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~149
--operation mode is normal

N1L53 = AMPP_FUNCTION(UC1_state[4], N1_word_counter[3]);


--B1L813 is sld_signaltap:auto_signaltap_0|comb~26
--operation mode is normal

B1L813 = AMPP_FUNCTION(B1L023, UC1_state[4], UC1_state[3]);


--S1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]
--operation mode is normal

S1_dffs[1] = AMPP_FUNCTION(!A1L29, S1_dffs[2], MB1_safe_q[0], UC1_state[4], B1L023, !B1_reset_all);


--Q1_is_buffer_wrapped_once is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_buffer_wrapped_once
--operation mode is normal

Q1_is_buffer_wrapped_once = AMPP_FUNCTION(KC2__clk3, !B1_reset_all, MB1_cout);


--UC1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]
--operation mode is normal

UC1_state[7] = AMPP_FUNCTION(!A1L29, UC1_state[6], A1L49, VCC);


--UC1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]
--operation mode is normal

UC1_state[2] = AMPP_FUNCTION(!A1L29, UC1_state[1], UC1_state[8], UC1_state[15], VCC, A1L49);


--D1L435 is tdc_vme:inst1|vme_ctrlwrite8~21
--operation mode is normal

D1L435 = D1_testmodereg & !E1_vme_addr[16];


--D1L055 is tdc_vme:inst1|vme_vmel2amodewrite~12
--operation mode is normal

D1L055 = PB1_safe_q[0] & PB1_safe_q[1] & !PB1_safe_q[2];


--D1_vme_ctrlwrite3 is tdc_vme:inst1|vme_ctrlwrite3
--operation mode is normal

D1_vme_ctrlwrite3 = D1L545 & D1L435 & D1L055 & !PB1_safe_q[3];


--D1_vme_ctrlwrite7 is tdc_vme:inst1|vme_ctrlwrite7
--operation mode is normal

D1_vme_ctrlwrite7 = PB1_safe_q[2] & D1L945 & D1L545 & !PB1_safe_q[3];


--D1L535 is tdc_vme:inst1|vme_ctrlwrite8~22
--operation mode is normal

D1L535 = !PB1_safe_q[0] & !PB1_safe_q[1] & !PB1_safe_q[2];


--D1_vme_ctrlwrite8 is tdc_vme:inst1|vme_ctrlwrite8
--operation mode is normal

D1_vme_ctrlwrite8 = PB1_safe_q[3] & D1L545 & D1L535 & D1L435;


--D1L235 is tdc_vme:inst1|vme_ctrlwrite7~18
--operation mode is normal

D1L235 = D1L545 & !PB1_safe_q[3];


--D1_vme_ctrlwrite6 is tdc_vme:inst1|vme_ctrlwrite6
--operation mode is normal

D1_vme_ctrlwrite6 = PB1_safe_q[2] & D1L07 & D1L235 & D1L435;


--LB001_dffs[0] is memory_simple:inst4|dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB001_dffs[0]_lut_out = LB69_dffs[0];
LB001_dffs[0] = DFFEAS(LB001_dffs[0]_lut_out, KC2__clk1, VCC, , , , , , );


--PC1_safe_q[0] is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|safe_q[0]
--operation mode is arithmetic

PC1_safe_q[0]_lut_out = !PC1_safe_q[0];
PC1_safe_q[0] = DFFEAS(PC1_safe_q[0]_lut_out, LB001_dffs[0], VCC, , , , , , );

--PC1L2 is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

PC1L2 = CARRY(PC1_safe_q[0]);


--PC1_safe_q[1] is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|safe_q[1]
--operation mode is arithmetic

PC1_safe_q[1]_carry_eqn = PC1L2;
PC1_safe_q[1]_lut_out = PC1_safe_q[1] $ (PC1_safe_q[1]_carry_eqn);
PC1_safe_q[1] = DFFEAS(PC1_safe_q[1]_lut_out, LB001_dffs[0], VCC, , , , , , );

--PC1L4 is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

PC1L4 = CARRY(!PC1L2 # !PC1_safe_q[1]);


--PC1_safe_q[2] is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|safe_q[2]
--operation mode is arithmetic

PC1_safe_q[2]_carry_eqn = PC1L4;
PC1_safe_q[2]_lut_out = PC1_safe_q[2] $ (!PC1_safe_q[2]_carry_eqn);
PC1_safe_q[2] = DFFEAS(PC1_safe_q[2]_lut_out, LB001_dffs[0], VCC, , , , , , );

--PC1L6 is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

PC1L6 = CARRY(PC1_safe_q[2] & !PC1L4);


--PC1_safe_q[3] is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|safe_q[3]
--operation mode is arithmetic

PC1_safe_q[3]_carry_eqn = PC1L6;
PC1_safe_q[3]_lut_out = PC1_safe_q[3] $ (PC1_safe_q[3]_carry_eqn);
PC1_safe_q[3] = DFFEAS(PC1_safe_q[3]_lut_out, LB001_dffs[0], VCC, , , , , , );

--PC1L8 is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

PC1L8 = CARRY(!PC1L6 # !PC1_safe_q[3]);


--PC1_safe_q[4] is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|safe_q[4]
--operation mode is arithmetic

PC1_safe_q[4]_carry_eqn = PC1L8;
PC1_safe_q[4]_lut_out = PC1_safe_q[4] $ (!PC1_safe_q[4]_carry_eqn);
PC1_safe_q[4] = DFFEAS(PC1_safe_q[4]_lut_out, LB001_dffs[0], VCC, , , , , , );

--PC1L01 is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

PC1L01 = CARRY(PC1_safe_q[4] & !PC1L8);


--PC1_safe_q[5] is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|safe_q[5]
--operation mode is arithmetic

PC1_safe_q[5]_carry_eqn = PC1L01;
PC1_safe_q[5]_lut_out = PC1_safe_q[5] $ (PC1_safe_q[5]_carry_eqn);
PC1_safe_q[5] = DFFEAS(PC1_safe_q[5]_lut_out, LB001_dffs[0], VCC, , , , , , );

--PC1L21 is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

PC1L21 = CARRY(!PC1L01 # !PC1_safe_q[5]);


--PC1_safe_q[6] is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|safe_q[6]
--operation mode is arithmetic

PC1_safe_q[6]_carry_eqn = PC1L21;
PC1_safe_q[6]_lut_out = PC1_safe_q[6] $ (!PC1_safe_q[6]_carry_eqn);
PC1_safe_q[6] = DFFEAS(PC1_safe_q[6]_lut_out, LB001_dffs[0], VCC, , , , , , );

--PC1L41 is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

PC1L41 = CARRY(PC1_safe_q[6] & !PC1L21);


--PC1_safe_q[7] is memory_simple:inst4|simplememcount:inst5|lpm_counter:lpm_counter_component|cntr_it6:auto_generated|safe_q[7]
--operation mode is normal

PC1_safe_q[7]_carry_eqn = PC1L41;
PC1_safe_q[7]_lut_out = PC1_safe_q[7] $ (PC1_safe_q[7]_carry_eqn);
PC1_safe_q[7] = DFFEAS(PC1_safe_q[7]_lut_out, LB001_dffs[0], VCC, , , , , , );


--D1L825 is tdc_vme:inst1|vme_ctrlwrite4~15
--operation mode is normal

D1L825 = PB1_safe_q[2] & !PB1_safe_q[0] & !PB1_safe_q[1];


--D1_vme_ctrlwrite4 is tdc_vme:inst1|vme_ctrlwrite4
--operation mode is normal

D1_vme_ctrlwrite4 = D1L545 & D1L435 & D1L825 & !PB1_safe_q[3];


--D1_vme_ctrlwrite2 is tdc_vme:inst1|vme_ctrlwrite2
--operation mode is normal

D1_vme_ctrlwrite2 = D1L07 & D1L235 & D1L435 & !PB1_safe_q[2];


--D1_vme_ctrlwrite5 is tdc_vme:inst1|vme_ctrlwrite5
--operation mode is normal

D1_vme_ctrlwrite5 = PB1_safe_q[2] & D1L645 & D1L235 & D1L435;


--D1_vme_ctrlwrite1 is tdc_vme:inst1|vme_ctrlwrite1
--operation mode is normal

D1_vme_ctrlwrite1 = D1L645 & D1L235 & D1L435 & !PB1_safe_q[2];


--LB02_dffs[17] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]
--operation mode is normal

LB02_dffs[17]_lut_out = LB83_dffs[0];
LB02_dffs[17] = DFFEAS(LB02_dffs[17]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[17] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]
--operation mode is normal

LB93_dffs[17]_lut_out = LB75_dffs[0];
LB93_dffs[17] = DFFEAS(LB93_dffs[17]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[17] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]
--operation mode is normal

LB85_dffs[17]_lut_out = LB67_dffs[0];
LB85_dffs[17] = DFFEAS(LB85_dffs[17]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[17] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[17]
--operation mode is normal

LB77_dffs[17]_lut_out = LB59_dffs[0];
LB77_dffs[17] = DFFEAS(LB77_dffs[17]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[16] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]
--operation mode is normal

LB02_dffs[16]_lut_out = LB73_dffs[0];
LB02_dffs[16] = DFFEAS(LB02_dffs[16]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[16] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]
--operation mode is normal

LB93_dffs[16]_lut_out = LB65_dffs[0];
LB93_dffs[16] = DFFEAS(LB93_dffs[16]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[16] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]
--operation mode is normal

LB85_dffs[16]_lut_out = LB57_dffs[0];
LB85_dffs[16] = DFFEAS(LB85_dffs[16]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[16] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[16]
--operation mode is normal

LB77_dffs[16]_lut_out = LB49_dffs[0];
LB77_dffs[16] = DFFEAS(LB77_dffs[16]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[15] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]
--operation mode is normal

LB02_dffs[15]_lut_out = LB63_dffs[0];
LB02_dffs[15] = DFFEAS(LB02_dffs[15]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[15] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]
--operation mode is normal

LB93_dffs[15]_lut_out = LB55_dffs[0];
LB93_dffs[15] = DFFEAS(LB93_dffs[15]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[15] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]
--operation mode is normal

LB85_dffs[15]_lut_out = LB47_dffs[0];
LB85_dffs[15] = DFFEAS(LB85_dffs[15]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[15] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[15]
--operation mode is normal

LB77_dffs[15]_lut_out = LB39_dffs[0];
LB77_dffs[15] = DFFEAS(LB77_dffs[15]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[14] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]
--operation mode is normal

LB02_dffs[14]_lut_out = LB53_dffs[0];
LB02_dffs[14] = DFFEAS(LB02_dffs[14]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[14] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]
--operation mode is normal

LB93_dffs[14]_lut_out = LB45_dffs[0];
LB93_dffs[14] = DFFEAS(LB93_dffs[14]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[14] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]
--operation mode is normal

LB85_dffs[14]_lut_out = LB37_dffs[0];
LB85_dffs[14] = DFFEAS(LB85_dffs[14]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[14] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[14]
--operation mode is normal

LB77_dffs[14]_lut_out = LB29_dffs[0];
LB77_dffs[14] = DFFEAS(LB77_dffs[14]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[13] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]
--operation mode is normal

LB02_dffs[13]_lut_out = LB43_dffs[0];
LB02_dffs[13] = DFFEAS(LB02_dffs[13]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[13] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]
--operation mode is normal

LB93_dffs[13]_lut_out = LB35_dffs[0];
LB93_dffs[13] = DFFEAS(LB93_dffs[13]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[13] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]
--operation mode is normal

LB85_dffs[13]_lut_out = LB27_dffs[0];
LB85_dffs[13] = DFFEAS(LB85_dffs[13]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[13] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[13]
--operation mode is normal

LB77_dffs[13]_lut_out = LB19_dffs[0];
LB77_dffs[13] = DFFEAS(LB77_dffs[13]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[12] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]
--operation mode is normal

LB02_dffs[12]_lut_out = LB33_dffs[0];
LB02_dffs[12] = DFFEAS(LB02_dffs[12]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[12] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]
--operation mode is normal

LB93_dffs[12]_lut_out = LB25_dffs[0];
LB93_dffs[12] = DFFEAS(LB93_dffs[12]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[12] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]
--operation mode is normal

LB85_dffs[12]_lut_out = LB17_dffs[0];
LB85_dffs[12] = DFFEAS(LB85_dffs[12]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[12] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[12]
--operation mode is normal

LB77_dffs[12]_lut_out = LB09_dffs[0];
LB77_dffs[12] = DFFEAS(LB77_dffs[12]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[11] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]
--operation mode is normal

LB02_dffs[11]_lut_out = LB23_dffs[0];
LB02_dffs[11] = DFFEAS(LB02_dffs[11]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[11] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]
--operation mode is normal

LB93_dffs[11]_lut_out = LB15_dffs[0];
LB93_dffs[11] = DFFEAS(LB93_dffs[11]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[11] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]
--operation mode is normal

LB85_dffs[11]_lut_out = LB07_dffs[0];
LB85_dffs[11] = DFFEAS(LB85_dffs[11]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[11] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[11]
--operation mode is normal

LB77_dffs[11]_lut_out = LB98_dffs[0];
LB77_dffs[11] = DFFEAS(LB77_dffs[11]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[10] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]
--operation mode is normal

LB02_dffs[10]_lut_out = LB13_dffs[0];
LB02_dffs[10] = DFFEAS(LB02_dffs[10]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[10] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]
--operation mode is normal

LB93_dffs[10]_lut_out = LB05_dffs[0];
LB93_dffs[10] = DFFEAS(LB93_dffs[10]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[10] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]
--operation mode is normal

LB85_dffs[10]_lut_out = LB96_dffs[0];
LB85_dffs[10] = DFFEAS(LB85_dffs[10]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[10] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[10]
--operation mode is normal

LB77_dffs[10]_lut_out = LB88_dffs[0];
LB77_dffs[10] = DFFEAS(LB77_dffs[10]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[9] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]
--operation mode is normal

LB02_dffs[9]_lut_out = LB03_dffs[0];
LB02_dffs[9] = DFFEAS(LB02_dffs[9]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[9] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]
--operation mode is normal

LB93_dffs[9]_lut_out = LB94_dffs[0];
LB93_dffs[9] = DFFEAS(LB93_dffs[9]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[9] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]
--operation mode is normal

LB85_dffs[9]_lut_out = LB86_dffs[0];
LB85_dffs[9] = DFFEAS(LB85_dffs[9]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[9] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[9]
--operation mode is normal

LB77_dffs[9]_lut_out = LB78_dffs[0];
LB77_dffs[9] = DFFEAS(LB77_dffs[9]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[8] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]
--operation mode is normal

LB02_dffs[8]_lut_out = LB72_dffs[0];
LB02_dffs[8] = DFFEAS(LB02_dffs[8]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[8] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]
--operation mode is normal

LB93_dffs[8]_lut_out = LB64_dffs[0];
LB93_dffs[8] = DFFEAS(LB93_dffs[8]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[8] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]
--operation mode is normal

LB85_dffs[8]_lut_out = LB56_dffs[0];
LB85_dffs[8] = DFFEAS(LB85_dffs[8]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[8] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[8]
--operation mode is normal

LB77_dffs[8]_lut_out = LB48_dffs[0];
LB77_dffs[8] = DFFEAS(LB77_dffs[8]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[7] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]
--operation mode is normal

LB02_dffs[7]_lut_out = LB62_dffs[0];
LB02_dffs[7] = DFFEAS(LB02_dffs[7]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[7] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]
--operation mode is normal

LB93_dffs[7]_lut_out = LB54_dffs[0];
LB93_dffs[7] = DFFEAS(LB93_dffs[7]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[7] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]
--operation mode is normal

LB85_dffs[7]_lut_out = LB46_dffs[0];
LB85_dffs[7] = DFFEAS(LB85_dffs[7]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[7] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[7]
--operation mode is normal

LB77_dffs[7]_lut_out = LB38_dffs[0];
LB77_dffs[7] = DFFEAS(LB77_dffs[7]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[6] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]
--operation mode is normal

LB02_dffs[6]_lut_out = LB92_dffs[0];
LB02_dffs[6] = DFFEAS(LB02_dffs[6]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[6] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]
--operation mode is normal

LB93_dffs[6]_lut_out = LB84_dffs[0];
LB93_dffs[6] = DFFEAS(LB93_dffs[6]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[6] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]
--operation mode is normal

LB85_dffs[6]_lut_out = LB76_dffs[0];
LB85_dffs[6] = DFFEAS(LB85_dffs[6]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[6] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[6]
--operation mode is normal

LB77_dffs[6]_lut_out = LB68_dffs[0];
LB77_dffs[6] = DFFEAS(LB77_dffs[6]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[5] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]
--operation mode is normal

LB02_dffs[5]_lut_out = LB52_dffs[0];
LB02_dffs[5] = DFFEAS(LB02_dffs[5]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[5] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]
--operation mode is normal

LB93_dffs[5]_lut_out = LB44_dffs[0];
LB93_dffs[5] = DFFEAS(LB93_dffs[5]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[5] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]
--operation mode is normal

LB85_dffs[5]_lut_out = LB36_dffs[0];
LB85_dffs[5] = DFFEAS(LB85_dffs[5]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[5] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[5]
--operation mode is normal

LB77_dffs[5]_lut_out = LB28_dffs[0];
LB77_dffs[5] = DFFEAS(LB77_dffs[5]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[4] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]
--operation mode is normal

LB02_dffs[4]_lut_out = LB42_dffs[0];
LB02_dffs[4] = DFFEAS(LB02_dffs[4]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[4] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]
--operation mode is normal

LB93_dffs[4]_lut_out = LB34_dffs[0];
LB93_dffs[4] = DFFEAS(LB93_dffs[4]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[4] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]
--operation mode is normal

LB85_dffs[4]_lut_out = LB26_dffs[0];
LB85_dffs[4] = DFFEAS(LB85_dffs[4]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[4] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[4]
--operation mode is normal

LB77_dffs[4]_lut_out = LB18_dffs[0];
LB77_dffs[4] = DFFEAS(LB77_dffs[4]_lut_out, LB69_dffs[0], VCC, , , , , , );


--D1_vme_vmel2amodewrite is tdc_vme:inst1|vme_vmel2amodewrite
--operation mode is normal

D1_vme_vmel2amodewrite = PB1_safe_q[3] & D1L545 & D1L055;


--LB02_dffs[3] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]
--operation mode is normal

LB02_dffs[3]_lut_out = LB32_dffs[0];
LB02_dffs[3] = DFFEAS(LB02_dffs[3]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[3] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]
--operation mode is normal

LB93_dffs[3]_lut_out = LB24_dffs[0];
LB93_dffs[3] = DFFEAS(LB93_dffs[3]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[3] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]
--operation mode is normal

LB85_dffs[3]_lut_out = LB16_dffs[0];
LB85_dffs[3] = DFFEAS(LB85_dffs[3]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[3] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[3]
--operation mode is normal

LB77_dffs[3]_lut_out = LB08_dffs[0];
LB77_dffs[3] = DFFEAS(LB77_dffs[3]_lut_out, LB69_dffs[0], VCC, , , , , , );


--D1_vme_haltmodewrite is tdc_vme:inst1|vme_haltmodewrite
--operation mode is normal

D1_vme_haltmodewrite = PB1_safe_q[2] & PB1_safe_q[3] & D1L545 & D1L735;


--LB02_dffs[2] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]
--operation mode is normal

LB02_dffs[2]_lut_out = LB82_dffs[0];
LB02_dffs[2] = DFFEAS(LB02_dffs[2]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[2] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]
--operation mode is normal

LB93_dffs[2]_lut_out = LB74_dffs[0];
LB93_dffs[2] = DFFEAS(LB93_dffs[2]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[2] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]
--operation mode is normal

LB85_dffs[2]_lut_out = LB66_dffs[0];
LB85_dffs[2] = DFFEAS(LB85_dffs[2]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[2] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[2]
--operation mode is normal

LB77_dffs[2]_lut_out = LB58_dffs[0];
LB77_dffs[2] = DFFEAS(LB77_dffs[2]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB02_dffs[1] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]
--operation mode is normal

LB02_dffs[1]_lut_out = LB22_dffs[0];
LB02_dffs[1] = DFFEAS(LB02_dffs[1]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[1] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]
--operation mode is normal

LB93_dffs[1]_lut_out = LB14_dffs[0];
LB93_dffs[1] = DFFEAS(LB93_dffs[1]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[1] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]
--operation mode is normal

LB85_dffs[1]_lut_out = LB06_dffs[0];
LB85_dffs[1] = DFFEAS(LB85_dffs[1]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[1] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[1]
--operation mode is normal

LB77_dffs[1]_lut_out = LB97_dffs[0];
LB77_dffs[1] = DFFEAS(LB77_dffs[1]_lut_out, LB69_dffs[0], VCC, , , , , , );


--D1_vme_testdatamodewrite is tdc_vme:inst1|vme_testdatamodewrite
--operation mode is normal

D1_vme_testdatamodewrite = PB1_safe_q[2] & PB1_safe_q[3] & D1L545 & D1L645;


--LB02_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB02_dffs[0]_lut_out = LB12_dffs[0];
LB02_dffs[0] = DFFEAS(LB02_dffs[0]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB93_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB93_dffs[0]_lut_out = LB04_dffs[0];
LB93_dffs[0] = DFFEAS(LB93_dffs[0]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB85_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB85_dffs[0]_lut_out = LB95_dffs[0];
LB85_dffs[0] = DFFEAS(LB85_dffs[0]_lut_out, LB69_dffs[0], VCC, , , , , , );


--LB77_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff18:inst5|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB77_dffs[0]_lut_out = LB87_dffs[0];
LB77_dffs[0] = DFFEAS(LB77_dffs[0]_lut_out, LB69_dffs[0], VCC, , , , , , );


--H1_del3 is tapdel10:inst13|del3
--operation mode is normal

H1_del3_lut_out = H1_del2;
H1_del3 = DFFEAS(H1_del3_lut_out, KC2__clk0, VCC, , , , , , );


--NB1_safe_q[19] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[19]
--operation mode is arithmetic

NB1_safe_q[19]_carry_eqn = NB1L83;
NB1_safe_q[19]_lut_out = NB1_safe_q[19] $ (NB1_safe_q[19]_carry_eqn);
NB1_safe_q[19] = DFFEAS(NB1_safe_q[19]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L04 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella19~COUT
--operation mode is arithmetic

NB1L04 = CARRY(!NB1L83 # !NB1_safe_q[19]);


--K1L82 is sld_hub:sld_hub_inst|process2~0
--operation mode is normal

K1L82 = AMPP_FUNCTION(UC1_state[8], UC1_state[4]);


--N2L51 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|reduce_nor~23
--operation mode is normal

N2L51 = AMPP_FUNCTION(N2_word_counter[0], N2_word_counter[1], N2_word_counter[2], N2_word_counter[4]);


--N2L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~55
--operation mode is normal

N2L9 = AMPP_FUNCTION(N2_word_counter[4], N2L8);


--N2L81 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~8
--operation mode is normal

N2L81 = AMPP_FUNCTION(UC1_state[3], K1_jtag_debug_mode_usr0, UC1_state[4]);


--N2L1 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~51
--operation mode is arithmetic

N2L1 = AMPP_FUNCTION(N2_word_counter[0]);

--N2L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~51COUT
--operation mode is arithmetic

N2L2 = AMPP_FUNCTION(N2_word_counter[0]);


--N2L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~52
--operation mode is arithmetic

N2L3 = AMPP_FUNCTION(N2_word_counter[1], N2L2);

--N2L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~52COUT
--operation mode is arithmetic

N2L4 = AMPP_FUNCTION(N2_word_counter[1], N2L2);


--N2L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~53
--operation mode is arithmetic

N2L5 = AMPP_FUNCTION(N2_word_counter[2], N2L4);

--N2L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~53COUT
--operation mode is arithmetic

N2L6 = AMPP_FUNCTION(N2_word_counter[2], N2L4);


--N2L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~54
--operation mode is arithmetic

N2L7 = AMPP_FUNCTION(N2_word_counter[3], N2L6);

--N2L8 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~54COUT
--operation mode is arithmetic

N2L8 = AMPP_FUNCTION(N2_word_counter[3], N2L6);


--N2L21 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~661
--operation mode is normal

N2L21 = AMPP_FUNCTION(N2_word_counter[0], N2_word_counter[1], N2_word_counter[2], N2_word_counter[3]);


--N2L41 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~665
--operation mode is normal

N2L41 = AMPP_FUNCTION(N2_word_counter[4], N2L21);


--N2_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
--operation mode is normal

N2_WORD_SR[2] = AMPP_FUNCTION(!A1L29, N2L41, N2_WORD_SR[3], !N1_clear_signal, UC1_state[4], K1L5);


--AB1_trigger_happened_ff[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]
--operation mode is normal

AB1_trigger_happened_ff[0] = AMPP_FUNCTION(KC2__clk3, DB58_match_out, SC1_Q[1], AB1L1);


--DB48_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|match_out
--operation mode is normal

DB48_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[83], DB48L3, S4_dffs[251], DB48_holdff, VCC);


--DB1_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|match_out
--operation mode is normal

DB1_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[0], DB1L3, S4_dffs[2], DB1_holdff, VCC);


--DB2_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|match_out
--operation mode is normal

DB2_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[1], DB2L3, S4_dffs[5], DB2_holdff, VCC);


--AB1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1442
--operation mode is normal

AB1L5 = AMPP_FUNCTION(AB1_trigger_happened_ff[0], DB48_match_out, DB1_match_out, DB2_match_out);


--DB3_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|match_out
--operation mode is normal

DB3_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[2], DB3L3, S4_dffs[8], DB3_holdff, VCC);


--DB4_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|match_out
--operation mode is normal

DB4_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[3], DB4L3, S4_dffs[11], DB4_holdff, VCC);


--DB5_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|match_out
--operation mode is normal

DB5_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[4], DB5L3, S4_dffs[14], DB5_holdff, VCC);


--DB6_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|match_out
--operation mode is normal

DB6_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[5], DB6L3, S4_dffs[17], DB6_holdff, VCC);


--AB1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1443
--operation mode is normal

AB1L6 = AMPP_FUNCTION(DB3_match_out, DB4_match_out, DB5_match_out, DB6_match_out);


--DB7_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|match_out
--operation mode is normal

DB7_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[6], DB7L3, S4_dffs[20], DB7_holdff, VCC);


--DB8_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|match_out
--operation mode is normal

DB8_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[7], DB8L3, S4_dffs[23], DB8_holdff, VCC);


--DB9_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|match_out
--operation mode is normal

DB9_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[8], DB9L3, S4_dffs[26], DB9_holdff, VCC);


--DB01_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|match_out
--operation mode is normal

DB01_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[9], DB01L3, S4_dffs[29], DB01_holdff, VCC);


--AB1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1444
--operation mode is normal

AB1L7 = AMPP_FUNCTION(DB7_match_out, DB8_match_out, DB9_match_out, DB01_match_out);


--DB11_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|match_out
--operation mode is normal

DB11_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[10], DB11L3, S4_dffs[32], DB11_holdff, VCC);


--DB21_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|match_out
--operation mode is normal

DB21_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[11], DB21L3, S4_dffs[35], DB21_holdff, VCC);


--DB31_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|match_out
--operation mode is normal

DB31_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[12], DB31L3, S4_dffs[38], DB31_holdff, VCC);


--DB41_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|match_out
--operation mode is normal

DB41_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[13], DB41L3, S4_dffs[41], DB41_holdff, VCC);


--AB1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1445
--operation mode is normal

AB1L8 = AMPP_FUNCTION(DB11_match_out, DB21_match_out, DB31_match_out, DB41_match_out);


--AB1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1446
--operation mode is normal

AB1L9 = AMPP_FUNCTION(AB1L5, AB1L6, AB1L7, AB1L8);


--DB51_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|match_out
--operation mode is normal

DB51_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[14], DB51L3, S4_dffs[44], DB51_holdff, VCC);


--DB61_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|match_out
--operation mode is normal

DB61_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[15], DB61L3, S4_dffs[47], DB61_holdff, VCC);


--DB71_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|match_out
--operation mode is normal

DB71_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[16], DB71L3, S4_dffs[50], DB71_holdff, VCC);


--DB81_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|match_out
--operation mode is normal

DB81_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[17], DB81L3, S4_dffs[53], DB81_holdff, VCC);


--AB1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1447
--operation mode is normal

AB1L01 = AMPP_FUNCTION(DB51_match_out, DB61_match_out, DB71_match_out, DB81_match_out);


--DB91_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|match_out
--operation mode is normal

DB91_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[18], DB91L3, S4_dffs[56], DB91_holdff, VCC);


--DB02_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|match_out
--operation mode is normal

DB02_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[19], DB02L3, S4_dffs[59], DB02_holdff, VCC);


--DB12_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|match_out
--operation mode is normal

DB12_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[20], DB12L3, S4_dffs[62], DB12_holdff, VCC);


--DB22_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|match_out
--operation mode is normal

DB22_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[21], DB22L3, S4_dffs[65], DB22_holdff, VCC);


--AB1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1448
--operation mode is normal

AB1L11 = AMPP_FUNCTION(DB91_match_out, DB02_match_out, DB12_match_out, DB22_match_out);


--DB32_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|match_out
--operation mode is normal

DB32_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[22], DB32L3, S4_dffs[68], DB32_holdff, VCC);


--DB42_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|match_out
--operation mode is normal

DB42_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[23], DB42L3, S4_dffs[71], DB42_holdff, VCC);


--DB52_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|match_out
--operation mode is normal

DB52_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[24], DB52L3, S4_dffs[74], DB52_holdff, VCC);


--DB62_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|match_out
--operation mode is normal

DB62_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[25], DB62L3, S4_dffs[77], DB62_holdff, VCC);


--AB1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1449
--operation mode is normal

AB1L21 = AMPP_FUNCTION(DB32_match_out, DB42_match_out, DB52_match_out, DB62_match_out);


--DB72_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|match_out
--operation mode is normal

DB72_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[26], DB72L3, S4_dffs[80], DB72_holdff, VCC);


--DB82_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|match_out
--operation mode is normal

DB82_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[27], DB82L3, S4_dffs[83], DB82_holdff, VCC);


--DB92_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|match_out
--operation mode is normal

DB92_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[28], DB92L3, S4_dffs[86], DB92_holdff, VCC);


--DB03_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|match_out
--operation mode is normal

DB03_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[29], DB03L3, S4_dffs[89], DB03_holdff, VCC);


--AB1L31 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1450
--operation mode is normal

AB1L31 = AMPP_FUNCTION(DB72_match_out, DB82_match_out, DB92_match_out, DB03_match_out);


--AB1L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1451
--operation mode is normal

AB1L41 = AMPP_FUNCTION(AB1L01, AB1L11, AB1L21, AB1L31);


--DB13_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|match_out
--operation mode is normal

DB13_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[30], DB13L3, S4_dffs[92], DB13_holdff, VCC);


--DB23_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|match_out
--operation mode is normal

DB23_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[31], DB23L3, S4_dffs[95], DB23_holdff, VCC);


--DB33_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|match_out
--operation mode is normal

DB33_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[32], DB33L3, S4_dffs[98], DB33_holdff, VCC);


--DB43_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|match_out
--operation mode is normal

DB43_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[33], DB43L3, S4_dffs[101], DB43_holdff, VCC);


--AB1L51 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1452
--operation mode is normal

AB1L51 = AMPP_FUNCTION(DB13_match_out, DB23_match_out, DB33_match_out, DB43_match_out);


--DB53_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|match_out
--operation mode is normal

DB53_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[34], DB53L3, S4_dffs[104], DB53_holdff, VCC);


--DB63_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|match_out
--operation mode is normal

DB63_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[35], DB63L3, S4_dffs[107], DB63_holdff, VCC);


--DB73_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|match_out
--operation mode is normal

DB73_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[36], DB73L3, S4_dffs[110], DB73_holdff, VCC);


--DB83_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|match_out
--operation mode is normal

DB83_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[37], DB83L3, S4_dffs[113], DB83_holdff, VCC);


--AB1L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1453
--operation mode is normal

AB1L61 = AMPP_FUNCTION(DB53_match_out, DB63_match_out, DB73_match_out, DB83_match_out);


--DB93_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|match_out
--operation mode is normal

DB93_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[38], DB93L3, S4_dffs[116], DB93_holdff, VCC);


--DB04_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|match_out
--operation mode is normal

DB04_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[39], DB04L3, S4_dffs[119], DB04_holdff, VCC);


--DB14_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|match_out
--operation mode is normal

DB14_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[40], DB14L3, S4_dffs[122], DB14_holdff, VCC);


--DB24_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|match_out
--operation mode is normal

DB24_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[41], DB24L3, S4_dffs[125], DB24_holdff, VCC);


--AB1L71 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1454
--operation mode is normal

AB1L71 = AMPP_FUNCTION(DB93_match_out, DB04_match_out, DB14_match_out, DB24_match_out);


--DB34_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|match_out
--operation mode is normal

DB34_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[42], DB34L3, S4_dffs[128], DB34_holdff, VCC);


--DB44_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|match_out
--operation mode is normal

DB44_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[43], DB44L3, S4_dffs[131], DB44_holdff, VCC);


--DB54_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|match_out
--operation mode is normal

DB54_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[44], DB54L3, S4_dffs[134], DB54_holdff, VCC);


--DB64_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|match_out
--operation mode is normal

DB64_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[45], DB64L3, S4_dffs[137], DB64_holdff, VCC);


--AB1L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1455
--operation mode is normal

AB1L81 = AMPP_FUNCTION(DB34_match_out, DB44_match_out, DB54_match_out, DB64_match_out);


--AB1L91 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1456
--operation mode is normal

AB1L91 = AMPP_FUNCTION(AB1L51, AB1L61, AB1L71, AB1L81);


--DB74_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|match_out
--operation mode is normal

DB74_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[46], DB74L3, S4_dffs[140], DB74_holdff, VCC);


--DB84_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|match_out
--operation mode is normal

DB84_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[47], DB84L3, S4_dffs[143], DB84_holdff, VCC);


--DB94_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|match_out
--operation mode is normal

DB94_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[48], DB94L3, S4_dffs[146], DB94_holdff, VCC);


--DB05_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|match_out
--operation mode is normal

DB05_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[49], DB05L3, S4_dffs[149], DB05_holdff, VCC);


--AB1L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1457
--operation mode is normal

AB1L02 = AMPP_FUNCTION(DB74_match_out, DB84_match_out, DB94_match_out, DB05_match_out);


--DB15_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|match_out
--operation mode is normal

DB15_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[50], DB15L3, S4_dffs[152], DB15_holdff, VCC);


--DB25_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|match_out
--operation mode is normal

DB25_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[51], DB25L3, S4_dffs[155], DB25_holdff, VCC);


--DB35_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|match_out
--operation mode is normal

DB35_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[52], DB35L3, S4_dffs[158], DB35_holdff, VCC);


--DB45_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|match_out
--operation mode is normal

DB45_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[53], DB45L3, S4_dffs[161], DB45_holdff, VCC);


--AB1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1458
--operation mode is normal

AB1L12 = AMPP_FUNCTION(DB15_match_out, DB25_match_out, DB35_match_out, DB45_match_out);


--DB55_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|match_out
--operation mode is normal

DB55_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[54], DB55L3, S4_dffs[164], DB55_holdff, VCC);


--DB65_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|match_out
--operation mode is normal

DB65_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[55], DB65L3, S4_dffs[167], DB65_holdff, VCC);


--DB75_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|match_out
--operation mode is normal

DB75_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[56], DB75L3, S4_dffs[170], DB75_holdff, VCC);


--DB85_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|match_out
--operation mode is normal

DB85_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[57], DB85L3, S4_dffs[173], DB85_holdff, VCC);


--AB1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1459
--operation mode is normal

AB1L22 = AMPP_FUNCTION(DB55_match_out, DB65_match_out, DB75_match_out, DB85_match_out);


--DB95_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|match_out
--operation mode is normal

DB95_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[58], DB95L3, S4_dffs[176], DB95_holdff, VCC);


--DB06_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|match_out
--operation mode is normal

DB06_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[59], DB06L3, S4_dffs[179], DB06_holdff, VCC);


--DB16_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|match_out
--operation mode is normal

DB16_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[60], DB16L3, S4_dffs[182], DB16_holdff, VCC);


--DB26_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|match_out
--operation mode is normal

DB26_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[61], DB26L3, S4_dffs[185], DB26_holdff, VCC);


--AB1L32 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1460
--operation mode is normal

AB1L32 = AMPP_FUNCTION(DB95_match_out, DB06_match_out, DB16_match_out, DB26_match_out);


--AB1L42 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1461
--operation mode is normal

AB1L42 = AMPP_FUNCTION(AB1L02, AB1L12, AB1L22, AB1L32);


--AB1L52 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1462
--operation mode is normal

AB1L52 = AMPP_FUNCTION(AB1L9, AB1L41, AB1L91, AB1L42);


--DB36_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|match_out
--operation mode is normal

DB36_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[62], DB36L3, S4_dffs[188], DB36_holdff, VCC);


--DB46_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|match_out
--operation mode is normal

DB46_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[63], DB46L3, S4_dffs[191], DB46_holdff, VCC);


--DB56_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|match_out
--operation mode is normal

DB56_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[64], DB56L3, S4_dffs[194], DB56_holdff, VCC);


--DB66_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|match_out
--operation mode is normal

DB66_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[65], DB66L3, S4_dffs[197], DB66_holdff, VCC);


--AB1L62 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1463
--operation mode is normal

AB1L62 = AMPP_FUNCTION(DB36_match_out, DB46_match_out, DB56_match_out, DB66_match_out);


--DB76_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|match_out
--operation mode is normal

DB76_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[66], DB76L3, S4_dffs[200], DB76_holdff, VCC);


--DB86_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|match_out
--operation mode is normal

DB86_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[67], DB86L3, S4_dffs[203], DB86_holdff, VCC);


--DB96_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|match_out
--operation mode is normal

DB96_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[68], DB96L3, S4_dffs[206], DB96_holdff, VCC);


--DB07_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|match_out
--operation mode is normal

DB07_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[69], DB07L3, S4_dffs[209], DB07_holdff, VCC);


--AB1L72 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1464
--operation mode is normal

AB1L72 = AMPP_FUNCTION(DB76_match_out, DB86_match_out, DB96_match_out, DB07_match_out);


--DB17_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|match_out
--operation mode is normal

DB17_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[70], DB17L3, S4_dffs[212], DB17_holdff, VCC);


--DB27_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|match_out
--operation mode is normal

DB27_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[71], DB27L3, S4_dffs[215], DB27_holdff, VCC);


--DB37_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|match_out
--operation mode is normal

DB37_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[72], DB37L3, S4_dffs[218], DB37_holdff, VCC);


--DB47_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|match_out
--operation mode is normal

DB47_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[73], DB47L3, S4_dffs[221], DB47_holdff, VCC);


--AB1L82 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1465
--operation mode is normal

AB1L82 = AMPP_FUNCTION(DB17_match_out, DB27_match_out, DB37_match_out, DB47_match_out);


--DB57_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|match_out
--operation mode is normal

DB57_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[74], DB57L3, S4_dffs[224], DB57_holdff, VCC);


--DB67_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|match_out
--operation mode is normal

DB67_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[75], DB67L3, S4_dffs[227], DB67_holdff, VCC);


--DB77_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|match_out
--operation mode is normal

DB77_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[76], DB77L3, S4_dffs[230], DB77_holdff, VCC);


--DB87_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|match_out
--operation mode is normal

DB87_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[77], DB87L3, S4_dffs[233], DB87_holdff, VCC);


--AB1L92 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1466
--operation mode is normal

AB1L92 = AMPP_FUNCTION(DB57_match_out, DB67_match_out, DB77_match_out, DB87_match_out);


--AB1L03 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1467
--operation mode is normal

AB1L03 = AMPP_FUNCTION(AB1L62, AB1L72, AB1L82, AB1L92);


--DB28_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|match_out
--operation mode is normal

DB28_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[81], DB28L3, S4_dffs[245], DB28_holdff, VCC);


--DB97_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|match_out
--operation mode is normal

DB97_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[78], DB97L3, S4_dffs[236], DB97_holdff, VCC);


--DB08_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|match_out
--operation mode is normal

DB08_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[79], DB08L3, S4_dffs[239], DB08_holdff, VCC);


--DB18_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|match_out
--operation mode is normal

DB18_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[80], DB18L3, S4_dffs[242], DB18_holdff, VCC);


--DB38_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|match_out
--operation mode is normal

DB38_match_out = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[82], DB38L3, S4_dffs[248], DB38_holdff, VCC);


--AB1L13 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1468
--operation mode is normal

AB1L13 = AMPP_FUNCTION(DB97_match_out, DB08_match_out, DB18_match_out, DB38_match_out);


--AB1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1469
--operation mode is normal

AB1L23 = AMPP_FUNCTION(AB1L03, DB28_match_out, AB1L13);


--AB1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]
--operation mode is normal

AB1_trigger_happened_ff[1] = AMPP_FUNCTION(KC2__clk3, SC1_Q[1], AB1L53);


--S3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]
--operation mode is normal

S3_dffs[2] = AMPP_FUNCTION(!A1L29, S3_dffs[3], !B1_reset_all, P1_trigger_setup_ena);


--AB1L33 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1470
--operation mode is normal

AB1L33 = AMPP_FUNCTION(AB1_trigger_happened_ff[1], AB1_trigger_happened_ff[0], S3_dffs[2]);


--AB1L43 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1471
--operation mode is normal

AB1L43 = AMPP_FUNCTION(AB1L52, AB1L23, AB1L33, S3_dffs[5]);


--CB1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]
--operation mode is normal

CB1_status_out[2] = AMPP_FUNCTION(KC2__clk3, SC1_Q[1], !B1_reset_all);


--BB1_ela_done is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|ela_done
--operation mode is normal

BB1_ela_done = AMPP_FUNCTION(KC2__clk3, SC1_Q[1], EB1_counter_cella10, X1L1, BB1L2, !B1_reset_all);


--SC1_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]
--operation mode is normal

SC1_Q[1] = AMPP_FUNCTION(!A1L29, SC2_Q[1], SC6_Q[1], SC3_Q[0], !K1L3, K1L91);


--K1L33 is sld_hub:sld_hub_inst|rtl~353
--operation mode is normal

K1L33 = AMPP_FUNCTION(BB1_post_trigger_count_enable, BB1_ela_done, Q1_is_buffer_wrapped_once, SC1_Q[1]);


--K1L43 is sld_hub:sld_hub_inst|rtl~354
--operation mode is normal

K1L43 = AMPP_FUNCTION(CB1_status_out[2], K1L33, S3_dffs[5]);


--CB1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]
--operation mode is normal

CB1_status_out[1] = AMPP_FUNCTION(KC2__clk3, CB1L5, !B1_reset_all);


--BB1_buffer_write_enable is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable
--operation mode is normal

BB1_buffer_write_enable = AMPP_FUNCTION(KC2__clk3, BB1L5, !B1_reset_all);


--Q1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50
--operation mode is normal

Q1L2 = AMPP_FUNCTION(CB1_status_out[1], BB1_buffer_write_enable, S3_dffs[5]);


--UC1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]
--operation mode is normal

UC1_state[15] = AMPP_FUNCTION(!A1L29, UC1_state[12], UC1_state[14], VCC, A1L49);


--VC1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[7]
--operation mode is normal

VC1_dffe1a[7] = AMPP_FUNCTION(!A1L29, SC6_Q[3], SC6_Q[2], SC6_Q[1], K1L42, !K1L3, K1L7);


--K1L4 is sld_hub:sld_hub_inst|comb~6
--operation mode is normal

K1L4 = AMPP_FUNCTION(UC1_state[8], K1_OK_TO_UPDATE_IR_Q, SC3_Q[0]);


--UC1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]
--operation mode is normal

UC1_state[11] = AMPP_FUNCTION(!A1L29, UC1_state[11], UC1_state[10], UC1_state[14], VCC, !A1L49);


--UC1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]
--operation mode is normal

UC1_state[9] = AMPP_FUNCTION(!A1L29, UC1_state[2], A1L49, VCC);


--UC1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]
--operation mode is normal

UC1_tms_cnt[2] = AMPP_FUNCTION(!A1L29, UC1_tms_cnt[2], UC1_tms_cnt[1], UC1_tms_cnt[0], VCC, A1L49);


--UC1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]
--operation mode is normal

UC1_tms_cnt[1] = AMPP_FUNCTION(!A1L29, UC1_tms_cnt[1], UC1_tms_cnt[0], VCC, A1L49);


--UC1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]
--operation mode is normal

UC1_tms_cnt[0] = AMPP_FUNCTION(!A1L29, A1L49, UC1_tms_cnt[0], VCC);


--UC1L81 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~203
--operation mode is normal

UC1L81 = AMPP_FUNCTION(UC1_tms_cnt[2], UC1_tms_cnt[1], UC1_tms_cnt[0]);


--UC1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
--operation mode is normal

UC1_state[10] = AMPP_FUNCTION(!A1L29, A1L49, UC1_state[9], VCC);


--MB1_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|cout
--operation mode is normal

MB1_cout = AMPP_FUNCTION(MB1L22);


--CB1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~52
--operation mode is normal

CB1L5 = AMPP_FUNCTION(SC1_Q[1], MB1_cout, Q1_is_buffer_wrapped_once);


--S3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]
--operation mode is normal

S3_dffs[3] = AMPP_FUNCTION(!A1L29, S3_dffs[4], !B1_reset_all, P1_trigger_setup_ena);


--EB1_counter_cella8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella8
--operation mode is arithmetic

EB1_counter_cella8 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella8, !B1_reset_all, BB1_post_trigger_count_enable, EB1L61);

--EB1L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella8~COUT
--operation mode is arithmetic

EB1L81 = AMPP_FUNCTION(EB1_counter_cella8, EB1L61);


--S3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]
--operation mode is normal

S3_dffs[4] = AMPP_FUNCTION(!A1L29, S3_dffs[5], !B1_reset_all, P1_trigger_setup_ena);


--BB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~68
--operation mode is normal

BB1L2 = AMPP_FUNCTION(S3_dffs[3], EB1_counter_cella8, S3_dffs[4], BB1_ela_done);


--EB1_counter_cella10 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella10
--operation mode is normal

EB1_counter_cella10 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella10, !B1_reset_all, BB1_post_trigger_count_enable, EB1L02);


--EB1_counter_cella9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella9
--operation mode is arithmetic

EB1_counter_cella9 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella9, !B1_reset_all, BB1_post_trigger_count_enable, EB1L81);

--EB1L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella9~COUT
--operation mode is arithmetic

EB1L02 = AMPP_FUNCTION(EB1_counter_cella9, EB1L81);


--X1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~100
--operation mode is normal

X1L1 = AMPP_FUNCTION(EB1_counter_cella8, EB1_counter_cella9, S3_dffs[3], S3_dffs[4]);


--BB1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~31
--operation mode is normal

BB1L5 = AMPP_FUNCTION(SC1_Q[1], BB1L2, EB1_counter_cella10, X1L1);


--S3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]
--operation mode is normal

S3_dffs[6] = AMPP_FUNCTION(!A1L29, S3_dffs[7], !B1_reset_all, P1_trigger_setup_ena);


--SC2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]
--operation mode is normal

SC2_Q[0] = AMPP_FUNCTION(!A1L29, SC6_Q[0], !K1L3, K1L8);


--K1L52 is sld_hub:sld_hub_inst|jtag_debug_mode~171
--operation mode is normal

K1L52 = AMPP_FUNCTION(A1L49, UC1_state[12], UC1_state[2]);


--VC1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_bje:auto_generated|dffe1a[1]
--operation mode is normal

VC1_dffe1a[1] = AMPP_FUNCTION(!A1L29, SC6_Q[1], K1L42, SC6_Q[3], SC6_Q[2], !K1L3, K1L7);


--K1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~27
--operation mode is normal

K1L1 = AMPP_FUNCTION(VC1_dffe1a[2], VC1_dffe1a[1]);


--K1L2 is sld_hub:sld_hub_inst|BROADCAST_ENA~28
--operation mode is normal

K1L2 = AMPP_FUNCTION(UC1_state[8], SC5_Q[0], K1_OK_TO_UPDATE_IR_Q, K1L1);


--K1L8 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0
--operation mode is normal

K1L8 = AMPP_FUNCTION(SC4_Q[0], K1_OK_TO_UPDATE_IR_Q, UC1_state[5]);


--SC6_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]
--operation mode is normal

SC6_Q[6] = AMPP_FUNCTION(!A1L29, UC1_state[4], SC6_Q[7], !K1L3, K1L53);


--N1L42 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1]~140
--operation mode is normal

N1L42 = AMPP_FUNCTION(UC1_state[3], N1_word_counter[0], B1L023, UC1_state[4]);


--N1L81 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|reduce_nor~19
--operation mode is normal

N1L81 = AMPP_FUNCTION(N1_word_counter[1], N1_word_counter[0], N1_word_counter[2], N1_word_counter[3]);


--N1L22 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~23
--operation mode is normal

N1L22 = AMPP_FUNCTION(UC1_state[3], B1L023, N1L81, UC1_state[4]);


--N1L62 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[2]~141
--operation mode is normal

N1L62 = AMPP_FUNCTION(N1_word_counter[1], N1L42);


--N1L12 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~6
--operation mode is normal

N1L12 = AMPP_FUNCTION(UC1_state[3], B1L023, UC1_state[4]);


--N1L8 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~384
--operation mode is normal

N1L8 = AMPP_FUNCTION(N1_word_counter[1], A1L562Q, N1_word_counter[0], A1L162Q);


--N1L9 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~385
--operation mode is normal

N1L9 = AMPP_FUNCTION(A1L962Q, N1_word_counter[1], N1L8, A1L372Q);


--N1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]
--operation mode is normal

N1_WORD_SR[2] = AMPP_FUNCTION(!A1L29, N1L73, N1L53, N1L11, N1_word_counter[2], !N1_clear_signal, B1L813);


--N1L63 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~151
--operation mode is normal

N1L63 = AMPP_FUNCTION(UC1_state[4], N1L33, N1L9, N1_WORD_SR[2]);


--N1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~382
--operation mode is normal

N1L6 = AMPP_FUNCTION(N1_word_counter[0], A1L352Q, N1_word_counter[1], A1L542Q);


--N1L7 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~383
--operation mode is normal

N1L7 = AMPP_FUNCTION(A1L942Q, N1_word_counter[0], N1L6, A1L752Q);


--S1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]
--operation mode is normal

S1_dffs[2] = AMPP_FUNCTION(!A1L29, S1_dffs[3], MB1_safe_q[1], UC1_state[4], B1L023, !B1_reset_all);


--MB1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[0]
--operation mode is arithmetic

MB1_safe_q[0] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[0], !B1_reset_all, P1L2);

--MB1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

MB1L2 = AMPP_FUNCTION(MB1_safe_q[0]);


--UC1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]
--operation mode is normal

UC1_state[6] = AMPP_FUNCTION(!A1L29, UC1_state[5], UC1_state[6], VCC, !A1L49);


--LB69_dffs[0] is memory_simple:inst4|adc:inst1|dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB69_dffs[0]_lut_out = QB1_inst22;
LB69_dffs[0] = DFFEAS(LB69_dffs[0]_lut_out, KC2__clk1, VCC, , , , , , );


--LB83_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB83_dffs[0]_lut_out = LB73_dffs[0];
LB83_dffs[0] = DFFEAS(LB83_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB75_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB75_dffs[0]_lut_out = LB65_dffs[0];
LB75_dffs[0] = DFFEAS(LB75_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB67_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB67_dffs[0]_lut_out = LB57_dffs[0];
LB67_dffs[0] = DFFEAS(LB67_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB59_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst27|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB59_dffs[0]_lut_out = LB49_dffs[0];
LB59_dffs[0] = DFFEAS(LB59_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB73_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst26|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB73_dffs[0]_lut_out = LB63_dffs[0];
LB73_dffs[0] = DFFEAS(LB73_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB65_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst26|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB65_dffs[0]_lut_out = LB55_dffs[0];
LB65_dffs[0] = DFFEAS(LB65_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB57_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst26|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB57_dffs[0]_lut_out = LB47_dffs[0];
LB57_dffs[0] = DFFEAS(LB57_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB49_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst26|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB49_dffs[0]_lut_out = LB39_dffs[0];
LB49_dffs[0] = DFFEAS(LB49_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB63_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst25|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB63_dffs[0]_lut_out = LB53_dffs[0];
LB63_dffs[0] = DFFEAS(LB63_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB55_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst25|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB55_dffs[0]_lut_out = LB45_dffs[0];
LB55_dffs[0] = DFFEAS(LB55_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB47_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst25|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB47_dffs[0]_lut_out = LB37_dffs[0];
LB47_dffs[0] = DFFEAS(LB47_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB39_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst25|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB39_dffs[0]_lut_out = LB29_dffs[0];
LB39_dffs[0] = DFFEAS(LB39_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB53_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst24|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB53_dffs[0]_lut_out = LB43_dffs[0];
LB53_dffs[0] = DFFEAS(LB53_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB45_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst24|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB45_dffs[0]_lut_out = LB35_dffs[0];
LB45_dffs[0] = DFFEAS(LB45_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB37_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst24|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB37_dffs[0]_lut_out = LB27_dffs[0];
LB37_dffs[0] = DFFEAS(LB37_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB29_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst24|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB29_dffs[0]_lut_out = LB19_dffs[0];
LB29_dffs[0] = DFFEAS(LB29_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB43_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB43_dffs[0]_lut_out = LB33_dffs[0];
LB43_dffs[0] = DFFEAS(LB43_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB35_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB35_dffs[0]_lut_out = LB25_dffs[0];
LB35_dffs[0] = DFFEAS(LB35_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB27_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB27_dffs[0]_lut_out = LB17_dffs[0];
LB27_dffs[0] = DFFEAS(LB27_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB19_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst23|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB19_dffs[0]_lut_out = LB09_dffs[0];
LB19_dffs[0] = DFFEAS(LB19_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB33_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst22|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB33_dffs[0]_lut_out = LB23_dffs[0];
LB33_dffs[0] = DFFEAS(LB33_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB25_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst22|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB25_dffs[0]_lut_out = LB15_dffs[0];
LB25_dffs[0] = DFFEAS(LB25_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB17_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst22|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB17_dffs[0]_lut_out = LB07_dffs[0];
LB17_dffs[0] = DFFEAS(LB17_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB09_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst22|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB09_dffs[0]_lut_out = LB98_dffs[0];
LB09_dffs[0] = DFFEAS(LB09_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB23_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst21|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB23_dffs[0]_lut_out = LB13_dffs[0];
LB23_dffs[0] = DFFEAS(LB23_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB15_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst21|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB15_dffs[0]_lut_out = LB05_dffs[0];
LB15_dffs[0] = DFFEAS(LB15_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB07_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst21|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB07_dffs[0]_lut_out = LB96_dffs[0];
LB07_dffs[0] = DFFEAS(LB07_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB98_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst21|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB98_dffs[0]_lut_out = LB88_dffs[0];
LB98_dffs[0] = DFFEAS(LB98_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB13_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB13_dffs[0]_lut_out = LB03_dffs[0];
LB13_dffs[0] = DFFEAS(LB13_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB05_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB05_dffs[0]_lut_out = LB94_dffs[0];
LB05_dffs[0] = DFFEAS(LB05_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB96_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB96_dffs[0]_lut_out = LB86_dffs[0];
LB96_dffs[0] = DFFEAS(LB96_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB88_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst20|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB88_dffs[0]_lut_out = LB78_dffs[0];
LB88_dffs[0] = DFFEAS(LB88_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB03_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB03_dffs[0]_lut_out = LB72_dffs[0];
LB03_dffs[0] = DFFEAS(LB03_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB94_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB94_dffs[0]_lut_out = LB64_dffs[0];
LB94_dffs[0] = DFFEAS(LB94_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB86_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB86_dffs[0]_lut_out = LB56_dffs[0];
LB86_dffs[0] = DFFEAS(LB86_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB78_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst19|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB78_dffs[0]_lut_out = LB48_dffs[0];
LB78_dffs[0] = DFFEAS(LB78_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB72_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst15|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB72_dffs[0]_lut_out = LB62_dffs[0];
LB72_dffs[0] = DFFEAS(LB72_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB64_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst15|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB64_dffs[0]_lut_out = LB54_dffs[0];
LB64_dffs[0] = DFFEAS(LB64_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB56_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst15|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB56_dffs[0]_lut_out = LB46_dffs[0];
LB56_dffs[0] = DFFEAS(LB56_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB48_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst15|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB48_dffs[0]_lut_out = LB38_dffs[0];
LB48_dffs[0] = DFFEAS(LB48_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB62_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst14|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB62_dffs[0]_lut_out = LB92_dffs[0];
LB62_dffs[0] = DFFEAS(LB62_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB54_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst14|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB54_dffs[0]_lut_out = LB84_dffs[0];
LB54_dffs[0] = DFFEAS(LB54_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB46_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst14|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB46_dffs[0]_lut_out = LB76_dffs[0];
LB46_dffs[0] = DFFEAS(LB46_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB38_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst14|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB38_dffs[0]_lut_out = LB68_dffs[0];
LB38_dffs[0] = DFFEAS(LB38_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB92_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB92_dffs[0]_lut_out = LB52_dffs[0];
LB92_dffs[0] = DFFEAS(LB92_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB84_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB84_dffs[0]_lut_out = LB44_dffs[0];
LB84_dffs[0] = DFFEAS(LB84_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB76_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB76_dffs[0]_lut_out = LB36_dffs[0];
LB76_dffs[0] = DFFEAS(LB76_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB68_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB68_dffs[0]_lut_out = LB28_dffs[0];
LB68_dffs[0] = DFFEAS(LB68_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB52_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst12|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB52_dffs[0]_lut_out = LB42_dffs[0];
LB52_dffs[0] = DFFEAS(LB52_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB44_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst12|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB44_dffs[0]_lut_out = LB34_dffs[0];
LB44_dffs[0] = DFFEAS(LB44_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB36_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst12|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB36_dffs[0]_lut_out = LB26_dffs[0];
LB36_dffs[0] = DFFEAS(LB36_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB28_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst12|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB28_dffs[0]_lut_out = LB18_dffs[0];
LB28_dffs[0] = DFFEAS(LB28_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB42_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst11|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB42_dffs[0]_lut_out = LB32_dffs[0];
LB42_dffs[0] = DFFEAS(LB42_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB34_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst11|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB34_dffs[0]_lut_out = LB24_dffs[0];
LB34_dffs[0] = DFFEAS(LB34_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB26_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst11|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB26_dffs[0]_lut_out = LB16_dffs[0];
LB26_dffs[0] = DFFEAS(LB26_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB18_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst11|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB18_dffs[0]_lut_out = LB08_dffs[0];
LB18_dffs[0] = DFFEAS(LB18_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB32_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst10|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB32_dffs[0]_lut_out = LB82_dffs[0];
LB32_dffs[0] = DFFEAS(LB32_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB24_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst10|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB24_dffs[0]_lut_out = LB74_dffs[0];
LB24_dffs[0] = DFFEAS(LB24_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB16_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst10|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB16_dffs[0]_lut_out = LB66_dffs[0];
LB16_dffs[0] = DFFEAS(LB16_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB08_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst10|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB08_dffs[0]_lut_out = LB58_dffs[0];
LB08_dffs[0] = DFFEAS(LB08_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB82_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB82_dffs[0]_lut_out = LB22_dffs[0];
LB82_dffs[0] = DFFEAS(LB82_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB74_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB74_dffs[0]_lut_out = LB14_dffs[0];
LB74_dffs[0] = DFFEAS(LB74_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB66_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB66_dffs[0]_lut_out = LB06_dffs[0];
LB66_dffs[0] = DFFEAS(LB66_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB58_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB58_dffs[0]_lut_out = LB97_dffs[0];
LB58_dffs[0] = DFFEAS(LB58_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB22_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB22_dffs[0]_lut_out = LB12_dffs[0];
LB22_dffs[0] = DFFEAS(LB22_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB14_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB14_dffs[0]_lut_out = LB04_dffs[0];
LB14_dffs[0] = DFFEAS(LB14_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB06_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB06_dffs[0]_lut_out = LB95_dffs[0];
LB06_dffs[0] = DFFEAS(LB06_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB97_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst9|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB97_dffs[0]_lut_out = LB87_dffs[0];
LB97_dffs[0] = DFFEAS(LB97_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB12_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst|dff1:inst8|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB12_dffs[0]_lut_out = SDOUT[4];
LB12_dffs[0] = DFFEAS(LB12_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB04_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst1|dff1:inst8|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB04_dffs[0]_lut_out = SDOUT[5];
LB04_dffs[0] = DFFEAS(LB04_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB95_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst2|dff1:inst8|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB95_dffs[0]_lut_out = SDOUT[6];
LB95_dffs[0] = DFFEAS(LB95_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--LB87_dffs[0] is memory_simple:inst4|adc:inst1|serdes18:inst3|dff1:inst8|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

LB87_dffs[0]_lut_out = SDOUT[7];
LB87_dffs[0] = DFFEAS(LB87_dffs[0]_lut_out, JC2L1, VCC, , , , , , );


--H1_del2 is tapdel10:inst13|del2
--operation mode is normal

H1_del2_lut_out = H1_del1;
H1_del2 = DFFEAS(H1_del2_lut_out, KC2__clk0, VCC, , , , , , );


--NB1_safe_q[18] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[18]
--operation mode is arithmetic

NB1_safe_q[18]_carry_eqn = NB1L63;
NB1_safe_q[18]_lut_out = NB1_safe_q[18] $ (!NB1_safe_q[18]_carry_eqn);
NB1_safe_q[18] = DFFEAS(NB1_safe_q[18]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L83 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella18~COUT
--operation mode is arithmetic

NB1L83 = CARRY(NB1_safe_q[18] & !NB1L63);


--N2_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
--operation mode is normal

N2_WORD_SR[3] = AMPP_FUNCTION(!A1L29, N2L01, A1L88, !N1_clear_signal, UC1_state[4], K1L5);


--DB58_match_out is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|match_out
--operation mode is normal

DB58_match_out = AMPP_FUNCTION(KC2__clk3, B1_trigger_in_reg, DB58L3, S3_dffs[19], DB58_holdff, VCC);


--AB1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|process0~19
--operation mode is normal

AB1L1 = AMPP_FUNCTION(Q1_is_buffer_wrapped_once, S3_dffs[5], AB1_trigger_happened_ff[0]);


--S4_dffs[249] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249]
--operation mode is normal

S4_dffs[249] = AMPP_FUNCTION(!A1L29, S4_dffs[250], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[250] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250]
--operation mode is normal

S4_dffs[250] = AMPP_FUNCTION(!A1L29, S4_dffs[251], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[83] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]
--operation mode is normal

B1_acq_trigger_in_reg[83] = AMPP_FUNCTION(KC2__clk3, A1L242Q, VCC);


--DB48_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff
--operation mode is normal

DB48_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[83], VCC);


--S4_dffs[251] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251]
--operation mode is normal

S4_dffs[251] = AMPP_FUNCTION(!A1L29, altera_internal_jtag, !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]
--operation mode is normal

S4_dffs[0] = AMPP_FUNCTION(!A1L29, S4_dffs[1], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]
--operation mode is normal

S4_dffs[1] = AMPP_FUNCTION(!A1L29, S4_dffs[2], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]
--operation mode is normal

B1_acq_trigger_in_reg[0] = AMPP_FUNCTION(KC2__clk3, BUSY[5], VCC);


--DB1_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
--operation mode is normal

DB1_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[0], VCC);


--S4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]
--operation mode is normal

S4_dffs[2] = AMPP_FUNCTION(!A1L29, S4_dffs[3], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]
--operation mode is normal

S4_dffs[3] = AMPP_FUNCTION(!A1L29, S4_dffs[4], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]
--operation mode is normal

S4_dffs[4] = AMPP_FUNCTION(!A1L29, S4_dffs[5], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]
--operation mode is normal

B1_acq_trigger_in_reg[1] = AMPP_FUNCTION(KC2__clk3, F1_inst29, VCC);


--DB2_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff
--operation mode is normal

DB2_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[1], VCC);


--S4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]
--operation mode is normal

S4_dffs[5] = AMPP_FUNCTION(!A1L29, S4_dffs[6], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]
--operation mode is normal

S4_dffs[6] = AMPP_FUNCTION(!A1L29, S4_dffs[7], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]
--operation mode is normal

S4_dffs[7] = AMPP_FUNCTION(!A1L29, S4_dffs[8], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]
--operation mode is normal

B1_acq_trigger_in_reg[2] = AMPP_FUNCTION(KC2__clk3, RDERR[5], VCC);


--DB3_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff
--operation mode is normal

DB3_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[2], VCC);


--S4_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]
--operation mode is normal

S4_dffs[8] = AMPP_FUNCTION(!A1L29, S4_dffs[9], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]
--operation mode is normal

S4_dffs[9] = AMPP_FUNCTION(!A1L29, S4_dffs[10], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]
--operation mode is normal

S4_dffs[10] = AMPP_FUNCTION(!A1L29, S4_dffs[11], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]
--operation mode is normal

B1_acq_trigger_in_reg[3] = AMPP_FUNCTION(KC2__clk3, JC1L1, VCC);


--DB4_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff
--operation mode is normal

DB4_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[3], VCC);


--S4_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]
--operation mode is normal

S4_dffs[11] = AMPP_FUNCTION(!A1L29, S4_dffs[12], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]
--operation mode is normal

S4_dffs[12] = AMPP_FUNCTION(!A1L29, S4_dffs[13], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]
--operation mode is normal

S4_dffs[13] = AMPP_FUNCTION(!A1L29, S4_dffs[14], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]
--operation mode is normal

B1_acq_trigger_in_reg[4] = AMPP_FUNCTION(KC2__clk3, SDOUT[4], VCC);


--DB5_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff
--operation mode is normal

DB5_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[4], VCC);


--S4_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]
--operation mode is normal

S4_dffs[14] = AMPP_FUNCTION(!A1L29, S4_dffs[15], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]
--operation mode is normal

S4_dffs[15] = AMPP_FUNCTION(!A1L29, S4_dffs[16], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]
--operation mode is normal

S4_dffs[16] = AMPP_FUNCTION(!A1L29, S4_dffs[17], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]
--operation mode is normal

B1_acq_trigger_in_reg[5] = AMPP_FUNCTION(KC2__clk3, SDOUT[5], VCC);


--DB6_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff
--operation mode is normal

DB6_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[5], VCC);


--S4_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]
--operation mode is normal

S4_dffs[17] = AMPP_FUNCTION(!A1L29, S4_dffs[18], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]
--operation mode is normal

S4_dffs[18] = AMPP_FUNCTION(!A1L29, S4_dffs[19], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]
--operation mode is normal

S4_dffs[19] = AMPP_FUNCTION(!A1L29, S4_dffs[20], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]
--operation mode is normal

B1_acq_trigger_in_reg[6] = AMPP_FUNCTION(KC2__clk3, SDOUT[6], VCC);


--DB7_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff
--operation mode is normal

DB7_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[6], VCC);


--S4_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]
--operation mode is normal

S4_dffs[20] = AMPP_FUNCTION(!A1L29, S4_dffs[21], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]
--operation mode is normal

S4_dffs[21] = AMPP_FUNCTION(!A1L29, S4_dffs[22], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[22] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]
--operation mode is normal

S4_dffs[22] = AMPP_FUNCTION(!A1L29, S4_dffs[23], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]
--operation mode is normal

B1_acq_trigger_in_reg[7] = AMPP_FUNCTION(KC2__clk3, SDOUT[7], VCC);


--DB8_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff
--operation mode is normal

DB8_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[7], VCC);


--S4_dffs[23] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]
--operation mode is normal

S4_dffs[23] = AMPP_FUNCTION(!A1L29, S4_dffs[24], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[24] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]
--operation mode is normal

S4_dffs[24] = AMPP_FUNCTION(!A1L29, S4_dffs[25], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[25] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]
--operation mode is normal

S4_dffs[25] = AMPP_FUNCTION(!A1L29, S4_dffs[26], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]
--operation mode is normal

B1_acq_trigger_in_reg[8] = AMPP_FUNCTION(KC2__clk3, QB1_inst22, VCC);


--DB9_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff
--operation mode is normal

DB9_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[8], VCC);


--S4_dffs[26] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]
--operation mode is normal

S4_dffs[26] = AMPP_FUNCTION(!A1L29, S4_dffs[27], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[27] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]
--operation mode is normal

S4_dffs[27] = AMPP_FUNCTION(!A1L29, S4_dffs[28], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[28] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]
--operation mode is normal

S4_dffs[28] = AMPP_FUNCTION(!A1L29, S4_dffs[29], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]
--operation mode is normal

B1_acq_trigger_in_reg[9] = AMPP_FUNCTION(KC2__clk3, NB1_safe_q[23], VCC);


--DB01_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff
--operation mode is normal

DB01_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[9], VCC);


--S4_dffs[29] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]
--operation mode is normal

S4_dffs[29] = AMPP_FUNCTION(!A1L29, S4_dffs[30], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[30] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]
--operation mode is normal

S4_dffs[30] = AMPP_FUNCTION(!A1L29, S4_dffs[31], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[31] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]
--operation mode is normal

S4_dffs[31] = AMPP_FUNCTION(!A1L29, S4_dffs[32], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]
--operation mode is normal

B1_acq_trigger_in_reg[10] = AMPP_FUNCTION(KC2__clk3, D1_testmodereg, VCC);


--DB11_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff
--operation mode is normal

DB11_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[10], VCC);


--S4_dffs[32] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]
--operation mode is normal

S4_dffs[32] = AMPP_FUNCTION(!A1L29, S4_dffs[33], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[33] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]
--operation mode is normal

S4_dffs[33] = AMPP_FUNCTION(!A1L29, S4_dffs[34], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[34] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]
--operation mode is normal

S4_dffs[34] = AMPP_FUNCTION(!A1L29, S4_dffs[35], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]
--operation mode is normal

B1_acq_trigger_in_reg[11] = AMPP_FUNCTION(KC2__clk3, E1L3, VCC);


--DB21_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff
--operation mode is normal

DB21_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[11], VCC);


--S4_dffs[35] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]
--operation mode is normal

S4_dffs[35] = AMPP_FUNCTION(!A1L29, S4_dffs[36], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[36] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]
--operation mode is normal

S4_dffs[36] = AMPP_FUNCTION(!A1L29, S4_dffs[37], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[37] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]
--operation mode is normal

S4_dffs[37] = AMPP_FUNCTION(!A1L29, S4_dffs[38], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[12] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]
--operation mode is normal

B1_acq_trigger_in_reg[12] = AMPP_FUNCTION(KC2__clk3, A1L171Q, VCC);


--DB31_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff
--operation mode is normal

DB31_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[12], VCC);


--S4_dffs[38] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]
--operation mode is normal

S4_dffs[38] = AMPP_FUNCTION(!A1L29, S4_dffs[39], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[39] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]
--operation mode is normal

S4_dffs[39] = AMPP_FUNCTION(!A1L29, S4_dffs[40], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[40] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]
--operation mode is normal

S4_dffs[40] = AMPP_FUNCTION(!A1L29, S4_dffs[41], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[13] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]
--operation mode is normal

B1_acq_trigger_in_reg[13] = AMPP_FUNCTION(KC2__clk3, A1L271Q, VCC);


--DB41_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff
--operation mode is normal

DB41_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[13], VCC);


--S4_dffs[41] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]
--operation mode is normal

S4_dffs[41] = AMPP_FUNCTION(!A1L29, S4_dffs[42], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[42] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]
--operation mode is normal

S4_dffs[42] = AMPP_FUNCTION(!A1L29, S4_dffs[43], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[43] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]
--operation mode is normal

S4_dffs[43] = AMPP_FUNCTION(!A1L29, S4_dffs[44], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]
--operation mode is normal

B1_acq_trigger_in_reg[14] = AMPP_FUNCTION(KC2__clk3, A1L371Q, VCC);


--DB51_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff
--operation mode is normal

DB51_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[14], VCC);


--S4_dffs[44] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]
--operation mode is normal

S4_dffs[44] = AMPP_FUNCTION(!A1L29, S4_dffs[45], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[45] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]
--operation mode is normal

S4_dffs[45] = AMPP_FUNCTION(!A1L29, S4_dffs[46], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[46] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]
--operation mode is normal

S4_dffs[46] = AMPP_FUNCTION(!A1L29, S4_dffs[47], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]
--operation mode is normal

B1_acq_trigger_in_reg[15] = AMPP_FUNCTION(KC2__clk3, A1L471Q, VCC);


--DB61_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff
--operation mode is normal

DB61_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[15], VCC);


--S4_dffs[47] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]
--operation mode is normal

S4_dffs[47] = AMPP_FUNCTION(!A1L29, S4_dffs[48], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[48] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]
--operation mode is normal

S4_dffs[48] = AMPP_FUNCTION(!A1L29, S4_dffs[49], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[49] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]
--operation mode is normal

S4_dffs[49] = AMPP_FUNCTION(!A1L29, S4_dffs[50], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]
--operation mode is normal

B1_acq_trigger_in_reg[16] = AMPP_FUNCTION(KC2__clk3, A1L571Q, VCC);


--DB71_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff
--operation mode is normal

DB71_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[16], VCC);


--S4_dffs[50] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]
--operation mode is normal

S4_dffs[50] = AMPP_FUNCTION(!A1L29, S4_dffs[51], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[51] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]
--operation mode is normal

S4_dffs[51] = AMPP_FUNCTION(!A1L29, S4_dffs[52], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[52] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]
--operation mode is normal

S4_dffs[52] = AMPP_FUNCTION(!A1L29, S4_dffs[53], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]
--operation mode is normal

B1_acq_trigger_in_reg[17] = AMPP_FUNCTION(KC2__clk3, A1L671Q, VCC);


--DB81_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff
--operation mode is normal

DB81_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[17], VCC);


--S4_dffs[53] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]
--operation mode is normal

S4_dffs[53] = AMPP_FUNCTION(!A1L29, S4_dffs[54], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[54] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]
--operation mode is normal

S4_dffs[54] = AMPP_FUNCTION(!A1L29, S4_dffs[55], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[55] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]
--operation mode is normal

S4_dffs[55] = AMPP_FUNCTION(!A1L29, S4_dffs[56], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]
--operation mode is normal

B1_acq_trigger_in_reg[18] = AMPP_FUNCTION(KC2__clk3, A1L771Q, VCC);


--DB91_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff
--operation mode is normal

DB91_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[18], VCC);


--S4_dffs[56] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]
--operation mode is normal

S4_dffs[56] = AMPP_FUNCTION(!A1L29, S4_dffs[57], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[57] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]
--operation mode is normal

S4_dffs[57] = AMPP_FUNCTION(!A1L29, S4_dffs[58], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[58] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]
--operation mode is normal

S4_dffs[58] = AMPP_FUNCTION(!A1L29, S4_dffs[59], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]
--operation mode is normal

B1_acq_trigger_in_reg[19] = AMPP_FUNCTION(KC2__clk3, A1L871Q, VCC);


--DB02_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff
--operation mode is normal

DB02_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[19], VCC);


--S4_dffs[59] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]
--operation mode is normal

S4_dffs[59] = AMPP_FUNCTION(!A1L29, S4_dffs[60], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[60] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]
--operation mode is normal

S4_dffs[60] = AMPP_FUNCTION(!A1L29, S4_dffs[61], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[61] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]
--operation mode is normal

S4_dffs[61] = AMPP_FUNCTION(!A1L29, S4_dffs[62], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]
--operation mode is normal

B1_acq_trigger_in_reg[20] = AMPP_FUNCTION(KC2__clk3, A1L971Q, VCC);


--DB12_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff
--operation mode is normal

DB12_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[20], VCC);


--S4_dffs[62] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]
--operation mode is normal

S4_dffs[62] = AMPP_FUNCTION(!A1L29, S4_dffs[63], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[63] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]
--operation mode is normal

S4_dffs[63] = AMPP_FUNCTION(!A1L29, S4_dffs[64], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[64] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]
--operation mode is normal

S4_dffs[64] = AMPP_FUNCTION(!A1L29, S4_dffs[65], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]
--operation mode is normal

B1_acq_trigger_in_reg[21] = AMPP_FUNCTION(KC2__clk3, A1L081Q, VCC);


--DB22_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff
--operation mode is normal

DB22_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[21], VCC);


--S4_dffs[65] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]
--operation mode is normal

S4_dffs[65] = AMPP_FUNCTION(!A1L29, S4_dffs[66], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[66] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]
--operation mode is normal

S4_dffs[66] = AMPP_FUNCTION(!A1L29, S4_dffs[67], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[67] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]
--operation mode is normal

S4_dffs[67] = AMPP_FUNCTION(!A1L29, S4_dffs[68], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]
--operation mode is normal

B1_acq_trigger_in_reg[22] = AMPP_FUNCTION(KC2__clk3, A1L181Q, VCC);


--DB32_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff
--operation mode is normal

DB32_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[22], VCC);


--S4_dffs[68] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]
--operation mode is normal

S4_dffs[68] = AMPP_FUNCTION(!A1L29, S4_dffs[69], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[69] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]
--operation mode is normal

S4_dffs[69] = AMPP_FUNCTION(!A1L29, S4_dffs[70], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[70] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]
--operation mode is normal

S4_dffs[70] = AMPP_FUNCTION(!A1L29, S4_dffs[71], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]
--operation mode is normal

B1_acq_trigger_in_reg[23] = AMPP_FUNCTION(KC2__clk3, A1L281Q, VCC);


--DB42_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff
--operation mode is normal

DB42_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[23], VCC);


--S4_dffs[71] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]
--operation mode is normal

S4_dffs[71] = AMPP_FUNCTION(!A1L29, S4_dffs[72], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[72] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]
--operation mode is normal

S4_dffs[72] = AMPP_FUNCTION(!A1L29, S4_dffs[73], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[73] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]
--operation mode is normal

S4_dffs[73] = AMPP_FUNCTION(!A1L29, S4_dffs[74], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]
--operation mode is normal

B1_acq_trigger_in_reg[24] = AMPP_FUNCTION(KC2__clk3, A1L381Q, VCC);


--DB52_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff
--operation mode is normal

DB52_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[24], VCC);


--S4_dffs[74] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]
--operation mode is normal

S4_dffs[74] = AMPP_FUNCTION(!A1L29, S4_dffs[75], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[75] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]
--operation mode is normal

S4_dffs[75] = AMPP_FUNCTION(!A1L29, S4_dffs[76], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[76] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]
--operation mode is normal

S4_dffs[76] = AMPP_FUNCTION(!A1L29, S4_dffs[77], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]
--operation mode is normal

B1_acq_trigger_in_reg[25] = AMPP_FUNCTION(KC2__clk3, A1L481Q, VCC);


--DB62_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff
--operation mode is normal

DB62_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[25], VCC);


--S4_dffs[77] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]
--operation mode is normal

S4_dffs[77] = AMPP_FUNCTION(!A1L29, S4_dffs[78], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[78] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]
--operation mode is normal

S4_dffs[78] = AMPP_FUNCTION(!A1L29, S4_dffs[79], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[79] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]
--operation mode is normal

S4_dffs[79] = AMPP_FUNCTION(!A1L29, S4_dffs[80], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]
--operation mode is normal

B1_acq_trigger_in_reg[26] = AMPP_FUNCTION(KC2__clk3, A1L581Q, VCC);


--DB72_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff
--operation mode is normal

DB72_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[26], VCC);


--S4_dffs[80] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]
--operation mode is normal

S4_dffs[80] = AMPP_FUNCTION(!A1L29, S4_dffs[81], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[81] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]
--operation mode is normal

S4_dffs[81] = AMPP_FUNCTION(!A1L29, S4_dffs[82], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[82] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]
--operation mode is normal

S4_dffs[82] = AMPP_FUNCTION(!A1L29, S4_dffs[83], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]
--operation mode is normal

B1_acq_trigger_in_reg[27] = AMPP_FUNCTION(KC2__clk3, A1L681Q, VCC);


--DB82_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff
--operation mode is normal

DB82_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[27], VCC);


--S4_dffs[83] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]
--operation mode is normal

S4_dffs[83] = AMPP_FUNCTION(!A1L29, S4_dffs[84], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[84] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]
--operation mode is normal

S4_dffs[84] = AMPP_FUNCTION(!A1L29, S4_dffs[85], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[85] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]
--operation mode is normal

S4_dffs[85] = AMPP_FUNCTION(!A1L29, S4_dffs[86], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]
--operation mode is normal

B1_acq_trigger_in_reg[28] = AMPP_FUNCTION(KC2__clk3, A1L781Q, VCC);


--DB92_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff
--operation mode is normal

DB92_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[28], VCC);


--S4_dffs[86] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]
--operation mode is normal

S4_dffs[86] = AMPP_FUNCTION(!A1L29, S4_dffs[87], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[87] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]
--operation mode is normal

S4_dffs[87] = AMPP_FUNCTION(!A1L29, S4_dffs[88], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[88] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]
--operation mode is normal

S4_dffs[88] = AMPP_FUNCTION(!A1L29, S4_dffs[89], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]
--operation mode is normal

B1_acq_trigger_in_reg[29] = AMPP_FUNCTION(KC2__clk3, A1L881Q, VCC);


--DB03_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff
--operation mode is normal

DB03_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[29], VCC);


--S4_dffs[89] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]
--operation mode is normal

S4_dffs[89] = AMPP_FUNCTION(!A1L29, S4_dffs[90], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[90] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]
--operation mode is normal

S4_dffs[90] = AMPP_FUNCTION(!A1L29, S4_dffs[91], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[91] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]
--operation mode is normal

S4_dffs[91] = AMPP_FUNCTION(!A1L29, S4_dffs[92], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]
--operation mode is normal

B1_acq_trigger_in_reg[30] = AMPP_FUNCTION(KC2__clk3, A1L981Q, VCC);


--DB13_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff
--operation mode is normal

DB13_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[30], VCC);


--S4_dffs[92] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]
--operation mode is normal

S4_dffs[92] = AMPP_FUNCTION(!A1L29, S4_dffs[93], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[93] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]
--operation mode is normal

S4_dffs[93] = AMPP_FUNCTION(!A1L29, S4_dffs[94], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[94] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]
--operation mode is normal

S4_dffs[94] = AMPP_FUNCTION(!A1L29, S4_dffs[95], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]
--operation mode is normal

B1_acq_trigger_in_reg[31] = AMPP_FUNCTION(KC2__clk3, A1L091Q, VCC);


--DB23_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff
--operation mode is normal

DB23_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[31], VCC);


--S4_dffs[95] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]
--operation mode is normal

S4_dffs[95] = AMPP_FUNCTION(!A1L29, S4_dffs[96], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[96] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]
--operation mode is normal

S4_dffs[96] = AMPP_FUNCTION(!A1L29, S4_dffs[97], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[97] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]
--operation mode is normal

S4_dffs[97] = AMPP_FUNCTION(!A1L29, S4_dffs[98], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]
--operation mode is normal

B1_acq_trigger_in_reg[32] = AMPP_FUNCTION(KC2__clk3, A1L191Q, VCC);


--DB33_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff
--operation mode is normal

DB33_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[32], VCC);


--S4_dffs[98] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]
--operation mode is normal

S4_dffs[98] = AMPP_FUNCTION(!A1L29, S4_dffs[99], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[99] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]
--operation mode is normal

S4_dffs[99] = AMPP_FUNCTION(!A1L29, S4_dffs[100], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[100] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]
--operation mode is normal

S4_dffs[100] = AMPP_FUNCTION(!A1L29, S4_dffs[101], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]
--operation mode is normal

B1_acq_trigger_in_reg[33] = AMPP_FUNCTION(KC2__clk3, A1L291Q, VCC);


--DB43_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff
--operation mode is normal

DB43_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[33], VCC);


--S4_dffs[101] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]
--operation mode is normal

S4_dffs[101] = AMPP_FUNCTION(!A1L29, S4_dffs[102], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[102] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]
--operation mode is normal

S4_dffs[102] = AMPP_FUNCTION(!A1L29, S4_dffs[103], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[103] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]
--operation mode is normal

S4_dffs[103] = AMPP_FUNCTION(!A1L29, S4_dffs[104], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]
--operation mode is normal

B1_acq_trigger_in_reg[34] = AMPP_FUNCTION(KC2__clk3, A1L391Q, VCC);


--DB53_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff
--operation mode is normal

DB53_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[34], VCC);


--S4_dffs[104] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]
--operation mode is normal

S4_dffs[104] = AMPP_FUNCTION(!A1L29, S4_dffs[105], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[105] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]
--operation mode is normal

S4_dffs[105] = AMPP_FUNCTION(!A1L29, S4_dffs[106], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[106] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]
--operation mode is normal

S4_dffs[106] = AMPP_FUNCTION(!A1L29, S4_dffs[107], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]
--operation mode is normal

B1_acq_trigger_in_reg[35] = AMPP_FUNCTION(KC2__clk3, A1L491Q, VCC);


--DB63_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff
--operation mode is normal

DB63_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[35], VCC);


--S4_dffs[107] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]
--operation mode is normal

S4_dffs[107] = AMPP_FUNCTION(!A1L29, S4_dffs[108], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[108] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]
--operation mode is normal

S4_dffs[108] = AMPP_FUNCTION(!A1L29, S4_dffs[109], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[109] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]
--operation mode is normal

S4_dffs[109] = AMPP_FUNCTION(!A1L29, S4_dffs[110], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]
--operation mode is normal

B1_acq_trigger_in_reg[36] = AMPP_FUNCTION(KC2__clk3, A1L591Q, VCC);


--DB73_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff
--operation mode is normal

DB73_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[36], VCC);


--S4_dffs[110] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]
--operation mode is normal

S4_dffs[110] = AMPP_FUNCTION(!A1L29, S4_dffs[111], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[111] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]
--operation mode is normal

S4_dffs[111] = AMPP_FUNCTION(!A1L29, S4_dffs[112], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[112] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]
--operation mode is normal

S4_dffs[112] = AMPP_FUNCTION(!A1L29, S4_dffs[113], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]
--operation mode is normal

B1_acq_trigger_in_reg[37] = AMPP_FUNCTION(KC2__clk3, A1L691Q, VCC);


--DB83_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff
--operation mode is normal

DB83_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[37], VCC);


--S4_dffs[113] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]
--operation mode is normal

S4_dffs[113] = AMPP_FUNCTION(!A1L29, S4_dffs[114], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[114] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]
--operation mode is normal

S4_dffs[114] = AMPP_FUNCTION(!A1L29, S4_dffs[115], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[115] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]
--operation mode is normal

S4_dffs[115] = AMPP_FUNCTION(!A1L29, S4_dffs[116], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]
--operation mode is normal

B1_acq_trigger_in_reg[38] = AMPP_FUNCTION(KC2__clk3, A1L791Q, VCC);


--DB93_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff
--operation mode is normal

DB93_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[38], VCC);


--S4_dffs[116] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]
--operation mode is normal

S4_dffs[116] = AMPP_FUNCTION(!A1L29, S4_dffs[117], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[117] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]
--operation mode is normal

S4_dffs[117] = AMPP_FUNCTION(!A1L29, S4_dffs[118], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[118] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]
--operation mode is normal

S4_dffs[118] = AMPP_FUNCTION(!A1L29, S4_dffs[119], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]
--operation mode is normal

B1_acq_trigger_in_reg[39] = AMPP_FUNCTION(KC2__clk3, A1L891Q, VCC);


--DB04_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff
--operation mode is normal

DB04_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[39], VCC);


--S4_dffs[119] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]
--operation mode is normal

S4_dffs[119] = AMPP_FUNCTION(!A1L29, S4_dffs[120], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[120] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]
--operation mode is normal

S4_dffs[120] = AMPP_FUNCTION(!A1L29, S4_dffs[121], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[121] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]
--operation mode is normal

S4_dffs[121] = AMPP_FUNCTION(!A1L29, S4_dffs[122], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]
--operation mode is normal

B1_acq_trigger_in_reg[40] = AMPP_FUNCTION(KC2__clk3, A1L991Q, VCC);


--DB14_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff
--operation mode is normal

DB14_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[40], VCC);


--S4_dffs[122] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]
--operation mode is normal

S4_dffs[122] = AMPP_FUNCTION(!A1L29, S4_dffs[123], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[123] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]
--operation mode is normal

S4_dffs[123] = AMPP_FUNCTION(!A1L29, S4_dffs[124], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[124] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]
--operation mode is normal

S4_dffs[124] = AMPP_FUNCTION(!A1L29, S4_dffs[125], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]
--operation mode is normal

B1_acq_trigger_in_reg[41] = AMPP_FUNCTION(KC2__clk3, A1L002Q, VCC);


--DB24_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff
--operation mode is normal

DB24_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[41], VCC);


--S4_dffs[125] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]
--operation mode is normal

S4_dffs[125] = AMPP_FUNCTION(!A1L29, S4_dffs[126], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[126] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]
--operation mode is normal

S4_dffs[126] = AMPP_FUNCTION(!A1L29, S4_dffs[127], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[127] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]
--operation mode is normal

S4_dffs[127] = AMPP_FUNCTION(!A1L29, S4_dffs[128], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]
--operation mode is normal

B1_acq_trigger_in_reg[42] = AMPP_FUNCTION(KC2__clk3, A1L102Q, VCC);


--DB34_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff
--operation mode is normal

DB34_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[42], VCC);


--S4_dffs[128] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]
--operation mode is normal

S4_dffs[128] = AMPP_FUNCTION(!A1L29, S4_dffs[129], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[129] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]
--operation mode is normal

S4_dffs[129] = AMPP_FUNCTION(!A1L29, S4_dffs[130], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[130] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]
--operation mode is normal

S4_dffs[130] = AMPP_FUNCTION(!A1L29, S4_dffs[131], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]
--operation mode is normal

B1_acq_trigger_in_reg[43] = AMPP_FUNCTION(KC2__clk3, A1L202Q, VCC);


--DB44_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff
--operation mode is normal

DB44_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[43], VCC);


--S4_dffs[131] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]
--operation mode is normal

S4_dffs[131] = AMPP_FUNCTION(!A1L29, S4_dffs[132], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[132] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]
--operation mode is normal

S4_dffs[132] = AMPP_FUNCTION(!A1L29, S4_dffs[133], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[133] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]
--operation mode is normal

S4_dffs[133] = AMPP_FUNCTION(!A1L29, S4_dffs[134], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]
--operation mode is normal

B1_acq_trigger_in_reg[44] = AMPP_FUNCTION(KC2__clk3, A1L302Q, VCC);


--DB54_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff
--operation mode is normal

DB54_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[44], VCC);


--S4_dffs[134] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]
--operation mode is normal

S4_dffs[134] = AMPP_FUNCTION(!A1L29, S4_dffs[135], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[135] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]
--operation mode is normal

S4_dffs[135] = AMPP_FUNCTION(!A1L29, S4_dffs[136], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[136] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]
--operation mode is normal

S4_dffs[136] = AMPP_FUNCTION(!A1L29, S4_dffs[137], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]
--operation mode is normal

B1_acq_trigger_in_reg[45] = AMPP_FUNCTION(KC2__clk3, A1L402Q, VCC);


--DB64_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff
--operation mode is normal

DB64_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[45], VCC);


--S4_dffs[137] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]
--operation mode is normal

S4_dffs[137] = AMPP_FUNCTION(!A1L29, S4_dffs[138], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[138] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]
--operation mode is normal

S4_dffs[138] = AMPP_FUNCTION(!A1L29, S4_dffs[139], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[139] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]
--operation mode is normal

S4_dffs[139] = AMPP_FUNCTION(!A1L29, S4_dffs[140], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]
--operation mode is normal

B1_acq_trigger_in_reg[46] = AMPP_FUNCTION(KC2__clk3, A1L502Q, VCC);


--DB74_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff
--operation mode is normal

DB74_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[46], VCC);


--S4_dffs[140] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]
--operation mode is normal

S4_dffs[140] = AMPP_FUNCTION(!A1L29, S4_dffs[141], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[141] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]
--operation mode is normal

S4_dffs[141] = AMPP_FUNCTION(!A1L29, S4_dffs[142], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[142] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]
--operation mode is normal

S4_dffs[142] = AMPP_FUNCTION(!A1L29, S4_dffs[143], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]
--operation mode is normal

B1_acq_trigger_in_reg[47] = AMPP_FUNCTION(KC2__clk3, A1L602Q, VCC);


--DB84_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff
--operation mode is normal

DB84_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[47], VCC);


--S4_dffs[143] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]
--operation mode is normal

S4_dffs[143] = AMPP_FUNCTION(!A1L29, S4_dffs[144], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[144] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]
--operation mode is normal

S4_dffs[144] = AMPP_FUNCTION(!A1L29, S4_dffs[145], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[145] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]
--operation mode is normal

S4_dffs[145] = AMPP_FUNCTION(!A1L29, S4_dffs[146], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]
--operation mode is normal

B1_acq_trigger_in_reg[48] = AMPP_FUNCTION(KC2__clk3, A1L702Q, VCC);


--DB94_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff
--operation mode is normal

DB94_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[48], VCC);


--S4_dffs[146] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]
--operation mode is normal

S4_dffs[146] = AMPP_FUNCTION(!A1L29, S4_dffs[147], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[147] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]
--operation mode is normal

S4_dffs[147] = AMPP_FUNCTION(!A1L29, S4_dffs[148], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[148] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]
--operation mode is normal

S4_dffs[148] = AMPP_FUNCTION(!A1L29, S4_dffs[149], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]
--operation mode is normal

B1_acq_trigger_in_reg[49] = AMPP_FUNCTION(KC2__clk3, A1L802Q, VCC);


--DB05_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff
--operation mode is normal

DB05_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[49], VCC);


--S4_dffs[149] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]
--operation mode is normal

S4_dffs[149] = AMPP_FUNCTION(!A1L29, S4_dffs[150], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[150] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]
--operation mode is normal

S4_dffs[150] = AMPP_FUNCTION(!A1L29, S4_dffs[151], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[151] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]
--operation mode is normal

S4_dffs[151] = AMPP_FUNCTION(!A1L29, S4_dffs[152], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]
--operation mode is normal

B1_acq_trigger_in_reg[50] = AMPP_FUNCTION(KC2__clk3, A1L902Q, VCC);


--DB15_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff
--operation mode is normal

DB15_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[50], VCC);


--S4_dffs[152] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]
--operation mode is normal

S4_dffs[152] = AMPP_FUNCTION(!A1L29, S4_dffs[153], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[153] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]
--operation mode is normal

S4_dffs[153] = AMPP_FUNCTION(!A1L29, S4_dffs[154], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[154] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]
--operation mode is normal

S4_dffs[154] = AMPP_FUNCTION(!A1L29, S4_dffs[155], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]
--operation mode is normal

B1_acq_trigger_in_reg[51] = AMPP_FUNCTION(KC2__clk3, A1L012Q, VCC);


--DB25_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff
--operation mode is normal

DB25_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[51], VCC);


--S4_dffs[155] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]
--operation mode is normal

S4_dffs[155] = AMPP_FUNCTION(!A1L29, S4_dffs[156], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[156] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]
--operation mode is normal

S4_dffs[156] = AMPP_FUNCTION(!A1L29, S4_dffs[157], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[157] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]
--operation mode is normal

S4_dffs[157] = AMPP_FUNCTION(!A1L29, S4_dffs[158], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]
--operation mode is normal

B1_acq_trigger_in_reg[52] = AMPP_FUNCTION(KC2__clk3, A1L112Q, VCC);


--DB35_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff
--operation mode is normal

DB35_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[52], VCC);


--S4_dffs[158] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]
--operation mode is normal

S4_dffs[158] = AMPP_FUNCTION(!A1L29, S4_dffs[159], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[159] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]
--operation mode is normal

S4_dffs[159] = AMPP_FUNCTION(!A1L29, S4_dffs[160], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[160] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]
--operation mode is normal

S4_dffs[160] = AMPP_FUNCTION(!A1L29, S4_dffs[161], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]
--operation mode is normal

B1_acq_trigger_in_reg[53] = AMPP_FUNCTION(KC2__clk3, A1L212Q, VCC);


--DB45_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff
--operation mode is normal

DB45_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[53], VCC);


--S4_dffs[161] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]
--operation mode is normal

S4_dffs[161] = AMPP_FUNCTION(!A1L29, S4_dffs[162], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[162] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]
--operation mode is normal

S4_dffs[162] = AMPP_FUNCTION(!A1L29, S4_dffs[163], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[163] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]
--operation mode is normal

S4_dffs[163] = AMPP_FUNCTION(!A1L29, S4_dffs[164], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]
--operation mode is normal

B1_acq_trigger_in_reg[54] = AMPP_FUNCTION(KC2__clk3, A1L312Q, VCC);


--DB55_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff
--operation mode is normal

DB55_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[54], VCC);


--S4_dffs[164] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]
--operation mode is normal

S4_dffs[164] = AMPP_FUNCTION(!A1L29, S4_dffs[165], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[165] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]
--operation mode is normal

S4_dffs[165] = AMPP_FUNCTION(!A1L29, S4_dffs[166], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[166] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]
--operation mode is normal

S4_dffs[166] = AMPP_FUNCTION(!A1L29, S4_dffs[167], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]
--operation mode is normal

B1_acq_trigger_in_reg[55] = AMPP_FUNCTION(KC2__clk3, A1L412Q, VCC);


--DB65_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff
--operation mode is normal

DB65_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[55], VCC);


--S4_dffs[167] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]
--operation mode is normal

S4_dffs[167] = AMPP_FUNCTION(!A1L29, S4_dffs[168], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[168] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]
--operation mode is normal

S4_dffs[168] = AMPP_FUNCTION(!A1L29, S4_dffs[169], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[169] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]
--operation mode is normal

S4_dffs[169] = AMPP_FUNCTION(!A1L29, S4_dffs[170], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]
--operation mode is normal

B1_acq_trigger_in_reg[56] = AMPP_FUNCTION(KC2__clk3, A1L512Q, VCC);


--DB75_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff
--operation mode is normal

DB75_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[56], VCC);


--S4_dffs[170] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]
--operation mode is normal

S4_dffs[170] = AMPP_FUNCTION(!A1L29, S4_dffs[171], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[171] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]
--operation mode is normal

S4_dffs[171] = AMPP_FUNCTION(!A1L29, S4_dffs[172], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[172] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]
--operation mode is normal

S4_dffs[172] = AMPP_FUNCTION(!A1L29, S4_dffs[173], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]
--operation mode is normal

B1_acq_trigger_in_reg[57] = AMPP_FUNCTION(KC2__clk3, A1L612Q, VCC);


--DB85_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff
--operation mode is normal

DB85_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[57], VCC);


--S4_dffs[173] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]
--operation mode is normal

S4_dffs[173] = AMPP_FUNCTION(!A1L29, S4_dffs[174], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[174] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]
--operation mode is normal

S4_dffs[174] = AMPP_FUNCTION(!A1L29, S4_dffs[175], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[175] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]
--operation mode is normal

S4_dffs[175] = AMPP_FUNCTION(!A1L29, S4_dffs[176], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]
--operation mode is normal

B1_acq_trigger_in_reg[58] = AMPP_FUNCTION(KC2__clk3, A1L712Q, VCC);


--DB95_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff
--operation mode is normal

DB95_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[58], VCC);


--S4_dffs[176] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]
--operation mode is normal

S4_dffs[176] = AMPP_FUNCTION(!A1L29, S4_dffs[177], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[177] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]
--operation mode is normal

S4_dffs[177] = AMPP_FUNCTION(!A1L29, S4_dffs[178], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[178] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]
--operation mode is normal

S4_dffs[178] = AMPP_FUNCTION(!A1L29, S4_dffs[179], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]
--operation mode is normal

B1_acq_trigger_in_reg[59] = AMPP_FUNCTION(KC2__clk3, A1L812Q, VCC);


--DB06_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff
--operation mode is normal

DB06_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[59], VCC);


--S4_dffs[179] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]
--operation mode is normal

S4_dffs[179] = AMPP_FUNCTION(!A1L29, S4_dffs[180], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[180] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]
--operation mode is normal

S4_dffs[180] = AMPP_FUNCTION(!A1L29, S4_dffs[181], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[181] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]
--operation mode is normal

S4_dffs[181] = AMPP_FUNCTION(!A1L29, S4_dffs[182], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]
--operation mode is normal

B1_acq_trigger_in_reg[60] = AMPP_FUNCTION(KC2__clk3, A1L912Q, VCC);


--DB16_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff
--operation mode is normal

DB16_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[60], VCC);


--S4_dffs[182] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]
--operation mode is normal

S4_dffs[182] = AMPP_FUNCTION(!A1L29, S4_dffs[183], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[183] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]
--operation mode is normal

S4_dffs[183] = AMPP_FUNCTION(!A1L29, S4_dffs[184], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[184] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]
--operation mode is normal

S4_dffs[184] = AMPP_FUNCTION(!A1L29, S4_dffs[185], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]
--operation mode is normal

B1_acq_trigger_in_reg[61] = AMPP_FUNCTION(KC2__clk3, A1L022Q, VCC);


--DB26_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff
--operation mode is normal

DB26_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[61], VCC);


--S4_dffs[185] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]
--operation mode is normal

S4_dffs[185] = AMPP_FUNCTION(!A1L29, S4_dffs[186], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[186] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]
--operation mode is normal

S4_dffs[186] = AMPP_FUNCTION(!A1L29, S4_dffs[187], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[187] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]
--operation mode is normal

S4_dffs[187] = AMPP_FUNCTION(!A1L29, S4_dffs[188], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]
--operation mode is normal

B1_acq_trigger_in_reg[62] = AMPP_FUNCTION(KC2__clk3, A1L122Q, VCC);


--DB36_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff
--operation mode is normal

DB36_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[62], VCC);


--S4_dffs[188] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]
--operation mode is normal

S4_dffs[188] = AMPP_FUNCTION(!A1L29, S4_dffs[189], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[189] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]
--operation mode is normal

S4_dffs[189] = AMPP_FUNCTION(!A1L29, S4_dffs[190], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[190] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]
--operation mode is normal

S4_dffs[190] = AMPP_FUNCTION(!A1L29, S4_dffs[191], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]
--operation mode is normal

B1_acq_trigger_in_reg[63] = AMPP_FUNCTION(KC2__clk3, A1L222Q, VCC);


--DB46_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff
--operation mode is normal

DB46_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[63], VCC);


--S4_dffs[191] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]
--operation mode is normal

S4_dffs[191] = AMPP_FUNCTION(!A1L29, S4_dffs[192], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[192] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]
--operation mode is normal

S4_dffs[192] = AMPP_FUNCTION(!A1L29, S4_dffs[193], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[193] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]
--operation mode is normal

S4_dffs[193] = AMPP_FUNCTION(!A1L29, S4_dffs[194], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]
--operation mode is normal

B1_acq_trigger_in_reg[64] = AMPP_FUNCTION(KC2__clk3, A1L322Q, VCC);


--DB56_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff
--operation mode is normal

DB56_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[64], VCC);


--S4_dffs[194] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]
--operation mode is normal

S4_dffs[194] = AMPP_FUNCTION(!A1L29, S4_dffs[195], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[195] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]
--operation mode is normal

S4_dffs[195] = AMPP_FUNCTION(!A1L29, S4_dffs[196], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[196] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]
--operation mode is normal

S4_dffs[196] = AMPP_FUNCTION(!A1L29, S4_dffs[197], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]
--operation mode is normal

B1_acq_trigger_in_reg[65] = AMPP_FUNCTION(KC2__clk3, A1L422Q, VCC);


--DB66_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff
--operation mode is normal

DB66_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[65], VCC);


--S4_dffs[197] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]
--operation mode is normal

S4_dffs[197] = AMPP_FUNCTION(!A1L29, S4_dffs[198], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[198] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]
--operation mode is normal

S4_dffs[198] = AMPP_FUNCTION(!A1L29, S4_dffs[199], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[199] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]
--operation mode is normal

S4_dffs[199] = AMPP_FUNCTION(!A1L29, S4_dffs[200], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]
--operation mode is normal

B1_acq_trigger_in_reg[66] = AMPP_FUNCTION(KC2__clk3, A1L522Q, VCC);


--DB76_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff
--operation mode is normal

DB76_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[66], VCC);


--S4_dffs[200] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]
--operation mode is normal

S4_dffs[200] = AMPP_FUNCTION(!A1L29, S4_dffs[201], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[201] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]
--operation mode is normal

S4_dffs[201] = AMPP_FUNCTION(!A1L29, S4_dffs[202], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[202] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]
--operation mode is normal

S4_dffs[202] = AMPP_FUNCTION(!A1L29, S4_dffs[203], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]
--operation mode is normal

B1_acq_trigger_in_reg[67] = AMPP_FUNCTION(KC2__clk3, A1L622Q, VCC);


--DB86_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff
--operation mode is normal

DB86_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[67], VCC);


--S4_dffs[203] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]
--operation mode is normal

S4_dffs[203] = AMPP_FUNCTION(!A1L29, S4_dffs[204], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[204] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]
--operation mode is normal

S4_dffs[204] = AMPP_FUNCTION(!A1L29, S4_dffs[205], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[205] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]
--operation mode is normal

S4_dffs[205] = AMPP_FUNCTION(!A1L29, S4_dffs[206], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]
--operation mode is normal

B1_acq_trigger_in_reg[68] = AMPP_FUNCTION(KC2__clk3, A1L722Q, VCC);


--DB96_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff
--operation mode is normal

DB96_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[68], VCC);


--S4_dffs[206] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]
--operation mode is normal

S4_dffs[206] = AMPP_FUNCTION(!A1L29, S4_dffs[207], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[207] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]
--operation mode is normal

S4_dffs[207] = AMPP_FUNCTION(!A1L29, S4_dffs[208], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[208] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]
--operation mode is normal

S4_dffs[208] = AMPP_FUNCTION(!A1L29, S4_dffs[209], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]
--operation mode is normal

B1_acq_trigger_in_reg[69] = AMPP_FUNCTION(KC2__clk3, A1L822Q, VCC);


--DB07_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff
--operation mode is normal

DB07_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[69], VCC);


--S4_dffs[209] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]
--operation mode is normal

S4_dffs[209] = AMPP_FUNCTION(!A1L29, S4_dffs[210], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[210] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]
--operation mode is normal

S4_dffs[210] = AMPP_FUNCTION(!A1L29, S4_dffs[211], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[211] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]
--operation mode is normal

S4_dffs[211] = AMPP_FUNCTION(!A1L29, S4_dffs[212], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]
--operation mode is normal

B1_acq_trigger_in_reg[70] = AMPP_FUNCTION(KC2__clk3, A1L922Q, VCC);


--DB17_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff
--operation mode is normal

DB17_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[70], VCC);


--S4_dffs[212] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]
--operation mode is normal

S4_dffs[212] = AMPP_FUNCTION(!A1L29, S4_dffs[213], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[213] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]
--operation mode is normal

S4_dffs[213] = AMPP_FUNCTION(!A1L29, S4_dffs[214], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[214] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]
--operation mode is normal

S4_dffs[214] = AMPP_FUNCTION(!A1L29, S4_dffs[215], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]
--operation mode is normal

B1_acq_trigger_in_reg[71] = AMPP_FUNCTION(KC2__clk3, A1L032Q, VCC);


--DB27_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff
--operation mode is normal

DB27_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[71], VCC);


--S4_dffs[215] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]
--operation mode is normal

S4_dffs[215] = AMPP_FUNCTION(!A1L29, S4_dffs[216], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[216] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]
--operation mode is normal

S4_dffs[216] = AMPP_FUNCTION(!A1L29, S4_dffs[217], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[217] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]
--operation mode is normal

S4_dffs[217] = AMPP_FUNCTION(!A1L29, S4_dffs[218], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[72] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]
--operation mode is normal

B1_acq_trigger_in_reg[72] = AMPP_FUNCTION(KC2__clk3, A1L132Q, VCC);


--DB37_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff
--operation mode is normal

DB37_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[72], VCC);


--S4_dffs[218] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]
--operation mode is normal

S4_dffs[218] = AMPP_FUNCTION(!A1L29, S4_dffs[219], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[219] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]
--operation mode is normal

S4_dffs[219] = AMPP_FUNCTION(!A1L29, S4_dffs[220], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[220] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]
--operation mode is normal

S4_dffs[220] = AMPP_FUNCTION(!A1L29, S4_dffs[221], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[73] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]
--operation mode is normal

B1_acq_trigger_in_reg[73] = AMPP_FUNCTION(KC2__clk3, A1L232Q, VCC);


--DB47_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff
--operation mode is normal

DB47_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[73], VCC);


--S4_dffs[221] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]
--operation mode is normal

S4_dffs[221] = AMPP_FUNCTION(!A1L29, S4_dffs[222], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[222] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222]
--operation mode is normal

S4_dffs[222] = AMPP_FUNCTION(!A1L29, S4_dffs[223], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[223] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223]
--operation mode is normal

S4_dffs[223] = AMPP_FUNCTION(!A1L29, S4_dffs[224], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[74] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]
--operation mode is normal

B1_acq_trigger_in_reg[74] = AMPP_FUNCTION(KC2__clk3, A1L332Q, VCC);


--DB57_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff
--operation mode is normal

DB57_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[74], VCC);


--S4_dffs[224] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]
--operation mode is normal

S4_dffs[224] = AMPP_FUNCTION(!A1L29, S4_dffs[225], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[225] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]
--operation mode is normal

S4_dffs[225] = AMPP_FUNCTION(!A1L29, S4_dffs[226], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[226] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]
--operation mode is normal

S4_dffs[226] = AMPP_FUNCTION(!A1L29, S4_dffs[227], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[75] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]
--operation mode is normal

B1_acq_trigger_in_reg[75] = AMPP_FUNCTION(KC2__clk3, A1L432Q, VCC);


--DB67_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff
--operation mode is normal

DB67_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[75], VCC);


--S4_dffs[227] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]
--operation mode is normal

S4_dffs[227] = AMPP_FUNCTION(!A1L29, S4_dffs[228], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[228] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]
--operation mode is normal

S4_dffs[228] = AMPP_FUNCTION(!A1L29, S4_dffs[229], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[229] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229]
--operation mode is normal

S4_dffs[229] = AMPP_FUNCTION(!A1L29, S4_dffs[230], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[76] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]
--operation mode is normal

B1_acq_trigger_in_reg[76] = AMPP_FUNCTION(KC2__clk3, A1L532Q, VCC);


--DB77_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff
--operation mode is normal

DB77_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[76], VCC);


--S4_dffs[230] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]
--operation mode is normal

S4_dffs[230] = AMPP_FUNCTION(!A1L29, S4_dffs[231], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[231] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]
--operation mode is normal

S4_dffs[231] = AMPP_FUNCTION(!A1L29, S4_dffs[232], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[232] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]
--operation mode is normal

S4_dffs[232] = AMPP_FUNCTION(!A1L29, S4_dffs[233], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[77] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]
--operation mode is normal

B1_acq_trigger_in_reg[77] = AMPP_FUNCTION(KC2__clk3, A1L632Q, VCC);


--DB87_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff
--operation mode is normal

DB87_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[77], VCC);


--S4_dffs[233] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]
--operation mode is normal

S4_dffs[233] = AMPP_FUNCTION(!A1L29, S4_dffs[234], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[243] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]
--operation mode is normal

S4_dffs[243] = AMPP_FUNCTION(!A1L29, S4_dffs[244], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[244] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]
--operation mode is normal

S4_dffs[244] = AMPP_FUNCTION(!A1L29, S4_dffs[245], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[81] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]
--operation mode is normal

B1_acq_trigger_in_reg[81] = AMPP_FUNCTION(KC2__clk3, A1L042Q, VCC);


--DB28_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff
--operation mode is normal

DB28_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[81], VCC);


--S4_dffs[245] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]
--operation mode is normal

S4_dffs[245] = AMPP_FUNCTION(!A1L29, S4_dffs[246], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[234] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]
--operation mode is normal

S4_dffs[234] = AMPP_FUNCTION(!A1L29, S4_dffs[235], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[235] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]
--operation mode is normal

S4_dffs[235] = AMPP_FUNCTION(!A1L29, S4_dffs[236], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[78] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]
--operation mode is normal

B1_acq_trigger_in_reg[78] = AMPP_FUNCTION(KC2__clk3, A1L732Q, VCC);


--DB97_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff
--operation mode is normal

DB97_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[78], VCC);


--S4_dffs[236] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]
--operation mode is normal

S4_dffs[236] = AMPP_FUNCTION(!A1L29, S4_dffs[237], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[237] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]
--operation mode is normal

S4_dffs[237] = AMPP_FUNCTION(!A1L29, S4_dffs[238], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[238] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]
--operation mode is normal

S4_dffs[238] = AMPP_FUNCTION(!A1L29, S4_dffs[239], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[79] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]
--operation mode is normal

B1_acq_trigger_in_reg[79] = AMPP_FUNCTION(KC2__clk3, A1L832Q, VCC);


--DB08_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff
--operation mode is normal

DB08_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[79], VCC);


--S4_dffs[239] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]
--operation mode is normal

S4_dffs[239] = AMPP_FUNCTION(!A1L29, S4_dffs[240], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[240] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240]
--operation mode is normal

S4_dffs[240] = AMPP_FUNCTION(!A1L29, S4_dffs[241], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[241] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241]
--operation mode is normal

S4_dffs[241] = AMPP_FUNCTION(!A1L29, S4_dffs[242], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[80] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]
--operation mode is normal

B1_acq_trigger_in_reg[80] = AMPP_FUNCTION(KC2__clk3, A1L932Q, VCC);


--DB18_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff
--operation mode is normal

DB18_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[80], VCC);


--S4_dffs[242] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]
--operation mode is normal

S4_dffs[242] = AMPP_FUNCTION(!A1L29, S4_dffs[243], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[246] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]
--operation mode is normal

S4_dffs[246] = AMPP_FUNCTION(!A1L29, S4_dffs[247], !B1_reset_all, P1_trigger_setup_ena);


--S4_dffs[247] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]
--operation mode is normal

S4_dffs[247] = AMPP_FUNCTION(!A1L29, S4_dffs[248], !B1_reset_all, P1_trigger_setup_ena);


--B1_acq_trigger_in_reg[82] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]
--operation mode is normal

B1_acq_trigger_in_reg[82] = AMPP_FUNCTION(KC2__clk3, A1L142Q, VCC);


--DB38_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff
--operation mode is normal

DB38_holdff = AMPP_FUNCTION(KC2__clk3, B1_acq_trigger_in_reg[82], VCC);


--S4_dffs[248] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]
--operation mode is normal

S4_dffs[248] = AMPP_FUNCTION(!A1L29, S4_dffs[249], !B1_reset_all, P1_trigger_setup_ena);


--AB1L53 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1472
--operation mode is normal

AB1L53 = AMPP_FUNCTION(AB1L52, AB1L03, DB28_match_out, AB1L13);


--SC2_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]
--operation mode is normal

SC2_Q[1] = AMPP_FUNCTION(!A1L29, SC6_Q[1], !K1L3, K1L8);


--UC1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]
--operation mode is normal

UC1_state[14] = AMPP_FUNCTION(!A1L29, UC1_state[13], A1L49, VCC);


--MB1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[10]
--operation mode is arithmetic

MB1_safe_q[10] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[10], !B1_reset_all, P1L2, MB1L02);

--MB1L22 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella10~COUT
--operation mode is arithmetic

MB1L22 = AMPP_FUNCTION(MB1_safe_q[10], MB1L02);


--EB1_counter_cella7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella7
--operation mode is arithmetic

EB1_counter_cella7 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella7, !B1_reset_all, BB1_post_trigger_count_enable, EB1L41);

--EB1L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella7~COUT
--operation mode is arithmetic

EB1L61 = AMPP_FUNCTION(EB1_counter_cella7, EB1L41);


--S3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]
--operation mode is normal

S3_dffs[7] = AMPP_FUNCTION(!A1L29, S3_dffs[8], !B1_reset_all, P1_trigger_setup_ena);


--N1L21 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~388
--operation mode is normal

N1L21 = AMPP_FUNCTION(N1_word_counter[1], A1L662Q, N1_word_counter[0], A1L262Q);


--N1L31 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~389
--operation mode is normal

N1L31 = AMPP_FUNCTION(A1L072Q, N1_word_counter[1], N1L21, A1L472Q);


--N1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]
--operation mode is normal

N1_WORD_SR[3] = AMPP_FUNCTION(!A1L29, N1L83, N1L33, N1L71, K1L01, !N1_clear_signal, B1L813);


--N1L73 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~153
--operation mode is normal

N1L73 = AMPP_FUNCTION(UC1_state[4], N1L33, N1L31, N1_WORD_SR[3]);


--N1L01 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~386
--operation mode is normal

N1L01 = AMPP_FUNCTION(N1_word_counter[0], A1L452Q, N1_word_counter[1], A1L642Q);


--N1L11 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~387
--operation mode is normal

N1L11 = AMPP_FUNCTION(A1L052Q, N1_word_counter[0], N1L01, A1L852Q);


--S1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]
--operation mode is normal

S1_dffs[3] = AMPP_FUNCTION(!A1L29, S1_dffs[4], MB1_safe_q[2], UC1_state[4], B1L023, !B1_reset_all);


--MB1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[1]
--operation mode is arithmetic

MB1_safe_q[1] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[1], !B1_reset_all, P1L2, MB1L2);

--MB1L4 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

MB1L4 = AMPP_FUNCTION(MB1_safe_q[1], MB1L2);


--Y1_segment_write_addr_adv_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena
--operation mode is normal

Y1_segment_write_addr_adv_ena = AMPP_FUNCTION(KC2__clk3, AB1L43, Y1_segment_write_addr_adv_ena, SC1_Q[1], JB21L1, !B1_reset_all);


--P1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~52
--operation mode is normal

P1L1 = AMPP_FUNCTION(Y1_segment_write_addr_adv_ena, MB1_cout, Q1_is_buffer_wrapped_once);


--P1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~53
--operation mode is normal

P1L2 = AMPP_FUNCTION(BB1_buffer_write_enable, S3_dffs[5], P1L1);


--KC1__clk0 is memory_simple:inst4|clocks:inst|sclkshift:inst24|altpll:altpll_component|_clk0
KC1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(KC2__clk1), .INCLK(), .CLKENA(), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .CLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND), .EXTCLKENA(GND));


--JC2L1 is memory_simple:inst4|clocks:inst|switch:inst21|lpm_mux:lpm_mux_component|mux_5gc:auto_generated|w_result12w~0
--operation mode is normal

JC2L1 = KC1__clk0 & !LB6_dffs[0];


--NB1_safe_q[17] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[17]
--operation mode is arithmetic

NB1_safe_q[17]_carry_eqn = NB1L43;
NB1_safe_q[17]_lut_out = NB1_safe_q[17] $ (NB1_safe_q[17]_carry_eqn);
NB1_safe_q[17] = DFFEAS(NB1_safe_q[17]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L63 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella17~COUT
--operation mode is arithmetic

NB1L63 = CARRY(!NB1L43 # !NB1_safe_q[17]);


--N2L01 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~650
--operation mode is normal

N2L01 = AMPP_FUNCTION(N2_word_counter[0], N2_word_counter[1], N2_word_counter[2], N2_word_counter[3]);


--S3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]
--operation mode is normal

S3_dffs[17] = AMPP_FUNCTION(!A1L29, S3_dffs[18], !B1_reset_all, P1_trigger_setup_ena);


--S3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]
--operation mode is normal

S3_dffs[18] = AMPP_FUNCTION(!A1L29, S3_dffs[19], !B1_reset_all, P1_trigger_setup_ena);


--B1_trigger_in_reg is sld_signaltap:auto_signaltap_0|trigger_in_reg
--operation mode is normal

B1_trigger_in_reg = AMPP_FUNCTION(KC2__clk3, _as, VCC);


--DB58_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
--operation mode is normal

DB58_holdff = AMPP_FUNCTION(KC2__clk3, B1_trigger_in_reg, VCC);


--S3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19]
--operation mode is normal

S3_dffs[19] = AMPP_FUNCTION(!A1L29, S4_dffs[0], !B1_reset_all, P1_trigger_setup_ena);


--UC1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]
--operation mode is normal

UC1_state[13] = AMPP_FUNCTION(!A1L29, UC1_state[12], UC1_state[13], VCC, !A1L49);


--MB1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[9]
--operation mode is arithmetic

MB1_safe_q[9] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[9], !B1_reset_all, P1L2, MB1L81);

--MB1L02 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella9~COUT
--operation mode is arithmetic

MB1L02 = AMPP_FUNCTION(MB1_safe_q[9], MB1L81);


--EB1_counter_cella6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella6
--operation mode is arithmetic

EB1_counter_cella6 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella6, !B1_reset_all, BB1_post_trigger_count_enable, EB1L21);

--EB1L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

EB1L41 = AMPP_FUNCTION(EB1_counter_cella6, EB1L21);


--S3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]
--operation mode is normal

S3_dffs[8] = AMPP_FUNCTION(!A1L29, S3_dffs[9], !B1_reset_all, P1_trigger_setup_ena);


--N1L41 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~390
--operation mode is normal

N1L41 = AMPP_FUNCTION(N1_word_counter[0], A1L552Q, N1_word_counter[1], A1L742Q);


--N1L51 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~391
--operation mode is normal

N1L51 = AMPP_FUNCTION(A1L152Q, N1_word_counter[0], N1L41, A1L952Q);


--N1L61 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~392
--operation mode is normal

N1L61 = AMPP_FUNCTION(N1_word_counter[1], A1L762Q, N1_word_counter[0], A1L362Q);


--N1L71 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Mux~393
--operation mode is normal

N1L71 = AMPP_FUNCTION(A1L172Q, N1_word_counter[1], N1L61, A1L572Q);


--S1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]
--operation mode is normal

S1_dffs[4] = AMPP_FUNCTION(!A1L29, S1_dffs[5], MB1_safe_q[3], UC1_state[4], B1L023, !B1_reset_all);


--MB1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[2]
--operation mode is arithmetic

MB1_safe_q[2] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[2], !B1_reset_all, P1L2, MB1L4);

--MB1L6 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

MB1L6 = AMPP_FUNCTION(MB1_safe_q[2], MB1L4);


--KB1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[10]
--operation mode is normal

KB1_safe_q[10] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[10], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L02);


--KB1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[6]
--operation mode is arithmetic

KB1_safe_q[6] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[6], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L21);

--KB1L41 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

KB1L41 = AMPP_FUNCTION(KB1_safe_q[6], KB1L21);


--S3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]
--operation mode is normal

S3_dffs[12] = AMPP_FUNCTION(!A1L29, S3_dffs[13], !B1_reset_all, P1_trigger_setup_ena);


--S3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]
--operation mode is normal

S3_dffs[16] = AMPP_FUNCTION(!A1L29, S3_dffs[17], !B1_reset_all, P1_trigger_setup_ena);


--JB21L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~71
--operation mode is normal

JB21L2 = AMPP_FUNCTION(KB1_safe_q[10], KB1_safe_q[6], S3_dffs[12], S3_dffs[16]);


--KB1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[0]
--operation mode is arithmetic

KB1_safe_q[0] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[0], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1);

--KB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

KB1L2 = AMPP_FUNCTION(KB1_safe_q[0]);


--KB1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[2]
--operation mode is arithmetic

KB1_safe_q[2] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[2], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L4);

--KB1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

KB1L6 = AMPP_FUNCTION(KB1_safe_q[2], KB1L4);


--JB21L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~72
--operation mode is normal

JB21L3 = AMPP_FUNCTION(KB1_safe_q[0], KB1_safe_q[2], S3_dffs[8], S3_dffs[6]);


--KB1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[3]
--operation mode is arithmetic

KB1_safe_q[3] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[3], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L6);

--KB1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

KB1L8 = AMPP_FUNCTION(KB1_safe_q[3], KB1L6);


--KB1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[9]
--operation mode is arithmetic

KB1_safe_q[9] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[9], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L81);

--KB1L02 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella9~COUT
--operation mode is arithmetic

KB1L02 = AMPP_FUNCTION(KB1_safe_q[9], KB1L81);


--S3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]
--operation mode is normal

S3_dffs[15] = AMPP_FUNCTION(!A1L29, S3_dffs[16], !B1_reset_all, P1_trigger_setup_ena);


--S3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]
--operation mode is normal

S3_dffs[9] = AMPP_FUNCTION(!A1L29, S3_dffs[10], !B1_reset_all, P1_trigger_setup_ena);


--JB21L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~73
--operation mode is normal

JB21L4 = AMPP_FUNCTION(KB1_safe_q[3], KB1_safe_q[9], S3_dffs[15], S3_dffs[9]);


--KB1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[4]
--operation mode is arithmetic

KB1_safe_q[4] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[4], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L8);

--KB1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

KB1L01 = AMPP_FUNCTION(KB1_safe_q[4], KB1L8);


--KB1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[1]
--operation mode is arithmetic

KB1_safe_q[1] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[1], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L2);

--KB1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

KB1L4 = AMPP_FUNCTION(KB1_safe_q[1], KB1L2);


--S3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]
--operation mode is normal

S3_dffs[10] = AMPP_FUNCTION(!A1L29, S3_dffs[11], !B1_reset_all, P1_trigger_setup_ena);


--JB21L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~74
--operation mode is normal

JB21L5 = AMPP_FUNCTION(KB1_safe_q[4], KB1_safe_q[1], S3_dffs[7], S3_dffs[10]);


--JB21L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~75
--operation mode is normal

JB21L6 = AMPP_FUNCTION(JB21L2, JB21L3, JB21L4, JB21L5);


--KB1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[7]
--operation mode is arithmetic

KB1_safe_q[7] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[7], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L41);

--KB1L61 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella7~COUT
--operation mode is arithmetic

KB1L61 = AMPP_FUNCTION(KB1_safe_q[7], KB1L41);


--KB1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[8]
--operation mode is arithmetic

KB1_safe_q[8] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[8], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L61);

--KB1L81 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella8~COUT
--operation mode is arithmetic

KB1L81 = AMPP_FUNCTION(KB1_safe_q[8], KB1L61);


--S3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]
--operation mode is normal

S3_dffs[14] = AMPP_FUNCTION(!A1L29, S3_dffs[15], !B1_reset_all, P1_trigger_setup_ena);


--S3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]
--operation mode is normal

S3_dffs[13] = AMPP_FUNCTION(!A1L29, S3_dffs[14], !B1_reset_all, P1_trigger_setup_ena);


--JB21L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~76
--operation mode is normal

JB21L7 = AMPP_FUNCTION(KB1_safe_q[7], KB1_safe_q[8], S3_dffs[14], S3_dffs[13]);


--KB1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|safe_q[5]
--operation mode is arithmetic

KB1_safe_q[5] = AMPP_FUNCTION(KC2__clk3, KB1_safe_q[5], Y1_segment_write_addr_adv_ena, !B1_reset_all, JB21L1, KB1L01);

--KB1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_h39:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

KB1L21 = AMPP_FUNCTION(KB1_safe_q[5], KB1L01);


--S3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]
--operation mode is normal

S3_dffs[11] = AMPP_FUNCTION(!A1L29, S3_dffs[12], !B1_reset_all, P1_trigger_setup_ena);


--JB21L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out~0
--operation mode is normal

JB21L1 = AMPP_FUNCTION(JB21L6, JB21L7, KB1_safe_q[5], S3_dffs[11]);


--NB1_safe_q[16] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[16]
--operation mode is arithmetic

NB1_safe_q[16]_carry_eqn = NB1L23;
NB1_safe_q[16]_lut_out = NB1_safe_q[16] $ (!NB1_safe_q[16]_carry_eqn);
NB1_safe_q[16] = DFFEAS(NB1_safe_q[16]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L43 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella16~COUT
--operation mode is arithmetic

NB1L43 = CARRY(NB1_safe_q[16] & !NB1L23);


--MB1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[8]
--operation mode is arithmetic

MB1_safe_q[8] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[8], !B1_reset_all, P1L2, MB1L61);

--MB1L81 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella8~COUT
--operation mode is arithmetic

MB1L81 = AMPP_FUNCTION(MB1_safe_q[8], MB1L61);


--EB1_counter_cella5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella5
--operation mode is arithmetic

EB1_counter_cella5 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella5, !B1_reset_all, BB1_post_trigger_count_enable, EB1L01);

--EB1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

EB1L21 = AMPP_FUNCTION(EB1_counter_cella5, EB1L01);


--S1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]
--operation mode is normal

S1_dffs[5] = AMPP_FUNCTION(!A1L29, S1_dffs[6], MB1_safe_q[4], UC1_state[4], B1L023, !B1_reset_all);


--MB1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[3]
--operation mode is arithmetic

MB1_safe_q[3] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[3], !B1_reset_all, P1L2, MB1L6);

--MB1L8 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

MB1L8 = AMPP_FUNCTION(MB1_safe_q[3], MB1L6);


--NB1_safe_q[15] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[15]
--operation mode is arithmetic

NB1_safe_q[15]_carry_eqn = NB1L03;
NB1_safe_q[15]_lut_out = NB1_safe_q[15] $ (NB1_safe_q[15]_carry_eqn);
NB1_safe_q[15] = DFFEAS(NB1_safe_q[15]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L23 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella15~COUT
--operation mode is arithmetic

NB1L23 = CARRY(!NB1L03 # !NB1_safe_q[15]);


--MB1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[7]
--operation mode is arithmetic

MB1_safe_q[7] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[7], !B1_reset_all, P1L2, MB1L41);

--MB1L61 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella7~COUT
--operation mode is arithmetic

MB1L61 = AMPP_FUNCTION(MB1_safe_q[7], MB1L41);


--EB1_counter_cella4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella4
--operation mode is arithmetic

EB1_counter_cella4 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella4, !B1_reset_all, BB1_post_trigger_count_enable, EB1L8);

--EB1L01 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

EB1L01 = AMPP_FUNCTION(EB1_counter_cella4, EB1L8);


--S1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]
--operation mode is normal

S1_dffs[6] = AMPP_FUNCTION(!A1L29, S1_dffs[7], MB1_safe_q[5], UC1_state[4], B1L023, !B1_reset_all);


--MB1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[4]
--operation mode is arithmetic

MB1_safe_q[4] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[4], !B1_reset_all, P1L2, MB1L8);

--MB1L01 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

MB1L01 = AMPP_FUNCTION(MB1_safe_q[4], MB1L8);


--NB1_safe_q[14] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[14]
--operation mode is arithmetic

NB1_safe_q[14]_carry_eqn = NB1L82;
NB1_safe_q[14]_lut_out = NB1_safe_q[14] $ (!NB1_safe_q[14]_carry_eqn);
NB1_safe_q[14] = DFFEAS(NB1_safe_q[14]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L03 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella14~COUT
--operation mode is arithmetic

NB1L03 = CARRY(NB1_safe_q[14] & !NB1L82);


--MB1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[6]
--operation mode is arithmetic

MB1_safe_q[6] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[6], !B1_reset_all, P1L2, MB1L21);

--MB1L41 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

MB1L41 = AMPP_FUNCTION(MB1_safe_q[6], MB1L21);


--EB1_counter_cella3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella3
--operation mode is arithmetic

EB1_counter_cella3 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella3, !B1_reset_all, BB1_post_trigger_count_enable, EB1L6);

--EB1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

EB1L8 = AMPP_FUNCTION(EB1_counter_cella3, EB1L6);


--S1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]
--operation mode is normal

S1_dffs[7] = AMPP_FUNCTION(!A1L29, S1_dffs[8], MB1_safe_q[6], UC1_state[4], B1L023, !B1_reset_all);


--MB1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|safe_q[5]
--operation mode is arithmetic

MB1_safe_q[5] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[5], !B1_reset_all, P1L2, MB1L01);

--MB1L21 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_1v9:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

MB1L21 = AMPP_FUNCTION(MB1_safe_q[5], MB1L01);


--NB1_safe_q[13] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[13]
--operation mode is arithmetic

NB1_safe_q[13]_carry_eqn = NB1L62;
NB1_safe_q[13]_lut_out = NB1_safe_q[13] $ (NB1_safe_q[13]_carry_eqn);
NB1_safe_q[13] = DFFEAS(NB1_safe_q[13]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L82 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella13~COUT
--operation mode is arithmetic

NB1L82 = CARRY(!NB1L62 # !NB1_safe_q[13]);


--EB1_counter_cella2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella2
--operation mode is arithmetic

EB1_counter_cella2 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella2, !B1_reset_all, BB1_post_trigger_count_enable, EB1L4);

--EB1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

EB1L6 = AMPP_FUNCTION(EB1_counter_cella2, EB1L4);


--S1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]
--operation mode is normal

S1_dffs[8] = AMPP_FUNCTION(!A1L29, S1_dffs[9], MB1_safe_q[7], UC1_state[4], B1L023, !B1_reset_all);


--NB1_safe_q[12] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[12]
--operation mode is arithmetic

NB1_safe_q[12]_carry_eqn = NB1L42;
NB1_safe_q[12]_lut_out = NB1_safe_q[12] $ (!NB1_safe_q[12]_carry_eqn);
NB1_safe_q[12] = DFFEAS(NB1_safe_q[12]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L62 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella12~COUT
--operation mode is arithmetic

NB1L62 = CARRY(NB1_safe_q[12] & !NB1L42);


--EB1_counter_cella1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella1
--operation mode is arithmetic

EB1_counter_cella1 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella1, !B1_reset_all, BB1_post_trigger_count_enable, EB1L2);

--EB1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

EB1L4 = AMPP_FUNCTION(EB1_counter_cella1, EB1L2);


--S1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]
--operation mode is normal

S1_dffs[9] = AMPP_FUNCTION(!A1L29, S1_dffs[10], MB1_safe_q[8], UC1_state[4], B1L023, !B1_reset_all);


--NB1_safe_q[11] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[11]
--operation mode is arithmetic

NB1_safe_q[11]_carry_eqn = NB1L22;
NB1_safe_q[11]_lut_out = NB1_safe_q[11] $ (NB1_safe_q[11]_carry_eqn);
NB1_safe_q[11] = DFFEAS(NB1_safe_q[11]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L42 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella11~COUT
--operation mode is arithmetic

NB1L42 = CARRY(!NB1L22 # !NB1_safe_q[11]);


--EB1_counter_cella0 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella0
--operation mode is arithmetic

EB1_counter_cella0 = AMPP_FUNCTION(KC2__clk3, EB1_counter_cella0, !B1_reset_all, BB1_post_trigger_count_enable);

--EB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_pp8:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

EB1L2 = AMPP_FUNCTION(EB1_counter_cella0);


--S1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]
--operation mode is normal

S1_dffs[10] = AMPP_FUNCTION(!A1L29, S1_dffs[11], MB1_safe_q[9], UC1_state[4], B1L023, !B1_reset_all);


--NB1_safe_q[10] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[10]
--operation mode is arithmetic

NB1_safe_q[10]_carry_eqn = NB1L02;
NB1_safe_q[10]_lut_out = NB1_safe_q[10] $ (!NB1_safe_q[10]_carry_eqn);
NB1_safe_q[10] = DFFEAS(NB1_safe_q[10]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L22 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella10~COUT
--operation mode is arithmetic

NB1L22 = CARRY(NB1_safe_q[10] & !NB1L02);


--S1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]
--operation mode is normal

S1_dffs[11] = AMPP_FUNCTION(!A1L29, S1_dffs[12], MB1_safe_q[10], UC1_state[4], B1L023, !B1_reset_all);


--NB1_safe_q[9] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[9]
--operation mode is arithmetic

NB1_safe_q[9]_carry_eqn = NB1L81;
NB1_safe_q[9]_lut_out = NB1_safe_q[9] $ (NB1_safe_q[9]_carry_eqn);
NB1_safe_q[9] = DFFEAS(NB1_safe_q[9]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L02 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella9~COUT
--operation mode is arithmetic

NB1L02 = CARRY(!NB1L81 # !NB1_safe_q[9]);


--S1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]
--operation mode is normal

S1_dffs[12] = AMPP_FUNCTION(!A1L29, S1_dffs[13], LB1_dffs[0], UC1_state[4], B1L023, !B1_reset_all);


--NB1_safe_q[8] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[8]
--operation mode is arithmetic

NB1_safe_q[8]_carry_eqn = NB1L61;
NB1_safe_q[8]_lut_out = NB1_safe_q[8] $ (!NB1_safe_q[8]_carry_eqn);
NB1_safe_q[8] = DFFEAS(NB1_safe_q[8]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L81 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella8~COUT
--operation mode is arithmetic

NB1L81 = CARRY(NB1_safe_q[8] & !NB1L61);


--S1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]
--operation mode is normal

S1_dffs[13] = AMPP_FUNCTION(!A1L29, S1_dffs[14], LB1_dffs[1], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]
--operation mode is normal

LB1_dffs[0] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[0], !B1_reset_all, Q1L3);


--NB1_safe_q[7] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[7]
--operation mode is arithmetic

NB1_safe_q[7]_carry_eqn = NB1L41;
NB1_safe_q[7]_lut_out = NB1_safe_q[7] $ (NB1_safe_q[7]_carry_eqn);
NB1_safe_q[7] = DFFEAS(NB1_safe_q[7]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L61 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella7~COUT
--operation mode is arithmetic

NB1L61 = CARRY(!NB1L41 # !NB1_safe_q[7]);


--S1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]
--operation mode is normal

S1_dffs[14] = AMPP_FUNCTION(!A1L29, S1_dffs[15], LB1_dffs[2], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]
--operation mode is normal

LB1_dffs[1] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[1], !B1_reset_all, Q1L3);


--NB1_safe_q[6] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[6]
--operation mode is arithmetic

NB1_safe_q[6]_carry_eqn = NB1L21;
NB1_safe_q[6]_lut_out = NB1_safe_q[6] $ (!NB1_safe_q[6]_carry_eqn);
NB1_safe_q[6] = DFFEAS(NB1_safe_q[6]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L41 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

NB1L41 = CARRY(NB1_safe_q[6] & !NB1L21);


--S1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]
--operation mode is normal

S1_dffs[15] = AMPP_FUNCTION(!A1L29, S1_dffs[16], LB1_dffs[3], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]
--operation mode is normal

LB1_dffs[2] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[2], !B1_reset_all, Q1L3);


--NB1_safe_q[5] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[5]
--operation mode is arithmetic

NB1_safe_q[5]_carry_eqn = NB1L01;
NB1_safe_q[5]_lut_out = NB1_safe_q[5] $ (NB1_safe_q[5]_carry_eqn);
NB1_safe_q[5] = DFFEAS(NB1_safe_q[5]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L21 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

NB1L21 = CARRY(!NB1L01 # !NB1_safe_q[5]);


--S1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]
--operation mode is normal

S1_dffs[16] = AMPP_FUNCTION(!A1L29, S1_dffs[17], LB1_dffs[4], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]
--operation mode is normal

LB1_dffs[3] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[3], !B1_reset_all, Q1L3);


--NB1_safe_q[4] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[4]
--operation mode is arithmetic

NB1_safe_q[4]_carry_eqn = NB1L8;
NB1_safe_q[4]_lut_out = NB1_safe_q[4] $ (!NB1_safe_q[4]_carry_eqn);
NB1_safe_q[4] = DFFEAS(NB1_safe_q[4]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L01 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

NB1L01 = CARRY(NB1_safe_q[4] & !NB1L8);


--S1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]
--operation mode is normal

S1_dffs[17] = AMPP_FUNCTION(!A1L29, S1_dffs[18], LB1_dffs[5], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]
--operation mode is normal

LB1_dffs[4] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[4], !B1_reset_all, Q1L3);


--NB1_safe_q[3] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[3]
--operation mode is arithmetic

NB1_safe_q[3]_carry_eqn = NB1L6;
NB1_safe_q[3]_lut_out = NB1_safe_q[3] $ (NB1_safe_q[3]_carry_eqn);
NB1_safe_q[3] = DFFEAS(NB1_safe_q[3]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L8 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

NB1L8 = CARRY(!NB1L6 # !NB1_safe_q[3]);


--S1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]
--operation mode is normal

S1_dffs[18] = AMPP_FUNCTION(!A1L29, S1_dffs[19], LB1_dffs[6], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]
--operation mode is normal

LB1_dffs[5] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[5], !B1_reset_all, Q1L3);


--NB1_safe_q[2] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[2]
--operation mode is arithmetic

NB1_safe_q[2]_carry_eqn = NB1L4;
NB1_safe_q[2]_lut_out = NB1_safe_q[2] $ (!NB1_safe_q[2]_carry_eqn);
NB1_safe_q[2] = DFFEAS(NB1_safe_q[2]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L6 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

NB1L6 = CARRY(NB1_safe_q[2] & !NB1L4);


--S1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]
--operation mode is normal

S1_dffs[19] = AMPP_FUNCTION(!A1L29, S1_dffs[20], LB1_dffs[7], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]
--operation mode is normal

LB1_dffs[6] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[6], !B1_reset_all, Q1L3);


--NB1_safe_q[1] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[1]
--operation mode is arithmetic

NB1_safe_q[1]_carry_eqn = NB1L2;
NB1_safe_q[1]_lut_out = NB1_safe_q[1] $ (NB1_safe_q[1]_carry_eqn);
NB1_safe_q[1] = DFFEAS(NB1_safe_q[1]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L4 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

NB1L4 = CARRY(!NB1L2 # !NB1_safe_q[1]);


--S1_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]
--operation mode is normal

S1_dffs[20] = AMPP_FUNCTION(!A1L29, S1_dffs[21], LB1_dffs[8], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]
--operation mode is normal

LB1_dffs[7] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[7], !B1_reset_all, Q1L3);


--NB1_safe_q[0] is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|safe_q[0]
--operation mode is arithmetic

NB1_safe_q[0]_lut_out = !NB1_safe_q[0];
NB1_safe_q[0] = DFFEAS(NB1_safe_q[0]_lut_out, KC2__clk0, VCC, , , , , , );

--NB1L2 is big_counter:inst|lpm_counter:lpm_counter_component|cntr_0v6:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

NB1L2 = CARRY(NB1_safe_q[0]);


--S1_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]
--operation mode is normal

S1_dffs[21] = AMPP_FUNCTION(!A1L29, S1_dffs[22], LB1_dffs[9], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]
--operation mode is normal

LB1_dffs[8] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[8], !B1_reset_all, Q1L3);


--S1_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]
--operation mode is normal

S1_dffs[22] = AMPP_FUNCTION(!A1L29, S2_dffs[0], LB1_dffs[10], UC1_state[4], B1L023, !B1_reset_all);


--LB1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]
--operation mode is normal

LB1_dffs[9] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[9], !B1_reset_all, Q1L3);


--S2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
--operation mode is normal

S2_dffs[0] = AMPP_FUNCTION(!A1L29, V1_q_b[0], S2_dffs[1], L1_ram_shift_load, !B1_reset_all);


--LB1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10]
--operation mode is normal

LB1_dffs[10] = AMPP_FUNCTION(KC2__clk3, MB1_safe_q[10], !B1_reset_all, Q1L3);


--V1_q_b[0] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[0] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][0], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]
--operation mode is normal

S2_dffs[1] = AMPP_FUNCTION(!A1L29, V1_q_b[1], S2_dffs[2], L1_ram_shift_load, !B1_reset_all);


--T1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|safe_q[0]
--operation mode is arithmetic

T1_safe_q[0] = AMPP_FUNCTION(!A1L29, T1_safe_q[0], ~GND, !L1_offload_shift_ena, T1_modulus_trigger);

--T1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

T1L2 = AMPP_FUNCTION(T1_safe_q[0]);


--T1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|safe_q[1]
--operation mode is arithmetic

T1_safe_q[1] = AMPP_FUNCTION(!A1L29, T1_safe_q[1], ~GND, !L1_offload_shift_ena, T1_modulus_trigger, T1L2);

--T1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

T1L4 = AMPP_FUNCTION(T1_safe_q[1], T1L2);


--T1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|safe_q[4]
--operation mode is arithmetic

T1_safe_q[4] = AMPP_FUNCTION(!A1L29, T1_safe_q[4], ~GND, !L1_offload_shift_ena, T1_modulus_trigger, T1L8);

--T1L01 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

T1L01 = AMPP_FUNCTION(T1_safe_q[4], T1L8);


--T1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|safe_q[2]
--operation mode is arithmetic

T1_safe_q[2] = AMPP_FUNCTION(!A1L29, T1_safe_q[2], ~GND, !L1_offload_shift_ena, T1_modulus_trigger, T1L4);

--T1L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

T1L6 = AMPP_FUNCTION(T1_safe_q[2], T1L4);


--T1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|safe_q[3]
--operation mode is arithmetic

T1_safe_q[3] = AMPP_FUNCTION(!A1L29, T1_safe_q[3], ~GND, !L1_offload_shift_ena, T1_modulus_trigger, T1L6);

--T1L8 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

T1L8 = AMPP_FUNCTION(T1_safe_q[3], T1L6);


--L1L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|reduce_nor~41
--operation mode is normal

L1L6 = AMPP_FUNCTION(T1_safe_q[1], T1_safe_q[4], T1_safe_q[2], T1_safe_q[3]);


--T1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|safe_q[6]
--operation mode is arithmetic

T1_safe_q[6] = AMPP_FUNCTION(!A1L29, T1_safe_q[6], ~GND, !L1_offload_shift_ena, T1_modulus_trigger, T1L21);

--T1L41 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

T1L41 = AMPP_FUNCTION(T1_safe_q[6], T1L21);


--T1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|safe_q[5]
--operation mode is arithmetic

T1_safe_q[5] = AMPP_FUNCTION(!A1L29, T1_safe_q[5], ~GND, !L1_offload_shift_ena, T1_modulus_trigger, T1L01);

--T1L21 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

T1L21 = AMPP_FUNCTION(T1_safe_q[5], T1L01);


--L1L7 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|reduce_nor~42
--operation mode is normal

L1L7 = AMPP_FUNCTION(T1_safe_q[6], T1_safe_q[5]);


--L1_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena
--operation mode is normal

L1_offload_shift_ena = AMPP_FUNCTION(UC1_state[4], SC1_Q[4], B1L023);


--L1_ram_shift_load is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load
--operation mode is normal

L1_ram_shift_load = AMPP_FUNCTION(T1_safe_q[0], L1L6, L1L7, L1_offload_shift_ena);


--P1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~41
--operation mode is normal

P1L3 = AMPP_FUNCTION(CB1L5, BB1_buffer_write_enable, S3_dffs[5]);


--B1_acq_data_in_pipe_reg[2][0] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][0] = AMPP_FUNCTION(KC2__clk3, DB1_holdff, VCC);


--U1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[0]
--operation mode is arithmetic

U1_safe_q[0] = AMPP_FUNCTION(!A1L29, U1_safe_q[0], !L1L1, L1L4);

--U1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

U1L2 = AMPP_FUNCTION(U1_safe_q[0]);


--U1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[1]
--operation mode is arithmetic

U1_safe_q[1] = AMPP_FUNCTION(!A1L29, U1_safe_q[1], !L1L1, L1L4, U1L2);

--U1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

U1L4 = AMPP_FUNCTION(U1_safe_q[1], U1L2);


--U1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[2]
--operation mode is arithmetic

U1_safe_q[2] = AMPP_FUNCTION(!A1L29, U1_safe_q[2], !L1L1, L1L4, U1L4);

--U1L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

U1L6 = AMPP_FUNCTION(U1_safe_q[2], U1L4);


--U1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[3]
--operation mode is arithmetic

U1_safe_q[3] = AMPP_FUNCTION(!A1L29, U1_safe_q[3], !L1L1, L1L4, U1L6);

--U1L8 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

U1L8 = AMPP_FUNCTION(U1_safe_q[3], U1L6);


--U1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[4]
--operation mode is arithmetic

U1_safe_q[4] = AMPP_FUNCTION(!A1L29, U1_safe_q[4], !L1L1, L1L4, U1L8);

--U1L01 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

U1L01 = AMPP_FUNCTION(U1_safe_q[4], U1L8);


--U1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[5]
--operation mode is arithmetic

U1_safe_q[5] = AMPP_FUNCTION(!A1L29, U1_safe_q[5], !L1L1, L1L4, U1L01);

--U1L21 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

U1L21 = AMPP_FUNCTION(U1_safe_q[5], U1L01);


--U1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[6]
--operation mode is arithmetic

U1_safe_q[6] = AMPP_FUNCTION(!A1L29, U1_safe_q[6], !L1L1, L1L4, U1L21);

--U1L41 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

U1L41 = AMPP_FUNCTION(U1_safe_q[6], U1L21);


--U1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[7]
--operation mode is arithmetic

U1_safe_q[7] = AMPP_FUNCTION(!A1L29, U1_safe_q[7], !L1L1, L1L4, U1L41);

--U1L61 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella7~COUT
--operation mode is arithmetic

U1L61 = AMPP_FUNCTION(U1_safe_q[7], U1L41);


--U1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[8]
--operation mode is arithmetic

U1_safe_q[8] = AMPP_FUNCTION(!A1L29, U1_safe_q[8], !L1L1, L1L4, U1L61);

--U1L81 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella8~COUT
--operation mode is arithmetic

U1L81 = AMPP_FUNCTION(U1_safe_q[8], U1L61);


--U1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[9]
--operation mode is arithmetic

U1_safe_q[9] = AMPP_FUNCTION(!A1L29, U1_safe_q[9], !L1L1, L1L4, U1L81);

--U1L02 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|counter_cella9~COUT
--operation mode is arithmetic

U1L02 = AMPP_FUNCTION(U1_safe_q[9], U1L81);


--U1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_no7:auto_generated|safe_q[10]
--operation mode is normal

U1_safe_q[10] = AMPP_FUNCTION(!A1L29, U1_safe_q[10], !L1L1, L1L4, U1L02);


--V1_q_b[1] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[1] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][1], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]
--operation mode is normal

S2_dffs[2] = AMPP_FUNCTION(!A1L29, V1_q_b[2], S2_dffs[3], L1_ram_shift_load, !B1_reset_all);


--T1_modulus_trigger is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o08:auto_generated|modulus_trigger
--operation mode is normal

T1_modulus_trigger = AMPP_FUNCTION(L1L5, T1L41);


--L1L1 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~29
--operation mode is normal

L1L1 = AMPP_FUNCTION(B1_reset_all, SC1_Q[1], SC1_Q[4], B1L813);


--B1_acq_data_in_pipe_reg[2][1] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][1] = AMPP_FUNCTION(KC2__clk3, DB2_holdff, VCC);


--V1_q_b[2] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[2] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][2], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]
--operation mode is normal

S2_dffs[3] = AMPP_FUNCTION(!A1L29, V1_q_b[3], S2_dffs[4], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][2] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][2] = AMPP_FUNCTION(KC2__clk3, DB3_holdff, VCC);


--V1_q_b[3] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[3] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][3], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]
--operation mode is normal

S2_dffs[4] = AMPP_FUNCTION(!A1L29, V1_q_b[4], S2_dffs[5], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][3] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][3] = AMPP_FUNCTION(KC2__clk3, DB4_holdff, VCC);


--V1_q_b[4] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[4] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][4], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]
--operation mode is normal

S2_dffs[5] = AMPP_FUNCTION(!A1L29, V1_q_b[5], S2_dffs[6], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][4] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][4] = AMPP_FUNCTION(KC2__clk3, DB5_holdff, VCC);


--V1_q_b[5] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[5] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][5], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]
--operation mode is normal

S2_dffs[6] = AMPP_FUNCTION(!A1L29, V1_q_b[6], S2_dffs[7], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][5] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][5] = AMPP_FUNCTION(KC2__clk3, DB6_holdff, VCC);


--V1_q_b[6] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[6] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][6], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]
--operation mode is normal

S2_dffs[7] = AMPP_FUNCTION(!A1L29, V1_q_b[7], S2_dffs[8], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][6] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][6] = AMPP_FUNCTION(KC2__clk3, DB7_holdff, VCC);


--V1_q_b[7] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[7] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][7], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]
--operation mode is normal

S2_dffs[8] = AMPP_FUNCTION(!A1L29, V1_q_b[8], S2_dffs[9], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][7] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][7] = AMPP_FUNCTION(KC2__clk3, DB8_holdff, VCC);


--V1_q_b[8] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[8] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][8], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]
--operation mode is normal

S2_dffs[9] = AMPP_FUNCTION(!A1L29, V1_q_b[9], S2_dffs[10], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][8] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][8] = AMPP_FUNCTION(KC2__clk3, DB9_holdff, VCC);


--V1_q_b[9] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[9] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][9], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]
--operation mode is normal

S2_dffs[10] = AMPP_FUNCTION(!A1L29, V1_q_b[10], S2_dffs[11], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][9] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][9] = AMPP_FUNCTION(KC2__clk3, DB01_holdff, VCC);


--V1_q_b[10] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[10] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][10], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]
--operation mode is normal

S2_dffs[11] = AMPP_FUNCTION(!A1L29, V1_q_b[11], S2_dffs[12], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][10] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][10] = AMPP_FUNCTION(KC2__clk3, DB11_holdff, VCC);


--V1_q_b[11] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[11] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][11], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]
--operation mode is normal

S2_dffs[12] = AMPP_FUNCTION(!A1L29, V1_q_b[12], S2_dffs[13], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][11] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][11] = AMPP_FUNCTION(KC2__clk3, DB21_holdff, VCC);


--V1_q_b[12] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[12] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][12], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]
--operation mode is normal

S2_dffs[13] = AMPP_FUNCTION(!A1L29, V1_q_b[13], S2_dffs[14], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][12] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][12] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][12], VCC);


--V1_q_b[13] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[13] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][13], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]
--operation mode is normal

S2_dffs[14] = AMPP_FUNCTION(!A1L29, V1_q_b[14], S2_dffs[15], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_pipe_reg[1][12] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][12]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][12] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[12], VCC);


--B1_acq_data_in_pipe_reg[2][13] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][13] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][13], VCC);


--V1_q_b[14] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[14] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][14], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]
--operation mode is normal

S2_dffs[15] = AMPP_FUNCTION(!A1L29, V1_q_b[15], S2_dffs[16], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[12] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]
--operation mode is normal

B1_acq_data_in_reg[12] = AMPP_FUNCTION(KC2__clk3, A1L89Q, VCC);


--B1_acq_data_in_pipe_reg[1][13] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][13]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][13] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[13], VCC);


--B1_acq_data_in_pipe_reg[2][14] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][14] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][14], VCC);


--V1_q_b[15] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[15] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][15], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]
--operation mode is normal

S2_dffs[16] = AMPP_FUNCTION(!A1L29, V1_q_b[16], S2_dffs[17], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[13] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]
--operation mode is normal

B1_acq_data_in_reg[13] = AMPP_FUNCTION(KC2__clk3, A1L99Q, VCC);


--B1_acq_data_in_pipe_reg[1][14] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][14]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][14] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[14], VCC);


--B1_acq_data_in_pipe_reg[2][15] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][15] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][15], VCC);


--V1_q_b[16] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[16] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][16], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]
--operation mode is normal

S2_dffs[17] = AMPP_FUNCTION(!A1L29, V1_q_b[17], S2_dffs[18], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]
--operation mode is normal

B1_acq_data_in_reg[14] = AMPP_FUNCTION(KC2__clk3, A1L001Q, VCC);


--B1_acq_data_in_pipe_reg[1][15] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][15]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][15] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[15], VCC);


--B1_acq_data_in_pipe_reg[2][16] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][16] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][16], VCC);


--V1_q_b[17] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[17] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][17], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]
--operation mode is normal

S2_dffs[18] = AMPP_FUNCTION(!A1L29, V1_q_b[18], S2_dffs[19], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]
--operation mode is normal

B1_acq_data_in_reg[15] = AMPP_FUNCTION(KC2__clk3, A1L101Q, VCC);


--B1_acq_data_in_pipe_reg[1][16] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][16]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][16] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[16], VCC);


--B1_acq_data_in_pipe_reg[2][17] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][17] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][17], VCC);


--V1_q_b[18] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[18] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][18], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]
--operation mode is normal

S2_dffs[19] = AMPP_FUNCTION(!A1L29, V1_q_b[19], S2_dffs[20], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]
--operation mode is normal

B1_acq_data_in_reg[16] = AMPP_FUNCTION(KC2__clk3, A1L201Q, VCC);


--B1_acq_data_in_pipe_reg[1][17] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][17]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][17] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[17], VCC);


--B1_acq_data_in_pipe_reg[2][18] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][18] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][18], VCC);


--V1_q_b[19] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[19] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][19], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]
--operation mode is normal

S2_dffs[20] = AMPP_FUNCTION(!A1L29, V1_q_b[20], S2_dffs[21], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]
--operation mode is normal

B1_acq_data_in_reg[17] = AMPP_FUNCTION(KC2__clk3, A1L301Q, VCC);


--B1_acq_data_in_pipe_reg[1][18] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][18]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][18] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[18], VCC);


--B1_acq_data_in_pipe_reg[2][19] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][19] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][19], VCC);


--V1_q_b[20] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[20] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][20], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]
--operation mode is normal

S2_dffs[21] = AMPP_FUNCTION(!A1L29, V1_q_b[21], S2_dffs[22], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]
--operation mode is normal

B1_acq_data_in_reg[18] = AMPP_FUNCTION(KC2__clk3, A1L401Q, VCC);


--B1_acq_data_in_pipe_reg[1][19] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][19]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][19] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[19], VCC);


--B1_acq_data_in_pipe_reg[2][20] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][20] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][20], VCC);


--V1_q_b[21] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[21] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][21], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]
--operation mode is normal

S2_dffs[22] = AMPP_FUNCTION(!A1L29, V1_q_b[22], S2_dffs[23], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]
--operation mode is normal

B1_acq_data_in_reg[19] = AMPP_FUNCTION(KC2__clk3, A1L501Q, VCC);


--B1_acq_data_in_pipe_reg[1][20] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][20]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][20] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[20], VCC);


--B1_acq_data_in_pipe_reg[2][21] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][21] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][21], VCC);


--V1_q_b[22] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[22] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][22], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]
--operation mode is normal

S2_dffs[23] = AMPP_FUNCTION(!A1L29, V1_q_b[23], S2_dffs[24], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]
--operation mode is normal

B1_acq_data_in_reg[20] = AMPP_FUNCTION(KC2__clk3, A1L601Q, VCC);


--B1_acq_data_in_pipe_reg[1][21] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][21]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][21] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[21], VCC);


--B1_acq_data_in_pipe_reg[2][22] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][22] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][22], VCC);


--V1_q_b[23] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[23] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][23], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]
--operation mode is normal

S2_dffs[24] = AMPP_FUNCTION(!A1L29, V1_q_b[24], S2_dffs[25], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]
--operation mode is normal

B1_acq_data_in_reg[21] = AMPP_FUNCTION(KC2__clk3, A1L701Q, VCC);


--B1_acq_data_in_pipe_reg[1][22] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][22]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][22] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[22], VCC);


--B1_acq_data_in_pipe_reg[2][23] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][23] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][23], VCC);


--V1_q_b[24] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[24] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][24], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[25] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]
--operation mode is normal

S2_dffs[25] = AMPP_FUNCTION(!A1L29, V1_q_b[25], S2_dffs[26], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]
--operation mode is normal

B1_acq_data_in_reg[22] = AMPP_FUNCTION(KC2__clk3, A1L801Q, VCC);


--B1_acq_data_in_pipe_reg[1][23] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][23]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][23] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[23], VCC);


--B1_acq_data_in_pipe_reg[2][24] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][24] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][24], VCC);


--V1_q_b[25] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[25] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][25], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[26] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
--operation mode is normal

S2_dffs[26] = AMPP_FUNCTION(!A1L29, V1_q_b[26], S2_dffs[27], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]
--operation mode is normal

B1_acq_data_in_reg[23] = AMPP_FUNCTION(KC2__clk3, A1L901Q, VCC);


--B1_acq_data_in_pipe_reg[1][24] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][24]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][24] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[24], VCC);


--B1_acq_data_in_pipe_reg[2][25] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][25] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][25], VCC);


--V1_q_b[26] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[26] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][26], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[27] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]
--operation mode is normal

S2_dffs[27] = AMPP_FUNCTION(!A1L29, V1_q_b[27], S2_dffs[28], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]
--operation mode is normal

B1_acq_data_in_reg[24] = AMPP_FUNCTION(KC2__clk3, A1L011Q, VCC);


--B1_acq_data_in_pipe_reg[1][25] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][25]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][25] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[25], VCC);


--B1_acq_data_in_pipe_reg[2][26] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][26] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][26], VCC);


--V1_q_b[27] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[27] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][27], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[28] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]
--operation mode is normal

S2_dffs[28] = AMPP_FUNCTION(!A1L29, V1_q_b[28], S2_dffs[29], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]
--operation mode is normal

B1_acq_data_in_reg[25] = AMPP_FUNCTION(KC2__clk3, A1L111Q, VCC);


--B1_acq_data_in_pipe_reg[1][26] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][26]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][26] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[26], VCC);


--B1_acq_data_in_pipe_reg[2][27] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][27] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][27], VCC);


--V1_q_b[28] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[28] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][28], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[29] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]
--operation mode is normal

S2_dffs[29] = AMPP_FUNCTION(!A1L29, V1_q_b[29], S2_dffs[30], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]
--operation mode is normal

B1_acq_data_in_reg[26] = AMPP_FUNCTION(KC2__clk3, A1L211Q, VCC);


--B1_acq_data_in_pipe_reg[1][27] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][27]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][27] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[27], VCC);


--B1_acq_data_in_pipe_reg[2][28] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][28] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][28], VCC);


--V1_q_b[29] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[29] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][29], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[30] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]
--operation mode is normal

S2_dffs[30] = AMPP_FUNCTION(!A1L29, V1_q_b[30], S2_dffs[31], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]
--operation mode is normal

B1_acq_data_in_reg[27] = AMPP_FUNCTION(KC2__clk3, A1L311Q, VCC);


--B1_acq_data_in_pipe_reg[1][28] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][28]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][28] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[28], VCC);


--B1_acq_data_in_pipe_reg[2][29] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][29] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][29], VCC);


--V1_q_b[30] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[30] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][30], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[31] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]
--operation mode is normal

S2_dffs[31] = AMPP_FUNCTION(!A1L29, V1_q_b[31], S2_dffs[32], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]
--operation mode is normal

B1_acq_data_in_reg[28] = AMPP_FUNCTION(KC2__clk3, A1L411Q, VCC);


--B1_acq_data_in_pipe_reg[1][29] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][29]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][29] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[29], VCC);


--B1_acq_data_in_pipe_reg[2][30] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][30]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][30] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][30], VCC);


--V1_q_b[31] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[31] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][31], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[32] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]
--operation mode is normal

S2_dffs[32] = AMPP_FUNCTION(!A1L29, V1_q_b[32], S2_dffs[33], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]
--operation mode is normal

B1_acq_data_in_reg[29] = AMPP_FUNCTION(KC2__clk3, A1L511Q, VCC);


--B1_acq_data_in_pipe_reg[1][30] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][30]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][30] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[30], VCC);


--B1_acq_data_in_pipe_reg[2][31] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][31] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][31], VCC);


--V1_q_b[32] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[32]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[32] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][32], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[33] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]
--operation mode is normal

S2_dffs[33] = AMPP_FUNCTION(!A1L29, V1_q_b[33], S2_dffs[34], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]
--operation mode is normal

B1_acq_data_in_reg[30] = AMPP_FUNCTION(KC2__clk3, A1L611Q, VCC);


--B1_acq_data_in_pipe_reg[1][31] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][31]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][31] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[31], VCC);


--B1_acq_data_in_pipe_reg[2][32] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][32]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][32] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][32], VCC);


--V1_q_b[33] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[33]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[33] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][33], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[34] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]
--operation mode is normal

S2_dffs[34] = AMPP_FUNCTION(!A1L29, V1_q_b[34], S2_dffs[35], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]
--operation mode is normal

B1_acq_data_in_reg[31] = AMPP_FUNCTION(KC2__clk3, A1L711Q, VCC);


--B1_acq_data_in_pipe_reg[1][32] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][32]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][32] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[32], VCC);


--B1_acq_data_in_pipe_reg[2][33] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][33] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][33], VCC);


--V1_q_b[34] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[34]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[34] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][34], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[35] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
--operation mode is normal

S2_dffs[35] = AMPP_FUNCTION(!A1L29, V1_q_b[35], S2_dffs[36], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]
--operation mode is normal

B1_acq_data_in_reg[32] = AMPP_FUNCTION(KC2__clk3, A1L811Q, VCC);


--B1_acq_data_in_pipe_reg[1][33] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][33]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][33] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[33], VCC);


--B1_acq_data_in_pipe_reg[2][34] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][34]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][34] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][34], VCC);


--V1_q_b[35] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[35]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[35] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][35], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[36] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
--operation mode is normal

S2_dffs[36] = AMPP_FUNCTION(!A1L29, V1_q_b[36], S2_dffs[37], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]
--operation mode is normal

B1_acq_data_in_reg[33] = AMPP_FUNCTION(KC2__clk3, A1L911Q, VCC);


--B1_acq_data_in_pipe_reg[1][34] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][34]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][34] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[34], VCC);


--B1_acq_data_in_pipe_reg[2][35] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][35] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][35], VCC);


--V1_q_b[36] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[36]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[36] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][36], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[37] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]
--operation mode is normal

S2_dffs[37] = AMPP_FUNCTION(!A1L29, V1_q_b[37], S2_dffs[38], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]
--operation mode is normal

B1_acq_data_in_reg[34] = AMPP_FUNCTION(KC2__clk3, A1L021Q, VCC);


--B1_acq_data_in_pipe_reg[1][35] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][35]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][35] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[35], VCC);


--B1_acq_data_in_pipe_reg[2][36] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][36] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][36], VCC);


--V1_q_b[37] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[37]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[37] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][37], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[38] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]
--operation mode is normal

S2_dffs[38] = AMPP_FUNCTION(!A1L29, V1_q_b[38], S2_dffs[39], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]
--operation mode is normal

B1_acq_data_in_reg[35] = AMPP_FUNCTION(KC2__clk3, A1L121Q, VCC);


--B1_acq_data_in_pipe_reg[1][36] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][36]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][36] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[36], VCC);


--B1_acq_data_in_pipe_reg[2][37] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][37] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][37], VCC);


--V1_q_b[38] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[38]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[38] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][38], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[39] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]
--operation mode is normal

S2_dffs[39] = AMPP_FUNCTION(!A1L29, V1_q_b[39], S2_dffs[40], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]
--operation mode is normal

B1_acq_data_in_reg[36] = AMPP_FUNCTION(KC2__clk3, A1L221Q, VCC);


--B1_acq_data_in_pipe_reg[1][37] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][37]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][37] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[37], VCC);


--B1_acq_data_in_pipe_reg[2][38] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][38] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][38], VCC);


--V1_q_b[39] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[39]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[39] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][39], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[40] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]
--operation mode is normal

S2_dffs[40] = AMPP_FUNCTION(!A1L29, V1_q_b[40], S2_dffs[41], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]
--operation mode is normal

B1_acq_data_in_reg[37] = AMPP_FUNCTION(KC2__clk3, A1L321Q, VCC);


--B1_acq_data_in_pipe_reg[1][38] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][38]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][38] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[38], VCC);


--B1_acq_data_in_pipe_reg[2][39] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][39] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][39], VCC);


--V1_q_b[40] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[40]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[40] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][40], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[41] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]
--operation mode is normal

S2_dffs[41] = AMPP_FUNCTION(!A1L29, V1_q_b[41], S2_dffs[42], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]
--operation mode is normal

B1_acq_data_in_reg[38] = AMPP_FUNCTION(KC2__clk3, A1L421Q, VCC);


--B1_acq_data_in_pipe_reg[1][39] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][39]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][39] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[39], VCC);


--B1_acq_data_in_pipe_reg[2][40] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][40] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][40], VCC);


--V1_q_b[41] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[41]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[41] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][41], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[42] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]
--operation mode is normal

S2_dffs[42] = AMPP_FUNCTION(!A1L29, V1_q_b[42], S2_dffs[43], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]
--operation mode is normal

B1_acq_data_in_reg[39] = AMPP_FUNCTION(KC2__clk3, A1L521Q, VCC);


--B1_acq_data_in_pipe_reg[1][40] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][40]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][40] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[40], VCC);


--B1_acq_data_in_pipe_reg[2][41] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][41]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][41] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][41], VCC);


--V1_q_b[42] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[42]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[42] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][42], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[43] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]
--operation mode is normal

S2_dffs[43] = AMPP_FUNCTION(!A1L29, V1_q_b[43], S2_dffs[44], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]
--operation mode is normal

B1_acq_data_in_reg[40] = AMPP_FUNCTION(KC2__clk3, A1L621Q, VCC);


--B1_acq_data_in_pipe_reg[1][41] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][41]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][41] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[41], VCC);


--B1_acq_data_in_pipe_reg[2][42] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][42]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][42] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][42], VCC);


--V1_q_b[43] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[43]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[43] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][43], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[44] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]
--operation mode is normal

S2_dffs[44] = AMPP_FUNCTION(!A1L29, V1_q_b[44], S2_dffs[45], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]
--operation mode is normal

B1_acq_data_in_reg[41] = AMPP_FUNCTION(KC2__clk3, A1L721Q, VCC);


--B1_acq_data_in_pipe_reg[1][42] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][42]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][42] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[42], VCC);


--B1_acq_data_in_pipe_reg[2][43] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][43]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][43] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][43], VCC);


--V1_q_b[44] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[44]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[44] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][44], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[45] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]
--operation mode is normal

S2_dffs[45] = AMPP_FUNCTION(!A1L29, V1_q_b[45], S2_dffs[46], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]
--operation mode is normal

B1_acq_data_in_reg[42] = AMPP_FUNCTION(KC2__clk3, A1L821Q, VCC);


--B1_acq_data_in_pipe_reg[1][43] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][43]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][43] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[43], VCC);


--B1_acq_data_in_pipe_reg[2][44] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][44]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][44] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][44], VCC);


--V1_q_b[45] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[45]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[45] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][45], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[46] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]
--operation mode is normal

S2_dffs[46] = AMPP_FUNCTION(!A1L29, V1_q_b[46], S2_dffs[47], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]
--operation mode is normal

B1_acq_data_in_reg[43] = AMPP_FUNCTION(KC2__clk3, A1L921Q, VCC);


--B1_acq_data_in_pipe_reg[1][44] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][44]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][44] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[44], VCC);


--B1_acq_data_in_pipe_reg[2][45] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][45]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][45] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][45], VCC);


--V1_q_b[46] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[46]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[46] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][46], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[47] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
--operation mode is normal

S2_dffs[47] = AMPP_FUNCTION(!A1L29, V1_q_b[47], S2_dffs[48], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]
--operation mode is normal

B1_acq_data_in_reg[44] = AMPP_FUNCTION(KC2__clk3, A1L031Q, VCC);


--B1_acq_data_in_pipe_reg[1][45] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][45]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][45] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[45], VCC);


--B1_acq_data_in_pipe_reg[2][46] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][46]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][46] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][46], VCC);


--V1_q_b[47] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[47]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[47] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][47], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[48] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]
--operation mode is normal

S2_dffs[48] = AMPP_FUNCTION(!A1L29, V1_q_b[48], S2_dffs[49], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]
--operation mode is normal

B1_acq_data_in_reg[45] = AMPP_FUNCTION(KC2__clk3, A1L131Q, VCC);


--B1_acq_data_in_pipe_reg[1][46] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][46]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][46] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[46], VCC);


--B1_acq_data_in_pipe_reg[2][47] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][47]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][47] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][47], VCC);


--V1_q_b[48] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[48]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[48] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][48], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[49] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]
--operation mode is normal

S2_dffs[49] = AMPP_FUNCTION(!A1L29, V1_q_b[49], S2_dffs[50], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]
--operation mode is normal

B1_acq_data_in_reg[46] = AMPP_FUNCTION(KC2__clk3, A1L231Q, VCC);


--B1_acq_data_in_pipe_reg[1][47] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][47]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][47] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[47], VCC);


--B1_acq_data_in_pipe_reg[2][48] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][48] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][48], VCC);


--V1_q_b[49] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[49]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[49] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][49], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[50] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]
--operation mode is normal

S2_dffs[50] = AMPP_FUNCTION(!A1L29, V1_q_b[50], S2_dffs[51], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]
--operation mode is normal

B1_acq_data_in_reg[47] = AMPP_FUNCTION(KC2__clk3, A1L331Q, VCC);


--B1_acq_data_in_pipe_reg[1][48] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][48]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][48] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[48], VCC);


--B1_acq_data_in_pipe_reg[2][49] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][49] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][49], VCC);


--V1_q_b[50] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[50]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[50] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][50], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[51] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
--operation mode is normal

S2_dffs[51] = AMPP_FUNCTION(!A1L29, V1_q_b[51], S2_dffs[52], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]
--operation mode is normal

B1_acq_data_in_reg[48] = AMPP_FUNCTION(KC2__clk3, A1L431Q, VCC);


--B1_acq_data_in_pipe_reg[1][49] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][49]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][49] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[49], VCC);


--B1_acq_data_in_pipe_reg[2][50] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][50] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][50], VCC);


--V1_q_b[51] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[51]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[51] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][51], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[52] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
--operation mode is normal

S2_dffs[52] = AMPP_FUNCTION(!A1L29, V1_q_b[52], S2_dffs[53], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]
--operation mode is normal

B1_acq_data_in_reg[49] = AMPP_FUNCTION(KC2__clk3, A1L531Q, VCC);


--B1_acq_data_in_pipe_reg[1][50] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][50]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][50] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[50], VCC);


--B1_acq_data_in_pipe_reg[2][51] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][51] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][51], VCC);


--V1_q_b[52] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[52]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[52] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][52], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[53] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]
--operation mode is normal

S2_dffs[53] = AMPP_FUNCTION(!A1L29, V1_q_b[53], S2_dffs[54], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]
--operation mode is normal

B1_acq_data_in_reg[50] = AMPP_FUNCTION(KC2__clk3, A1L631Q, VCC);


--B1_acq_data_in_pipe_reg[1][51] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][51]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][51] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[51], VCC);


--B1_acq_data_in_pipe_reg[2][52] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][52] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][52], VCC);


--V1_q_b[53] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[53]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[53] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][53], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[54] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
--operation mode is normal

S2_dffs[54] = AMPP_FUNCTION(!A1L29, V1_q_b[54], S2_dffs[55], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]
--operation mode is normal

B1_acq_data_in_reg[51] = AMPP_FUNCTION(KC2__clk3, A1L731Q, VCC);


--B1_acq_data_in_pipe_reg[1][52] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][52]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][52] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[52], VCC);


--B1_acq_data_in_pipe_reg[2][53] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][53] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][53], VCC);


--V1_q_b[54] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[54]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[54] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][54], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[55] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]
--operation mode is normal

S2_dffs[55] = AMPP_FUNCTION(!A1L29, V1_q_b[55], S2_dffs[56], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]
--operation mode is normal

B1_acq_data_in_reg[52] = AMPP_FUNCTION(KC2__clk3, A1L831Q, VCC);


--B1_acq_data_in_pipe_reg[1][53] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][53]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][53] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[53], VCC);


--B1_acq_data_in_pipe_reg[2][54] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][54] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][54], VCC);


--V1_q_b[55] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[55]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[55] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][55], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[56] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]
--operation mode is normal

S2_dffs[56] = AMPP_FUNCTION(!A1L29, V1_q_b[56], S2_dffs[57], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]
--operation mode is normal

B1_acq_data_in_reg[53] = AMPP_FUNCTION(KC2__clk3, A1L931Q, VCC);


--B1_acq_data_in_pipe_reg[1][54] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][54]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][54] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[54], VCC);


--B1_acq_data_in_pipe_reg[2][55] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][55] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][55], VCC);


--V1_q_b[56] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[56]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[56] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][56], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[57] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]
--operation mode is normal

S2_dffs[57] = AMPP_FUNCTION(!A1L29, V1_q_b[57], S2_dffs[58], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]
--operation mode is normal

B1_acq_data_in_reg[54] = AMPP_FUNCTION(KC2__clk3, A1L041Q, VCC);


--B1_acq_data_in_pipe_reg[1][55] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][55]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][55] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[55], VCC);


--B1_acq_data_in_pipe_reg[2][56] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][56] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][56], VCC);


--V1_q_b[57] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[57]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[57] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][57], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[58] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
--operation mode is normal

S2_dffs[58] = AMPP_FUNCTION(!A1L29, V1_q_b[58], S2_dffs[59], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]
--operation mode is normal

B1_acq_data_in_reg[55] = AMPP_FUNCTION(KC2__clk3, A1L141Q, VCC);


--B1_acq_data_in_pipe_reg[1][56] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][56]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][56] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[56], VCC);


--B1_acq_data_in_pipe_reg[2][57] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][57] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][57], VCC);


--V1_q_b[58] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[58]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[58] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][58], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[59] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]
--operation mode is normal

S2_dffs[59] = AMPP_FUNCTION(!A1L29, V1_q_b[59], S2_dffs[60], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]
--operation mode is normal

B1_acq_data_in_reg[56] = AMPP_FUNCTION(KC2__clk3, A1L241Q, VCC);


--B1_acq_data_in_pipe_reg[1][57] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][57]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][57] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[57], VCC);


--B1_acq_data_in_pipe_reg[2][58] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][58] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][58], VCC);


--V1_q_b[59] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[59]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[59] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][59], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[60] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
--operation mode is normal

S2_dffs[60] = AMPP_FUNCTION(!A1L29, V1_q_b[60], S2_dffs[61], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]
--operation mode is normal

B1_acq_data_in_reg[57] = AMPP_FUNCTION(KC2__clk3, A1L341Q, VCC);


--B1_acq_data_in_pipe_reg[1][58] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][58]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][58] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[58], VCC);


--B1_acq_data_in_pipe_reg[2][59] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][59] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][59], VCC);


--V1_q_b[60] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[60]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[60] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][60], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[61] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
--operation mode is normal

S2_dffs[61] = AMPP_FUNCTION(!A1L29, V1_q_b[61], S2_dffs[62], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]
--operation mode is normal

B1_acq_data_in_reg[58] = AMPP_FUNCTION(KC2__clk3, A1L441Q, VCC);


--B1_acq_data_in_pipe_reg[1][59] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][59]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][59] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[59], VCC);


--B1_acq_data_in_pipe_reg[2][60] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][60] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][60], VCC);


--V1_q_b[61] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[61]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[61] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][61], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[62] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]
--operation mode is normal

S2_dffs[62] = AMPP_FUNCTION(!A1L29, V1_q_b[62], S2_dffs[63], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]
--operation mode is normal

B1_acq_data_in_reg[59] = AMPP_FUNCTION(KC2__clk3, A1L541Q, VCC);


--B1_acq_data_in_pipe_reg[1][60] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][60]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][60] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[60], VCC);


--B1_acq_data_in_pipe_reg[2][61] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][61] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][61], VCC);


--V1_q_b[62] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[62]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[62] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][62], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[63] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]
--operation mode is normal

S2_dffs[63] = AMPP_FUNCTION(!A1L29, V1_q_b[63], S2_dffs[64], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]
--operation mode is normal

B1_acq_data_in_reg[60] = AMPP_FUNCTION(KC2__clk3, A1L641Q, VCC);


--B1_acq_data_in_pipe_reg[1][61] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][61]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][61] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[61], VCC);


--B1_acq_data_in_pipe_reg[2][62] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][62] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][62], VCC);


--V1_q_b[63] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[63]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[63] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][63], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[64] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
--operation mode is normal

S2_dffs[64] = AMPP_FUNCTION(!A1L29, V1_q_b[64], S2_dffs[65], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]
--operation mode is normal

B1_acq_data_in_reg[61] = AMPP_FUNCTION(KC2__clk3, A1L741Q, VCC);


--B1_acq_data_in_pipe_reg[1][62] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][62]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][62] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[62], VCC);


--B1_acq_data_in_pipe_reg[2][63] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][63] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][63], VCC);


--V1_q_b[64] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[64]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[64] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][64], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[65] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
--operation mode is normal

S2_dffs[65] = AMPP_FUNCTION(!A1L29, V1_q_b[65], S2_dffs[66], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]
--operation mode is normal

B1_acq_data_in_reg[62] = AMPP_FUNCTION(KC2__clk3, A1L841Q, VCC);


--B1_acq_data_in_pipe_reg[1][63] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][63]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][63] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[63], VCC);


--B1_acq_data_in_pipe_reg[2][64] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][64] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][64], VCC);


--V1_q_b[65] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[65]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[65] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][65], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[66] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]
--operation mode is normal

S2_dffs[66] = AMPP_FUNCTION(!A1L29, V1_q_b[66], S2_dffs[67], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]
--operation mode is normal

B1_acq_data_in_reg[63] = AMPP_FUNCTION(KC2__clk3, A1L941Q, VCC);


--B1_acq_data_in_pipe_reg[1][64] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][64]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][64] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[64], VCC);


--B1_acq_data_in_pipe_reg[2][65] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][65] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][65], VCC);


--V1_q_b[66] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[66]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[66] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][66], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[67] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]
--operation mode is normal

S2_dffs[67] = AMPP_FUNCTION(!A1L29, V1_q_b[67], S2_dffs[68], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]
--operation mode is normal

B1_acq_data_in_reg[64] = AMPP_FUNCTION(KC2__clk3, A1L051Q, VCC);


--B1_acq_data_in_pipe_reg[1][65] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][65]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][65] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[65], VCC);


--B1_acq_data_in_pipe_reg[2][66] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][66] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][66], VCC);


--V1_q_b[67] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[67]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[67] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][67], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[68] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]
--operation mode is normal

S2_dffs[68] = AMPP_FUNCTION(!A1L29, V1_q_b[68], S2_dffs[69], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]
--operation mode is normal

B1_acq_data_in_reg[65] = AMPP_FUNCTION(KC2__clk3, A1L151Q, VCC);


--B1_acq_data_in_pipe_reg[1][66] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][66]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][66] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[66], VCC);


--B1_acq_data_in_pipe_reg[2][67] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][67] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][67], VCC);


--V1_q_b[68] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[68]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[68] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][68], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[69] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]
--operation mode is normal

S2_dffs[69] = AMPP_FUNCTION(!A1L29, V1_q_b[69], S2_dffs[70], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]
--operation mode is normal

B1_acq_data_in_reg[66] = AMPP_FUNCTION(KC2__clk3, A1L251Q, VCC);


--B1_acq_data_in_pipe_reg[1][67] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][67]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][67] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[67], VCC);


--B1_acq_data_in_pipe_reg[2][68] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][68] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][68], VCC);


--V1_q_b[69] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[69]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[69] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][69], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[70] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]
--operation mode is normal

S2_dffs[70] = AMPP_FUNCTION(!A1L29, V1_q_b[70], S2_dffs[71], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]
--operation mode is normal

B1_acq_data_in_reg[67] = AMPP_FUNCTION(KC2__clk3, A1L351Q, VCC);


--B1_acq_data_in_pipe_reg[1][68] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][68] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[68], VCC);


--B1_acq_data_in_pipe_reg[2][69] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][69] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][69], VCC);


--V1_q_b[70] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[70]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[70] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][70], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[71] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]
--operation mode is normal

S2_dffs[71] = AMPP_FUNCTION(!A1L29, V1_q_b[71], S2_dffs[72], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]
--operation mode is normal

B1_acq_data_in_reg[68] = AMPP_FUNCTION(KC2__clk3, A1L451Q, VCC);


--B1_acq_data_in_pipe_reg[1][69] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][69]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][69] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[69], VCC);


--B1_acq_data_in_pipe_reg[2][70] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][70] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][70], VCC);


--V1_q_b[71] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[71]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[71] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][71], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[72] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]
--operation mode is normal

S2_dffs[72] = AMPP_FUNCTION(!A1L29, V1_q_b[72], S2_dffs[73], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]
--operation mode is normal

B1_acq_data_in_reg[69] = AMPP_FUNCTION(KC2__clk3, A1L551Q, VCC);


--B1_acq_data_in_pipe_reg[1][70] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][70]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][70] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[70], VCC);


--B1_acq_data_in_pipe_reg[2][71] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][71] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][71], VCC);


--V1_q_b[72] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[72]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[72] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][72], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[73] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]
--operation mode is normal

S2_dffs[73] = AMPP_FUNCTION(!A1L29, V1_q_b[73], S2_dffs[74], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]
--operation mode is normal

B1_acq_data_in_reg[70] = AMPP_FUNCTION(KC2__clk3, A1L651Q, VCC);


--B1_acq_data_in_pipe_reg[1][71] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][71]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][71] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[71], VCC);


--B1_acq_data_in_pipe_reg[2][72] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][72]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][72] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][72], VCC);


--V1_q_b[73] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[73]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[73] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][73], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[74] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]
--operation mode is normal

S2_dffs[74] = AMPP_FUNCTION(!A1L29, V1_q_b[74], S2_dffs[75], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]
--operation mode is normal

B1_acq_data_in_reg[71] = AMPP_FUNCTION(KC2__clk3, A1L751Q, VCC);


--B1_acq_data_in_pipe_reg[1][72] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][72]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][72] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[72], VCC);


--B1_acq_data_in_pipe_reg[2][73] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][73]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][73] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][73], VCC);


--V1_q_b[74] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[74]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[74] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][74], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[75] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]
--operation mode is normal

S2_dffs[75] = AMPP_FUNCTION(!A1L29, V1_q_b[75], S2_dffs[76], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[72] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]
--operation mode is normal

B1_acq_data_in_reg[72] = AMPP_FUNCTION(KC2__clk3, A1L851Q, VCC);


--B1_acq_data_in_pipe_reg[1][73] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][73]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][73] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[73], VCC);


--B1_acq_data_in_pipe_reg[2][74] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][74]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][74] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][74], VCC);


--V1_q_b[75] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[75]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[75] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][75], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[76] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]
--operation mode is normal

S2_dffs[76] = AMPP_FUNCTION(!A1L29, V1_q_b[76], S2_dffs[77], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[73] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]
--operation mode is normal

B1_acq_data_in_reg[73] = AMPP_FUNCTION(KC2__clk3, A1L951Q, VCC);


--B1_acq_data_in_pipe_reg[1][74] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][74]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][74] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[74], VCC);


--B1_acq_data_in_pipe_reg[2][75] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][75]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][75] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][75], VCC);


--V1_q_b[76] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[76]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[76] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][76], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[77] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]
--operation mode is normal

S2_dffs[77] = AMPP_FUNCTION(!A1L29, V1_q_b[77], S2_dffs[78], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[74] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]
--operation mode is normal

B1_acq_data_in_reg[74] = AMPP_FUNCTION(KC2__clk3, A1L061Q, VCC);


--B1_acq_data_in_pipe_reg[1][75] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][75]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][75] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[75], VCC);


--B1_acq_data_in_pipe_reg[2][76] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][76]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][76] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][76], VCC);


--V1_q_b[77] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[77]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[77] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][77], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[78] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]
--operation mode is normal

S2_dffs[78] = AMPP_FUNCTION(!A1L29, V1_q_b[78], S2_dffs[79], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[75] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]
--operation mode is normal

B1_acq_data_in_reg[75] = AMPP_FUNCTION(KC2__clk3, A1L161Q, VCC);


--B1_acq_data_in_pipe_reg[1][76] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][76]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][76] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[76], VCC);


--B1_acq_data_in_pipe_reg[2][77] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][77]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][77] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][77], VCC);


--V1_q_b[78] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[78]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[78] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][78], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[79] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]
--operation mode is normal

S2_dffs[79] = AMPP_FUNCTION(!A1L29, V1_q_b[79], S2_dffs[80], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[76] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]
--operation mode is normal

B1_acq_data_in_reg[76] = AMPP_FUNCTION(KC2__clk3, A1L261Q, VCC);


--B1_acq_data_in_pipe_reg[1][77] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][77]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][77] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[77], VCC);


--B1_acq_data_in_pipe_reg[2][78] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][78]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][78] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][78], VCC);


--V1_q_b[79] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[79]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[79] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][79], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[80] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]
--operation mode is normal

S2_dffs[80] = AMPP_FUNCTION(!A1L29, V1_q_b[80], S2_dffs[81], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[77] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]
--operation mode is normal

B1_acq_data_in_reg[77] = AMPP_FUNCTION(KC2__clk3, A1L361Q, VCC);


--B1_acq_data_in_pipe_reg[1][78] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][78]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][78] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[78], VCC);


--B1_acq_data_in_pipe_reg[2][79] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][79]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][79] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][79], VCC);


--V1_q_b[80] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[80]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[80] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][80], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[81] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]
--operation mode is normal

S2_dffs[81] = AMPP_FUNCTION(!A1L29, V1_q_b[81], S2_dffs[82], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[78] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]
--operation mode is normal

B1_acq_data_in_reg[78] = AMPP_FUNCTION(KC2__clk3, A1L461Q, VCC);


--B1_acq_data_in_pipe_reg[1][79] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][79]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][79] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[79], VCC);


--B1_acq_data_in_pipe_reg[2][80] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][80]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][80] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][80], VCC);


--V1_q_b[81] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[81]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[81] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][81], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[82] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]
--operation mode is normal

S2_dffs[82] = AMPP_FUNCTION(!A1L29, V1_q_b[82], S2_dffs[83], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[79] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]
--operation mode is normal

B1_acq_data_in_reg[79] = AMPP_FUNCTION(KC2__clk3, A1L561Q, VCC);


--B1_acq_data_in_pipe_reg[1][80] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][80]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][80] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[80], VCC);


--B1_acq_data_in_pipe_reg[2][81] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][81]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][81] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][81], VCC);


--V1_q_b[82] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[82]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[82] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][82], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--S2_dffs[83] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]
--operation mode is normal

S2_dffs[83] = AMPP_FUNCTION(!A1L29, V1_q_b[83], L1_ram_shift_load, !B1_reset_all);


--B1_acq_data_in_reg[80] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]
--operation mode is normal

B1_acq_data_in_reg[80] = AMPP_FUNCTION(KC2__clk3, A1L661Q, VCC);


--B1_acq_data_in_pipe_reg[1][81] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][81]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][81] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[81], VCC);


--B1_acq_data_in_pipe_reg[2][82] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][82]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][82] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][82], VCC);


--V1_q_b[83] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vp82:auto_generated|q_b[83]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 84, Port B Logical Depth: 2048, Port B Logical Width: 84
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
V1_q_b[83] = AMPP_FUNCTION(P1L3, GND, KC2__clk3, !A1L29, B1_acq_data_in_pipe_reg[2][83], MB1_safe_q[0], MB1_safe_q[1], MB1_safe_q[2], MB1_safe_q[3], MB1_safe_q[4], MB1_safe_q[5], MB1_safe_q[6], MB1_safe_q[7], MB1_safe_q[8], MB1_safe_q[9], MB1_safe_q[10], U1_safe_q[0], U1_safe_q[1], U1_safe_q[2], U1_safe_q[3], U1_safe_q[4], U1_safe_q[5], U1_safe_q[6], U1_safe_q[7], U1_safe_q[8], U1_safe_q[9], U1_safe_q[10]);


--B1_acq_data_in_reg[81] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]
--operation mode is normal

B1_acq_data_in_reg[81] = AMPP_FUNCTION(KC2__clk3, A1L761Q, VCC);


--B1_acq_data_in_pipe_reg[1][82] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][82]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][82] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[82], VCC);


--B1_acq_data_in_pipe_reg[2][83] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][83]
--operation mode is normal

B1_acq_data_in_pipe_reg[2][83] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_pipe_reg[1][83], VCC);


--B1_acq_data_in_reg[82] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]
--operation mode is normal

B1_acq_data_in_reg[82] = AMPP_FUNCTION(KC2__clk3, A1L861Q, VCC);


--B1_acq_data_in_pipe_reg[1][83] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][83]
--operation mode is normal

B1_acq_data_in_pipe_reg[1][83] = AMPP_FUNCTION(KC2__clk3, B1_acq_data_in_reg[83], VCC);


--B1_acq_data_in_reg[83] is sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]
--operation mode is normal

B1_acq_data_in_reg[83] = AMPP_FUNCTION(KC2__clk3, A1L961Q, VCC);


--K1L11 is sld_hub:sld_hub_inst|HUB_TDO~320
--operation mode is normal

K1L11 = AMPP_FUNCTION(SC1_Q[4], S1_dffs[0], K1L41, K1L51);


--D1L46 is tdc_vme:inst1|_~290
--operation mode is normal

D1L46 = PB1_safe_q[0] & PB1_safe_q[1] & PB1_safe_q[2] & D1L76;


--D1L33 is tdc_vme:inst1|_~185
--operation mode is normal

D1L33 = !PB1_safe_q[0] & !PB1_safe_q[1] & PB1_safe_q[2] & D1L76;


--D1L12 is tdc_vme:inst1|_~115
--operation mode is normal

D1L12 = PB1_safe_q[1] & !PB1_safe_q[0] & D1L76 & !PB1_safe_q[2];


--D1L02 is tdc_vme:inst1|_~80
--operation mode is normal

D1L02 = PB1_safe_q[0] & !PB1_safe_q[1] & D1L76 & !PB1_safe_q[2];


--D1L43 is tdc_vme:inst1|_~220
--operation mode is normal

D1L43 = PB1_safe_q[0] & !PB1_safe_q[1] & PB1_safe_q[2] & D1L76;


--D1L53 is tdc_vme:inst1|_~255
--operation mode is normal

D1L53 = PB1_safe_q[1] & !PB1_safe_q[0] & PB1_safe_q[2] & D1L76;


--D1L91 is tdc_vme:inst1|_~73
--operation mode is normal

D1L91 = !PB1_safe_q[0] & !PB1_safe_q[1] & D1L76 & !PB1_safe_q[2];


--K1L53 is sld_hub:sld_hub_inst|rtl~360
--operation mode is normal

K1L53 = AMPP_FUNCTION(K1_jtag_debug_mode_usr1, UC1_state[4], UC1_state[3], K1L23);


--N1L83 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~156
--operation mode is normal

N1L83 = AMPP_FUNCTION(UC1_state[4], N1_word_counter[3], N1L51, N1_word_counter[2]);


--Q1L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51
--operation mode is normal

Q1L3 = AMPP_FUNCTION(CB1_status_out[1], BB1_buffer_write_enable, S3_dffs[5], P1L4);


--L1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|reduce_nor~0
--operation mode is normal

L1L4 = AMPP_FUNCTION(T1_safe_q[6], T1_safe_q[5], T1_safe_q[0], L1L6);


--L1L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|reduce_nor~1
--operation mode is normal

L1L5 = AMPP_FUNCTION(T1_safe_q[6], T1_safe_q[5], T1_safe_q[0], L1L6);


--DB58L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206
--operation mode is normal

DB58L3 = AMPP_FUNCTION(B1_trigger_in_reg, S3_dffs[19], S3_dffs[18], S3_dffs[17]);


--DB38L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~206
--operation mode is normal

DB38L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[82], S4_dffs[248], S4_dffs[247], S4_dffs[246]);


--DB18L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~206
--operation mode is normal

DB18L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[80], S4_dffs[242], S4_dffs[241], S4_dffs[240]);


--DB08L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~206
--operation mode is normal

DB08L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[79], S4_dffs[239], S4_dffs[238], S4_dffs[237]);


--DB97L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~206
--operation mode is normal

DB97L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[78], S4_dffs[236], S4_dffs[235], S4_dffs[234]);


--DB28L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~206
--operation mode is normal

DB28L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[81], S4_dffs[245], S4_dffs[244], S4_dffs[243]);


--DB87L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~206
--operation mode is normal

DB87L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[77], S4_dffs[233], S4_dffs[232], S4_dffs[231]);


--DB77L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~206
--operation mode is normal

DB77L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[76], S4_dffs[230], S4_dffs[229], S4_dffs[228]);


--DB67L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~206
--operation mode is normal

DB67L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[75], S4_dffs[227], S4_dffs[226], S4_dffs[225]);


--DB57L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~206
--operation mode is normal

DB57L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[74], S4_dffs[224], S4_dffs[223], S4_dffs[222]);


--DB47L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~206
--operation mode is normal

DB47L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[73], S4_dffs[221], S4_dffs[220], S4_dffs[219]);


--DB37L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~206
--operation mode is normal

DB37L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[72], S4_dffs[218], S4_dffs[217], S4_dffs[216]);


--DB27L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~206
--operation mode is normal

DB27L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[71], S4_dffs[215], S4_dffs[214], S4_dffs[213]);


--DB17L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206
--operation mode is normal

DB17L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[70], S4_dffs[212], S4_dffs[211], S4_dffs[210]);


--DB07L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206
--operation mode is normal

DB07L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[69], S4_dffs[209], S4_dffs[208], S4_dffs[207]);


--DB96L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206
--operation mode is normal

DB96L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[68], S4_dffs[206], S4_dffs[205], S4_dffs[204]);


--DB86L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206
--operation mode is normal

DB86L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[67], S4_dffs[203], S4_dffs[202], S4_dffs[201]);


--DB76L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206
--operation mode is normal

DB76L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[66], S4_dffs[200], S4_dffs[199], S4_dffs[198]);


--DB66L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206
--operation mode is normal

DB66L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[65], S4_dffs[197], S4_dffs[196], S4_dffs[195]);


--DB56L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206
--operation mode is normal

DB56L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[64], S4_dffs[194], S4_dffs[193], S4_dffs[192]);


--DB46L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206
--operation mode is normal

DB46L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[63], S4_dffs[191], S4_dffs[190], S4_dffs[189]);


--DB36L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206
--operation mode is normal

DB36L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[62], S4_dffs[188], S4_dffs[187], S4_dffs[186]);


--DB26L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206
--operation mode is normal

DB26L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[61], S4_dffs[185], S4_dffs[184], S4_dffs[183]);


--DB16L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206
--operation mode is normal

DB16L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[60], S4_dffs[182], S4_dffs[181], S4_dffs[180]);


--DB06L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206
--operation mode is normal

DB06L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[59], S4_dffs[179], S4_dffs[178], S4_dffs[177]);


--DB95L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206
--operation mode is normal

DB95L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[58], S4_dffs[176], S4_dffs[175], S4_dffs[174]);


--DB85L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206
--operation mode is normal

DB85L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[57], S4_dffs[173], S4_dffs[172], S4_dffs[171]);


--DB75L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206
--operation mode is normal

DB75L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[56], S4_dffs[170], S4_dffs[169], S4_dffs[168]);


--DB65L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206
--operation mode is normal

DB65L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[55], S4_dffs[167], S4_dffs[166], S4_dffs[165]);


--DB55L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206
--operation mode is normal

DB55L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[54], S4_dffs[164], S4_dffs[163], S4_dffs[162]);


--DB45L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206
--operation mode is normal

DB45L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[53], S4_dffs[161], S4_dffs[160], S4_dffs[159]);


--DB35L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206
--operation mode is normal

DB35L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[52], S4_dffs[158], S4_dffs[157], S4_dffs[156]);


--DB25L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206
--operation mode is normal

DB25L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[51], S4_dffs[155], S4_dffs[154], S4_dffs[153]);


--DB15L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206
--operation mode is normal

DB15L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[50], S4_dffs[152], S4_dffs[151], S4_dffs[150]);


--DB05L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206
--operation mode is normal

DB05L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[49], S4_dffs[149], S4_dffs[148], S4_dffs[147]);


--DB94L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206
--operation mode is normal

DB94L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[48], S4_dffs[146], S4_dffs[145], S4_dffs[144]);


--DB84L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~206
--operation mode is normal

DB84L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[47], S4_dffs[143], S4_dffs[142], S4_dffs[141]);


--DB74L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~206
--operation mode is normal

DB74L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[46], S4_dffs[140], S4_dffs[139], S4_dffs[138]);


--DB64L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~206
--operation mode is normal

DB64L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[45], S4_dffs[137], S4_dffs[136], S4_dffs[135]);


--DB54L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~206
--operation mode is normal

DB54L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[44], S4_dffs[134], S4_dffs[133], S4_dffs[132]);


--DB44L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~206
--operation mode is normal

DB44L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[43], S4_dffs[131], S4_dffs[130], S4_dffs[129]);


--DB34L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~206
--operation mode is normal

DB34L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[42], S4_dffs[128], S4_dffs[127], S4_dffs[126]);


--DB24L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~206
--operation mode is normal

DB24L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[41], S4_dffs[125], S4_dffs[124], S4_dffs[123]);


--DB14L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206
--operation mode is normal

DB14L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[40], S4_dffs[122], S4_dffs[121], S4_dffs[120]);


--DB04L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206
--operation mode is normal

DB04L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[39], S4_dffs[119], S4_dffs[118], S4_dffs[117]);


--DB93L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206
--operation mode is normal

DB93L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[38], S4_dffs[116], S4_dffs[115], S4_dffs[114]);


--DB83L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206
--operation mode is normal

DB83L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[37], S4_dffs[113], S4_dffs[112], S4_dffs[111]);


--DB73L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206
--operation mode is normal

DB73L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[36], S4_dffs[110], S4_dffs[109], S4_dffs[108]);


--DB63L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206
--operation mode is normal

DB63L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[35], S4_dffs[107], S4_dffs[106], S4_dffs[105]);


--DB53L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~206
--operation mode is normal

DB53L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[34], S4_dffs[104], S4_dffs[103], S4_dffs[102]);


--DB43L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206
--operation mode is normal

DB43L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[33], S4_dffs[101], S4_dffs[100], S4_dffs[99]);


--DB33L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~206
--operation mode is normal

DB33L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[32], S4_dffs[98], S4_dffs[97], S4_dffs[96]);


--DB23L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206
--operation mode is normal

DB23L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[31], S4_dffs[95], S4_dffs[94], S4_dffs[93]);


--DB13L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~206
--operation mode is normal

DB13L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[30], S4_dffs[92], S4_dffs[91], S4_dffs[90]);


--DB03L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206
--operation mode is normal

DB03L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[29], S4_dffs[89], S4_dffs[88], S4_dffs[87]);


--DB92L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206
--operation mode is normal

DB92L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[28], S4_dffs[86], S4_dffs[85], S4_dffs[84]);


--DB82L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206
--operation mode is normal

DB82L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[27], S4_dffs[83], S4_dffs[82], S4_dffs[81]);


--DB72L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206
--operation mode is normal

DB72L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[26], S4_dffs[80], S4_dffs[79], S4_dffs[78]);


--DB62L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206
--operation mode is normal

DB62L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[25], S4_dffs[77], S4_dffs[76], S4_dffs[75]);


--DB52L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206
--operation mode is normal

DB52L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[24], S4_dffs[74], S4_dffs[73], S4_dffs[72]);


--DB42L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206
--operation mode is normal

DB42L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[23], S4_dffs[71], S4_dffs[70], S4_dffs[69]);


--DB32L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206
--operation mode is normal

DB32L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[22], S4_dffs[68], S4_dffs[67], S4_dffs[66]);


--DB22L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206
--operation mode is normal

DB22L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[21], S4_dffs[65], S4_dffs[64], S4_dffs[63]);


--DB12L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206
--operation mode is normal

DB12L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[20], S4_dffs[62], S4_dffs[61], S4_dffs[60]);


--DB02L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206
--operation mode is normal

DB02L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[19], S4_dffs[59], S4_dffs[58], S4_dffs[57]);


--DB91L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206
--operation mode is normal

DB91L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[18], S4_dffs[56], S4_dffs[55], S4_dffs[54]);


--DB81L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206
--operation mode is normal

DB81L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[17], S4_dffs[53], S4_dffs[52], S4_dffs[51]);


--DB71L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206
--operation mode is normal

DB71L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[16], S4_dffs[50], S4_dffs[49], S4_dffs[48]);


--DB61L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206
--operation mode is normal

DB61L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[15], S4_dffs[47], S4_dffs[46], S4_dffs[45]);


--DB51L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206
--operation mode is normal

DB51L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[14], S4_dffs[44], S4_dffs[43], S4_dffs[42]);


--DB41L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206
--operation mode is normal

DB41L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[13], S4_dffs[41], S4_dffs[40], S4_dffs[39]);


--DB31L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206
--operation mode is normal

DB31L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[12], S4_dffs[38], S4_dffs[37], S4_dffs[36]);


--DB21L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206
--operation mode is normal

DB21L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[11], S4_dffs[35], S4_dffs[34], S4_dffs[33]);


--DB11L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206
--operation mode is normal

DB11L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[10], S4_dffs[32], S4_dffs[31], S4_dffs[30]);


--DB01L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206
--operation mode is normal

DB01L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[9], S4_dffs[29], S4_dffs[28], S4_dffs[27]);


--DB9L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206
--operation mode is normal

DB9L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[8], S4_dffs[26], S4_dffs[25], S4_dffs[24]);


--DB8L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206
--operation mode is normal

DB8L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[7], S4_dffs[23], S4_dffs[22], S4_dffs[21]);


--DB7L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206
--operation mode is normal

DB7L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[6], S4_dffs[20], S4_dffs[19], S4_dffs[18]);


--DB6L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206
--operation mode is normal

DB6L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[5], S4_dffs[17], S4_dffs[16], S4_dffs[15]);


--DB5L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206
--operation mode is normal

DB5L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[4], S4_dffs[14], S4_dffs[13], S4_dffs[12]);


--DB4L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206
--operation mode is normal

DB4L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[3], S4_dffs[11], S4_dffs[10], S4_dffs[9]);


--DB3L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206
--operation mode is normal

DB3L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[2], S4_dffs[8], S4_dffs[7], S4_dffs[6]);


--DB2L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~206
--operation mode is normal

DB2L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[1], S4_dffs[5], S4_dffs[4], S4_dffs[3]);


--DB1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206
--operation mode is normal

DB1L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[0], S4_dffs[2], S4_dffs[1], S4_dffs[0]);


--DB48L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~209
--operation mode is normal

DB48L3 = AMPP_FUNCTION(B1_acq_trigger_in_reg[83], S4_dffs[251], S4_dffs[250], S4_dffs[249]);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--address[26] is address[26]
--operation mode is input

address[26] = INPUT();


--address[25] is address[25]
--operation mode is input

address[25] = INPUT();


--address[24] is address[24]
--operation mode is input

address[24] = INPUT();


--am[2] is am[2]
--operation mode is input

am[2] = INPUT();


--sysclk is sysclk
--operation mode is input

sysclk = INPUT();


--SDOUT[31] is SDOUT[31]
--operation mode is input

SDOUT[31] = INPUT();


--SDOUT[30] is SDOUT[30]
--operation mode is input

SDOUT[30] = INPUT();


--SDOUT[29] is SDOUT[29]
--operation mode is input

SDOUT[29] = INPUT();


--SDOUT[28] is SDOUT[28]
--operation mode is input

SDOUT[28] = INPUT();


--SDOUT[27] is SDOUT[27]
--operation mode is input

SDOUT[27] = INPUT();


--SDOUT[26] is SDOUT[26]
--operation mode is input

SDOUT[26] = INPUT();


--SDOUT[25] is SDOUT[25]
--operation mode is input

SDOUT[25] = INPUT();


--SDOUT[24] is SDOUT[24]
--operation mode is input

SDOUT[24] = INPUT();


--SDOUT[23] is SDOUT[23]
--operation mode is input

SDOUT[23] = INPUT();


--SDOUT[22] is SDOUT[22]
--operation mode is input

SDOUT[22] = INPUT();


--SDOUT[21] is SDOUT[21]
--operation mode is input

SDOUT[21] = INPUT();


--SDOUT[20] is SDOUT[20]
--operation mode is input

SDOUT[20] = INPUT();


--SDOUT[19] is SDOUT[19]
--operation mode is input

SDOUT[19] = INPUT();


--SDOUT[18] is SDOUT[18]
--operation mode is input

SDOUT[18] = INPUT();


--SDOUT[17] is SDOUT[17]
--operation mode is input

SDOUT[17] = INPUT();


--SDOUT[16] is SDOUT[16]
--operation mode is input

SDOUT[16] = INPUT();


--SDOUT[15] is SDOUT[15]
--operation mode is input

SDOUT[15] = INPUT();


--SDOUT[14] is SDOUT[14]
--operation mode is input

SDOUT[14] = INPUT();


--SDOUT[13] is SDOUT[13]
--operation mode is input

SDOUT[13] = INPUT();


--SDOUT[12] is SDOUT[12]
--operation mode is input

SDOUT[12] = INPUT();


--SDOUT[11] is SDOUT[11]
--operation mode is input

SDOUT[11] = INPUT();


--SDOUT[10] is SDOUT[10]
--operation mode is input

SDOUT[10] = INPUT();


--SDOUT[9] is SDOUT[9]
--operation mode is input

SDOUT[9] = INPUT();


--SDOUT[8] is SDOUT[8]
--operation mode is input

SDOUT[8] = INPUT();


--SDOUT[3] is SDOUT[3]
--operation mode is input

SDOUT[3] = INPUT();


--SDOUT[2] is SDOUT[2]
--operation mode is input

SDOUT[2] = INPUT();


--SDOUT[1] is SDOUT[1]
--operation mode is input

SDOUT[1] = INPUT();


--SDOUT[0] is SDOUT[0]
--operation mode is input

SDOUT[0] = INPUT();


--_delayed_modsel is _delayed_modsel
--operation mode is input

_delayed_modsel = INPUT();


--_delayed_ds is _delayed_ds
--operation mode is input

_delayed_ds = INPUT();


--BUSY[31] is BUSY[31]
--operation mode is input

BUSY[31] = INPUT();


--BUSY[30] is BUSY[30]
--operation mode is input

BUSY[30] = INPUT();


--BUSY[29] is BUSY[29]
--operation mode is input

BUSY[29] = INPUT();


--BUSY[28] is BUSY[28]
--operation mode is input

BUSY[28] = INPUT();


--BUSY[27] is BUSY[27]
--operation mode is input

BUSY[27] = INPUT();


--BUSY[26] is BUSY[26]
--operation mode is input

BUSY[26] = INPUT();


--BUSY[25] is BUSY[25]
--operation mode is input

BUSY[25] = INPUT();


--BUSY[24] is BUSY[24]
--operation mode is input

BUSY[24] = INPUT();


--BUSY[23] is BUSY[23]
--operation mode is input

BUSY[23] = INPUT();


--BUSY[22] is BUSY[22]
--operation mode is input

BUSY[22] = INPUT();


--BUSY[21] is BUSY[21]
--operation mode is input

BUSY[21] = INPUT();


--BUSY[20] is BUSY[20]
--operation mode is input

BUSY[20] = INPUT();


--BUSY[19] is BUSY[19]
--operation mode is input

BUSY[19] = INPUT();


--BUSY[18] is BUSY[18]
--operation mode is input

BUSY[18] = INPUT();


--BUSY[17] is BUSY[17]
--operation mode is input

BUSY[17] = INPUT();


--BUSY[16] is BUSY[16]
--operation mode is input

BUSY[16] = INPUT();


--BUSY[15] is BUSY[15]
--operation mode is input

BUSY[15] = INPUT();


--BUSY[14] is BUSY[14]
--operation mode is input

BUSY[14] = INPUT();


--BUSY[13] is BUSY[13]
--operation mode is input

BUSY[13] = INPUT();


--BUSY[12] is BUSY[12]
--operation mode is input

BUSY[12] = INPUT();


--BUSY[11] is BUSY[11]
--operation mode is input

BUSY[11] = INPUT();


--BUSY[10] is BUSY[10]
--operation mode is input

BUSY[10] = INPUT();


--BUSY[9] is BUSY[9]
--operation mode is input

BUSY[9] = INPUT();


--BUSY[8] is BUSY[8]
--operation mode is input

BUSY[8] = INPUT();


--BUSY[7] is BUSY[7]
--operation mode is input

BUSY[7] = INPUT();


--BUSY[6] is BUSY[6]
--operation mode is input

BUSY[6] = INPUT();


--BUSY[4] is BUSY[4]
--operation mode is input

BUSY[4] = INPUT();


--BUSY[3] is BUSY[3]
--operation mode is input

BUSY[3] = INPUT();


--BUSY[2] is BUSY[2]
--operation mode is input

BUSY[2] = INPUT();


--BUSY[1] is BUSY[1]
--operation mode is input

BUSY[1] = INPUT();


--BUSY[0] is BUSY[0]
--operation mode is input

BUSY[0] = INPUT();


--DigIn[3] is DigIn[3]
--operation mode is input

DigIn[3] = INPUT();


--DigIn[2] is DigIn[2]
--operation mode is input

DigIn[2] = INPUT();


--DigIn[1] is DigIn[1]
--operation mode is input

DigIn[1] = INPUT();


--DigIn[0] is DigIn[0]
--operation mode is input

DigIn[0] = INPUT();


--fromtapdel[5] is fromtapdel[5]
--operation mode is input

fromtapdel[5] = INPUT();


--fromtapdel[4] is fromtapdel[4]
--operation mode is input

fromtapdel[4] = INPUT();


--fromtapdel[3] is fromtapdel[3]
--operation mode is input

fromtapdel[3] = INPUT();


--fromtapdel[2] is fromtapdel[2]
--operation mode is input

fromtapdel[2] = INPUT();


--fromtapdel[1] is fromtapdel[1]
--operation mode is input

fromtapdel[1] = INPUT();


--RDERR[31] is RDERR[31]
--operation mode is input

RDERR[31] = INPUT();


--RDERR[30] is RDERR[30]
--operation mode is input

RDERR[30] = INPUT();


--RDERR[29] is RDERR[29]
--operation mode is input

RDERR[29] = INPUT();


--RDERR[28] is RDERR[28]
--operation mode is input

RDERR[28] = INPUT();


--RDERR[27] is RDERR[27]
--operation mode is input

RDERR[27] = INPUT();


--RDERR[26] is RDERR[26]
--operation mode is input

RDERR[26] = INPUT();


--RDERR[25] is RDERR[25]
--operation mode is input

RDERR[25] = INPUT();


--RDERR[24] is RDERR[24]
--operation mode is input

RDERR[24] = INPUT();


--RDERR[23] is RDERR[23]
--operation mode is input

RDERR[23] = INPUT();


--RDERR[22] is RDERR[22]
--operation mode is input

RDERR[22] = INPUT();


--RDERR[21] is RDERR[21]
--operation mode is input

RDERR[21] = INPUT();


--RDERR[20] is RDERR[20]
--operation mode is input

RDERR[20] = INPUT();


--RDERR[19] is RDERR[19]
--operation mode is input

RDERR[19] = INPUT();


--RDERR[18] is RDERR[18]
--operation mode is input

RDERR[18] = INPUT();


--RDERR[17] is RDERR[17]
--operation mode is input

RDERR[17] = INPUT();


--RDERR[16] is RDERR[16]
--operation mode is input

RDERR[16] = INPUT();


--RDERR[15] is RDERR[15]
--operation mode is input

RDERR[15] = INPUT();


--RDERR[14] is RDERR[14]
--operation mode is input

RDERR[14] = INPUT();


--RDERR[13] is RDERR[13]
--operation mode is input

RDERR[13] = INPUT();


--RDERR[12] is RDERR[12]
--operation mode is input

RDERR[12] = INPUT();


--RDERR[11] is RDERR[11]
--operation mode is input

RDERR[11] = INPUT();


--RDERR[10] is RDERR[10]
--operation mode is input

RDERR[10] = INPUT();


--RDERR[9] is RDERR[9]
--operation mode is input

RDERR[9] = INPUT();


--RDERR[8] is RDERR[8]
--operation mode is input

RDERR[8] = INPUT();


--RDERR[7] is RDERR[7]
--operation mode is input

RDERR[7] = INPUT();


--RDERR[6] is RDERR[6]
--operation mode is input

RDERR[6] = INPUT();


--RDERR[4] is RDERR[4]
--operation mode is input

RDERR[4] = INPUT();


--RDERR[3] is RDERR[3]
--operation mode is input

RDERR[3] = INPUT();


--RDERR[2] is RDERR[2]
--operation mode is input

RDERR[2] = INPUT();


--RDERR[1] is RDERR[1]
--operation mode is input

RDERR[1] = INPUT();


--RDERR[0] is RDERR[0]
--operation mode is input

RDERR[0] = INPUT();


--TBUSIN[3] is TBUSIN[3]
--operation mode is input

TBUSIN[3] = INPUT();


--TBUSIN[2] is TBUSIN[2]
--operation mode is input

TBUSIN[2] = INPUT();


--TBUSIN[1] is TBUSIN[1]
--operation mode is input

TBUSIN[1] = INPUT();


--TBUSIN[0] is TBUSIN[0]
--operation mode is input

TBUSIN[0] = INPUT();


--_vme_write is _vme_write
--operation mode is input

_vme_write = INPUT();


--_iackin is _iackin
--operation mode is input

_iackin = INPUT();


--_berrin is _berrin
--operation mode is input

_berrin = INPUT();


--_as is _as
--operation mode is input

_as = INPUT();


--_iack is _iack
--operation mode is input

_iack = INPUT();


--_ds[0] is _ds[0]
--operation mode is input

_ds[0] = INPUT();


--_ds[1] is _ds[1]
--operation mode is input

_ds[1] = INPUT();


--clkin is clkin
--operation mode is input

clkin = INPUT();






--address[29] is address[29]
--operation mode is input

address[29] = INPUT();


--_ga[2] is _ga[2]
--operation mode is input

_ga[2] = INPUT();


--address[31] is address[31]
--operation mode is input

address[31] = INPUT();


--_ga[4] is _ga[4]
--operation mode is input

_ga[4] = INPUT();


--address[27] is address[27]
--operation mode is input

address[27] = INPUT();


--_ga[0] is _ga[0]
--operation mode is input

_ga[0] = INPUT();


--address[30] is address[30]
--operation mode is input

address[30] = INPUT();


--_ga[3] is _ga[3]
--operation mode is input

_ga[3] = INPUT();


--am[0] is am[0]
--operation mode is input

am[0] = INPUT();


--address[28] is address[28]
--operation mode is input

address[28] = INPUT();


--_ga[1] is _ga[1]
--operation mode is input

_ga[1] = INPUT();


--am[4] is am[4]
--operation mode is input

am[4] = INPUT();


--am[3] is am[3]
--operation mode is input

am[3] = INPUT();


--_lword is _lword
--operation mode is input

_lword = INPUT();


--am[5] is am[5]
--operation mode is input

am[5] = INPUT();


--address[4] is address[4]
--operation mode is input

address[4] = INPUT();


--address[5] is address[5]
--operation mode is input

address[5] = INPUT();


--address[2] is address[2]
--operation mode is input

address[2] = INPUT();


--address[3] is address[3]
--operation mode is input

address[3] = INPUT();


--address[21] is address[21]
--operation mode is input

address[21] = INPUT();


--address[20] is address[20]
--operation mode is input

address[20] = INPUT();


--address[19] is address[19]
--operation mode is input

address[19] = INPUT();


--address[18] is address[18]
--operation mode is input

address[18] = INPUT();


--address[17] is address[17]
--operation mode is input

address[17] = INPUT();


--address[15] is address[15]
--operation mode is input

address[15] = INPUT();


--address[23] is address[23]
--operation mode is input

address[23] = INPUT();


--address[22] is address[22]
--operation mode is input

address[22] = INPUT();


--address[14] is address[14]
--operation mode is input

address[14] = INPUT();


--address[13] is address[13]
--operation mode is input

address[13] = INPUT();


--address[12] is address[12]
--operation mode is input

address[12] = INPUT();


--address[11] is address[11]
--operation mode is input

address[11] = INPUT();


--address[10] is address[10]
--operation mode is input

address[10] = INPUT();


--address[9] is address[9]
--operation mode is input

address[9] = INPUT();


--address[6] is address[6]
--operation mode is input

address[6] = INPUT();


--address[8] is address[8]
--operation mode is input

address[8] = INPUT();


--address[7] is address[7]
--operation mode is input

address[7] = INPUT();


--am[1] is am[1]
--operation mode is input

am[1] = INPUT();


--address[16] is address[16]
--operation mode is input

address[16] = INPUT();


--SDOUT[4] is SDOUT[4]
--operation mode is input

SDOUT[4] = INPUT();


--SDOUT[5] is SDOUT[5]
--operation mode is input

SDOUT[5] = INPUT();


--SDOUT[6] is SDOUT[6]
--operation mode is input

SDOUT[6] = INPUT();


--SDOUT[7] is SDOUT[7]
--operation mode is input

SDOUT[7] = INPUT();


--BUSY[5] is BUSY[5]
--operation mode is input

BUSY[5] = INPUT();


--RDERR[5] is RDERR[5]
--operation mode is input

RDERR[5] = INPUT();


--_dtack is _dtack
--operation mode is output

_dtack = OUTPUT(OPNDRN(E1L1));


--_berr is _berr
--operation mode is output

_berr = OUTPUT(OPNDRN(VCC));


--_modsel is _modsel
--operation mode is output

_modsel = OUTPUT(!E1L3);


--_vme_data_str is _vme_data_str
--operation mode is output

_vme_data_str = OUTPUT(E1L4);


--dir_trans is dir_trans
--operation mode is output

dir_trans = OUTPUT(_vme_write);


--totapdel is totapdel
--operation mode is output

totapdel = OUTPUT(!E1L4);


--transceivers_OE is transceivers_OE
--operation mode is output

transceivers_OE = OUTPUT(E1L4);


--_iackout is _iackout
--operation mode is output

_iackout = OUTPUT(inst3);


--led_0 is led_0
--operation mode is output

led_0 = OUTPUT(NB1_safe_q[23]);


--led_1 is led_1
--operation mode is output

led_1 = OUTPUT(D1_testmodereg);


--led_2 is led_2
--operation mode is output

led_2 = OUTPUT(E1L3);


--_CS[31] is _CS[31]
--operation mode is output

_CS[31] = OUTPUT(GND);


--_CS[30] is _CS[30]
--operation mode is output

_CS[30] = OUTPUT(GND);


--_CS[29] is _CS[29]
--operation mode is output

_CS[29] = OUTPUT(GND);


--_CS[28] is _CS[28]
--operation mode is output

_CS[28] = OUTPUT(GND);


--_CS[27] is _CS[27]
--operation mode is output

_CS[27] = OUTPUT(GND);


--_CS[26] is _CS[26]
--operation mode is output

_CS[26] = OUTPUT(GND);


--_CS[25] is _CS[25]
--operation mode is output

_CS[25] = OUTPUT(GND);


--_CS[24] is _CS[24]
--operation mode is output

_CS[24] = OUTPUT(GND);


--_CS[23] is _CS[23]
--operation mode is output

_CS[23] = OUTPUT(GND);


--_CS[22] is _CS[22]
--operation mode is output

_CS[22] = OUTPUT(GND);


--_CS[21] is _CS[21]
--operation mode is output

_CS[21] = OUTPUT(GND);


--_CS[20] is _CS[20]
--operation mode is output

_CS[20] = OUTPUT(GND);


--_CS[19] is _CS[19]
--operation mode is output

_CS[19] = OUTPUT(GND);


--_CS[18] is _CS[18]
--operation mode is output

_CS[18] = OUTPUT(GND);


--_CS[17] is _CS[17]
--operation mode is output

_CS[17] = OUTPUT(GND);


--_CS[16] is _CS[16]
--operation mode is output

_CS[16] = OUTPUT(GND);


--_CS[15] is _CS[15]
--operation mode is output

_CS[15] = OUTPUT(GND);


--_CS[14] is _CS[14]
--operation mode is output

_CS[14] = OUTPUT(GND);


--_CS[13] is _CS[13]
--operation mode is output

_CS[13] = OUTPUT(GND);


--_CS[12] is _CS[12]
--operation mode is output

_CS[12] = OUTPUT(GND);


--_CS[11] is _CS[11]
--operation mode is output

_CS[11] = OUTPUT(GND);


--_CS[10] is _CS[10]
--operation mode is output

_CS[10] = OUTPUT(GND);


--_CS[9] is _CS[9]
--operation mode is output

_CS[9] = OUTPUT(GND);


--_CS[8] is _CS[8]
--operation mode is output

_CS[8] = OUTPUT(GND);


--_CS[7] is _CS[7]
--operation mode is output

_CS[7] = OUTPUT(QB1_inst22);


--_CS[6] is _CS[6]
--operation mode is output

_CS[6] = OUTPUT(QB1_inst22);


--_CS[5] is _CS[5]
--operation mode is output

_CS[5] = OUTPUT(QB1_inst22);


--_CS[4] is _CS[4]
--operation mode is output

_CS[4] = OUTPUT(QB1_inst22);


--_CS[3] is _CS[3]
--operation mode is output

_CS[3] = OUTPUT(GND);


--_CS[2] is _CS[2]
--operation mode is output

_CS[2] = OUTPUT(GND);


--_CS[1] is _CS[1]
--operation mode is output

_CS[1] = OUTPUT(GND);


--_CS[0] is _CS[0]
--operation mode is output

_CS[0] = OUTPUT(GND);


--CNVST[31] is CNVST[31]
--operation mode is output

CNVST[31] = OUTPUT(GND);


--CNVST[30] is CNVST[30]
--operation mode is output

CNVST[30] = OUTPUT(GND);


--CNVST[29] is CNVST[29]
--operation mode is output

CNVST[29] = OUTPUT(GND);


--CNVST[28] is CNVST[28]
--operation mode is output

CNVST[28] = OUTPUT(GND);


--CNVST[27] is CNVST[27]
--operation mode is output

CNVST[27] = OUTPUT(GND);


--CNVST[26] is CNVST[26]
--operation mode is output

CNVST[26] = OUTPUT(GND);


--CNVST[25] is CNVST[25]
--operation mode is output

CNVST[25] = OUTPUT(GND);


--CNVST[24] is CNVST[24]
--operation mode is output

CNVST[24] = OUTPUT(GND);


--CNVST[23] is CNVST[23]
--operation mode is output

CNVST[23] = OUTPUT(GND);


--CNVST[22] is CNVST[22]
--operation mode is output

CNVST[22] = OUTPUT(GND);


--CNVST[21] is CNVST[21]
--operation mode is output

CNVST[21] = OUTPUT(GND);


--CNVST[20] is CNVST[20]
--operation mode is output

CNVST[20] = OUTPUT(GND);


--CNVST[19] is CNVST[19]
--operation mode is output

CNVST[19] = OUTPUT(GND);


--CNVST[18] is CNVST[18]
--operation mode is output

CNVST[18] = OUTPUT(GND);


--CNVST[17] is CNVST[17]
--operation mode is output

CNVST[17] = OUTPUT(GND);


--CNVST[16] is CNVST[16]
--operation mode is output

CNVST[16] = OUTPUT(GND);


--CNVST[15] is CNVST[15]
--operation mode is output

CNVST[15] = OUTPUT(GND);


--CNVST[14] is CNVST[14]
--operation mode is output

CNVST[14] = OUTPUT(GND);


--CNVST[13] is CNVST[13]
--operation mode is output

CNVST[13] = OUTPUT(GND);


--CNVST[12] is CNVST[12]
--operation mode is output

CNVST[12] = OUTPUT(GND);


--CNVST[11] is CNVST[11]
--operation mode is output

CNVST[11] = OUTPUT(GND);


--CNVST[10] is CNVST[10]
--operation mode is output

CNVST[10] = OUTPUT(GND);


--CNVST[9] is CNVST[9]
--operation mode is output

CNVST[9] = OUTPUT(GND);


--CNVST[8] is CNVST[8]
--operation mode is output

CNVST[8] = OUTPUT(GND);


--CNVST[7] is CNVST[7]
--operation mode is output

CNVST[7] = OUTPUT(!F1_inst29);


--CNVST[6] is CNVST[6]
--operation mode is output

CNVST[6] = OUTPUT(!F1_inst29);


--CNVST[5] is CNVST[5]
--operation mode is output

CNVST[5] = OUTPUT(!F1_inst29);


--CNVST[4] is CNVST[4]
--operation mode is output

CNVST[4] = OUTPUT(!F1_inst29);


--CNVST[3] is CNVST[3]
--operation mode is output

CNVST[3] = OUTPUT(GND);


--CNVST[2] is CNVST[2]
--operation mode is output

CNVST[2] = OUTPUT(GND);


--CNVST[1] is CNVST[1]
--operation mode is output

CNVST[1] = OUTPUT(GND);


--CNVST[0] is CNVST[0]
--operation mode is output

CNVST[0] = OUTPUT(GND);


--DigOut1[31] is DigOut1[31]
--operation mode is output

DigOut1[31]_tri_out = TRI(GND, GND);
DigOut1[31] = OUTPUT(DigOut1[31]_tri_out);


--DigOut1[30] is DigOut1[30]
--operation mode is output

DigOut1[30]_tri_out = TRI(GND, GND);
DigOut1[30] = OUTPUT(DigOut1[30]_tri_out);


--DigOut1[29] is DigOut1[29]
--operation mode is output

DigOut1[29]_tri_out = TRI(GND, GND);
DigOut1[29] = OUTPUT(DigOut1[29]_tri_out);


--DigOut1[28] is DigOut1[28]
--operation mode is output

DigOut1[28]_tri_out = TRI(GND, GND);
DigOut1[28] = OUTPUT(DigOut1[28]_tri_out);


--DigOut1[27] is DigOut1[27]
--operation mode is output

DigOut1[27]_tri_out = TRI(GND, GND);
DigOut1[27] = OUTPUT(DigOut1[27]_tri_out);


--DigOut1[26] is DigOut1[26]
--operation mode is output

DigOut1[26]_tri_out = TRI(GND, GND);
DigOut1[26] = OUTPUT(DigOut1[26]_tri_out);


--DigOut1[25] is DigOut1[25]
--operation mode is output

DigOut1[25]_tri_out = TRI(GND, GND);
DigOut1[25] = OUTPUT(DigOut1[25]_tri_out);


--DigOut1[24] is DigOut1[24]
--operation mode is output

DigOut1[24]_tri_out = TRI(GND, GND);
DigOut1[24] = OUTPUT(DigOut1[24]_tri_out);


--DigOut1[23] is DigOut1[23]
--operation mode is output

DigOut1[23]_tri_out = TRI(GND, GND);
DigOut1[23] = OUTPUT(DigOut1[23]_tri_out);


--DigOut1[22] is DigOut1[22]
--operation mode is output

DigOut1[22]_tri_out = TRI(GND, GND);
DigOut1[22] = OUTPUT(DigOut1[22]_tri_out);


--DigOut1[21] is DigOut1[21]
--operation mode is output

DigOut1[21]_tri_out = TRI(GND, GND);
DigOut1[21] = OUTPUT(DigOut1[21]_tri_out);


--DigOut1[20] is DigOut1[20]
--operation mode is output

DigOut1[20]_tri_out = TRI(GND, GND);
DigOut1[20] = OUTPUT(DigOut1[20]_tri_out);


--DigOut1[19] is DigOut1[19]
--operation mode is output

DigOut1[19]_tri_out = TRI(GND, GND);
DigOut1[19] = OUTPUT(DigOut1[19]_tri_out);


--DigOut1[18] is DigOut1[18]
--operation mode is output

DigOut1[18]_tri_out = TRI(GND, GND);
DigOut1[18] = OUTPUT(DigOut1[18]_tri_out);


--DigOut1[17] is DigOut1[17]
--operation mode is output

DigOut1[17]_tri_out = TRI(GND, GND);
DigOut1[17] = OUTPUT(DigOut1[17]_tri_out);


--DigOut1[16] is DigOut1[16]
--operation mode is output

DigOut1[16]_tri_out = TRI(GND, GND);
DigOut1[16] = OUTPUT(DigOut1[16]_tri_out);


--DigOut1[15] is DigOut1[15]
--operation mode is output

DigOut1[15]_tri_out = TRI(GND, GND);
DigOut1[15] = OUTPUT(DigOut1[15]_tri_out);


--DigOut1[14] is DigOut1[14]
--operation mode is output

DigOut1[14]_tri_out = TRI(GND, GND);
DigOut1[14] = OUTPUT(DigOut1[14]_tri_out);


--DigOut1[13] is DigOut1[13]
--operation mode is output

DigOut1[13]_tri_out = TRI(GND, GND);
DigOut1[13] = OUTPUT(DigOut1[13]_tri_out);


--DigOut1[12] is DigOut1[12]
--operation mode is output

DigOut1[12]_tri_out = TRI(GND, GND);
DigOut1[12] = OUTPUT(DigOut1[12]_tri_out);


--DigOut1[11] is DigOut1[11]
--operation mode is output

DigOut1[11]_tri_out = TRI(GND, GND);
DigOut1[11] = OUTPUT(DigOut1[11]_tri_out);


--DigOut1[10] is DigOut1[10]
--operation mode is output

DigOut1[10]_tri_out = TRI(GND, GND);
DigOut1[10] = OUTPUT(DigOut1[10]_tri_out);


--DigOut1[9] is DigOut1[9]
--operation mode is output

DigOut1[9]_tri_out = TRI(GND, GND);
DigOut1[9] = OUTPUT(DigOut1[9]_tri_out);


--DigOut1[8] is DigOut1[8]
--operation mode is output

DigOut1[8]_tri_out = TRI(GND, GND);
DigOut1[8] = OUTPUT(DigOut1[8]_tri_out);


--DigOut1[7] is DigOut1[7]
--operation mode is output

DigOut1[7]_tri_out = TRI(GND, GND);
DigOut1[7] = OUTPUT(DigOut1[7]_tri_out);


--DigOut1[6] is DigOut1[6]
--operation mode is output

DigOut1[6]_tri_out = TRI(GND, GND);
DigOut1[6] = OUTPUT(DigOut1[6]_tri_out);


--DigOut1[5] is DigOut1[5]
--operation mode is output

DigOut1[5]_tri_out = TRI(GND, GND);
DigOut1[5] = OUTPUT(DigOut1[5]_tri_out);


--DigOut1[4] is DigOut1[4]
--operation mode is output

DigOut1[4]_tri_out = TRI(GND, GND);
DigOut1[4] = OUTPUT(DigOut1[4]_tri_out);


--DigOut1[3] is DigOut1[3]
--operation mode is output

DigOut1[3]_tri_out = TRI(GND, GND);
DigOut1[3] = OUTPUT(DigOut1[3]_tri_out);


--DigOut1[2] is DigOut1[2]
--operation mode is output

DigOut1[2]_tri_out = TRI(GND, GND);
DigOut1[2] = OUTPUT(DigOut1[2]_tri_out);


--DigOut1[1] is DigOut1[1]
--operation mode is output

DigOut1[1]_tri_out = TRI(GND, GND);
DigOut1[1] = OUTPUT(DigOut1[1]_tri_out);


--DigOut1[0] is DigOut1[0]
--operation mode is output

DigOut1[0]_tri_out = TRI(GND, GND);
DigOut1[0] = OUTPUT(DigOut1[0]_tri_out);


--DigOut2[7] is DigOut2[7]
--operation mode is output

DigOut2[7]_tri_out = TRI(GND, GND);
DigOut2[7] = OUTPUT(DigOut2[7]_tri_out);


--DigOut2[6] is DigOut2[6]
--operation mode is output

DigOut2[6]_tri_out = TRI(GND, GND);
DigOut2[6] = OUTPUT(DigOut2[6]_tri_out);


--DigOut2[5] is DigOut2[5]
--operation mode is output

DigOut2[5]_tri_out = TRI(GND, GND);
DigOut2[5] = OUTPUT(DigOut2[5]_tri_out);


--DigOut2[4] is DigOut2[4]
--operation mode is output

DigOut2[4]_tri_out = TRI(GND, GND);
DigOut2[4] = OUTPUT(DigOut2[4]_tri_out);


--DigOut2[3] is DigOut2[3]
--operation mode is output

DigOut2[3]_tri_out = TRI(GND, GND);
DigOut2[3] = OUTPUT(DigOut2[3]_tri_out);


--DigOut2[2] is DigOut2[2]
--operation mode is output

DigOut2[2]_tri_out = TRI(GND, GND);
DigOut2[2] = OUTPUT(DigOut2[2]_tri_out);


--DigOut2[1] is DigOut2[1]
--operation mode is output

DigOut2[1]_tri_out = TRI(GND, GND);
DigOut2[1] = OUTPUT(DigOut2[1]_tri_out);


--DigOut2[0] is DigOut2[0]
--operation mode is output

DigOut2[0]_tri_out = TRI(GND, GND);
DigOut2[0] = OUTPUT(DigOut2[0]_tri_out);


--SCLK[31] is SCLK[31]
--operation mode is output

SCLK[31] = OUTPUT(GND);


--SCLK[30] is SCLK[30]
--operation mode is output

SCLK[30] = OUTPUT(GND);


--SCLK[29] is SCLK[29]
--operation mode is output

SCLK[29] = OUTPUT(GND);


--SCLK[28] is SCLK[28]
--operation mode is output

SCLK[28] = OUTPUT(GND);


--SCLK[27] is SCLK[27]
--operation mode is output

SCLK[27] = OUTPUT(GND);


--SCLK[26] is SCLK[26]
--operation mode is output

SCLK[26] = OUTPUT(GND);


--SCLK[25] is SCLK[25]
--operation mode is output

SCLK[25] = OUTPUT(GND);


--SCLK[24] is SCLK[24]
--operation mode is output

SCLK[24] = OUTPUT(GND);


--SCLK[23] is SCLK[23]
--operation mode is output

SCLK[23] = OUTPUT(GND);


--SCLK[22] is SCLK[22]
--operation mode is output

SCLK[22] = OUTPUT(GND);


--SCLK[21] is SCLK[21]
--operation mode is output

SCLK[21] = OUTPUT(GND);


--SCLK[20] is SCLK[20]
--operation mode is output

SCLK[20] = OUTPUT(GND);


--SCLK[19] is SCLK[19]
--operation mode is output

SCLK[19] = OUTPUT(GND);


--SCLK[18] is SCLK[18]
--operation mode is output

SCLK[18] = OUTPUT(GND);


--SCLK[17] is SCLK[17]
--operation mode is output

SCLK[17] = OUTPUT(GND);


--SCLK[16] is SCLK[16]
--operation mode is output

SCLK[16] = OUTPUT(GND);


--SCLK[15] is SCLK[15]
--operation mode is output

SCLK[15] = OUTPUT(GND);


--SCLK[14] is SCLK[14]
--operation mode is output

SCLK[14] = OUTPUT(GND);


--SCLK[13] is SCLK[13]
--operation mode is output

SCLK[13] = OUTPUT(GND);


--SCLK[12] is SCLK[12]
--operation mode is output

SCLK[12] = OUTPUT(GND);


--SCLK[11] is SCLK[11]
--operation mode is output

SCLK[11] = OUTPUT(GND);


--SCLK[10] is SCLK[10]
--operation mode is output

SCLK[10] = OUTPUT(GND);


--SCLK[9] is SCLK[9]
--operation mode is output

SCLK[9] = OUTPUT(GND);


--SCLK[8] is SCLK[8]
--operation mode is output

SCLK[8] = OUTPUT(GND);


--SCLK[7] is SCLK[7]
--operation mode is output

SCLK[7] = OUTPUT(JC1L1);


--SCLK[6] is SCLK[6]
--operation mode is output

SCLK[6] = OUTPUT(JC1L1);


--SCLK[5] is SCLK[5]
--operation mode is output

SCLK[5] = OUTPUT(JC1L1);


--SCLK[4] is SCLK[4]
--operation mode is output

SCLK[4] = OUTPUT(JC1L1);


--SCLK[3] is SCLK[3]
--operation mode is output

SCLK[3] = OUTPUT(GND);


--SCLK[2] is SCLK[2]
--operation mode is output

SCLK[2] = OUTPUT(GND);


--SCLK[1] is SCLK[1]
--operation mode is output

SCLK[1] = OUTPUT(GND);


--SCLK[0] is SCLK[0]
--operation mode is output

SCLK[0] = OUTPUT(GND);



--A1L775 is vme_data~0
--operation mode is bidir

A1L775 = vme_data[31];

--vme_data[31] is vme_data[31]
--operation mode is bidir

vme_data[31]_tri_out = TRI(D1L415, D1L025);
vme_data[31] = BIDIR(vme_data[31]_tri_out);


--A1L875 is vme_data~1
--operation mode is bidir

A1L875 = vme_data[30];

--vme_data[30] is vme_data[30]
--operation mode is bidir

vme_data[30]_tri_out = TRI(D1L805, D1L025);
vme_data[30] = BIDIR(vme_data[30]_tri_out);


--A1L975 is vme_data~2
--operation mode is bidir

A1L975 = vme_data[29];

--vme_data[29] is vme_data[29]
--operation mode is bidir

vme_data[29]_tri_out = TRI(D1L305, D1L025);
vme_data[29] = BIDIR(vme_data[29]_tri_out);


--A1L085 is vme_data~3
--operation mode is bidir

A1L085 = vme_data[28];

--vme_data[28] is vme_data[28]
--operation mode is bidir

vme_data[28]_tri_out = TRI(D1L794, D1L025);
vme_data[28] = BIDIR(vme_data[28]_tri_out);


--A1L185 is vme_data~4
--operation mode is bidir

A1L185 = vme_data[27];

--vme_data[27] is vme_data[27]
--operation mode is bidir

vme_data[27]_tri_out = TRI(D1L194, D1L025);
vme_data[27] = BIDIR(vme_data[27]_tri_out);


--A1L285 is vme_data~5
--operation mode is bidir

A1L285 = vme_data[26];

--vme_data[26] is vme_data[26]
--operation mode is bidir

vme_data[26]_tri_out = TRI(D1L584, D1L025);
vme_data[26] = BIDIR(vme_data[26]_tri_out);


--A1L385 is vme_data~6
--operation mode is bidir

A1L385 = vme_data[25];

--vme_data[25] is vme_data[25]
--operation mode is bidir

vme_data[25]_tri_out = TRI(D1L974, D1L025);
vme_data[25] = BIDIR(vme_data[25]_tri_out);


--A1L485 is vme_data~7
--operation mode is bidir

A1L485 = vme_data[24];

--vme_data[24] is vme_data[24]
--operation mode is bidir

vme_data[24]_tri_out = TRI(D1L474, D1L025);
vme_data[24] = BIDIR(vme_data[24]_tri_out);


--A1L585 is vme_data~8
--operation mode is bidir

A1L585 = vme_data[23];

--vme_data[23] is vme_data[23]
--operation mode is bidir

vme_data[23]_tri_out = TRI(D1L864, D1L025);
vme_data[23] = BIDIR(vme_data[23]_tri_out);


--A1L685 is vme_data~9
--operation mode is bidir

A1L685 = vme_data[22];

--vme_data[22] is vme_data[22]
--operation mode is bidir

vme_data[22]_tri_out = TRI(D1L364, D1L025);
vme_data[22] = BIDIR(vme_data[22]_tri_out);


--A1L785 is vme_data~10
--operation mode is bidir

A1L785 = vme_data[21];

--vme_data[21] is vme_data[21]
--operation mode is bidir

vme_data[21]_tri_out = TRI(D1L754, D1L025);
vme_data[21] = BIDIR(vme_data[21]_tri_out);


--A1L885 is vme_data~11
--operation mode is bidir

A1L885 = vme_data[20];

--vme_data[20] is vme_data[20]
--operation mode is bidir

vme_data[20]_tri_out = TRI(D1L254, D1L025);
vme_data[20] = BIDIR(vme_data[20]_tri_out);


--A1L985 is vme_data~12
--operation mode is bidir

A1L985 = vme_data[19];

--vme_data[19] is vme_data[19]
--operation mode is bidir

vme_data[19]_tri_out = TRI(D1L644, D1L025);
vme_data[19] = BIDIR(vme_data[19]_tri_out);


--A1L095 is vme_data~13
--operation mode is bidir

A1L095 = vme_data[18];

--vme_data[18] is vme_data[18]
--operation mode is bidir

vme_data[18]_tri_out = TRI(D1L044, D1L025);
vme_data[18] = BIDIR(vme_data[18]_tri_out);


--A1L195 is vme_data~14
--operation mode is bidir

A1L195 = vme_data[17];

--vme_data[17] is vme_data[17]
--operation mode is bidir

vme_data[17]_tri_out = TRI(D1L534, D1L025);
vme_data[17] = BIDIR(vme_data[17]_tri_out);


--A1L295 is vme_data~15
--operation mode is bidir

A1L295 = vme_data[16];

--vme_data[16] is vme_data[16]
--operation mode is bidir

vme_data[16]_tri_out = TRI(D1L924, D1L025);
vme_data[16] = BIDIR(vme_data[16]_tri_out);


--A1L395 is vme_data~16
--operation mode is bidir

A1L395 = vme_data[15];

--vme_data[15] is vme_data[15]
--operation mode is bidir

vme_data[15]_tri_out = TRI(D1L324, D1L025);
vme_data[15] = BIDIR(vme_data[15]_tri_out);


--A1L495 is vme_data~17
--operation mode is bidir

A1L495 = vme_data[14];

--vme_data[14] is vme_data[14]
--operation mode is bidir

vme_data[14]_tri_out = TRI(D1L814, D1L025);
vme_data[14] = BIDIR(vme_data[14]_tri_out);


--A1L595 is vme_data~18
--operation mode is bidir

A1L595 = vme_data[13];

--vme_data[13] is vme_data[13]
--operation mode is bidir

vme_data[13]_tri_out = TRI(D1L214, D1L025);
vme_data[13] = BIDIR(vme_data[13]_tri_out);


--A1L695 is vme_data~19
--operation mode is bidir

A1L695 = vme_data[12];

--vme_data[12] is vme_data[12]
--operation mode is bidir

vme_data[12]_tri_out = TRI(D1L604, D1L025);
vme_data[12] = BIDIR(vme_data[12]_tri_out);


--A1L795 is vme_data~20
--operation mode is bidir

A1L795 = vme_data[11];

--vme_data[11] is vme_data[11]
--operation mode is bidir

vme_data[11]_tri_out = TRI(D1L004, D1L025);
vme_data[11] = BIDIR(vme_data[11]_tri_out);


--A1L895 is vme_data~21
--operation mode is bidir

A1L895 = vme_data[10];

--vme_data[10] is vme_data[10]
--operation mode is bidir

vme_data[10]_tri_out = TRI(D1L493, D1L025);
vme_data[10] = BIDIR(vme_data[10]_tri_out);


--A1L995 is vme_data~22
--operation mode is bidir

A1L995 = vme_data[9];

--vme_data[9] is vme_data[9]
--operation mode is bidir

vme_data[9]_tri_out = TRI(D1L883, D1L025);
vme_data[9] = BIDIR(vme_data[9]_tri_out);


--A1L006 is vme_data~23
--operation mode is bidir

A1L006 = vme_data[8];

--vme_data[8] is vme_data[8]
--operation mode is bidir

vme_data[8]_tri_out = TRI(D1L383, D1L025);
vme_data[8] = BIDIR(vme_data[8]_tri_out);


--A1L106 is vme_data~24
--operation mode is bidir

A1L106 = vme_data[7];

--vme_data[7] is vme_data[7]
--operation mode is bidir

vme_data[7]_tri_out = TRI(D1L873, D1L025);
vme_data[7] = BIDIR(vme_data[7]_tri_out);


--A1L206 is vme_data~25
--operation mode is bidir

A1L206 = vme_data[6];

--vme_data[6] is vme_data[6]
--operation mode is bidir

vme_data[6]_tri_out = TRI(D1L373, D1L025);
vme_data[6] = BIDIR(vme_data[6]_tri_out);


--A1L306 is vme_data~26
--operation mode is bidir

A1L306 = vme_data[5];

--vme_data[5] is vme_data[5]
--operation mode is bidir

vme_data[5]_tri_out = TRI(D1L863, D1L025);
vme_data[5] = BIDIR(vme_data[5]_tri_out);


--A1L406 is vme_data~27
--operation mode is bidir

A1L406 = vme_data[4];

--vme_data[4] is vme_data[4]
--operation mode is bidir

vme_data[4]_tri_out = TRI(D1L163, D1L025);
vme_data[4] = BIDIR(vme_data[4]_tri_out);


--A1L506 is vme_data~28
--operation mode is bidir

A1L506 = vme_data[3];

--vme_data[3] is vme_data[3]
--operation mode is bidir

vme_data[3]_tri_out = TRI(D1L453, D1L025);
vme_data[3] = BIDIR(vme_data[3]_tri_out);


--A1L606 is vme_data~29
--operation mode is bidir

A1L606 = vme_data[2];

--vme_data[2] is vme_data[2]
--operation mode is bidir

vme_data[2]_tri_out = TRI(D1L743, D1L025);
vme_data[2] = BIDIR(vme_data[2]_tri_out);


--A1L706 is vme_data~30
--operation mode is bidir

A1L706 = vme_data[1];

--vme_data[1] is vme_data[1]
--operation mode is bidir

vme_data[1]_tri_out = TRI(D1L043, D1L025);
vme_data[1] = BIDIR(vme_data[1]_tri_out);


--A1L806 is vme_data~31
--operation mode is bidir

A1L806 = vme_data[0];

--vme_data[0] is vme_data[0]
--operation mode is bidir

vme_data[0]_tri_out = TRI(D1L533, D1L025);
vme_data[0] = BIDIR(vme_data[0]_tri_out);


--debug[19] is debug[19]
--operation mode is bidir

debug[19]_tri_out = TRI(GND, GND);
debug[19] = BIDIR(debug[19]_tri_out);


--debug[18] is debug[18]
--operation mode is bidir

debug[18]_tri_out = TRI(GND, GND);
debug[18] = BIDIR(debug[18]_tri_out);


--debug[17] is debug[17]
--operation mode is bidir

debug[17]_tri_out = TRI(GND, GND);
debug[17] = BIDIR(debug[17]_tri_out);


--debug[16] is debug[16]
--operation mode is bidir

debug[16]_tri_out = TRI(GND, GND);
debug[16] = BIDIR(debug[16]_tri_out);


--debug[15] is debug[15]
--operation mode is bidir

debug[15]_tri_out = TRI(GND, GND);
debug[15] = BIDIR(debug[15]_tri_out);


--debug[14] is debug[14]
--operation mode is bidir

debug[14]_tri_out = TRI(GND, GND);
debug[14] = BIDIR(debug[14]_tri_out);


--debug[13] is debug[13]
--operation mode is bidir

debug[13]_tri_out = TRI(GND, GND);
debug[13] = BIDIR(debug[13]_tri_out);


--debug[12] is debug[12]
--operation mode is bidir

debug[12]_tri_out = TRI(GND, GND);
debug[12] = BIDIR(debug[12]_tri_out);


--debug[11] is debug[11]
--operation mode is bidir

debug[11]_tri_out = TRI(GND, GND);
debug[11] = BIDIR(debug[11]_tri_out);


--debug[10] is debug[10]
--operation mode is bidir

debug[10]_tri_out = TRI(GND, GND);
debug[10] = BIDIR(debug[10]_tri_out);


--debug[9] is debug[9]
--operation mode is bidir

debug[9]_tri_out = TRI(GND, GND);
debug[9] = BIDIR(debug[9]_tri_out);


--debug[8] is debug[8]
--operation mode is bidir

debug[8]_tri_out = TRI(GND, GND);
debug[8] = BIDIR(debug[8]_tri_out);


--debug[7] is debug[7]
--operation mode is bidir

debug[7]_tri_out = TRI(GND, GND);
debug[7] = BIDIR(debug[7]_tri_out);


--debug[6] is debug[6]
--operation mode is bidir

debug[6]_tri_out = TRI(GND, GND);
debug[6] = BIDIR(debug[6]_tri_out);


--debug[5] is debug[5]
--operation mode is bidir

debug[5]_tri_out = TRI(GND, GND);
debug[5] = BIDIR(debug[5]_tri_out);


--debug[4] is debug[4]
--operation mode is bidir

debug[4]_tri_out = TRI(GND, GND);
debug[4] = BIDIR(debug[4]_tri_out);


--debug[3] is debug[3]
--operation mode is bidir

debug[3]_tri_out = TRI(GND, GND);
debug[3] = BIDIR(debug[3]_tri_out);


--debug[2] is debug[2]
--operation mode is bidir

debug[2]_tri_out = TRI(GND, GND);
debug[2] = BIDIR(debug[2]_tri_out);


--TBUSOUT[3] is TBUSOUT[3]
--operation mode is bidir

TBUSOUT[3]_tri_out = TRI(KC2__clk3, VCC);
TBUSOUT[3] = BIDIR(TBUSOUT[3]_tri_out);


--TBUSOUT[2] is TBUSOUT[2]
--operation mode is bidir

TBUSOUT[2]_tri_out = TRI(KC2__clk3, VCC);
TBUSOUT[2] = BIDIR(TBUSOUT[2]_tri_out);


--TBUSOUT[1] is TBUSOUT[1]
--operation mode is bidir

TBUSOUT[1]_tri_out = TRI(KC2__clk3, VCC);
TBUSOUT[1] = BIDIR(TBUSOUT[1]_tri_out);


--TBUSOUT[0] is TBUSOUT[0]
--operation mode is bidir

TBUSOUT[0]_tri_out = TRI(KC2__clk3, VCC);
TBUSOUT[0] = BIDIR(TBUSOUT[0]_tri_out);


--A1L88 is altera_internal_jtag~14
--operation mode is normal

A1L88 = !altera_internal_jtag;


--A1L862Q is altera_reserved_0_crc_pin[24]
--operation mode is normal

A1L862Q_lut_out = GND;
A1L862Q = DFFEAS(A1L862Q_lut_out, A1L29, VCC, , , , , , );


--A1L462Q is altera_reserved_0_crc_pin[20]
--operation mode is normal

A1L462Q_lut_out = GND;
A1L462Q = DFFEAS(A1L462Q_lut_out, A1L29, VCC, , , , , , );


--A1L062Q is altera_reserved_0_crc_pin[16]
--operation mode is normal

A1L062Q_lut_out = GND;
A1L062Q = DFFEAS(A1L062Q_lut_out, A1L29, VCC, , , , , , );


--A1L272Q is altera_reserved_0_crc_pin[28]
--operation mode is normal

A1L272Q_lut_out = GND;
A1L272Q = DFFEAS(A1L272Q_lut_out, A1L29, VCC, , , , , , );


--A1L252Q is altera_reserved_0_crc_pin[8]
--operation mode is normal

A1L252Q_lut_out = GND;
A1L252Q = DFFEAS(A1L252Q_lut_out, A1L29, VCC, , , , , , );


--A1L842Q is altera_reserved_0_crc_pin[4]
--operation mode is normal

A1L842Q_lut_out = GND;
A1L842Q = DFFEAS(A1L842Q_lut_out, A1L29, VCC, , , , , , );


--A1L442Q is altera_reserved_0_crc_pin[0]
--operation mode is normal

A1L442Q_lut_out = GND;
A1L442Q = DFFEAS(A1L442Q_lut_out, A1L29, VCC, , , , , , );


--A1L652Q is altera_reserved_0_crc_pin[12]
--operation mode is normal

A1L652Q_lut_out = GND;
A1L652Q = DFFEAS(A1L652Q_lut_out, A1L29, VCC, , , , , , );


--A1L962Q is altera_reserved_0_crc_pin[25]
--operation mode is normal

A1L962Q_lut_out = GND;
A1L962Q = DFFEAS(A1L962Q_lut_out, A1L29, VCC, , , , , , );


--A1L562Q is altera_reserved_0_crc_pin[21]
--operation mode is normal

A1L562Q_lut_out = GND;
A1L562Q = DFFEAS(A1L562Q_lut_out, A1L29, VCC, , , , , , );


--A1L162Q is altera_reserved_0_crc_pin[17]
--operation mode is normal

A1L162Q_lut_out = GND;
A1L162Q = DFFEAS(A1L162Q_lut_out, A1L29, VCC, , , , , , );


--A1L372Q is altera_reserved_0_crc_pin[29]
--operation mode is normal

A1L372Q_lut_out = GND;
A1L372Q = DFFEAS(A1L372Q_lut_out, A1L29, VCC, , , , , , );


--A1L942Q is altera_reserved_0_crc_pin[5]
--operation mode is normal

A1L942Q_lut_out = GND;
A1L942Q = DFFEAS(A1L942Q_lut_out, A1L29, VCC, , , , , , );


--A1L352Q is altera_reserved_0_crc_pin[9]
--operation mode is normal

A1L352Q_lut_out = GND;
A1L352Q = DFFEAS(A1L352Q_lut_out, A1L29, VCC, , , , , , );


--A1L542Q is altera_reserved_0_crc_pin[1]
--operation mode is normal

A1L542Q_lut_out = GND;
A1L542Q = DFFEAS(A1L542Q_lut_out, A1L29, VCC, , , , , , );


--A1L752Q is altera_reserved_0_crc_pin[13]
--operation mode is normal

A1L752Q_lut_out = GND;
A1L752Q = DFFEAS(A1L752Q_lut_out, A1L29, VCC, , , , , , );


--A1L072Q is altera_reserved_0_crc_pin[26]
--operation mode is normal

A1L072Q_lut_out = GND;
A1L072Q = DFFEAS(A1L072Q_lut_out, A1L29, VCC, , , , , , );


--A1L662Q is altera_reserved_0_crc_pin[22]
--operation mode is normal

A1L662Q_lut_out = GND;
A1L662Q = DFFEAS(A1L662Q_lut_out, A1L29, VCC, , , , , , );


--A1L262Q is altera_reserved_0_crc_pin[18]
--operation mode is normal

A1L262Q_lut_out = GND;
A1L262Q = DFFEAS(A1L262Q_lut_out, A1L29, VCC, , , , , , );


--A1L472Q is altera_reserved_0_crc_pin[30]
--operation mode is normal

A1L472Q_lut_out = GND;
A1L472Q = DFFEAS(A1L472Q_lut_out, A1L29, VCC, , , , , , );


--A1L052Q is altera_reserved_0_crc_pin[6]
--operation mode is normal

A1L052Q_lut_out = GND;
A1L052Q = DFFEAS(A1L052Q_lut_out, A1L29, VCC, , , , , , );


--A1L452Q is altera_reserved_0_crc_pin[10]
--operation mode is normal

A1L452Q_lut_out = GND;
A1L452Q = DFFEAS(A1L452Q_lut_out, A1L29, VCC, , , , , , );


--A1L642Q is altera_reserved_0_crc_pin[2]
--operation mode is normal

A1L642Q_lut_out = GND;
A1L642Q = DFFEAS(A1L642Q_lut_out, A1L29, VCC, , , , , , );


--A1L852Q is altera_reserved_0_crc_pin[14]
--operation mode is normal

A1L852Q_lut_out = GND;
A1L852Q = DFFEAS(A1L852Q_lut_out, A1L29, VCC, , , , , , );


--A1L242Q is altera_reserved_0_acq_trigger_in[71]
--operation mode is normal

A1L242Q_lut_out = GND;
A1L242Q = DFFEAS(A1L242Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L171Q is altera_reserved_0_acq_trigger_in[0]
--operation mode is normal

A1L171Q_lut_out = GND;
A1L171Q = DFFEAS(A1L171Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L271Q is altera_reserved_0_acq_trigger_in[1]
--operation mode is normal

A1L271Q_lut_out = GND;
A1L271Q = DFFEAS(A1L271Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L371Q is altera_reserved_0_acq_trigger_in[2]
--operation mode is normal

A1L371Q_lut_out = GND;
A1L371Q = DFFEAS(A1L371Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L471Q is altera_reserved_0_acq_trigger_in[3]
--operation mode is normal

A1L471Q_lut_out = GND;
A1L471Q = DFFEAS(A1L471Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L571Q is altera_reserved_0_acq_trigger_in[4]
--operation mode is normal

A1L571Q_lut_out = GND;
A1L571Q = DFFEAS(A1L571Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L671Q is altera_reserved_0_acq_trigger_in[5]
--operation mode is normal

A1L671Q_lut_out = GND;
A1L671Q = DFFEAS(A1L671Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L771Q is altera_reserved_0_acq_trigger_in[6]
--operation mode is normal

A1L771Q_lut_out = GND;
A1L771Q = DFFEAS(A1L771Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L871Q is altera_reserved_0_acq_trigger_in[7]
--operation mode is normal

A1L871Q_lut_out = GND;
A1L871Q = DFFEAS(A1L871Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L971Q is altera_reserved_0_acq_trigger_in[8]
--operation mode is normal

A1L971Q_lut_out = GND;
A1L971Q = DFFEAS(A1L971Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L081Q is altera_reserved_0_acq_trigger_in[9]
--operation mode is normal

A1L081Q_lut_out = GND;
A1L081Q = DFFEAS(A1L081Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L181Q is altera_reserved_0_acq_trigger_in[10]
--operation mode is normal

A1L181Q_lut_out = GND;
A1L181Q = DFFEAS(A1L181Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L281Q is altera_reserved_0_acq_trigger_in[11]
--operation mode is normal

A1L281Q_lut_out = GND;
A1L281Q = DFFEAS(A1L281Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L381Q is altera_reserved_0_acq_trigger_in[12]
--operation mode is normal

A1L381Q_lut_out = GND;
A1L381Q = DFFEAS(A1L381Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L481Q is altera_reserved_0_acq_trigger_in[13]
--operation mode is normal

A1L481Q_lut_out = GND;
A1L481Q = DFFEAS(A1L481Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L581Q is altera_reserved_0_acq_trigger_in[14]
--operation mode is normal

A1L581Q_lut_out = GND;
A1L581Q = DFFEAS(A1L581Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L681Q is altera_reserved_0_acq_trigger_in[15]
--operation mode is normal

A1L681Q_lut_out = GND;
A1L681Q = DFFEAS(A1L681Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L781Q is altera_reserved_0_acq_trigger_in[16]
--operation mode is normal

A1L781Q_lut_out = GND;
A1L781Q = DFFEAS(A1L781Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L881Q is altera_reserved_0_acq_trigger_in[17]
--operation mode is normal

A1L881Q_lut_out = GND;
A1L881Q = DFFEAS(A1L881Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L981Q is altera_reserved_0_acq_trigger_in[18]
--operation mode is normal

A1L981Q_lut_out = GND;
A1L981Q = DFFEAS(A1L981Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L091Q is altera_reserved_0_acq_trigger_in[19]
--operation mode is normal

A1L091Q_lut_out = GND;
A1L091Q = DFFEAS(A1L091Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L191Q is altera_reserved_0_acq_trigger_in[20]
--operation mode is normal

A1L191Q_lut_out = GND;
A1L191Q = DFFEAS(A1L191Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L291Q is altera_reserved_0_acq_trigger_in[21]
--operation mode is normal

A1L291Q_lut_out = GND;
A1L291Q = DFFEAS(A1L291Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L391Q is altera_reserved_0_acq_trigger_in[22]
--operation mode is normal

A1L391Q_lut_out = GND;
A1L391Q = DFFEAS(A1L391Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L491Q is altera_reserved_0_acq_trigger_in[23]
--operation mode is normal

A1L491Q_lut_out = GND;
A1L491Q = DFFEAS(A1L491Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L591Q is altera_reserved_0_acq_trigger_in[24]
--operation mode is normal

A1L591Q_lut_out = GND;
A1L591Q = DFFEAS(A1L591Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L691Q is altera_reserved_0_acq_trigger_in[25]
--operation mode is normal

A1L691Q_lut_out = GND;
A1L691Q = DFFEAS(A1L691Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L791Q is altera_reserved_0_acq_trigger_in[26]
--operation mode is normal

A1L791Q_lut_out = GND;
A1L791Q = DFFEAS(A1L791Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L891Q is altera_reserved_0_acq_trigger_in[27]
--operation mode is normal

A1L891Q_lut_out = GND;
A1L891Q = DFFEAS(A1L891Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L991Q is altera_reserved_0_acq_trigger_in[28]
--operation mode is normal

A1L991Q_lut_out = GND;
A1L991Q = DFFEAS(A1L991Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L002Q is altera_reserved_0_acq_trigger_in[29]
--operation mode is normal

A1L002Q_lut_out = GND;
A1L002Q = DFFEAS(A1L002Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L102Q is altera_reserved_0_acq_trigger_in[30]
--operation mode is normal

A1L102Q_lut_out = GND;
A1L102Q = DFFEAS(A1L102Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L202Q is altera_reserved_0_acq_trigger_in[31]
--operation mode is normal

A1L202Q_lut_out = GND;
A1L202Q = DFFEAS(A1L202Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L302Q is altera_reserved_0_acq_trigger_in[32]
--operation mode is normal

A1L302Q_lut_out = GND;
A1L302Q = DFFEAS(A1L302Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L402Q is altera_reserved_0_acq_trigger_in[33]
--operation mode is normal

A1L402Q_lut_out = GND;
A1L402Q = DFFEAS(A1L402Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L502Q is altera_reserved_0_acq_trigger_in[34]
--operation mode is normal

A1L502Q_lut_out = GND;
A1L502Q = DFFEAS(A1L502Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L602Q is altera_reserved_0_acq_trigger_in[35]
--operation mode is normal

A1L602Q_lut_out = GND;
A1L602Q = DFFEAS(A1L602Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L702Q is altera_reserved_0_acq_trigger_in[36]
--operation mode is normal

A1L702Q_lut_out = GND;
A1L702Q = DFFEAS(A1L702Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L802Q is altera_reserved_0_acq_trigger_in[37]
--operation mode is normal

A1L802Q_lut_out = GND;
A1L802Q = DFFEAS(A1L802Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L902Q is altera_reserved_0_acq_trigger_in[38]
--operation mode is normal

A1L902Q_lut_out = GND;
A1L902Q = DFFEAS(A1L902Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L012Q is altera_reserved_0_acq_trigger_in[39]
--operation mode is normal

A1L012Q_lut_out = GND;
A1L012Q = DFFEAS(A1L012Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L112Q is altera_reserved_0_acq_trigger_in[40]
--operation mode is normal

A1L112Q_lut_out = GND;
A1L112Q = DFFEAS(A1L112Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L212Q is altera_reserved_0_acq_trigger_in[41]
--operation mode is normal

A1L212Q_lut_out = GND;
A1L212Q = DFFEAS(A1L212Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L312Q is altera_reserved_0_acq_trigger_in[42]
--operation mode is normal

A1L312Q_lut_out = GND;
A1L312Q = DFFEAS(A1L312Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L412Q is altera_reserved_0_acq_trigger_in[43]
--operation mode is normal

A1L412Q_lut_out = GND;
A1L412Q = DFFEAS(A1L412Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L512Q is altera_reserved_0_acq_trigger_in[44]
--operation mode is normal

A1L512Q_lut_out = GND;
A1L512Q = DFFEAS(A1L512Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L612Q is altera_reserved_0_acq_trigger_in[45]
--operation mode is normal

A1L612Q_lut_out = GND;
A1L612Q = DFFEAS(A1L612Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L712Q is altera_reserved_0_acq_trigger_in[46]
--operation mode is normal

A1L712Q_lut_out = GND;
A1L712Q = DFFEAS(A1L712Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L812Q is altera_reserved_0_acq_trigger_in[47]
--operation mode is normal

A1L812Q_lut_out = GND;
A1L812Q = DFFEAS(A1L812Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L912Q is altera_reserved_0_acq_trigger_in[48]
--operation mode is normal

A1L912Q_lut_out = GND;
A1L912Q = DFFEAS(A1L912Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L022Q is altera_reserved_0_acq_trigger_in[49]
--operation mode is normal

A1L022Q_lut_out = GND;
A1L022Q = DFFEAS(A1L022Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L122Q is altera_reserved_0_acq_trigger_in[50]
--operation mode is normal

A1L122Q_lut_out = GND;
A1L122Q = DFFEAS(A1L122Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L222Q is altera_reserved_0_acq_trigger_in[51]
--operation mode is normal

A1L222Q_lut_out = GND;
A1L222Q = DFFEAS(A1L222Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L322Q is altera_reserved_0_acq_trigger_in[52]
--operation mode is normal

A1L322Q_lut_out = GND;
A1L322Q = DFFEAS(A1L322Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L422Q is altera_reserved_0_acq_trigger_in[53]
--operation mode is normal

A1L422Q_lut_out = GND;
A1L422Q = DFFEAS(A1L422Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L522Q is altera_reserved_0_acq_trigger_in[54]
--operation mode is normal

A1L522Q_lut_out = GND;
A1L522Q = DFFEAS(A1L522Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L622Q is altera_reserved_0_acq_trigger_in[55]
--operation mode is normal

A1L622Q_lut_out = GND;
A1L622Q = DFFEAS(A1L622Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L722Q is altera_reserved_0_acq_trigger_in[56]
--operation mode is normal

A1L722Q_lut_out = GND;
A1L722Q = DFFEAS(A1L722Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L822Q is altera_reserved_0_acq_trigger_in[57]
--operation mode is normal

A1L822Q_lut_out = GND;
A1L822Q = DFFEAS(A1L822Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L922Q is altera_reserved_0_acq_trigger_in[58]
--operation mode is normal

A1L922Q_lut_out = GND;
A1L922Q = DFFEAS(A1L922Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L032Q is altera_reserved_0_acq_trigger_in[59]
--operation mode is normal

A1L032Q_lut_out = GND;
A1L032Q = DFFEAS(A1L032Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L132Q is altera_reserved_0_acq_trigger_in[60]
--operation mode is normal

A1L132Q_lut_out = GND;
A1L132Q = DFFEAS(A1L132Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L232Q is altera_reserved_0_acq_trigger_in[61]
--operation mode is normal

A1L232Q_lut_out = GND;
A1L232Q = DFFEAS(A1L232Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L332Q is altera_reserved_0_acq_trigger_in[62]
--operation mode is normal

A1L332Q_lut_out = GND;
A1L332Q = DFFEAS(A1L332Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L432Q is altera_reserved_0_acq_trigger_in[63]
--operation mode is normal

A1L432Q_lut_out = GND;
A1L432Q = DFFEAS(A1L432Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L532Q is altera_reserved_0_acq_trigger_in[64]
--operation mode is normal

A1L532Q_lut_out = GND;
A1L532Q = DFFEAS(A1L532Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L632Q is altera_reserved_0_acq_trigger_in[65]
--operation mode is normal

A1L632Q_lut_out = GND;
A1L632Q = DFFEAS(A1L632Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L042Q is altera_reserved_0_acq_trigger_in[69]
--operation mode is normal

A1L042Q_lut_out = GND;
A1L042Q = DFFEAS(A1L042Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L732Q is altera_reserved_0_acq_trigger_in[66]
--operation mode is normal

A1L732Q_lut_out = GND;
A1L732Q = DFFEAS(A1L732Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L832Q is altera_reserved_0_acq_trigger_in[67]
--operation mode is normal

A1L832Q_lut_out = GND;
A1L832Q = DFFEAS(A1L832Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L932Q is altera_reserved_0_acq_trigger_in[68]
--operation mode is normal

A1L932Q_lut_out = GND;
A1L932Q = DFFEAS(A1L932Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L142Q is altera_reserved_0_acq_trigger_in[70]
--operation mode is normal

A1L142Q_lut_out = GND;
A1L142Q = DFFEAS(A1L142Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L152Q is altera_reserved_0_crc_pin[7]
--operation mode is normal

A1L152Q_lut_out = GND;
A1L152Q = DFFEAS(A1L152Q_lut_out, A1L29, VCC, , , , , , );


--A1L552Q is altera_reserved_0_crc_pin[11]
--operation mode is normal

A1L552Q_lut_out = GND;
A1L552Q = DFFEAS(A1L552Q_lut_out, A1L29, VCC, , , , , , );


--A1L742Q is altera_reserved_0_crc_pin[3]
--operation mode is normal

A1L742Q_lut_out = GND;
A1L742Q = DFFEAS(A1L742Q_lut_out, A1L29, VCC, , , , , , );


--A1L952Q is altera_reserved_0_crc_pin[15]
--operation mode is normal

A1L952Q_lut_out = GND;
A1L952Q = DFFEAS(A1L952Q_lut_out, A1L29, VCC, , , , , , );


--A1L172Q is altera_reserved_0_crc_pin[27]
--operation mode is normal

A1L172Q_lut_out = GND;
A1L172Q = DFFEAS(A1L172Q_lut_out, A1L29, VCC, , , , , , );


--A1L762Q is altera_reserved_0_crc_pin[23]
--operation mode is normal

A1L762Q_lut_out = GND;
A1L762Q = DFFEAS(A1L762Q_lut_out, A1L29, VCC, , , , , , );


--A1L362Q is altera_reserved_0_crc_pin[19]
--operation mode is normal

A1L362Q_lut_out = GND;
A1L362Q = DFFEAS(A1L362Q_lut_out, A1L29, VCC, , , , , , );


--A1L572Q is altera_reserved_0_crc_pin[31]
--operation mode is normal

A1L572Q_lut_out = GND;
A1L572Q = DFFEAS(A1L572Q_lut_out, A1L29, VCC, , , , , , );


--A1L89Q is altera_reserved_0_acq_data_in[0]
--operation mode is normal

A1L89Q_lut_out = GND;
A1L89Q = DFFEAS(A1L89Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L99Q is altera_reserved_0_acq_data_in[1]
--operation mode is normal

A1L99Q_lut_out = GND;
A1L99Q = DFFEAS(A1L99Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L001Q is altera_reserved_0_acq_data_in[2]
--operation mode is normal

A1L001Q_lut_out = GND;
A1L001Q = DFFEAS(A1L001Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L101Q is altera_reserved_0_acq_data_in[3]
--operation mode is normal

A1L101Q_lut_out = GND;
A1L101Q = DFFEAS(A1L101Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L201Q is altera_reserved_0_acq_data_in[4]
--operation mode is normal

A1L201Q_lut_out = GND;
A1L201Q = DFFEAS(A1L201Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L301Q is altera_reserved_0_acq_data_in[5]
--operation mode is normal

A1L301Q_lut_out = GND;
A1L301Q = DFFEAS(A1L301Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L401Q is altera_reserved_0_acq_data_in[6]
--operation mode is normal

A1L401Q_lut_out = GND;
A1L401Q = DFFEAS(A1L401Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L501Q is altera_reserved_0_acq_data_in[7]
--operation mode is normal

A1L501Q_lut_out = GND;
A1L501Q = DFFEAS(A1L501Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L601Q is altera_reserved_0_acq_data_in[8]
--operation mode is normal

A1L601Q_lut_out = GND;
A1L601Q = DFFEAS(A1L601Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L701Q is altera_reserved_0_acq_data_in[9]
--operation mode is normal

A1L701Q_lut_out = GND;
A1L701Q = DFFEAS(A1L701Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L801Q is altera_reserved_0_acq_data_in[10]
--operation mode is normal

A1L801Q_lut_out = GND;
A1L801Q = DFFEAS(A1L801Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L901Q is altera_reserved_0_acq_data_in[11]
--operation mode is normal

A1L901Q_lut_out = GND;
A1L901Q = DFFEAS(A1L901Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L011Q is altera_reserved_0_acq_data_in[12]
--operation mode is normal

A1L011Q_lut_out = GND;
A1L011Q = DFFEAS(A1L011Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L111Q is altera_reserved_0_acq_data_in[13]
--operation mode is normal

A1L111Q_lut_out = GND;
A1L111Q = DFFEAS(A1L111Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L211Q is altera_reserved_0_acq_data_in[14]
--operation mode is normal

A1L211Q_lut_out = GND;
A1L211Q = DFFEAS(A1L211Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L311Q is altera_reserved_0_acq_data_in[15]
--operation mode is normal

A1L311Q_lut_out = GND;
A1L311Q = DFFEAS(A1L311Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L411Q is altera_reserved_0_acq_data_in[16]
--operation mode is normal

A1L411Q_lut_out = GND;
A1L411Q = DFFEAS(A1L411Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L511Q is altera_reserved_0_acq_data_in[17]
--operation mode is normal

A1L511Q_lut_out = GND;
A1L511Q = DFFEAS(A1L511Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L611Q is altera_reserved_0_acq_data_in[18]
--operation mode is normal

A1L611Q_lut_out = GND;
A1L611Q = DFFEAS(A1L611Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L711Q is altera_reserved_0_acq_data_in[19]
--operation mode is normal

A1L711Q_lut_out = GND;
A1L711Q = DFFEAS(A1L711Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L811Q is altera_reserved_0_acq_data_in[20]
--operation mode is normal

A1L811Q_lut_out = GND;
A1L811Q = DFFEAS(A1L811Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L911Q is altera_reserved_0_acq_data_in[21]
--operation mode is normal

A1L911Q_lut_out = GND;
A1L911Q = DFFEAS(A1L911Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L021Q is altera_reserved_0_acq_data_in[22]
--operation mode is normal

A1L021Q_lut_out = GND;
A1L021Q = DFFEAS(A1L021Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L121Q is altera_reserved_0_acq_data_in[23]
--operation mode is normal

A1L121Q_lut_out = GND;
A1L121Q = DFFEAS(A1L121Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L221Q is altera_reserved_0_acq_data_in[24]
--operation mode is normal

A1L221Q_lut_out = GND;
A1L221Q = DFFEAS(A1L221Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L321Q is altera_reserved_0_acq_data_in[25]
--operation mode is normal

A1L321Q_lut_out = GND;
A1L321Q = DFFEAS(A1L321Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L421Q is altera_reserved_0_acq_data_in[26]
--operation mode is normal

A1L421Q_lut_out = GND;
A1L421Q = DFFEAS(A1L421Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L521Q is altera_reserved_0_acq_data_in[27]
--operation mode is normal

A1L521Q_lut_out = GND;
A1L521Q = DFFEAS(A1L521Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L621Q is altera_reserved_0_acq_data_in[28]
--operation mode is normal

A1L621Q_lut_out = GND;
A1L621Q = DFFEAS(A1L621Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L721Q is altera_reserved_0_acq_data_in[29]
--operation mode is normal

A1L721Q_lut_out = GND;
A1L721Q = DFFEAS(A1L721Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L821Q is altera_reserved_0_acq_data_in[30]
--operation mode is normal

A1L821Q_lut_out = GND;
A1L821Q = DFFEAS(A1L821Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L921Q is altera_reserved_0_acq_data_in[31]
--operation mode is normal

A1L921Q_lut_out = GND;
A1L921Q = DFFEAS(A1L921Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L031Q is altera_reserved_0_acq_data_in[32]
--operation mode is normal

A1L031Q_lut_out = GND;
A1L031Q = DFFEAS(A1L031Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L131Q is altera_reserved_0_acq_data_in[33]
--operation mode is normal

A1L131Q_lut_out = GND;
A1L131Q = DFFEAS(A1L131Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L231Q is altera_reserved_0_acq_data_in[34]
--operation mode is normal

A1L231Q_lut_out = GND;
A1L231Q = DFFEAS(A1L231Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L331Q is altera_reserved_0_acq_data_in[35]
--operation mode is normal

A1L331Q_lut_out = GND;
A1L331Q = DFFEAS(A1L331Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L431Q is altera_reserved_0_acq_data_in[36]
--operation mode is normal

A1L431Q_lut_out = GND;
A1L431Q = DFFEAS(A1L431Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L531Q is altera_reserved_0_acq_data_in[37]
--operation mode is normal

A1L531Q_lut_out = GND;
A1L531Q = DFFEAS(A1L531Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L631Q is altera_reserved_0_acq_data_in[38]
--operation mode is normal

A1L631Q_lut_out = GND;
A1L631Q = DFFEAS(A1L631Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L731Q is altera_reserved_0_acq_data_in[39]
--operation mode is normal

A1L731Q_lut_out = GND;
A1L731Q = DFFEAS(A1L731Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L831Q is altera_reserved_0_acq_data_in[40]
--operation mode is normal

A1L831Q_lut_out = GND;
A1L831Q = DFFEAS(A1L831Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L931Q is altera_reserved_0_acq_data_in[41]
--operation mode is normal

A1L931Q_lut_out = GND;
A1L931Q = DFFEAS(A1L931Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L041Q is altera_reserved_0_acq_data_in[42]
--operation mode is normal

A1L041Q_lut_out = GND;
A1L041Q = DFFEAS(A1L041Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L141Q is altera_reserved_0_acq_data_in[43]
--operation mode is normal

A1L141Q_lut_out = GND;
A1L141Q = DFFEAS(A1L141Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L241Q is altera_reserved_0_acq_data_in[44]
--operation mode is normal

A1L241Q_lut_out = GND;
A1L241Q = DFFEAS(A1L241Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L341Q is altera_reserved_0_acq_data_in[45]
--operation mode is normal

A1L341Q_lut_out = GND;
A1L341Q = DFFEAS(A1L341Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L441Q is altera_reserved_0_acq_data_in[46]
--operation mode is normal

A1L441Q_lut_out = GND;
A1L441Q = DFFEAS(A1L441Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L541Q is altera_reserved_0_acq_data_in[47]
--operation mode is normal

A1L541Q_lut_out = GND;
A1L541Q = DFFEAS(A1L541Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L641Q is altera_reserved_0_acq_data_in[48]
--operation mode is normal

A1L641Q_lut_out = GND;
A1L641Q = DFFEAS(A1L641Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L741Q is altera_reserved_0_acq_data_in[49]
--operation mode is normal

A1L741Q_lut_out = GND;
A1L741Q = DFFEAS(A1L741Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L841Q is altera_reserved_0_acq_data_in[50]
--operation mode is normal

A1L841Q_lut_out = GND;
A1L841Q = DFFEAS(A1L841Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L941Q is altera_reserved_0_acq_data_in[51]
--operation mode is normal

A1L941Q_lut_out = GND;
A1L941Q = DFFEAS(A1L941Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L051Q is altera_reserved_0_acq_data_in[52]
--operation mode is normal

A1L051Q_lut_out = GND;
A1L051Q = DFFEAS(A1L051Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L151Q is altera_reserved_0_acq_data_in[53]
--operation mode is normal

A1L151Q_lut_out = GND;
A1L151Q = DFFEAS(A1L151Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L251Q is altera_reserved_0_acq_data_in[54]
--operation mode is normal

A1L251Q_lut_out = GND;
A1L251Q = DFFEAS(A1L251Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L351Q is altera_reserved_0_acq_data_in[55]
--operation mode is normal

A1L351Q_lut_out = GND;
A1L351Q = DFFEAS(A1L351Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L451Q is altera_reserved_0_acq_data_in[56]
--operation mode is normal

A1L451Q_lut_out = GND;
A1L451Q = DFFEAS(A1L451Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L551Q is altera_reserved_0_acq_data_in[57]
--operation mode is normal

A1L551Q_lut_out = GND;
A1L551Q = DFFEAS(A1L551Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L651Q is altera_reserved_0_acq_data_in[58]
--operation mode is normal

A1L651Q_lut_out = GND;
A1L651Q = DFFEAS(A1L651Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L751Q is altera_reserved_0_acq_data_in[59]
--operation mode is normal

A1L751Q_lut_out = GND;
A1L751Q = DFFEAS(A1L751Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L851Q is altera_reserved_0_acq_data_in[60]
--operation mode is normal

A1L851Q_lut_out = GND;
A1L851Q = DFFEAS(A1L851Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L951Q is altera_reserved_0_acq_data_in[61]
--operation mode is normal

A1L951Q_lut_out = GND;
A1L951Q = DFFEAS(A1L951Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L061Q is altera_reserved_0_acq_data_in[62]
--operation mode is normal

A1L061Q_lut_out = GND;
A1L061Q = DFFEAS(A1L061Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L161Q is altera_reserved_0_acq_data_in[63]
--operation mode is normal

A1L161Q_lut_out = GND;
A1L161Q = DFFEAS(A1L161Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L261Q is altera_reserved_0_acq_data_in[64]
--operation mode is normal

A1L261Q_lut_out = GND;
A1L261Q = DFFEAS(A1L261Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L361Q is altera_reserved_0_acq_data_in[65]
--operation mode is normal

A1L361Q_lut_out = GND;
A1L361Q = DFFEAS(A1L361Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L461Q is altera_reserved_0_acq_data_in[66]
--operation mode is normal

A1L461Q_lut_out = GND;
A1L461Q = DFFEAS(A1L461Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L561Q is altera_reserved_0_acq_data_in[67]
--operation mode is normal

A1L561Q_lut_out = GND;
A1L561Q = DFFEAS(A1L561Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L661Q is altera_reserved_0_acq_data_in[68]
--operation mode is normal

A1L661Q_lut_out = GND;
A1L661Q = DFFEAS(A1L661Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L761Q is altera_reserved_0_acq_data_in[69]
--operation mode is normal

A1L761Q_lut_out = GND;
A1L761Q = DFFEAS(A1L761Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L861Q is altera_reserved_0_acq_data_in[70]
--operation mode is normal

A1L861Q_lut_out = GND;
A1L861Q = DFFEAS(A1L861Q_lut_out, KC2__clk3, VCC, , , , , , );


--A1L961Q is altera_reserved_0_acq_data_in[71]
--operation mode is normal

A1L961Q_lut_out = GND;
A1L961Q = DFFEAS(A1L961Q_lut_out, KC2__clk3, VCC, , , , , , );


