<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='ssp_slv.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ssp_slv
    <br/>
    Created: Nov  1, 2013
    <br/>
    Updated: Apr 26, 2014
    <br/>
    SVN Updated: Apr 26, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project provides a slave interface for a Synchronous Serial Peripheral (SSP) as found on NXP LPC21xx microprocessors. The implementation provided here supports a 16-bit frame size. Of the 16 bits defined in the serial interface, the first three bits function as a register address, the fourth bit is a read/write control bit, and the remaining 12 bits function as read/write data.
     <br/>
     This format is used in several commercial products to interface a LPC2138/LPC2148, or other processor equipped with an SSP or SPI master interface, to an FPGA. It enables the expansion of the LPC2138/LPC2148 with custom interfaces hosted in a variety of FPGAs. Within the FPGA, a parallel is formed using the register address, read/write control signal, and the data signals.
     <br/>
     The master transmits a synchronous serial frame to this SSP_Slv module (MSB first). It returns the first four bits to the master, and creates a read/write pulse to the slave logic during the last rising edge of the 16-bit frame. It also samples the addressed register on the fourth clock of the frame. It generates a read pulse to the internal logic after capturing the data from the addressed register. This read pulse can be used to advance FIFOs, etc.
     <br/>
     The interface logic is driven from the SSP/SPI SCK, and the slave select signal resets the interface state machine. Asserting slave select releases the reset signal of the module, and de-asserting slave select asserts the module's reset signal. Because the SSP_Slv is clocked by SCK, clock domain crossing logic and synchronizing registers are used where necessary to simplify connecting to peripherals operating on another clock domain.
    </p>
   </div>
   <div id="d_Updates">
    <h2>
     
     
     Updates
    </h2>
    <p id="p_Updates">
     Found an issue with the use of MSB (bit 15, RA[2]) during the first SSP transfer cycle. The register's previous asynchronous reset signal, SSP_Rst, was extended by a bit period and therefore prevented the register from being loaded from MOSI on the rising edge of SCK. Changed the register's reset signal to Rst_SSP, the module's reset signal, which is deasserted on the assertion of SSEL. This corrects change the issue.
    </p>
   </div>
   <div id="d_Synthesis/PAR Results">
    <h2>
     
     
     Synthesis/PAR Results
    </h2>
    <p id="p_Synthesis/PAR Results">
     The following tables define the synthesis and PAR results for the SSP slave module. It is not intended to be used as a stand-alone implementation, but as an interface for serial peripherals in an FPGA.
     <table border="border" cellspacing="1" cellpadding="1">
      <tr>
       <td align="center">
        <b>
         Module
        </b>
       </td>
       <td>
        <b>
         Partition
        </b>
       </td>
       <td align="center">
        <b>
         Slices
        </b>
       </td>
       <td align="center">
        <b>
         Slice Reg
        </b>
       </td>
       <td align="center">
        <b>
         LUTs
        </b>
       </td>
       <td align="center">
        <b>
         LUTRAM
        </b>
       </td>
       <td align="center">
        <b>
         BRAM
        </b>
       </td>
       <td align="center">
        <b>
         MULT18X18
        </b>
       </td>
       <td align="center">
        <b>
         BUFG
        </b>
       </td>
       <td align="center">
        <b>
         DCM
        </b>
       </td>
      </tr>
      <br/>
      <hr/>
      <br/>
      <tr>
       <td>
        [-] SSP_Slv
       </td>
       <td>
        <br/>
       </td>
       <td align="center">
        52/52
       </td>
       <td align="center">
        54/54
       </td>
       <td align="center">
        31/31
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        1/1
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
     </table>
     <br/>
     <hr/>
     <br/>
     The timing constraints used to achieve the best results with the -4 speed grade of the XC3S50A FPGA are shown in the following table:
     <br/>
     <hr/>
     <br/>
     Timing Constraints
     <table border="1" cellspacing="1" cellpadding="1">
      <tr>
       <td>
        <b>
         Met
        </b>
       </td>
       <td align="center">
        <b>
         Constraint
        </b>
       </td>
       <td align="center">
        <b>
         Check
        </b>
       </td>
       <td align="center">
        <b>
         Worst Case Slack
        </b>
       </td>
       <td align="center">
        <b>
         Best Case Achievable
        </b>
       </td>
       <td align="center">
        <b>
         Timing Errors
        </b>
       </td>
       <td align="center">
        <b>
         Timing Score
        </b>
       </td>
      </tr>
      <br/>
      <hr/>
      <br/>
      <tr>
       <td align="center">
        Yes
       </td>
       <td>
        Autotimespec constraint for clock net SCK_BUFGP
       </td>
       <td align="center">
        SETUP/HOLD
       </td>
       <td align="center">
        N/A ns/1.035ns
       </td>
       <td align="right">
        4.413ns
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
     </table>
     <table border="1" cellspacing="0" cellpadding="1">
     </table>
     <br/>
     <hr/>
     <br/>
     With the lower speed grade part of the XC3S50A-4VQ100I, the SSP_Slv can support operation at over 200 MHz. Thus, when integrated with other components to form a soft processor or system-on-chip, the module provided in this project will not be a driving factor in the overall speed rating of the encapsulating project.
     <br/>
     <hr/>
     <br/>
     <table border="1">
      Synthesis/PAR Results - XC3S50A-4VQ100I FPGA
      <tr>
       <th align="center">
        Attribute
       </th>
       <th align="center">
        Used
       </th>
       <th align="center">
        Avail
       </th>
       <th align="center">
        %
       </th>
      </tr>
      <tr>
       <td>
        Number of Slice Flip Flops
       </td>
       <td align="center">
        54
       </td>
       <td align="center">
        1408
       </td>
       <td align="right">
        3%
       </td>
      </tr>
      <tr>
       <td>
        Number of 4 input LUTs
       </td>
       <td align="center">
        31
       </td>
       <td align="center">
        1408
       </td>
       <td align="right">
        2%
       </td>
      </tr>
      <tr>
       <br/>
      </tr>
      <tr>
       <td>
        Number of occupied Slices
       </td>
       <td align="center">
        52
       </td>
       <td align="center">
        704
       </td>
       <td align="right">
        7%
       </td>
      </tr>
      <tr>
       <td>
        Number of Slices related logic
       </td>
       <td align="center">
        52
       </td>
       <td align="center">
        52
       </td>
       <td>
        100%
       </td>
      </tr>
      <tr>
       <td>
        Number of Slices unrelated logic
       </td>
       <td align="center">
        0
       </td>
       <td align="center">
        52
       </td>
       <td align="right">
        0%
       </td>
      </tr>
      <tr>
       <br/>
      </tr>
      <tr>
       <td>
        Total Number of 4 input LUTs
       </td>
       <td align="center">
        31
       </td>
       <td align="center">
        1408
       </td>
       <td align="right">
        2%
       </td>
      </tr>
      <tr>
       <td>
        Number used as logic
       </td>
       <td align="center">
        31
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
      <tr>
       <td>
        Number used as a route-thru
       </td>
       <td align="center">
        0
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
      <tr>
       <td>
        Number used as Shift registers
       </td>
       <td align="center">
        0
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
      <tr>
       <br/>
      </tr>
      <tr>
       <td>
        Number of bonded IOBs
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
      <tr>
       <td>
        Number of bonded pads
       </td>
       <td align="center">
        39
       </td>
       <td align="center">
        68
       </td>
       <td align="right">
        57%
       </td>
      </tr>
      <tr>
       <td>
        IOB Flip Flops
       </td>
       <td align="center">
        N/A
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
      <tr>
      </tr>
      <tr>
       <td>
        Number of BUFGMUXs
       </td>
       <td align="center">
        1
       </td>
       <td align="center">
        24
       </td>
       <td align="right">
        4%
       </td>
      </tr>
      <tr>
       <td>
        Number of DCMs
       </td>
       <td align="center">
        0
       </td>
       <td align="center">
        2
       </td>
       <td align="right">
        0%
       </td>
      </tr>
      <tr>
       <td>
        Number of RAMB16BWEs
       </td>
       <td align="center">
        0
       </td>
       <td align="center">
        3
       </td>
       <td align="right">
        0%
       </td>
      </tr>
     </table>
     Best Case Achievable:                4.413ns (N/A ns Setup, 1.035ns Hold)
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
