// Generated by stratus_hls 19.25-s100  (93142.260418)
// Wed Sep  7 16:24:57 2022
// from fir.cc

`timescale 1ps / 1ps

      
module fir_RAM_8X8_1(DIN, CE, RW, in1, out1, clk);

      input [7:0] DIN;
      input CE;
      input RW;
      input [2:0] in1;
      input clk;
      output [7:0] out1;
      reg [7:0] out1;
      reg[7:0] mem[7:0];

         always @(posedge clk)
          begin :fir_RAM_8X8_1_thread_1
            if (CE) begin
               if (RW) begin
                  mem[in1] = DIN;
               end
               else begin
                  out1 <= mem[in1];
               end
            end
            else begin
               out1 <= 8'd000;
            end
         end


endmodule


