{
  "design": {
    "design_info": {
      "boundary_crc": "0x2F82B0482F2C0A1",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "uart_tx_0": "",
      "div_freq_0": "",
      "div_freq_rx_0": "",
      "uart_rx_0": "",
      "fsm_commands_at_0": ""
    },
    "ports": {
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "33333300"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "resetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "switch_0": {
        "direction": "I"
      },
      "tx_0": {
        "direction": "O"
      },
      "rx_in_0": {
        "direction": "I"
      },
      "data_out_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "300.0"
          },
          "CLKOUT1_JITTER": {
            "value": "241.121"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "204.117"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "30.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "30.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "OVERRIDE_MMCM": {
            "value": "false"
          },
          "PRIM_IN_FREQ": {
            "value": "33.3333"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "uart_tx_0": {
        "vlnv": "xilinx.com:module_ref:uart_tx:1.0",
        "xci_name": "design_1_uart_tx_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_tx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "tx_reg": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "tx_if": {
            "direction": "O"
          },
          "tx": {
            "direction": "O"
          }
        }
      },
      "div_freq_0": {
        "vlnv": "xilinx.com:module_ref:div_freq:1.0",
        "xci_name": "design_1_div_freq_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "div_freq",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "49999950",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "f": {
            "direction": "O"
          }
        }
      },
      "div_freq_rx_0": {
        "vlnv": "xilinx.com:module_ref:div_freq_rx:1.0",
        "xci_name": "design_1_div_freq_rx_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "div_freq_rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "49999950",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "f": {
            "direction": "O"
          }
        }
      },
      "uart_rx_0": {
        "vlnv": "xilinx.com:module_ref:uart_rx:1.0",
        "xci_name": "design_1_uart_rx_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "rx_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "fsm_commands_at_0": {
        "vlnv": "xilinx.com:module_ref:fsm_commands_at:1.0",
        "xci_name": "design_1_fsm_commands_at_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fsm_commands_at",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "49999950",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "flag": {
            "direction": "I"
          },
          "switch": {
            "direction": "I"
          },
          "commands_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "enable_out": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "resetn_0_1": {
        "ports": [
          "resetn_0",
          "clk_wiz_0/resetn",
          "uart_tx_0/reset",
          "div_freq_0/reset",
          "div_freq_rx_0/reset",
          "uart_rx_0/reset",
          "fsm_commands_at_0/reset"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "div_freq_0/clk",
          "div_freq_rx_0/clk",
          "fsm_commands_at_0/clk"
        ]
      },
      "fsm_commands_at_0_commands_out": {
        "ports": [
          "fsm_commands_at_0/commands_out",
          "uart_tx_0/tx_reg"
        ]
      },
      "fsm_commands_at_0_enable_out": {
        "ports": [
          "fsm_commands_at_0/enable_out",
          "uart_tx_0/enable"
        ]
      },
      "div_freq_0_f": {
        "ports": [
          "div_freq_0/f",
          "uart_tx_0/clk"
        ]
      },
      "switch_0_1": {
        "ports": [
          "switch_0",
          "fsm_commands_at_0/switch"
        ]
      },
      "uart_tx_0_tx_if": {
        "ports": [
          "uart_tx_0/tx_if",
          "fsm_commands_at_0/flag"
        ]
      },
      "uart_tx_0_tx": {
        "ports": [
          "uart_tx_0/tx",
          "tx_0"
        ]
      },
      "div_freq_rx_0_f": {
        "ports": [
          "div_freq_rx_0/f",
          "uart_rx_0/clk"
        ]
      },
      "rx_in_0_1": {
        "ports": [
          "rx_in_0",
          "uart_rx_0/rx_in"
        ]
      },
      "uart_rx_0_data_out": {
        "ports": [
          "uart_rx_0/data_out",
          "data_out_0"
        ]
      }
    }
  }
}