{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 400.0000"
  ],
  "cts__clock__skew__hold": 6.91355,
  "cts__clock__skew__hold__post_repair": 7.36713,
  "cts__clock__skew__hold__pre_repair": 7.36713,
  "cts__clock__skew__setup": 6.91355,
  "cts__clock__skew__setup__post_repair": 7.36713,
  "cts__clock__skew__setup__pre_repair": 7.36713,
  "cts__cpu__total": 223.5,
  "cts__design__core__area": 4206.04,
  "cts__design__core__area__post_repair": 4206.04,
  "cts__design__core__area__pre_repair": 4206.04,
  "cts__design__die__area": 4762.38,
  "cts__design__die__area__post_repair": 4762.38,
  "cts__design__die__area__pre_repair": 4762.38,
  "cts__design__instance__area": 1940.74,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 1801.11,
  "cts__design__instance__area__pre_repair": 1801.11,
  "cts__design__instance__area__stdcell": 1940.74,
  "cts__design__instance__area__stdcell__post_repair": 1801.11,
  "cts__design__instance__area__stdcell__pre_repair": 1801.11,
  "cts__design__instance__count": 16924,
  "cts__design__instance__count__hold_buffer": 410,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15370,
  "cts__design__instance__count__pre_repair": 15370,
  "cts__design__instance__count__setup_buffer": 961,
  "cts__design__instance__count__stdcell": 16924,
  "cts__design__instance__count__stdcell__post_repair": 15370,
  "cts__design__instance__count__stdcell__pre_repair": 15370,
  "cts__design__instance__displacement__max": 5.634,
  "cts__design__instance__displacement__mean": 0.116,
  "cts__design__instance__displacement__total": 1965.02,
  "cts__design__instance__utilization": 0.461418,
  "cts__design__instance__utilization__post_repair": 0.42822,
  "cts__design__instance__utilization__pre_repair": 0.42822,
  "cts__design__instance__utilization__stdcell": 0.461418,
  "cts__design__instance__utilization__stdcell__post_repair": 0.42822,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.42822,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__mem__peak": 627820.0,
  "cts__power__internal__total": 0.0326347,
  "cts__power__internal__total__post_repair": 0.0346551,
  "cts__power__internal__total__pre_repair": 0.0346551,
  "cts__power__leakage__total": 1.30448e-06,
  "cts__power__leakage__total__post_repair": 1.16665e-06,
  "cts__power__leakage__total__pre_repair": 1.16665e-06,
  "cts__power__switching__total": 0.0467555,
  "cts__power__switching__total__post_repair": 0.0516835,
  "cts__power__switching__total__pre_repair": 0.0516835,
  "cts__power__total": 0.0793915,
  "cts__power__total__post_repair": 0.0863398,
  "cts__power__total__pre_repair": 0.0863398,
  "cts__route__wirelength__estimated": 58058.7,
  "cts__runtime__total": "3:54.72",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 223,
  "cts__timing__drv__hold_violation_count__pre_repair": 223,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.157345,
  "cts__timing__drv__max_cap_limit__post_repair": 0.157345,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.157345,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0903206,
  "cts__timing__drv__max_slew_limit__post_repair": 0.00405474,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.00405474,
  "cts__timing__drv__setup_violation_count": 154,
  "cts__timing__drv__setup_violation_count__post_repair": 166,
  "cts__timing__drv__setup_violation_count__pre_repair": 166,
  "cts__timing__setup__tns": -8416.74,
  "cts__timing__setup__tns__post_repair": -33095,
  "cts__timing__setup__tns__pre_repair": -33095,
  "cts__timing__setup__ws": -90.8683,
  "cts__timing__setup__ws__post_repair": -309.349,
  "cts__timing__setup__ws__pre_repair": -309.349,
  "design__io__hpwl": 9075984,
  "detailedplace__cpu__total": 16.66,
  "detailedplace__design__core__area": 4206.04,
  "detailedplace__design__die__area": 4762.38,
  "detailedplace__design__instance__area": 1798.87,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 1798.87,
  "detailedplace__design__instance__count": 15348,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15348,
  "detailedplace__design__instance__displacement__max": 3.192,
  "detailedplace__design__instance__displacement__mean": 0.306,
  "detailedplace__design__instance__displacement__total": 4708.62,
  "detailedplace__design__instance__utilization": 0.427686,
  "detailedplace__design__instance__utilization__stdcell": 0.427686,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 237040.0,
  "detailedplace__power__internal__total": 0.0346107,
  "detailedplace__power__leakage__total": 1.16498e-06,
  "detailedplace__power__switching__total": 0.0509898,
  "detailedplace__power__total": 0.0856017,
  "detailedplace__route__wirelength__estimated": 51837.4,
  "detailedplace__runtime__total": "0:16.84",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.157345,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.00405474,
  "detailedplace__timing__drv__setup_violation_count": 196,
  "detailedplace__timing__setup__tns": -38861.4,
  "detailedplace__timing__setup__ws": -421.037,
  "detailedroute__cpu__total": 3271.41,
  "detailedroute__mem__peak": 4152620.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 10666,
  "detailedroute__route__drc_errors__iter:2": 134,
  "detailedroute__route__drc_errors__iter:3": 51,
  "detailedroute__route__drc_errors__iter:4": 6,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 16747,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 156178,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 156178,
  "detailedroute__route__wirelength": 72213,
  "detailedroute__route__wirelength__iter:1": 72896,
  "detailedroute__route__wirelength__iter:2": 72302,
  "detailedroute__route__wirelength__iter:3": 72212,
  "detailedroute__route__wirelength__iter:4": 72215,
  "detailedroute__route__wirelength__iter:5": 72213,
  "detailedroute__runtime__total": "4:17.19",
  "fillcell__cpu__total": 2.37,
  "fillcell__mem__peak": 212436.0,
  "fillcell__runtime__total": "0:02.52",
  "finish__clock__skew__hold": 11.2672,
  "finish__clock__skew__setup": 11.7282,
  "finish__cpu__total": 43.99,
  "finish__design__core__area": 4206.04,
  "finish__design__die__area": 4762.38,
  "finish__design__instance__area": 1956.45,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 1956.45,
  "finish__design__instance__count": 16931,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 16931,
  "finish__design__instance__utilization": 0.465152,
  "finish__design__instance__utilization__stdcell": 0.465152,
  "finish__design__io": 388,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.487266,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.487286,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.55795,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.553081,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.21205,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.553081,
  "finish__mem__peak": 554636.0,
  "finish__power__internal__total": 0.0360478,
  "finish__power__leakage__total": 1.28425e-06,
  "finish__power__switching__total": 0.056291,
  "finish__power__total": 0.0923401,
  "finish__runtime__total": "0:44.22",
  "finish__timing__drv__hold_violation_count": 6,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0971245,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.0200204,
  "finish__timing__drv__setup_violation_count": 152,
  "finish__timing__setup__tns": -6733.65,
  "finish__timing__setup__ws": -107.457,
  "finish__timing__wns_percent_delay": -17.758949,
  "finish_merge__cpu__total": 4.85,
  "finish_merge__mem__peak": 384524.0,
  "finish_merge__runtime__total": "0:05.31",
  "floorplan__cpu__total": 6.16,
  "floorplan__design__core__area": 4206.04,
  "floorplan__design__die__area": 4762.38,
  "floorplan__design__instance__area": 1588.39,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 1588.39,
  "floorplan__design__instance__count": 14152,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14152,
  "floorplan__design__instance__utilization": 0.377645,
  "floorplan__design__instance__utilization__stdcell": 0.377645,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 219216.0,
  "floorplan__power__internal__total": 0.0387278,
  "floorplan__power__leakage__total": 9.88901e-07,
  "floorplan__power__switching__total": 0.0390735,
  "floorplan__power__total": 0.0778023,
  "floorplan__runtime__total": "0:06.46",
  "floorplan__timing__setup__tns": -172623,
  "floorplan__timing__setup__ws": -1618.82,
  "floorplan_io__cpu__total": 2.11,
  "floorplan_io__mem__peak": 183024.0,
  "floorplan_io__runtime__total": "0:02.21",
  "floorplan_macro__cpu__total": 2.1,
  "floorplan_macro__mem__peak": 182856.0,
  "floorplan_macro__runtime__total": "0:02.21",
  "floorplan_pdn__cpu__total": 2.4,
  "floorplan_pdn__mem__peak": 185796.0,
  "floorplan_pdn__runtime__total": "0:02.53",
  "floorplan_tap__cpu__total": 2.12,
  "floorplan_tap__mem__peak": 174052.0,
  "floorplan_tap__runtime__total": "0:02.22",
  "floorplan_tdms__cpu__total": 2.1,
  "floorplan_tdms__mem__peak": 182180.0,
  "floorplan_tdms__runtime__total": "0:02.21",
  "globalplace__cpu__total": 68.58,
  "globalplace__design__core__area": 4206.04,
  "globalplace__design__die__area": 4762.38,
  "globalplace__design__instance__area": 1609.44,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 1609.44,
  "globalplace__design__instance__count": 14874,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 14874,
  "globalplace__design__instance__utilization": 0.38265,
  "globalplace__design__instance__utilization__stdcell": 0.38265,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 335992.0,
  "globalplace__power__internal__total": 0.0429922,
  "globalplace__power__leakage__total": 9.88901e-07,
  "globalplace__power__switching__total": 0.0465684,
  "globalplace__power__total": 0.0895616,
  "globalplace__runtime__total": "1:05.05",
  "globalplace__timing__setup__tns": -365207,
  "globalplace__timing__setup__ws": -2579.79,
  "globalplace_io__cpu__total": 2.13,
  "globalplace_io__mem__peak": 187292.0,
  "globalplace_io__runtime__total": "0:02.24",
  "globalplace_skip_io__cpu__total": 6.78,
  "globalplace_skip_io__mem__peak": 202164.0,
  "globalplace_skip_io__runtime__total": "0:06.88",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 8.25522,
  "globalroute__clock__skew__setup": 8.25522,
  "globalroute__cpu__total": 40.36,
  "globalroute__design__core__area": 4206.04,
  "globalroute__design__die__area": 4762.38,
  "globalroute__design__instance__area": 1956.45,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 1956.45,
  "globalroute__design__instance__count": 16931,
  "globalroute__design__instance__count__hold_buffer": 2,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 5,
  "globalroute__design__instance__count__stdcell": 16931,
  "globalroute__design__instance__displacement__max": 1.512,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 9.126,
  "globalroute__design__instance__utilization": 0.465152,
  "globalroute__design__instance__utilization__stdcell": 0.465152,
  "globalroute__design__io": 388,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 468404.0,
  "globalroute__power__internal__total": 0.0364493,
  "globalroute__power__leakage__total": 1.28443e-06,
  "globalroute__power__switching__total": 0.0568172,
  "globalroute__power__total": 0.0932678,
  "globalroute__route__wirelength__estimated": 58246.9,
  "globalroute__runtime__total": "0:42.25",
  "globalroute__timing__clock__slack": -111.438,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.130625,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0532734,
  "globalroute__timing__drv__setup_violation_count": 160,
  "globalroute__timing__setup__tns": -12634,
  "globalroute__timing__setup__ws": -111.438,
  "placeopt__cpu__total": 15.91,
  "placeopt__design__core__area": 4206.04,
  "placeopt__design__core__area__pre_opt": 4206.04,
  "placeopt__design__die__area": 4762.38,
  "placeopt__design__die__area__pre_opt": 4762.38,
  "placeopt__design__instance__area": 1798.87,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 1609.44,
  "placeopt__design__instance__area__stdcell": 1798.87,
  "placeopt__design__instance__area__stdcell__pre_opt": 1609.44,
  "placeopt__design__instance__count": 15348,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 14874,
  "placeopt__design__instance__count__stdcell": 15348,
  "placeopt__design__instance__count__stdcell__pre_opt": 14874,
  "placeopt__design__instance__utilization": 0.427686,
  "placeopt__design__instance__utilization__pre_opt": 0.38265,
  "placeopt__design__instance__utilization__stdcell": 0.427686,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.38265,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 234024.0,
  "placeopt__power__internal__total": 0.0329698,
  "placeopt__power__internal__total__pre_opt": 0.0429922,
  "placeopt__power__leakage__total": 1.19021e-06,
  "placeopt__power__leakage__total__pre_opt": 9.88901e-07,
  "placeopt__power__switching__total": 0.0471751,
  "placeopt__power__switching__total__pre_opt": 0.0465684,
  "placeopt__power__total": 0.0801461,
  "placeopt__power__total__pre_opt": 0.0895616,
  "placeopt__runtime__total": "0:16.08",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.162778,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.00678945,
  "placeopt__timing__drv__setup_violation_count": 196,
  "placeopt__timing__setup__tns": -38325,
  "placeopt__timing__setup__tns__pre_opt": -365207,
  "placeopt__timing__setup__ws": -422.431,
  "placeopt__timing__setup__ws__pre_opt": -2579.79,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2023-12-12 03:21",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11423-g41f53d4db",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b43d201b22393907b219ee51697abaf7cd715bf3",
  "run__flow__scripts_commit": "b43d201b22393907b219ee51697abaf7cd715bf3",
  "run__flow__uuid": "fb155172-d9c9-4ddd-ba2f-5210a4b121c4",
  "run__flow__variant": "base",
  "synth__cpu__total": 91.54,
  "synth__design__instance__area__stdcell": 1690.53642,
  "synth__design__instance__count__stdcell": 15399.0,
  "synth__mem__peak": 177488.0,
  "synth__runtime__total": "1:33.42",
  "total_time": "0:13:24.560000"
}