{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551440519132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551440519141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 19:41:58 2019 " "Processing started: Fri Mar 01 19:41:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551440519141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440519141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QPSK -c QPSK " "Command: quartus_map --read_settings_files=on --write_settings_files=off QPSK -c QPSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440519141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551440519686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551440519686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpskcodedecode.v 1 1 " "Found 1 design units, including 1 entities, in source file qpskcodedecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 QPSKcodedecode " "Found entity 1: QPSKcodedecode" {  } { { "QPSKcodedecode.v" "" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440532662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440532662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "NCO/synthesis/nco.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440532665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440532665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "NCO/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440532797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440532797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440532882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440532882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "NCO/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440532967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440532967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_pxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_pxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_pxx " "Found entity 1: asj_nco_pxx" {  } { { "NCO/synthesis/submodules/asj_nco_pxx.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_pxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440533050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440533050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "NCO/synthesis/submodules/asj_dxx_g.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440533133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440533133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "NCO/synthesis/submodules/asj_dxx.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440533244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440533244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "NCO/synthesis/submodules/asj_gal.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440533351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440533351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440533439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440533439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "NCO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440533517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440533517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_nco_ii_0 " "Found entity 1: nco_nco_ii_0" {  } { { "NCO/synthesis/submodules/nco_nco_ii_0.v" "" { Text "E:/Communication/Quartus/Work/QPSK/NCO/synthesis/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440533523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440533523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/synthesis/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR/synthesis/FIR.v" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/FIR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440533524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440533524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "FIR/synthesis/submodules/dspba_library_package.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534150 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534150 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534160 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534166 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534168 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534168 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534168 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FIR/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0_rtl_core-normal " "Found design unit 1: FIR_fir_compiler_ii_0_rtl_core-normal" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534182 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0_rtl_core " "Found entity 1: FIR_fir_compiler_ii_0_rtl_core" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0_ast-struct " "Found design unit 1: FIR_fir_compiler_ii_0_ast-struct" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534195 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0_ast " "Found entity 1: FIR_fir_compiler_ii_0_ast" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0-syn " "Found design unit 1: FIR_fir_compiler_ii_0-syn" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534195 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0 " "Found entity 1: FIR_fir_compiler_ii_0" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpsk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file qpsk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QPSK " "Found entity 1: QPSK" {  } { { "QPSK.bdf" "" { Schematic "E:/Communication/Quartus/Work/QPSK/QPSK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog7.v(13) " "Verilog HDL information at Verilog7.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog7.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog7.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1551440534199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog7.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog7.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_diff " "Found entity 1: fre_diff" {  } { { "Verilog7.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog6.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 phi_phase_mod " "Found entity 1: phi_phase_mod" {  } { { "Verilog6.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog5.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog5.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selector " "Found entity 1: data_selector" {  } { { "Verilog5.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source_2 " "Found entity 1: data_source_2" {  } { { "Verilog4.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source " "Found entity 1: data_source" {  } { { "Verilog3.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_selector " "Found entity 1: phase_selector" {  } { { "Verilog2.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 identify " "Found entity 1: identify" {  } { { "Verilog1.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.v 1 1 " "Found 1 design units, including 1 entities, in source file test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tra " "Found entity 1: tra" {  } { { "test1.v" "" { Text "E:/Communication/Quartus/Work/QPSK/test1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "E:/Communication/Quartus/Work/QPSK/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "E:/Communication/Quartus/Work/QPSK/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "E:/Communication/Quartus/Work/QPSK/Block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM " "Found entity 1: LPM" {  } { { "LPM.v" "" { Text "E:/Communication/Quartus/Work/QPSK/LPM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpskdecode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file qpskdecode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QPSKDecode " "Found entity 1: QPSKDecode" {  } { { "QPSKDecode.bdf" "" { Schematic "E:/Communication/Quartus/Work/QPSK/QPSKDecode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block7 " "Found entity 1: Block7" {  } { { "Block7.bdf" "" { Schematic "E:/Communication/Quartus/Work/QPSK/Block7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440534234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QPSKcodedecode " "Elaborating entity \"QPSKcodedecode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551440534529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selector data_selector:b2v_inst " "Elaborating entity \"data_selector\" for hierarchy \"data_selector:b2v_inst\"" {  } { { "QPSKcodedecode.v" "b2v_inst" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source data_source:b2v_inst1 " "Elaborating entity \"data_source\" for hierarchy \"data_source:b2v_inst1\"" {  } { { "QPSKcodedecode.v" "b2v_inst1" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534568 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Verilog3.v(26) " "Verilog HDL warning at Verilog3.v(26): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Verilog3.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog3.v" 26 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1551440534568 "|QPSKcodedecode|data_source:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phi_phase_mod phi_phase_mod:b2v_inst10 " "Elaborating entity \"phi_phase_mod\" for hierarchy \"phi_phase_mod:b2v_inst10\"" {  } { { "QPSKcodedecode.v" "b2v_inst10" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR FIR:b2v_inst12 " "Elaborating entity \"FIR\" for hierarchy \"FIR:b2v_inst12\"" {  } { { "QPSKcodedecode.v" "b2v_inst12" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0 FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0 " "Elaborating entity \"FIR_fir_compiler_ii_0\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\"" {  } { { "FIR/synthesis/FIR.v" "fir_compiler_ii_0" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/FIR.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig FIR_fir_compiler_ii_0.vhd(54) " "Verilog HDL or VHDL warning at FIR_fir_compiler_ii_0.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551440534629 "|QPSKcodedecode|FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0_ast FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst " "Elaborating entity \"FIR_fir_compiler_ii_0_ast\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "FIR_fir_compiler_ii_0_ast_inst" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534633 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core FIR_fir_compiler_ii_0_ast.vhd(208) " "VHDL Signal Declaration warning at FIR_fir_compiler_ii_0_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551440534633 "|QPSKcodedecode|FIR:b2v_inst12|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "sink" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "source" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "intf_ctrl" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0_rtl_core FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"FIR_fir_compiler_ii_0_rtl_core\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_phasedelay0_q_16" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_wi0_r0_delayr1\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_wi0_r0_delayr1" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_15\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_delayr4_q_15" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_delayr5_q_12" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_13\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_delayr9_q_13" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_mtree_mult1_19_bs6_b_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_mtree_mult1_19_bs6_b_11\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_mtree_mult1_19_bs6_b_11" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_mtree_mult1_19_bjB3_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_mtree_mult1_19_bjB3_q_11\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_mtree_mult1_19_bjB3_q_11" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_11\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_memread_q_11" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_14\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_memread_q_14" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_18 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_18\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_compute_q_18" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"FIR:b2v_inst12\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "E:/Communication/Quartus/Work/QPSK/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "identify identify:b2v_inst14 " "Elaborating entity \"identify\" for hierarchy \"identify:b2v_inst14\"" {  } { { "QPSKcodedecode.v" "b2v_inst14" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Verilog1.v(43) " "Verilog HDL assignment warning at Verilog1.v(43): truncated value with size 32 to match size of target (6)" {  } { { "Verilog1.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog1.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551440534882 "|QPSKcodedecode|identify:b2v_inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source_2 data_source_2:b2v_inst2 " "Elaborating entity \"data_source_2\" for hierarchy \"data_source_2:b2v_inst2\"" {  } { { "QPSKcodedecode.v" "b2v_inst2" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534888 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Verilog4.v(26) " "Verilog HDL warning at Verilog4.v(26): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Verilog4.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog4.v" 26 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1551440534888 "|QPSKcodedecode|data_source_2:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_diff fre_diff:b2v_inst3 " "Elaborating entity \"fre_diff\" for hierarchy \"fre_diff:b2v_inst3\"" {  } { { "QPSKcodedecode.v" "b2v_inst3" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Verilog7.v(30) " "Verilog HDL assignment warning at Verilog7.v(30): truncated value with size 32 to match size of target (6)" {  } { { "Verilog7.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog7.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551440534899 "|QPSKcodedecode|fre_diff:b2v_inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_buff Verilog7.v(13) " "Verilog HDL Always Construct warning at Verilog7.v(13): inferring latch(es) for variable \"c_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog7.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog7.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551440534907 "|QPSKcodedecode|fre_diff:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_buff Verilog7.v(13) " "Inferred latch for \"c_buff\" at Verilog7.v(13)" {  } { { "Verilog7.v" "" { Text "E:/Communication/Quartus/Work/QPSK/Verilog7.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440534907 "|QPSKcodedecode|fre_diff:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM LPM:b2v_inst4 " "Elaborating entity \"LPM\" for hierarchy \"LPM:b2v_inst4\"" {  } { { "QPSKcodedecode.v" "b2v_inst4" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult LPM:b2v_inst4\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"LPM:b2v_inst4\|lpm_mult:lpm_mult_component\"" {  } { { "LPM.v" "lpm_mult_component" { Text "E:/Communication/Quartus/Work/QPSK/LPM.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM:b2v_inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"LPM:b2v_inst4\|lpm_mult:lpm_mult_component\"" {  } { { "LPM.v" "" { Text "E:/Communication/Quartus/Work/QPSK/LPM.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440534966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM:b2v_inst4\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"LPM:b2v_inst4\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551440534974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551440534974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551440534974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551440534974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551440534974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551440534974 ""}  } { { "LPM.v" "" { Text "E:/Communication/Quartus/Work/QPSK/LPM.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551440534974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7qm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7qm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7qm " "Found entity 1: mult_7qm" {  } { { "db/mult_7qm.tdf" "" { Text "E:/Communication/Quartus/Work/QPSK/db/mult_7qm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551440535049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440535049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7qm LPM:b2v_inst4\|lpm_mult:lpm_mult_component\|mult_7qm:auto_generated " "Elaborating entity \"mult_7qm\" for hierarchy \"LPM:b2v_inst4\|lpm_mult:lpm_mult_component\|mult_7qm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/communication/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440535049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_selector phase_selector:b2v_inst5 " "Elaborating entity \"phase_selector\" for hierarchy \"phase_selector:b2v_inst5\"" {  } { { "QPSKcodedecode.v" "b2v_inst5" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440535057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tra tra:b2v_inst7 " "Elaborating entity \"tra\" for hierarchy \"tra:b2v_inst7\"" {  } { { "QPSKcodedecode.v" "b2v_inst7" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551440535086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test1.v(36) " "Verilog HDL assignment warning at test1.v(36): truncated value with size 32 to match size of target (6)" {  } { { "test1.v" "" { Text "E:/Communication/Quartus/Work/QPSK/test1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551440535086 "|QPSKcodedecode|tra:b2v_inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 test1.v(39) " "Verilog HDL assignment warning at test1.v(39): truncated value with size 32 to match size of target (6)" {  } { { "test1.v" "" { Text "E:/Communication/Quartus/Work/QPSK/test1.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551440535094 "|QPSKcodedecode|tra:b2v_inst7"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst11 NCO " "Node instance \"b2v_inst11\" instantiates undefined entity \"NCO\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "QPSKcodedecode.v" "b2v_inst11" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1551440535166 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "b2v_inst8 NCO " "Node instance \"b2v_inst8\" instantiates undefined entity \"NCO\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "QPSKcodedecode.v" "b2v_inst8" { Text "E:/Communication/Quartus/Work/QPSK/QPSKcodedecode.v" 206 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1551440535166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Communication/Quartus/Work/QPSK/output_files/QPSK.map.smsg " "Generated suppressed messages file E:/Communication/Quartus/Work/QPSK/output_files/QPSK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440535400 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5058 " "Peak virtual memory: 5058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551440535676 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 19:42:15 2019 " "Processing ended: Fri Mar 01 19:42:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551440535676 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551440535676 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551440535676 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551440535676 ""}
