// Seed: 2018847698
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wand id_7,
    input supply0 id_8,
    input tri id_9,
    output supply1 id_10,
    input wire id_11,
    input uwire id_12,
    output wire id_13,
    output tri0 id_14,
    output tri0 id_15,
    input supply1 id_16,
    output wand id_17,
    input supply0 id_18,
    input tri0 id_19,
    input wand id_20,
    output wand id_21,
    input wire id_22,
    input wor id_23
);
  wire id_25;
endmodule
module module_1 (
    inout  uwire id_0,
    output tri0  id_1
);
  wire id_3;
  wire id_4;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
