
*** Running vivado
    with args -log rotate_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rotate_fpga.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source rotate_fpga.tcl -notrace
Command: synth_design -top rotate_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4635 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1288.406 ; gain = 86.996 ; free physical = 1283 ; free virtual = 10510
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rotate_fpga' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.v:10]
INFO: [Synth 8-638] synthesizing module 'uart_wrapper2' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:59]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter PARITY_BIT bound to: none - type: string 
	Parameter NO_BYTE_SEND bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:55]
INFO: [Synth 8-226] default block is never used [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:124]
INFO: [Synth 8-638] synthesizing module 'UART' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart.vhd:42]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter PARITY_BIT bound to: none - type: string 
	Parameter USE_DEBOUNCER bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_tx.vhd:31]
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (1#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_tx.vhd:31]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_rx.vhd:31]
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_rx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'UART' (3#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'uart_wrapper2' (4#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/uart_wrapper2.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element a_d_reg was removed.  [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.v:90]
WARNING: [Synth 8-6014] Unused sequential element b_d_reg was removed.  [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.v:91]
WARNING: [Synth 8-6014] Unused sequential element rx_counter_reg was removed.  [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.v:92]
WARNING: [Synth 8-3848] Net c in module/entity rotate_fpga does not have driver. [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.v:31]
INFO: [Synth 8-256] done synthesizing module 'rotate_fpga' (5#1) [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/rotate/rotate.srcs/sources_1/new/rotate_fpga.v:10]
WARNING: [Synth 8-3331] design rotate_fpga has unconnected port BTNU
WARNING: [Synth 8-3331] design rotate_fpga has unconnected port BTNL
WARNING: [Synth 8-3331] design rotate_fpga has unconnected port BTNR
WARNING: [Synth 8-3331] design rotate_fpga has unconnected port BTND
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1330.938 ; gain = 129.527 ; free physical = 1296 ; free virtual = 10525
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1330.938 ; gain = 129.527 ; free physical = 1294 ; free virtual = 10523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
