Analysis & Synthesis report for praca
Tue Jan 30 09:48:55 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for PLLL:C|PLLL_altpll_0:altpll_0
 16. Source assignments for PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_stdsync_sv6:stdsync2|PLLL_altpll_0_dffpipe_l2c:dffpipe3
 17. Source assignments for rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated
 18. Parameter Settings for User Entity Instance: rom2:c0|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "monit4:C4"
 21. Port Connectivity Checks: "monit3:C3"
 22. Port Connectivity Checks: "monit2:C2"
 23. Port Connectivity Checks: "monit1:C1"
 24. Port Connectivity Checks: "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_2q22:sd1"
 25. Port Connectivity Checks: "PLLL:C|PLLL_altpll_0:altpll_0"
 26. Port Connectivity Checks: "PLLL:C"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 30 09:48:55 2018       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; praca                                       ;
; Top-level Entity Name              ; PRACA                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 460                                         ;
;     Total combinational functions  ; 452                                         ;
;     Dedicated logic registers      ; 142                                         ;
; Total registers                    ; 142                                         ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; praca              ; praca              ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+--------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; unsaved/synthesis/submodules/rtl/alt_dual_boot.v ; yes             ; Encrypted User Verilog HDL File        ; C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot.v     ; unsaved ;
; PLLL/synthesis/PLLL.v                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v                                ; PLLL    ;
; PLLL/synthesis/submodules/PLLL_altpll_0.v        ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v            ; PLLL    ;
; praca.vhd                                        ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/praca/praca.vhd                                            ;         ;
; Vhdl2.vhd                                        ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/praca/Vhdl2.vhd                                            ;         ;
; Vhdl1.vhd                                        ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/praca/Vhdl1.vhd                                            ;         ;
; monit3.vhd                                       ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/praca/monit3.vhd                                           ;         ;
; monit4.vhd                                       ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/praca/monit4.vhd                                           ;         ;
; rom2.vhd                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/praca/rom2.vhd                                             ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vlt3.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf                               ;         ;
; /users/marcin/documents/matlab/logo.mif          ; yes             ; Auto-Found Memory Initialization File  ; /users/marcin/documents/matlab/logo.mif                                      ;         ;
; db/decode_2j9.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/praca/db/decode_2j9.tdf                                    ;         ;
; db/mux_43b.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/praca/db/mux_43b.tdf                                       ;         ;
+--------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 460                                                                          ;
;                                             ;                                                                              ;
; Total combinational functions               ; 452                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 137                                                                          ;
;     -- 3 input functions                    ; 223                                                                          ;
;     -- <=2 input functions                  ; 92                                                                           ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 260                                                                          ;
;     -- arithmetic mode                      ; 192                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 142                                                                          ;
;     -- Dedicated logic registers            ; 142                                                                          ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 49                                                                           ;
; Total memory bits                           ; 131072                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_2q22:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 159                                                                          ;
; Total fan-out                               ; 2110                                                                         ;
; Average fan-out                             ; 2.98                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                           ; Entity Name               ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------+---------------------------+--------------+
; |PRACA                                    ; 452 (400)           ; 142 (100)                 ; 131072      ; 0          ; 0            ; 0       ; 0         ; 49   ; 0            ; 0          ; |PRACA                                                                        ; PRACA                     ; work         ;
;    |PLLL:C|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|PLLL:C                                                                 ; PLLL                      ; PLLL         ;
;       |PLLL_altpll_0:altpll_0|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|PLLL:C|PLLL_altpll_0:altpll_0                                          ; PLLL_altpll_0             ; PLLL         ;
;          |PLLL_altpll_0_altpll_2q22:sd1|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_2q22:sd1            ; PLLL_altpll_0_altpll_2q22 ; PLLL         ;
;    |monit1:C1|                            ; 28 (28)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|monit1:C1                                                              ; monit1                    ; work         ;
;    |monit2:C2|                            ; 8 (8)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|monit2:C2                                                              ; monit2                    ; work         ;
;    |monit3:C3|                            ; 8 (8)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|monit3:C3                                                              ; monit3                    ; work         ;
;    |monit4:C4|                            ; 8 (8)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|monit4:C4                                                              ; monit4                    ; work         ;
;    |rom2:c0|                              ; 0 (0)               ; 2 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|rom2:c0                                                                ; rom2                      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 2 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|rom2:c0|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;          |altsyncram_vlt3:auto_generated| ; 0 (0)               ; 2 (2)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated ; altsyncram_vlt3           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+
; Name                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                             ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+
; rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 16384        ; 12           ; --           ; --           ; 196608 ; ../../../Users/Marcin/Documents/MATLAB/logo.mif ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; N/A    ; Qsys         ; 17.0    ; N/A          ; N/A          ; |PRACA|PLLL:C                        ; PLLL.qsys       ;
; Altera ; altpll       ; 17.0    ; N/A          ; N/A          ; |PRACA|PLLL:C|PLLL_altpll_0:altpll_0 ; PLLL.qsys       ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |PRACA|rom2:c0                       ; rom2.vhd        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; PLLL:C|PLLL_altpll_0:altpll_0|prev_reset ; Stuck at GND due to stuck port data_in ;
; y1[0]                                    ; Stuck at GND due to stuck port data_in ;
; y1[1,2]                                  ; Stuck at VCC due to stuck port data_in ;
; y1[3]                                    ; Stuck at GND due to stuck port data_in ;
; y1[4,5]                                  ; Stuck at VCC due to stuck port data_in ;
; y1[6]                                    ; Stuck at GND due to stuck port data_in ;
; y1[7..9]                                 ; Stuck at VCC due to stuck port data_in ;
; x1[0]                                    ; Stuck at GND due to stuck port data_in ;
; x1[1,2]                                  ; Stuck at VCC due to stuck port data_in ;
; x1[3]                                    ; Stuck at GND due to stuck port data_in ;
; x1[4..7]                                 ; Stuck at VCC due to stuck port data_in ;
; x1[8,9]                                  ; Stuck at GND due to stuck port data_in ;
; x1[10]                                   ; Stuck at VCC due to stuck port data_in ;
; q2[9]                                    ; Merged with q1[9]                      ;
; q3[9]                                    ; Merged with q1[9]                      ;
; q4[9]                                    ; Merged with q1[9]                      ;
; q2[10]                                   ; Merged with q1[10]                     ;
; q3[10]                                   ; Merged with q1[10]                     ;
; q4[10]                                   ; Merged with q1[10]                     ;
; q2[11]                                   ; Merged with q1[11]                     ;
; q3[11]                                   ; Merged with q1[11]                     ;
; q4[11]                                   ; Merged with q1[11]                     ;
; q2[2]                                    ; Merged with q1[2]                      ;
; q3[2]                                    ; Merged with q1[2]                      ;
; q4[2]                                    ; Merged with q1[2]                      ;
; q2[3]                                    ; Merged with q1[3]                      ;
; q3[3]                                    ; Merged with q1[3]                      ;
; q4[3]                                    ; Merged with q1[3]                      ;
; POSY[0]                                  ; Stuck at GND due to stuck port data_in ;
; POSX[0]                                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 39   ;                                        ;
+------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                            ;
+------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; PLLL:C|PLLL_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; y1[0], y1[1], y1[2], y1[3], y1[4], y1[5], y1[6], y1[7], y1[8], y1[9], x1[0], x1[1], x1[2], x1[3], x1[4], x1[5], ;
;                                          ; due to stuck port data_in ; x1[6], x1[7], x1[8], x1[9], x1[10], POSY[0], POSX[0]                                                            ;
+------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 142   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 37    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; POSY[5]                                ; 19      ;
; POSY[4]                                ; 12      ;
; POSY[1]                                ; 12      ;
; POSX[5]                                ; 12      ;
; POSX[4]                                ; 12      ;
; POSX[1]                                ; 11      ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PRACA|monit1:C1|R[1]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PRACA|monit2:C2|R2[0]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PRACA|monit3:C3|b3[1]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PRACA|monit4:C4|b4[0]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |PRACA|q4[7]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PRACA|q1[9]               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |PRACA|address[13]         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |PRACA|address[2]          ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |PRACA|POSX[3]             ;
; 16:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |PRACA|POSY[9]             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PRACA|POSX[4]             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |PRACA|POSY[5]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PRACA|q1                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |PRACA|Add7                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |PRACA|Add7                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------+
; Source assignments for PLLL:C|PLLL_altpll_0:altpll_0 ;
+----------------+-------+------+----------------------+
; Assignment     ; Value ; From ; To                   ;
+----------------+-------+------+----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg           ;
+----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_stdsync_sv6:stdsync2|PLLL_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom2:c0|altsyncram:altsyncram_component                  ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 12                                              ; Signed Integer ;
; WIDTHAD_A                          ; 14                                              ; Signed Integer ;
; NUMWORDS_A                         ; 16384                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Signed Integer ;
; WIDTHAD_B                          ; 1                                               ; Signed Integer ;
; NUMWORDS_B                         ; 0                                               ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; M9K                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; ../../../Users/Marcin/Documents/MATLAB/logo.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Signed Integer ;
; DEVICE_FAMILY                      ; MAX 10                                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_vlt3                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; rom2:c0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                     ;
;     -- WIDTH_A                            ; 12                                      ;
;     -- NUMWORDS_A                         ; 16384                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                  ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 0                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "monit4:C4"          ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; hpos[31..10] ; Input ; Info     ; Stuck at GND ;
; vpos[31..10] ; Input ; Info     ; Stuck at GND ;
; posx[31..11] ; Input ; Info     ; Stuck at GND ;
; posy[31..10] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "monit3:C3"          ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; hpos[31..10] ; Input ; Info     ; Stuck at GND ;
; vpos[31..10] ; Input ; Info     ; Stuck at GND ;
; posx[31..11] ; Input ; Info     ; Stuck at GND ;
; posy[31..10] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "monit2:C2"          ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; hpos[31..10] ; Input ; Info     ; Stuck at GND ;
; vpos[31..10] ; Input ; Info     ; Stuck at GND ;
; posx[31..11] ; Input ; Info     ; Stuck at GND ;
; posy[31..10] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "monit1:C1"          ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; hpos[31..10] ; Input ; Info     ; Stuck at GND ;
; vpos[31..10] ; Input ; Info     ; Stuck at GND ;
; posx[31..11] ; Input ; Info     ; Stuck at GND ;
; posy[31..10] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_2q22:sd1" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "PLLL:C|PLLL_altpll_0:altpll_0"       ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected ;
; write              ; Input  ; Info     ; Explicitly unconnected ;
; address            ; Input  ; Info     ; Explicitly unconnected ;
; readdata           ; Output ; Info     ; Explicitly unconnected ;
; writedata          ; Input  ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Explicitly unconnected ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c1                 ; Output ; Info     ; Explicitly unconnected ;
; c2                 ; Output ; Info     ; Explicitly unconnected ;
; c3                 ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "PLLL:C"            ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; reset_reset ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 142                         ;
;     ENA               ; 20                          ;
;     ENA SCLR          ; 17                          ;
;     SCLR              ; 36                          ;
;     SLD               ; 6                           ;
;     plain             ; 63                          ;
; cycloneiii_lcell_comb ; 452                         ;
;     arith             ; 192                         ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 141                         ;
;     normal            ; 260                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 137                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.90                        ;
; Average LUT depth     ; 4.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jan 30 09:48:23 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off praca -c praca
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v
    Info (12023): Found entity 1: unsaved File: C:/intelFPGA_lite/praca/unsaved/synthesis/unsaved.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_dual_boot.v
    Info (12023): Found entity 1: altera_dual_boot File: C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_dual_boot.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/rtl/alt_dual_boot_avmm.v
    Info (12023): Found entity 1: alt_dual_boot_avmm File: C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/rtl/alt_dual_boot.v
    Info (12023): Found entity 1: alt_dual_boot File: C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file plll/synthesis/plll.v
    Info (12023): Found entity 1: PLLL File: C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file plll/synthesis/submodules/plll_altpll_0.v
    Info (12023): Found entity 1: PLLL_altpll_0_dffpipe_l2c File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 38
    Info (12023): Found entity 2: PLLL_altpll_0_stdsync_sv6 File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 99
    Info (12023): Found entity 3: PLLL_altpll_0_altpll_2q22 File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 131
    Info (12023): Found entity 4: PLLL_altpll_0 File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 214
Info (12021): Found 2 design units, including 1 entities, in source file praca.vhd
    Info (12022): Found design unit 1: PRACA-MAIN File: C:/intelFPGA_lite/praca/praca.vhd Line: 20
    Info (12023): Found entity 1: PRACA File: C:/intelFPGA_lite/praca/praca.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl2.vhd
    Info (12022): Found design unit 1: monit1-MAIN File: C:/intelFPGA_lite/praca/Vhdl2.vhd Line: 21
    Info (12023): Found entity 1: monit1 File: C:/intelFPGA_lite/praca/Vhdl2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl1.vhd
    Info (12022): Found design unit 1: monit2-MAIN File: C:/intelFPGA_lite/praca/Vhdl1.vhd Line: 22
    Info (12023): Found entity 1: monit2 File: C:/intelFPGA_lite/praca/Vhdl1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file monit3.vhd
    Info (12022): Found design unit 1: monit3-MAIN File: C:/intelFPGA_lite/praca/monit3.vhd Line: 21
    Info (12023): Found entity 1: monit3 File: C:/intelFPGA_lite/praca/monit3.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file monit4.vhd
    Info (12022): Found design unit 1: monit4-MAIN File: C:/intelFPGA_lite/praca/monit4.vhd Line: 21
    Info (12023): Found entity 1: monit4 File: C:/intelFPGA_lite/praca/monit4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-main File: C:/intelFPGA_lite/praca/rom.vhd Line: 12
    Info (12023): Found entity 1: rom File: C:/intelFPGA_lite/praca/rom.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rom2.vhd
    Info (12022): Found design unit 1: rom2-SYN File: C:/intelFPGA_lite/praca/rom2.vhd Line: 53
    Info (12023): Found entity 1: rom2 File: C:/intelFPGA_lite/praca/rom2.vhd Line: 43
Info (12127): Elaborating entity "praca" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at praca.vhd(21): used explicit default value for signal "RESET" because signal was never assigned a value File: C:/intelFPGA_lite/praca/praca.vhd Line: 21
Info (12128): Elaborating entity "PLLL" for hierarchy "PLLL:C" File: C:/intelFPGA_lite/praca/praca.vhd Line: 293
Info (12128): Elaborating entity "PLLL_altpll_0" for hierarchy "PLLL:C|PLLL_altpll_0:altpll_0" File: C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v Line: 37
Info (12128): Elaborating entity "PLLL_altpll_0_stdsync_sv6" for hierarchy "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_stdsync_sv6:stdsync2" File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 285
Info (12128): Elaborating entity "PLLL_altpll_0_dffpipe_l2c" for hierarchy "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_stdsync_sv6:stdsync2|PLLL_altpll_0_dffpipe_l2c:dffpipe3" File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 117
Info (12128): Elaborating entity "PLLL_altpll_0_altpll_2q22" for hierarchy "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_2q22:sd1" File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 291
Info (12128): Elaborating entity "rom2" for hierarchy "rom2:c0" File: C:/intelFPGA_lite/praca/praca.vhd Line: 294
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom2:c0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/praca/rom2.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "rom2:c0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/praca/rom2.vhd Line: 60
Info (12133): Instantiated megafunction "rom2:c0|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/praca/rom2.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../Users/Marcin/Documents/MATLAB/logo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlt3.tdf
    Info (12023): Found entity 1: altsyncram_vlt3 File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_vlt3" for hierarchy "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: C:/intelFPGA_lite/praca/db/decode_2j9.tdf Line: 23
Info (12128): Elaborating entity "decode_2j9" for hierarchy "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|decode_2j9:rden_decode" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_43b.tdf
    Info (12023): Found entity 1: mux_43b File: C:/intelFPGA_lite/praca/db/mux_43b.tdf Line: 23
Info (12128): Elaborating entity "mux_43b" for hierarchy "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|mux_43b:mux2" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 42
Info (12128): Elaborating entity "monit1" for hierarchy "monit1:C1" File: C:/intelFPGA_lite/praca/praca.vhd Line: 295
Info (12128): Elaborating entity "monit2" for hierarchy "monit2:C2" File: C:/intelFPGA_lite/praca/praca.vhd Line: 296
Info (12128): Elaborating entity "monit3" for hierarchy "monit3:C3" File: C:/intelFPGA_lite/praca/praca.vhd Line: 297
Info (12128): Elaborating entity "monit4" for hierarchy "monit4:C4" File: C:/intelFPGA_lite/praca/praca.vhd Line: 298
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a0" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 43
        Warning (14320): Synthesized away node "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a1" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 66
        Warning (14320): Synthesized away node "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a4" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 135
        Warning (14320): Synthesized away node "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a8" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 227
        Warning (14320): Synthesized away node "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a12" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 319
        Warning (14320): Synthesized away node "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a13" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 342
        Warning (14320): Synthesized away node "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a16" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 411
        Warning (14320): Synthesized away node "rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a20" File: C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf Line: 503
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 14 assignments for entity "altera_dual_boot" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "unsaved" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/praca/praca.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/praca/praca.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/praca/praca.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/praca/praca.vhd Line: 10
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/praca/praca.vhd Line: 10
Info (21057): Implemented 534 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 468 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 675 megabytes
    Info: Processing ended: Tue Jan 30 09:48:55 2018
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:52


