{
  "module_name": "uncore-memory.json",
  "hash_id": "9ec98629ec541e472818658c88fb87acdb169d877a4f52c136af8a87b4680922",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/snowridgex/uncore-memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"read requests to memory controller. Derived from unc_m_cas_count.rd\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"LLC_MISSES.MEM_READ\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issued on this channel.  This includes underfills.\",\n        \"ScaleUnit\": \"64Bytes\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"write requests to memory controller. Derived from unc_m_cas_count.wr\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"LLC_MISSES.MEM_WRITE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-pre, on this channel.\",\n        \"ScaleUnit\": \"64Bytes\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM Activate Count : All Activates\",\n        \"EventCode\": \"0x01\",\n        \"EventName\": \"UNC_M_ACT_COUNT.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM Activate Count : All Activates : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.\",\n        \"UMask\": \"0xb\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM Activate Count : Activate due to Bypass\",\n        \"EventCode\": \"0x01\",\n        \"EventName\": \"UNC_M_ACT_COUNT.BYP\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM Activate Count : Activate due to Bypass : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"All DRAM CAS commands issued\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the total number of DRAM CAS commands issued on this channel.\",\n        \"UMask\": \"0x3f\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"All DRAM read CAS commands issued (including underfills)\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.RD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issued on this channel.  This includes underfills.\",\n        \"UMask\": \"0xf\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.RD_PRE_REG\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre : DRAM RD_CAS and WR_CAS Commands : Counts the total number or DRAM Read CAS commands issued on this channel.  This includes both regular RD CAS commands as well as those with explicit Precharge.  AutoPre is only used in systems that are using closed page policy.  We do not filter based on major mode, as RD_CAS is not issued during WMM (with the exception of underfills).\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM RD_CAS and WR_CAS Commands.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.RD_PRE_UNDERFILL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS and WR_CAS Commands\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"All DRAM read CAS commands issued (does not include underfills)\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.RD_REG\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the total number of DRAM Read CAS commands issued on this channel.  This includes both regular RD CAS commands as well as those with implicit Precharge.   We do not filter based on major mode, as RD_CAS is not issued during WMM (with the exception of underfills).\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM underfill read CAS commands issued\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.RD_UNDERFILL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the total of DRAM Read CAS commands issued due to an underfill\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"All DRAM write CAS commands issued\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.WR\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-pre, on this channel.\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.WR_NONPRE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre : DRAM RD_CAS and WR_CAS Commands\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"UNC_M_CAS_COUNT.WR_PRE\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre : DRAM RD_CAS and WR_CAS Commands\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Memory controller clock ticks\",\n        \"EventName\": \"UNC_M_CLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Clockticks of the integrated memory controller (IMC)\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Free running counter that increments for the Memory Controller\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_M_CLOCKTICKS_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"imc_free_running\"\n    },\n    {\n        \"BriefDescription\": \"DRAM Precharge All Commands\",\n        \"EventCode\": \"0x44\",\n        \"EventName\": \"UNC_M_DRAM_PRE_ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM Precharge All Commands : Counts the number of times that the precharge all command was sent.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Number of DRAM Refreshes Issued\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M_DRAM_REFRESH.HIGH\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of DRAM Refreshes Issued : Counts the number of refreshes issued.\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Number of DRAM Refreshes Issued\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M_DRAM_REFRESH.OPPORTUNISTIC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of DRAM Refreshes Issued : Counts the number of refreshes issued.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Number of DRAM Refreshes Issued\",\n        \"EventCode\": \"0x45\",\n        \"EventName\": \"UNC_M_DRAM_REFRESH.PANIC\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Number of DRAM Refreshes Issued : Counts the number of refreshes issued.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Half clockticks for IMC\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_M_HCLOCKTICKS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"UNC_M_PARITY_ERRORS\",\n        \"EventCode\": \"0x2c\",\n        \"EventName\": \"UNC_M_PARITY_ERRORS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"UNC_M_PCLS.RD\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M_PCLS.RD\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"UNC_M_PCLS.TOTAL\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M_PCLS.TOTAL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"UNC_M_PCLS.WR\",\n        \"EventCode\": \"0xA0\",\n        \"EventName\": \"UNC_M_PCLS.WR\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where DRAM ranks are in power down (CKE) mode\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"UNC_M_POWER_CHANNEL_PPD\",\n        \"MetricExpr\": \"(UNC_M_POWER_CHANNEL_PPD / UNC_M_CLOCKTICKS) * 100\",\n        \"MetricName\": \"power_channel_ppd\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Channel PPD Cycles : Number of cycles when all the ranks in the channel are in PPD mode.  If IBT=off is enabled, then this can be used to count those cycles.  If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"CKE_ON_CYCLES by Rank : DIMM ID\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M_POWER_CKE_CYCLES.LOW_0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"CKE_ON_CYCLES by Rank : DIMM ID\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M_POWER_CKE_CYCLES.LOW_1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"CKE_ON_CYCLES by Rank : DIMM ID\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M_POWER_CKE_CYCLES.LOW_2\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"CKE_ON_CYCLES by Rank : DIMM ID\",\n        \"EventCode\": \"0x47\",\n        \"EventName\": \"UNC_M_POWER_CKE_CYCLES.LOW_3\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode.  The filter allows you to select a rank to monitor.  If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation.  Multiple counters will need to be used to track multiple ranks simultaneously.  There is no distinction between the different CKE modes (APD, PPDS, PPDF).  This can be determined based on the system programming.  These events should commonly be used with Invert to get the number of cycles in power saving mode.  Edge Detect is also useful here.  Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Throttle Cycles for Rank 0\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M_POWER_CRIT_THROTTLE_CYCLES.SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1. : Thermal throttling is performed per DIMM.  We support 3 DIMMs per channel.  This ID allows us to filter by ID.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Throttle Cycles for Rank 0\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"UNC_M_POWER_CRIT_THROTTLE_CYCLES.SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Memory is in self refresh power mode\",\n        \"EventCode\": \"0x43\",\n        \"EventName\": \"UNC_M_POWER_SELF_REFRESH\",\n        \"MetricExpr\": \"(UNC_M_POWER_SELF_REFRESH / UNC_M_CLOCKTICKS) * 100\",\n        \"MetricName\": \"power_self_refresh\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Clock-Enabled Self-Refresh : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock.  This happens in some package C-states.  For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing.  One use of this is for Monroe technology.  Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Throttle Cycles for Rank 0\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M_POWER_THROTTLE_CYCLES.SLOT0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1. : Thermal throttling is performed per DIMM.  We support 3 DIMMs per channel.  This ID allows us to filter by ID.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Throttle Cycles for Rank 0\",\n        \"EventCode\": \"0x46\",\n        \"EventName\": \"UNC_M_POWER_THROTTLE_CYCLES.SLOT1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling.  It is not possible to distinguish between the two.  This can be filtered by rank.  If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM Precharge commands.\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_M_PRE_COUNT.ALL\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.\",\n        \"UMask\": \"0x1c\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Pre-charges due to page misses\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_M_PRE_COUNT.PAGE_MISS\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM Precharge commands. : Precharge due to page miss : Counts the number of DRAM Precharge commands sent on this channel. : Pages Misses are due to precharges from bank scheduler (rd/wr requests)\",\n        \"UMask\": \"0xc\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"DRAM Precharge commands. : Precharge due to page table\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_M_PRE_COUNT.PGT\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM Precharge commands. : Precharge due to page table : Counts the number of DRAM Precharge commands sent on this channel. : Precharges from Page Table\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Pre-charge for reads\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_M_PRE_COUNT.RD\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM Precharge commands. : Precharge due to read : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from read bank scheduler\",\n        \"UMask\": \"0x4\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Pre-charge for writes\",\n        \"EventCode\": \"0x02\",\n        \"EventName\": \"UNC_M_PRE_COUNT.WR\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"DRAM Precharge commands. : Precharge due to write : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from write bank scheduler\",\n        \"UMask\": \"0x8\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Data Buffer Full\",\n        \"EventCode\": \"0x19\",\n        \"EventName\": \"UNC_M_RDB_FULL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Data Buffer Inserts\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"UNC_M_RDB_INSERTS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Data Buffer Not Empty\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"UNC_M_RDB_NOT_EMPTY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Data Buffer Occupancy\",\n        \"EventCode\": \"0x1A\",\n        \"EventName\": \"UNC_M_RDB_OCCUPANCY\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Pending Queue Full Cycles\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"UNC_M_RPQ_CYCLES_FULL_PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Read Pending Queue Full Cycles : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Pending Queue Full Cycles\",\n        \"EventCode\": \"0x15\",\n        \"EventName\": \"UNC_M_RPQ_CYCLES_FULL_PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Read Pending Queue Full Cycles : Counts the number of cycles when the Read Pending Queue is full.  When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC.  This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead.  We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM.  This event only tracks non-ISOC queue entries.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Pending Queue Not Empty\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M_RPQ_CYCLES_NE.PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Read Pending Queue Not Empty : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Pending Queue Not Empty\",\n        \"EventCode\": \"0x11\",\n        \"EventName\": \"UNC_M_RPQ_CYCLES_NE.PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Read Pending Queue Not Empty : Counts the number of cycles that the Read Pending Queue is not empty.  This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Pending Queue Allocations\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M_RPQ_INSERTS.PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Pending Queue Allocations\",\n        \"EventCode\": \"0x10\",\n        \"EventName\": \"UNC_M_RPQ_INSERTS.PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Pending Queue Occupancy\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_M_RPQ_OCCUPANCY_PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read Pending Queue Occupancy\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_M_RPQ_OCCUPANCY_PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue Full Cycles\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M_WPQ_CYCLES_FULL_PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue Full Cycles : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue Full Cycles\",\n        \"EventCode\": \"0x16\",\n        \"EventName\": \"UNC_M_WPQ_CYCLES_FULL_PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue Full Cycles : Counts the number of cycles when the Write Pending Queue is full.  When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC.  This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue Not Empty\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M_WPQ_CYCLES_NE.PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue Not Empty : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue Not Empty\",\n        \"EventCode\": \"0x21\",\n        \"EventName\": \"UNC_M_WPQ_CYCLES_NE.PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue Not Empty : Counts the number of cycles that the Write Pending Queue is not empty.  This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue Allocations\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M_WPQ_INSERTS.PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue Allocations\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"UNC_M_WPQ_INSERTS.PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue Occupancy\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"UNC_M_WPQ_OCCUPANCY_PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue Occupancy\",\n        \"EventCode\": \"0x83\",\n        \"EventName\": \"UNC_M_WPQ_OCCUPANCY_PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue CAM Match\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M_WPQ_READ_HIT.PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue CAM Match\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M_WPQ_READ_HIT.PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue CAM Match\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M_WPQ_WRITE_HIT.PCH0\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write Pending Queue CAM Match\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M_WPQ_WRITE_HIT.PCH1\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue).  The iMC allows writes and reads to pass up other writes to different addresses.  Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address.  When reads hit, they are able to directly pull their data from the WPQ instead of going to memory.  Writes that hit will overwrite the existing data.  Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"iMC\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}