#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63b301513b70 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
v0x63b3015302b0_0 .var "clk", 0 0;
v0x63b301530370_0 .var "data_in", 7 0;
v0x63b301530410_0 .net "done", 0 0, v0x63b30152f8e0_0;  1 drivers
v0x63b301530510_0 .var "enable", 0 0;
v0x63b3015305e0_0 .var "rst", 0 0;
v0x63b301530680_0 .var "rw", 0 0;
v0x63b301530750_0 .net "scl", 0 0, v0x63b30152fc30_0;  1 drivers
v0x63b301530820_0 .net "sda", 0 0, v0x63b30152fdb0_0;  1 drivers
v0x63b3015308f0_0 .var "slave_address", 6 0;
v0x63b301530a50_0 .net "state", 2 0, v0x63b301530030_0;  1 drivers
S_0x63b301513d00 .scope module, "uut" "i2c_master" 2 15, 3 1 0, S_0x63b301513b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 7 "slave_address";
    .port_info 4 /INPUT 1 "rw";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 1 "sda";
    .port_info 7 /OUTPUT 1 "scl";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 3 "state";
P_0x63b3014cf490 .param/l "ACK_BIT" 0 3 18, C4<100>;
P_0x63b3014cf4d0 .param/l "ADDR" 0 3 17, C4<010>;
P_0x63b3014cf510 .param/l "DATA_TRANS" 0 3 18, C4<101>;
P_0x63b3014cf550 .param/l "IDLE" 0 3 17, C4<000>;
P_0x63b3014cf590 .param/l "RW_BIT" 0 3 17, C4<011>;
P_0x63b3014cf5d0 .param/l "START" 0 3 17, C4<001>;
P_0x63b3014cf610 .param/l "STOP" 0 3 18, C4<110>;
v0x63b3014f75b0_0 .net "clk", 0 0, v0x63b3015302b0_0;  1 drivers
v0x63b3014f76b0_0 .var "count", 3 0;
v0x63b30152f820_0 .net "data_in", 7 0, v0x63b301530370_0;  1 drivers
v0x63b30152f8e0_0 .var "done", 0 0;
v0x63b30152f9a0_0 .net "enable", 0 0, v0x63b301530510_0;  1 drivers
v0x63b30152fab0_0 .net "rst", 0 0, v0x63b3015305e0_0;  1 drivers
v0x63b30152fb70_0 .net "rw", 0 0, v0x63b301530680_0;  1 drivers
v0x63b30152fc30_0 .var "scl", 0 0;
v0x63b30152fcf0_0 .var "scl_enable", 0 0;
v0x63b30152fdb0_0 .var "sda", 0 0;
v0x63b30152fe70_0 .var "shift_reg", 7 0;
v0x63b30152ff50_0 .net "slave_address", 6 0, v0x63b3015308f0_0;  1 drivers
v0x63b301530030_0 .var "state", 2 0;
E_0x63b301509e30 .event posedge, v0x63b30152fab0_0, v0x63b3014f75b0_0;
    .scope S_0x63b301513d00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b30152fcf0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x63b301513d00;
T_1 ;
    %wait E_0x63b301509e30;
    %load/vec4 v0x63b30152fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152fcf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x63b30152fcf0_0;
    %inv;
    %assign/vec4 v0x63b30152fcf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x63b301513d00;
T_2 ;
    %wait E_0x63b301509e30;
    %load/vec4 v0x63b30152fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152f8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63b3014f76b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x63b30152fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x63b301530030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152f8e0_0, 0;
    %load/vec4 v0x63b30152f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
T_2.13 ;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
    %load/vec4 v0x63b30152ff50_0;
    %load/vec4 v0x63b30152fb70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x63b30152fe70_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x63b3014f76b0_0, 0;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %load/vec4 v0x63b30152fe70_0;
    %load/vec4 v0x63b3014f76b0_0;
    %part/u 1;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %load/vec4 v0x63b3014f76b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x63b3014f76b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x63b3014f76b0_0, 0;
T_2.16 ;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %load/vec4 v0x63b30152fb70_0;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63b3014f76b0_0, 0;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %load/vec4 v0x63b30152f820_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x63b3014f76b0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %load/vec4 v0x63b3014f76b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63b3014f76b0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x63b3014f76b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x63b3014f76b0_0, 0;
T_2.18 ;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152fdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63b30152f8e0_0, 0;
    %load/vec4 v0x63b30152f9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x63b301530030_0, 0;
T_2.20 ;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x63b301513b70;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x63b3015302b0_0;
    %inv;
    %store/vec4 v0x63b3015302b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x63b301513b70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b3015302b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b3015305e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b301530510_0, 0, 1;
    %pushi/vec4 81, 0, 7;
    %store/vec4 v0x63b3015308f0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b301530680_0, 0, 1;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0x63b301530370_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b3015305e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63b301530510_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63b301530510_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x63b301513b70;
T_5 ;
    %vpi_call 2 44 "$monitor", "Time=%4t | SDA=%2b SCL=%2b DONE=%2b STATE=%2d", $time, v0x63b301530820_0, v0x63b301530750_0, v0x63b301530410_0, v0x63b301530a50_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x63b301513b70;
T_6 ;
    %vpi_call 2 48 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x63b301513b70 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./design.v";
