	component nios2 is
		port (
			clk_clk                : in  std_logic                    := 'X';             -- clk
			data_in_export         : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			hex0_export            : out std_logic_vector(6 downto 0);                    -- export
			hex1_export            : out std_logic_vector(6 downto 0);                    -- export
			hex2_export            : out std_logic_vector(6 downto 0);                    -- export
			hex3_export            : out std_logic_vector(6 downto 0);                    -- export
			hex4_export            : out std_logic_vector(6 downto 0);                    -- export
			hex5_export            : out std_logic_vector(6 downto 0);                    -- export
			keys_export            : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			leds_export            : out std_logic_vector(7 downto 0);                    -- export
			readytotransfer_export : in  std_logic                    := 'X';             -- export
			reset_reset_n          : in  std_logic                    := 'X';             -- reset_n
			startscanning_export   : out std_logic;                                       -- export
			switches_export        : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			transfer_export        : out std_logic                                        -- export
		);
	end component nios2;

