{"Source Block": ["hdl/library/axi_dmac/data_mover.v@184:200@HdlStmProcess", "\n/*\n * If req_sync_transfer_start is set all incoming beats will be skipped until\n * one has s_axi_sync set. This will be the first beat that is passsed through.\n */\nalways @(posedge clk) begin\n  if (req_ready == 1'b1) begin\n    needs_sync <= req_sync_transfer_start;\n  end else if (m_axi_valid == 1'b1) begin\n    needs_sync <= 1'b0;\n  end\nend\n\n// If we want to support zero delay between transfers we have to assert\n// req_ready on the same cycle on which the last load happens.\n// In case early tlast happens accept the new descriptor only when the rewind\n// request got accepted.\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[189, "always @(posedge clk) begin\n"], [190, "  if (req_ready == 1'b1) begin\n"], [191, "    needs_sync <= req_sync_transfer_start;\n"], [192, "  end else if (m_axi_valid == 1'b1) begin\n"], [193, "    needs_sync <= 1'b0;\n"], [194, "  end\n"], [195, "end\n"]], "Add": []}}