@W: MT246 :"c:\users\borna\documents\projects\fpga\blink\pll\lvdsclk\lvdsclk.v":59:12:59:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
