// Seed: 1234015236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 ();
  assign id_1 = id_1 - id_1;
  module_0(
      id_1, id_1, id_1, id_1
  ); id_2(
      .id_0(1), .id_1(1), .id_2(), .id_3(id_1), .id_4()
  );
  assign id_1 = "" ? 1'b0 : 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri id_3;
  logic [7:0] id_4;
  wire id_5 = id_3 == 1 ? (1) : 1;
  assign id_4[1] = 1;
  module_0(
      id_1, id_3, id_5, id_5
  );
endmodule
