verilog work "master_in_dual_fsm.v"
verilog work "master_test1.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
