-- VHDL Entity Splitter_test.lowpass_tester.interface
--
-- Created:
--          by - maxime.cesalli.UNKNOWN (WE2330804)
--          at - 15:39:10 25.05.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;


ENTITY lowpass_tester IS
    GENERIC( 
        CLOCK_FREQUENCY    : real;
        SAMPLING_FREQUENCY : real;
        DATA_WIDTH         : positive
    );
    PORT( 
        audioOut : IN     signed (DATA_WIDTH-1 DOWNTO 0);
        audioIn  : OUT    signed (DATA_WIDTH-1 DOWNTO 0);
        clock    : OUT    std_ulogic;
        en       : OUT    std_ulogic;
        reset    : OUT    std_ulogic
    );

-- Declarations

END lowpass_tester ;

