Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.52 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.52 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : ALU.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/ALU/ALU.vhd" in Library work.
Entity <ALU> compiled.
Entity <ALU> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "C:/Xilinx/ALU/ALU.vhd".
WARNING:Xst:1780 - Signal <temp> is never used or assigned.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:737 - Found 1-bit latch for signal <C>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <output>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit adder for signal <C$add0001> created at line 60.
    Found 8-bit adder for signal <C$add0002> created at line 52.
    Found 8-bit adder for signal <C$addsub0000> created at line 72.
    Found 8-bit comparator greater for signal <C$cmp_gt0000> created at line 80.
    Found 8-bit comparator lessequal for signal <C$cmp_le0000> created at line 60.
    Found 8-bit comparator lessequal for signal <C$cmp_le0001> created at line 60.
    Found 8-bit comparator less for signal <C$cmp_lt0000> created at line 52.
    Found 8-bit comparator less for signal <C$cmp_lt0001> created at line 52.
    Found 8-bit comparator less for signal <C$cmp_lt0002> created at line 72.
    Found 8-bit subtractor for signal <output$sub0001> created at line 75.
    Found 8-bit subtractor for signal <output$sub0002> created at line 67.
    Found 8-bit xor2 for signal <output$xor0000> created at line 97.
    Found 8-bit adder for signal <Z$addsub0000> created at line 57.
    Found 8-bit subtractor for signal <Z$addsub0001> created at line 76.
    Found 8-bit comparator equal for signal <Z$cmp_eq0010> created at line 83.
    Found 1-bit xor2 for signal <Z$xor0000> created at line 98.
    Found 1-bit xor2 for signal <Z$xor0001> created at line 98.
    Found 1-bit xor2 for signal <Z$xor0002> created at line 98.
    Found 1-bit xor2 for signal <Z$xor0003> created at line 98.
    Found 1-bit xor2 for signal <Z$xor0004> created at line 98.
    Found 1-bit xor2 for signal <Z$xor0005> created at line 98.
    Found 1-bit xor2 for signal <Z$xor0006> created at line 98.
    Found 1-bit xor2 for signal <Z$xor0007> created at line 98.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 8-bit adder                                           : 4
 8-bit subtractor                                      : 3
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 7
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 3
 8-bit comparator lessequal                            : 2
# Xors                                                 : 9
 1-bit xor2                                            : 8
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\ISE91.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 8-bit adder                                           : 4
 8-bit subtractor                                      : 3
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 7
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 3
 8-bit comparator lessequal                            : 2
# Xors                                                 : 9
 1-bit xor2                                            : 8
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 292
#      GND                         : 1
#      LUT2                        : 57
#      LUT3                        : 28
#      LUT4                        : 120
#      MUXCY                       : 62
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 9
#      LD                          : 9
# IO Buffers                       : 31
#      IBUF                        : 21
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     113  out of   4656     2%  
 Number of 4 input LUTs:               205  out of   9312     2%  
 Number of IOs:                         31
 Number of bonded IOBs:                 31  out of    232    13%  
    IOB Flip Flops:                      9

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
C_not0001(C_not00011:O)            | NONE(*)(C)             | 1     |
output_not0001(output_not00011:O)  | NONE(*)(output_3)      | 8     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 13.951ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: 17.515ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'C_not0001'
  Total number of paths / destination ports: 1223 / 1
-------------------------------------------------------------------------
Offset:              13.951ns (Levels of Logic = 13)
  Source:            A<0> (PAD)
  Destination:       C (LATCH)
  Destination Clock: C_not0001 falling

  Data Path: A<0> to C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.243  A_0_IBUF (A_0_IBUF)
     LUT2:I0->O           11   0.704   0.000  Madd_C_add0002_lut<0> (Z_xor0000)
     MUXCY:S->O            1   0.464   0.000  Madd_C_add0002_cy<0> (Madd_C_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_C_add0002_cy<1> (Madd_C_add0002_cy<1>)
     XORCY:CI->O           6   0.804   0.844  Madd_C_add0002_xor<2> (Madd_C_add00014)
     LUT4:I0->O            9   0.704   0.824  Madd_C_add0001_cy<2>1 (Madd_C_add0001_cy<2>)
     LUT4:I3->O            7   0.704   0.743  Madd_C_add0001_cy<5>1 (Madd_C_add0001_cy<5>)
     LUT3:I2->O            1   0.704   0.000  Mcompar_C_cmp_le0001_lut<6> (N76)
     MUXCY:S->O            1   0.464   0.000  Mcompar_C_cmp_le0001_cy<6> (Mcompar_C_cmp_le0001_cy<6>)
     MUXCY:CI->O           1   0.459   0.499  Mcompar_C_cmp_le0001_cy<7> (C_cmp_le0001)
     LUT4:I1->O            1   0.704   0.595  C_mux000218 (C_mux0002_map10)
     LUT3:I0->O            1   0.704   0.499  C_mux000230_SW0 (N999)
     LUT4:I1->O            1   0.704   0.000  C_mux000230 (C_mux0002)
     LD:D                      0.308          C
    ----------------------------------------
    Total                     13.951ns (8.704ns logic, 5.247ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'output_not0001'
  Total number of paths / destination ports: 1169 / 8
-------------------------------------------------------------------------
Offset:              12.826ns (Levels of Logic = 11)
  Source:            A<0> (PAD)
  Destination:       output_6 (LATCH)
  Destination Clock: output_not0001 falling

  Data Path: A<0> to output_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.243  A_0_IBUF (A_0_IBUF)
     LUT2:I0->O           11   0.704   0.000  Madd_C_add0002_lut<0> (Z_xor0000)
     MUXCY:S->O            1   0.464   0.000  Madd_C_add0002_cy<0> (Madd_C_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_C_add0002_cy<1> (Madd_C_add0002_cy<1>)
     XORCY:CI->O           6   0.804   0.844  Madd_C_add0002_xor<2> (Madd_C_add00014)
     LUT4:I0->O            9   0.704   0.824  Madd_C_add0001_cy<2>1 (Madd_C_add0001_cy<2>)
     LUT4:I3->O            7   0.704   0.712  Madd_C_add0001_cy<5>1 (Madd_C_add0001_cy<5>)
     LUT4:I3->O            1   0.704   0.424  output_mux0000<6>66 (output_mux0000<6>_map23)
     LUT4:I3->O            1   0.704   0.499  output_mux0000<6>70 (output_mux0000<6>_map24)
     LUT4:I1->O            1   0.704   0.499  output_mux0000<6>78 (output_mux0000<6>_map25)
     LUT2:I1->O            1   0.704   0.000  output_mux0000<6>89 (N168)
     LD:D                      0.308          output_6
    ----------------------------------------
    Total                     12.826ns (7.781ns logic, 5.045ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            C (LATCH)
  Destination:       C (PAD)
  Source Clock:      C_not0001 falling

  Data Path: C to C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  C (C_OBUF)
     OBUF:I->O                 3.272          C_OBUF (C)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'output_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            output_7 (LATCH)
  Destination:       Data<7> (PAD)
  Source Clock:      output_not0001 falling

  Data Path: output_7 to Data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  output_7 (output_7)
     OBUF:I->O                 3.272          Data_7_OBUF (Data<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 637 / 1
-------------------------------------------------------------------------
Delay:               17.515ns (Levels of Logic = 13)
  Source:            A<0> (PAD)
  Destination:       Z (PAD)

  Data Path: A<0> to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.243  A_0_IBUF (A_0_IBUF)
     LUT2:I0->O           11   0.704   0.000  Madd_C_add0002_lut<0> (Z_xor0000)
     MUXCY:S->O            1   0.464   0.000  Madd_C_add0002_cy<0> (Madd_C_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_C_add0002_cy<1> (Madd_C_add0002_cy<1>)
     XORCY:CI->O           6   0.804   0.844  Madd_C_add0002_xor<2> (Madd_C_add00014)
     LUT4:I0->O            9   0.704   0.824  Madd_C_add0001_cy<2>1 (Madd_C_add0001_cy<2>)
     LUT4:I3->O            4   0.704   0.762  C_add0001<5>1 (C_add0001<5>)
     LUT3:I0->O            1   0.704   0.424  Z387_SW0 (N1011)
     LUT4:I3->O            1   0.704   0.455  Z387 (Z_map91)
     LUT4:I2->O            1   0.704   0.595  Z645 (Z_map164)
     LUT3:I0->O            1   0.704   0.499  Z661_SW0 (N1007)
     LUT4:I1->O            1   0.704   0.420  Z661 (Z_OBUF)
     OBUF:I->O                 3.272          Z_OBUF (Z)
    ----------------------------------------
    Total                     17.515ns (11.449ns logic, 6.066ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
CPU : 7.18 / 7.83 s | Elapsed : 7.00 / 7.00 s
 
--> 

Total memory usage is 163272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

