
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037e0  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003a38  08003a38  00004a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a48  08003a48  00005018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003a48  08003a48  00005018  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003a48  08003a48  00005018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a48  08003a48  00004a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a4c  08003a4c  00004a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08003a50  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000018  08003a68  00005018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  08003a68  00005104  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00005018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c494  00000000  00000000  0000504e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001783  00000000  00000000  000114e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  00012c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000903  00000000  00000000  00013810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f0e3  00000000  00000000  00014113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5ae  00000000  00000000  000331f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8580  00000000  00000000  0003f7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107d24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000315c  00000000  00000000  00107d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0010aec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000018 	.word	0x20000018
 8000274:	00000000 	.word	0x00000000
 8000278:	08003a20 	.word	0x08003a20

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	2000001c 	.word	0x2000001c
 8000294:	08003a20 	.word	0x08003a20

08000298 <millis_init>:
/* USER CODE BEGIN PFP */

//void SysTick_Handler(void) {
//    _millis++;
//}
void millis_init(void) {
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
	// Reload = (HCLK / 1000) - 1  -> mỗi 1ms
	// Nếu HCLK = 250 MHz -> Reload = 250000 - 1
	uint32_t reload = (SystemCoreClock / 1000) - 1;
 800029e:	4b0b      	ldr	r3, [pc, #44]	@ (80002cc <millis_init+0x34>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a0b      	ldr	r2, [pc, #44]	@ (80002d0 <millis_init+0x38>)
 80002a4:	fba2 2303 	umull	r2, r3, r2, r3
 80002a8:	099b      	lsrs	r3, r3, #6
 80002aa:	3b01      	subs	r3, #1
 80002ac:	607b      	str	r3, [r7, #4]

	SysTick->LOAD = reload;                // Giá trị reload
 80002ae:	4a09      	ldr	r2, [pc, #36]	@ (80002d4 <millis_init+0x3c>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;                     // Reset counter
 80002b4:	4b07      	ldr	r3, [pc, #28]	@ (80002d4 <millis_init+0x3c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | // Nguồn clock = HCLK
 80002ba:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <millis_init+0x3c>)
 80002bc:	2207      	movs	r2, #7
 80002be:	601a      	str	r2, [r3, #0]
			SysTick_CTRL_TICKINT_Msk | // Enable ngắt
			SysTick_CTRL_ENABLE_Msk;     // Bật SysTick
}
 80002c0:	bf00      	nop
 80002c2:	370c      	adds	r7, #12
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr
 80002cc:	2000000c 	.word	0x2000000c
 80002d0:	10624dd3 	.word	0x10624dd3
 80002d4:	e000e010 	.word	0xe000e010

080002d8 <sensor_read>:

uint32_t millis(void) {
	return _millis;
}

void sensor_read() {
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
	sensor[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80002dc:	2101      	movs	r1, #1
 80002de:	481c      	ldr	r0, [pc, #112]	@ (8000350 <sensor_read+0x78>)
 80002e0:	f001 fbc0 	bl	8001a64 <HAL_GPIO_ReadPin>
 80002e4:	4603      	mov	r3, r0
 80002e6:	461a      	mov	r2, r3
 80002e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000354 <sensor_read+0x7c>)
 80002ea:	701a      	strb	r2, [r3, #0]
	sensor[1] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 80002ec:	2102      	movs	r1, #2
 80002ee:	4818      	ldr	r0, [pc, #96]	@ (8000350 <sensor_read+0x78>)
 80002f0:	f001 fbb8 	bl	8001a64 <HAL_GPIO_ReadPin>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	4b16      	ldr	r3, [pc, #88]	@ (8000354 <sensor_read+0x7c>)
 80002fa:	705a      	strb	r2, [r3, #1]
	sensor[2] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80002fc:	2104      	movs	r1, #4
 80002fe:	4814      	ldr	r0, [pc, #80]	@ (8000350 <sensor_read+0x78>)
 8000300:	f001 fbb0 	bl	8001a64 <HAL_GPIO_ReadPin>
 8000304:	4603      	mov	r3, r0
 8000306:	461a      	mov	r2, r3
 8000308:	4b12      	ldr	r3, [pc, #72]	@ (8000354 <sensor_read+0x7c>)
 800030a:	709a      	strb	r2, [r3, #2]
	sensor[3] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3);
 800030c:	2108      	movs	r1, #8
 800030e:	4810      	ldr	r0, [pc, #64]	@ (8000350 <sensor_read+0x78>)
 8000310:	f001 fba8 	bl	8001a64 <HAL_GPIO_ReadPin>
 8000314:	4603      	mov	r3, r0
 8000316:	461a      	mov	r2, r3
 8000318:	4b0e      	ldr	r3, [pc, #56]	@ (8000354 <sensor_read+0x7c>)
 800031a:	70da      	strb	r2, [r3, #3]
	sensor[4] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 800031c:	2110      	movs	r1, #16
 800031e:	480c      	ldr	r0, [pc, #48]	@ (8000350 <sensor_read+0x78>)
 8000320:	f001 fba0 	bl	8001a64 <HAL_GPIO_ReadPin>
 8000324:	4603      	mov	r3, r0
 8000326:	461a      	mov	r2, r3
 8000328:	4b0a      	ldr	r3, [pc, #40]	@ (8000354 <sensor_read+0x7c>)
 800032a:	711a      	strb	r2, [r3, #4]
	sensor[5] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 800032c:	2120      	movs	r1, #32
 800032e:	4808      	ldr	r0, [pc, #32]	@ (8000350 <sensor_read+0x78>)
 8000330:	f001 fb98 	bl	8001a64 <HAL_GPIO_ReadPin>
 8000334:	4603      	mov	r3, r0
 8000336:	461a      	mov	r2, r3
 8000338:	4b06      	ldr	r3, [pc, #24]	@ (8000354 <sensor_read+0x7c>)
 800033a:	715a      	strb	r2, [r3, #5]
	sensor[6] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 800033c:	2140      	movs	r1, #64	@ 0x40
 800033e:	4804      	ldr	r0, [pc, #16]	@ (8000350 <sensor_read+0x78>)
 8000340:	f001 fb90 	bl	8001a64 <HAL_GPIO_ReadPin>
 8000344:	4603      	mov	r3, r0
 8000346:	461a      	mov	r2, r3
 8000348:	4b02      	ldr	r3, [pc, #8]	@ (8000354 <sensor_read+0x7c>)
 800034a:	719a      	strb	r2, [r3, #6]
	//stop_flag = HAL_GPIO_ReadPin(GPIOC,  GPIO_PIN_15);
}
 800034c:	bf00      	nop
 800034e:	bd80      	pop	{r7, pc}
 8000350:	42020000 	.word	0x42020000
 8000354:	200000d0 	.word	0x200000d0

08000358 <calculate_error>:


void calculate_error() {
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
	sensor_read();
 800035c:	f7ff ffbc 	bl	80002d8 <sensor_read>
// white line

	if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 0)
 8000360:	4b70      	ldr	r3, [pc, #448]	@ (8000524 <calculate_error+0x1cc>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b01      	cmp	r3, #1
 8000366:	d11b      	bne.n	80003a0 <calculate_error+0x48>
 8000368:	4b6e      	ldr	r3, [pc, #440]	@ (8000524 <calculate_error+0x1cc>)
 800036a:	785b      	ldrb	r3, [r3, #1]
 800036c:	2b01      	cmp	r3, #1
 800036e:	d117      	bne.n	80003a0 <calculate_error+0x48>
 8000370:	4b6c      	ldr	r3, [pc, #432]	@ (8000524 <calculate_error+0x1cc>)
 8000372:	789b      	ldrb	r3, [r3, #2]
 8000374:	2b00      	cmp	r3, #0
 8000376:	d113      	bne.n	80003a0 <calculate_error+0x48>
				&& (sensor[3] == 0) && sensor[4] == 1 && sensor[5] == 1
 8000378:	4b6a      	ldr	r3, [pc, #424]	@ (8000524 <calculate_error+0x1cc>)
 800037a:	78db      	ldrb	r3, [r3, #3]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d10f      	bne.n	80003a0 <calculate_error+0x48>
 8000380:	4b68      	ldr	r3, [pc, #416]	@ (8000524 <calculate_error+0x1cc>)
 8000382:	791b      	ldrb	r3, [r3, #4]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d10b      	bne.n	80003a0 <calculate_error+0x48>
 8000388:	4b66      	ldr	r3, [pc, #408]	@ (8000524 <calculate_error+0x1cc>)
 800038a:	795b      	ldrb	r3, [r3, #5]
 800038c:	2b01      	cmp	r3, #1
 800038e:	d107      	bne.n	80003a0 <calculate_error+0x48>
				&& sensor[6] == 1)
 8000390:	4b64      	ldr	r3, [pc, #400]	@ (8000524 <calculate_error+0x1cc>)
 8000392:	799b      	ldrb	r3, [r3, #6]
 8000394:	2b01      	cmp	r3, #1
 8000396:	d103      	bne.n	80003a0 <calculate_error+0x48>
			error = -0.15;	//-0.2
 8000398:	4b63      	ldr	r3, [pc, #396]	@ (8000528 <calculate_error+0x1d0>)
 800039a:	4a64      	ldr	r2, [pc, #400]	@ (800052c <calculate_error+0x1d4>)
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	e192      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 1)
 80003a0:	4b60      	ldr	r3, [pc, #384]	@ (8000524 <calculate_error+0x1cc>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d11c      	bne.n	80003e2 <calculate_error+0x8a>
 80003a8:	4b5e      	ldr	r3, [pc, #376]	@ (8000524 <calculate_error+0x1cc>)
 80003aa:	785b      	ldrb	r3, [r3, #1]
 80003ac:	2b01      	cmp	r3, #1
 80003ae:	d118      	bne.n	80003e2 <calculate_error+0x8a>
 80003b0:	4b5c      	ldr	r3, [pc, #368]	@ (8000524 <calculate_error+0x1cc>)
 80003b2:	789b      	ldrb	r3, [r3, #2]
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d114      	bne.n	80003e2 <calculate_error+0x8a>
				&& (sensor[3] == 0) && sensor[4] == 1 && sensor[5] == 1
 80003b8:	4b5a      	ldr	r3, [pc, #360]	@ (8000524 <calculate_error+0x1cc>)
 80003ba:	78db      	ldrb	r3, [r3, #3]
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d110      	bne.n	80003e2 <calculate_error+0x8a>
 80003c0:	4b58      	ldr	r3, [pc, #352]	@ (8000524 <calculate_error+0x1cc>)
 80003c2:	791b      	ldrb	r3, [r3, #4]
 80003c4:	2b01      	cmp	r3, #1
 80003c6:	d10c      	bne.n	80003e2 <calculate_error+0x8a>
 80003c8:	4b56      	ldr	r3, [pc, #344]	@ (8000524 <calculate_error+0x1cc>)
 80003ca:	795b      	ldrb	r3, [r3, #5]
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d108      	bne.n	80003e2 <calculate_error+0x8a>
				&& sensor[6] == 1)  // go straight
 80003d0:	4b54      	ldr	r3, [pc, #336]	@ (8000524 <calculate_error+0x1cc>)
 80003d2:	799b      	ldrb	r3, [r3, #6]
 80003d4:	2b01      	cmp	r3, #1
 80003d6:	d104      	bne.n	80003e2 <calculate_error+0x8a>
			error = 0;
 80003d8:	4b53      	ldr	r3, [pc, #332]	@ (8000528 <calculate_error+0x1d0>)
 80003da:	f04f 0200 	mov.w	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
 80003e0:	e171      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 1)
 80003e2:	4b50      	ldr	r3, [pc, #320]	@ (8000524 <calculate_error+0x1cc>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	2b01      	cmp	r3, #1
 80003e8:	d11b      	bne.n	8000422 <calculate_error+0xca>
 80003ea:	4b4e      	ldr	r3, [pc, #312]	@ (8000524 <calculate_error+0x1cc>)
 80003ec:	785b      	ldrb	r3, [r3, #1]
 80003ee:	2b01      	cmp	r3, #1
 80003f0:	d117      	bne.n	8000422 <calculate_error+0xca>
 80003f2:	4b4c      	ldr	r3, [pc, #304]	@ (8000524 <calculate_error+0x1cc>)
 80003f4:	789b      	ldrb	r3, [r3, #2]
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d113      	bne.n	8000422 <calculate_error+0xca>
				&& (sensor[3] == 0) && sensor[4] == 0 && sensor[5] == 1
 80003fa:	4b4a      	ldr	r3, [pc, #296]	@ (8000524 <calculate_error+0x1cc>)
 80003fc:	78db      	ldrb	r3, [r3, #3]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d10f      	bne.n	8000422 <calculate_error+0xca>
 8000402:	4b48      	ldr	r3, [pc, #288]	@ (8000524 <calculate_error+0x1cc>)
 8000404:	791b      	ldrb	r3, [r3, #4]
 8000406:	2b00      	cmp	r3, #0
 8000408:	d10b      	bne.n	8000422 <calculate_error+0xca>
 800040a:	4b46      	ldr	r3, [pc, #280]	@ (8000524 <calculate_error+0x1cc>)
 800040c:	795b      	ldrb	r3, [r3, #5]
 800040e:	2b01      	cmp	r3, #1
 8000410:	d107      	bne.n	8000422 <calculate_error+0xca>
				&& sensor[6] == 1)
 8000412:	4b44      	ldr	r3, [pc, #272]	@ (8000524 <calculate_error+0x1cc>)
 8000414:	799b      	ldrb	r3, [r3, #6]
 8000416:	2b01      	cmp	r3, #1
 8000418:	d103      	bne.n	8000422 <calculate_error+0xca>
			error = 0.15;
 800041a:	4b43      	ldr	r3, [pc, #268]	@ (8000528 <calculate_error+0x1d0>)
 800041c:	4a44      	ldr	r2, [pc, #272]	@ (8000530 <calculate_error+0x1d8>)
 800041e:	601a      	str	r2, [r3, #0]
 8000420:	e151      	b.n	80006c6 <calculate_error+0x36e>
		else if ((sensor[0] == 0) && (sensor[1] == 1) && (sensor[2] == 1)
 8000422:	4b40      	ldr	r3, [pc, #256]	@ (8000524 <calculate_error+0x1cc>)
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	2b00      	cmp	r3, #0
 8000428:	d11b      	bne.n	8000462 <calculate_error+0x10a>
 800042a:	4b3e      	ldr	r3, [pc, #248]	@ (8000524 <calculate_error+0x1cc>)
 800042c:	785b      	ldrb	r3, [r3, #1]
 800042e:	2b01      	cmp	r3, #1
 8000430:	d117      	bne.n	8000462 <calculate_error+0x10a>
 8000432:	4b3c      	ldr	r3, [pc, #240]	@ (8000524 <calculate_error+0x1cc>)
 8000434:	789b      	ldrb	r3, [r3, #2]
 8000436:	2b01      	cmp	r3, #1
 8000438:	d113      	bne.n	8000462 <calculate_error+0x10a>
			&& (sensor[3] == 1) && (sensor[4] == 1) && (sensor[5] == 1)
 800043a:	4b3a      	ldr	r3, [pc, #232]	@ (8000524 <calculate_error+0x1cc>)
 800043c:	78db      	ldrb	r3, [r3, #3]
 800043e:	2b01      	cmp	r3, #1
 8000440:	d10f      	bne.n	8000462 <calculate_error+0x10a>
 8000442:	4b38      	ldr	r3, [pc, #224]	@ (8000524 <calculate_error+0x1cc>)
 8000444:	791b      	ldrb	r3, [r3, #4]
 8000446:	2b01      	cmp	r3, #1
 8000448:	d10b      	bne.n	8000462 <calculate_error+0x10a>
 800044a:	4b36      	ldr	r3, [pc, #216]	@ (8000524 <calculate_error+0x1cc>)
 800044c:	795b      	ldrb	r3, [r3, #5]
 800044e:	2b01      	cmp	r3, #1
 8000450:	d107      	bne.n	8000462 <calculate_error+0x10a>
			&& (sensor[6] == 1))
 8000452:	4b34      	ldr	r3, [pc, #208]	@ (8000524 <calculate_error+0x1cc>)
 8000454:	799b      	ldrb	r3, [r3, #6]
 8000456:	2b01      	cmp	r3, #1
 8000458:	d103      	bne.n	8000462 <calculate_error+0x10a>
		error = -5;		// -5
 800045a:	4b33      	ldr	r3, [pc, #204]	@ (8000528 <calculate_error+0x1d0>)
 800045c:	4a35      	ldr	r2, [pc, #212]	@ (8000534 <calculate_error+0x1dc>)
 800045e:	601a      	str	r2, [r3, #0]
 8000460:	e131      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 0) && (sensor[1] == 0) && (sensor[2] == 1)
 8000462:	4b30      	ldr	r3, [pc, #192]	@ (8000524 <calculate_error+0x1cc>)
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d11b      	bne.n	80004a2 <calculate_error+0x14a>
 800046a:	4b2e      	ldr	r3, [pc, #184]	@ (8000524 <calculate_error+0x1cc>)
 800046c:	785b      	ldrb	r3, [r3, #1]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d117      	bne.n	80004a2 <calculate_error+0x14a>
 8000472:	4b2c      	ldr	r3, [pc, #176]	@ (8000524 <calculate_error+0x1cc>)
 8000474:	789b      	ldrb	r3, [r3, #2]
 8000476:	2b01      	cmp	r3, #1
 8000478:	d113      	bne.n	80004a2 <calculate_error+0x14a>
				&& (sensor[3] == 1) && (sensor[4] == 1) && (sensor[5] == 1)
 800047a:	4b2a      	ldr	r3, [pc, #168]	@ (8000524 <calculate_error+0x1cc>)
 800047c:	78db      	ldrb	r3, [r3, #3]
 800047e:	2b01      	cmp	r3, #1
 8000480:	d10f      	bne.n	80004a2 <calculate_error+0x14a>
 8000482:	4b28      	ldr	r3, [pc, #160]	@ (8000524 <calculate_error+0x1cc>)
 8000484:	791b      	ldrb	r3, [r3, #4]
 8000486:	2b01      	cmp	r3, #1
 8000488:	d10b      	bne.n	80004a2 <calculate_error+0x14a>
 800048a:	4b26      	ldr	r3, [pc, #152]	@ (8000524 <calculate_error+0x1cc>)
 800048c:	795b      	ldrb	r3, [r3, #5]
 800048e:	2b01      	cmp	r3, #1
 8000490:	d107      	bne.n	80004a2 <calculate_error+0x14a>
				&& (sensor[6] == 1))
 8000492:	4b24      	ldr	r3, [pc, #144]	@ (8000524 <calculate_error+0x1cc>)
 8000494:	799b      	ldrb	r3, [r3, #6]
 8000496:	2b01      	cmp	r3, #1
 8000498:	d103      	bne.n	80004a2 <calculate_error+0x14a>
			error = -4;		//-4
 800049a:	4b23      	ldr	r3, [pc, #140]	@ (8000528 <calculate_error+0x1d0>)
 800049c:	4a26      	ldr	r2, [pc, #152]	@ (8000538 <calculate_error+0x1e0>)
 800049e:	601a      	str	r2, [r3, #0]
 80004a0:	e111      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 1) && (sensor[1] == 0) && (sensor[2] == 1)
 80004a2:	4b20      	ldr	r3, [pc, #128]	@ (8000524 <calculate_error+0x1cc>)
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	2b01      	cmp	r3, #1
 80004a8:	d11b      	bne.n	80004e2 <calculate_error+0x18a>
 80004aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000524 <calculate_error+0x1cc>)
 80004ac:	785b      	ldrb	r3, [r3, #1]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d117      	bne.n	80004e2 <calculate_error+0x18a>
 80004b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000524 <calculate_error+0x1cc>)
 80004b4:	789b      	ldrb	r3, [r3, #2]
 80004b6:	2b01      	cmp	r3, #1
 80004b8:	d113      	bne.n	80004e2 <calculate_error+0x18a>
				&& (sensor[3] == 1) && (sensor[4] == 1) && (sensor[5] == 1)
 80004ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000524 <calculate_error+0x1cc>)
 80004bc:	78db      	ldrb	r3, [r3, #3]
 80004be:	2b01      	cmp	r3, #1
 80004c0:	d10f      	bne.n	80004e2 <calculate_error+0x18a>
 80004c2:	4b18      	ldr	r3, [pc, #96]	@ (8000524 <calculate_error+0x1cc>)
 80004c4:	791b      	ldrb	r3, [r3, #4]
 80004c6:	2b01      	cmp	r3, #1
 80004c8:	d10b      	bne.n	80004e2 <calculate_error+0x18a>
 80004ca:	4b16      	ldr	r3, [pc, #88]	@ (8000524 <calculate_error+0x1cc>)
 80004cc:	795b      	ldrb	r3, [r3, #5]
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	d107      	bne.n	80004e2 <calculate_error+0x18a>
				&& (sensor[6] == 1))
 80004d2:	4b14      	ldr	r3, [pc, #80]	@ (8000524 <calculate_error+0x1cc>)
 80004d4:	799b      	ldrb	r3, [r3, #6]
 80004d6:	2b01      	cmp	r3, #1
 80004d8:	d103      	bne.n	80004e2 <calculate_error+0x18a>
			error = -3;		//-3
 80004da:	4b13      	ldr	r3, [pc, #76]	@ (8000528 <calculate_error+0x1d0>)
 80004dc:	4a17      	ldr	r2, [pc, #92]	@ (800053c <calculate_error+0x1e4>)
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	e0f1      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 1) && (sensor[1] == 0) && (sensor[2] == 0)
 80004e2:	4b10      	ldr	r3, [pc, #64]	@ (8000524 <calculate_error+0x1cc>)
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	2b01      	cmp	r3, #1
 80004e8:	d12c      	bne.n	8000544 <calculate_error+0x1ec>
 80004ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000524 <calculate_error+0x1cc>)
 80004ec:	785b      	ldrb	r3, [r3, #1]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d128      	bne.n	8000544 <calculate_error+0x1ec>
 80004f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <calculate_error+0x1cc>)
 80004f4:	789b      	ldrb	r3, [r3, #2]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d124      	bne.n	8000544 <calculate_error+0x1ec>
				&& (sensor[3] == 1) && (sensor[4] == 1) && (sensor[5] == 1)
 80004fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000524 <calculate_error+0x1cc>)
 80004fc:	78db      	ldrb	r3, [r3, #3]
 80004fe:	2b01      	cmp	r3, #1
 8000500:	d120      	bne.n	8000544 <calculate_error+0x1ec>
 8000502:	4b08      	ldr	r3, [pc, #32]	@ (8000524 <calculate_error+0x1cc>)
 8000504:	791b      	ldrb	r3, [r3, #4]
 8000506:	2b01      	cmp	r3, #1
 8000508:	d11c      	bne.n	8000544 <calculate_error+0x1ec>
 800050a:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <calculate_error+0x1cc>)
 800050c:	795b      	ldrb	r3, [r3, #5]
 800050e:	2b01      	cmp	r3, #1
 8000510:	d118      	bne.n	8000544 <calculate_error+0x1ec>
				&& (sensor[6] == 1))
 8000512:	4b04      	ldr	r3, [pc, #16]	@ (8000524 <calculate_error+0x1cc>)
 8000514:	799b      	ldrb	r3, [r3, #6]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d114      	bne.n	8000544 <calculate_error+0x1ec>
			error = -1.2;		//-1.5
 800051a:	4b03      	ldr	r3, [pc, #12]	@ (8000528 <calculate_error+0x1d0>)
 800051c:	4a08      	ldr	r2, [pc, #32]	@ (8000540 <calculate_error+0x1e8>)
 800051e:	601a      	str	r2, [r3, #0]
 8000520:	e0d1      	b.n	80006c6 <calculate_error+0x36e>
 8000522:	bf00      	nop
 8000524:	200000d0 	.word	0x200000d0
 8000528:	200000dc 	.word	0x200000dc
 800052c:	be19999a 	.word	0xbe19999a
 8000530:	3e19999a 	.word	0x3e19999a
 8000534:	c0a00000 	.word	0xc0a00000
 8000538:	c0800000 	.word	0xc0800000
 800053c:	c0400000 	.word	0xc0400000
 8000540:	bf99999a 	.word	0xbf99999a

		else if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 0)
 8000544:	4b61      	ldr	r3, [pc, #388]	@ (80006cc <calculate_error+0x374>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d11b      	bne.n	8000584 <calculate_error+0x22c>
 800054c:	4b5f      	ldr	r3, [pc, #380]	@ (80006cc <calculate_error+0x374>)
 800054e:	785b      	ldrb	r3, [r3, #1]
 8000550:	2b01      	cmp	r3, #1
 8000552:	d117      	bne.n	8000584 <calculate_error+0x22c>
 8000554:	4b5d      	ldr	r3, [pc, #372]	@ (80006cc <calculate_error+0x374>)
 8000556:	789b      	ldrb	r3, [r3, #2]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d113      	bne.n	8000584 <calculate_error+0x22c>
				&& (sensor[3] == 1) && (sensor[4] == 1) && (sensor[5] == 1)
 800055c:	4b5b      	ldr	r3, [pc, #364]	@ (80006cc <calculate_error+0x374>)
 800055e:	78db      	ldrb	r3, [r3, #3]
 8000560:	2b01      	cmp	r3, #1
 8000562:	d10f      	bne.n	8000584 <calculate_error+0x22c>
 8000564:	4b59      	ldr	r3, [pc, #356]	@ (80006cc <calculate_error+0x374>)
 8000566:	791b      	ldrb	r3, [r3, #4]
 8000568:	2b01      	cmp	r3, #1
 800056a:	d10b      	bne.n	8000584 <calculate_error+0x22c>
 800056c:	4b57      	ldr	r3, [pc, #348]	@ (80006cc <calculate_error+0x374>)
 800056e:	795b      	ldrb	r3, [r3, #5]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d107      	bne.n	8000584 <calculate_error+0x22c>
				&& (sensor[6] == 1))
 8000574:	4b55      	ldr	r3, [pc, #340]	@ (80006cc <calculate_error+0x374>)
 8000576:	799b      	ldrb	r3, [r3, #6]
 8000578:	2b01      	cmp	r3, #1
 800057a:	d103      	bne.n	8000584 <calculate_error+0x22c>
			error = -0.8;		//-0.8
 800057c:	4b54      	ldr	r3, [pc, #336]	@ (80006d0 <calculate_error+0x378>)
 800057e:	4a55      	ldr	r2, [pc, #340]	@ (80006d4 <calculate_error+0x37c>)
 8000580:	601a      	str	r2, [r3, #0]
 8000582:	e0a0      	b.n	80006c6 <calculate_error+0x36e>


		else if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 1)
 8000584:	4b51      	ldr	r3, [pc, #324]	@ (80006cc <calculate_error+0x374>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	2b01      	cmp	r3, #1
 800058a:	d11b      	bne.n	80005c4 <calculate_error+0x26c>
 800058c:	4b4f      	ldr	r3, [pc, #316]	@ (80006cc <calculate_error+0x374>)
 800058e:	785b      	ldrb	r3, [r3, #1]
 8000590:	2b01      	cmp	r3, #1
 8000592:	d117      	bne.n	80005c4 <calculate_error+0x26c>
 8000594:	4b4d      	ldr	r3, [pc, #308]	@ (80006cc <calculate_error+0x374>)
 8000596:	789b      	ldrb	r3, [r3, #2]
 8000598:	2b01      	cmp	r3, #1
 800059a:	d113      	bne.n	80005c4 <calculate_error+0x26c>
				&& (sensor[3] == 1) && sensor[4] == 0 && sensor[5] == 1
 800059c:	4b4b      	ldr	r3, [pc, #300]	@ (80006cc <calculate_error+0x374>)
 800059e:	78db      	ldrb	r3, [r3, #3]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d10f      	bne.n	80005c4 <calculate_error+0x26c>
 80005a4:	4b49      	ldr	r3, [pc, #292]	@ (80006cc <calculate_error+0x374>)
 80005a6:	791b      	ldrb	r3, [r3, #4]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d10b      	bne.n	80005c4 <calculate_error+0x26c>
 80005ac:	4b47      	ldr	r3, [pc, #284]	@ (80006cc <calculate_error+0x374>)
 80005ae:	795b      	ldrb	r3, [r3, #5]
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	d107      	bne.n	80005c4 <calculate_error+0x26c>
				&& sensor[6] == 1)
 80005b4:	4b45      	ldr	r3, [pc, #276]	@ (80006cc <calculate_error+0x374>)
 80005b6:	799b      	ldrb	r3, [r3, #6]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d103      	bne.n	80005c4 <calculate_error+0x26c>
			error = 0.8;
 80005bc:	4b44      	ldr	r3, [pc, #272]	@ (80006d0 <calculate_error+0x378>)
 80005be:	4a46      	ldr	r2, [pc, #280]	@ (80006d8 <calculate_error+0x380>)
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	e080      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 1)
 80005c4:	4b41      	ldr	r3, [pc, #260]	@ (80006cc <calculate_error+0x374>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d11b      	bne.n	8000604 <calculate_error+0x2ac>
 80005cc:	4b3f      	ldr	r3, [pc, #252]	@ (80006cc <calculate_error+0x374>)
 80005ce:	785b      	ldrb	r3, [r3, #1]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d117      	bne.n	8000604 <calculate_error+0x2ac>
 80005d4:	4b3d      	ldr	r3, [pc, #244]	@ (80006cc <calculate_error+0x374>)
 80005d6:	789b      	ldrb	r3, [r3, #2]
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d113      	bne.n	8000604 <calculate_error+0x2ac>
				&& (sensor[3] == 1) && sensor[4] == 0 && sensor[5] == 0
 80005dc:	4b3b      	ldr	r3, [pc, #236]	@ (80006cc <calculate_error+0x374>)
 80005de:	78db      	ldrb	r3, [r3, #3]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d10f      	bne.n	8000604 <calculate_error+0x2ac>
 80005e4:	4b39      	ldr	r3, [pc, #228]	@ (80006cc <calculate_error+0x374>)
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d10b      	bne.n	8000604 <calculate_error+0x2ac>
 80005ec:	4b37      	ldr	r3, [pc, #220]	@ (80006cc <calculate_error+0x374>)
 80005ee:	795b      	ldrb	r3, [r3, #5]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d107      	bne.n	8000604 <calculate_error+0x2ac>
				&& sensor[6] == 1)
 80005f4:	4b35      	ldr	r3, [pc, #212]	@ (80006cc <calculate_error+0x374>)
 80005f6:	799b      	ldrb	r3, [r3, #6]
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d103      	bne.n	8000604 <calculate_error+0x2ac>
			error = 1.2;
 80005fc:	4b34      	ldr	r3, [pc, #208]	@ (80006d0 <calculate_error+0x378>)
 80005fe:	4a37      	ldr	r2, [pc, #220]	@ (80006dc <calculate_error+0x384>)
 8000600:	601a      	str	r2, [r3, #0]
 8000602:	e060      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 1)
 8000604:	4b31      	ldr	r3, [pc, #196]	@ (80006cc <calculate_error+0x374>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d11b      	bne.n	8000644 <calculate_error+0x2ec>
 800060c:	4b2f      	ldr	r3, [pc, #188]	@ (80006cc <calculate_error+0x374>)
 800060e:	785b      	ldrb	r3, [r3, #1]
 8000610:	2b01      	cmp	r3, #1
 8000612:	d117      	bne.n	8000644 <calculate_error+0x2ec>
 8000614:	4b2d      	ldr	r3, [pc, #180]	@ (80006cc <calculate_error+0x374>)
 8000616:	789b      	ldrb	r3, [r3, #2]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d113      	bne.n	8000644 <calculate_error+0x2ec>
				&& (sensor[3] == 1) && sensor[4] == 1 && sensor[5] == 0
 800061c:	4b2b      	ldr	r3, [pc, #172]	@ (80006cc <calculate_error+0x374>)
 800061e:	78db      	ldrb	r3, [r3, #3]
 8000620:	2b01      	cmp	r3, #1
 8000622:	d10f      	bne.n	8000644 <calculate_error+0x2ec>
 8000624:	4b29      	ldr	r3, [pc, #164]	@ (80006cc <calculate_error+0x374>)
 8000626:	791b      	ldrb	r3, [r3, #4]
 8000628:	2b01      	cmp	r3, #1
 800062a:	d10b      	bne.n	8000644 <calculate_error+0x2ec>
 800062c:	4b27      	ldr	r3, [pc, #156]	@ (80006cc <calculate_error+0x374>)
 800062e:	795b      	ldrb	r3, [r3, #5]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d107      	bne.n	8000644 <calculate_error+0x2ec>
				&& sensor[6] == 1)
 8000634:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <calculate_error+0x374>)
 8000636:	799b      	ldrb	r3, [r3, #6]
 8000638:	2b01      	cmp	r3, #1
 800063a:	d103      	bne.n	8000644 <calculate_error+0x2ec>
			error = 3;
 800063c:	4b24      	ldr	r3, [pc, #144]	@ (80006d0 <calculate_error+0x378>)
 800063e:	4a28      	ldr	r2, [pc, #160]	@ (80006e0 <calculate_error+0x388>)
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	e040      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 1)
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <calculate_error+0x374>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d11c      	bne.n	8000686 <calculate_error+0x32e>
 800064c:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <calculate_error+0x374>)
 800064e:	785b      	ldrb	r3, [r3, #1]
 8000650:	2b01      	cmp	r3, #1
 8000652:	d118      	bne.n	8000686 <calculate_error+0x32e>
 8000654:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <calculate_error+0x374>)
 8000656:	789b      	ldrb	r3, [r3, #2]
 8000658:	2b01      	cmp	r3, #1
 800065a:	d114      	bne.n	8000686 <calculate_error+0x32e>
				&& (sensor[3] == 1) && sensor[4] == 1 && sensor[5] == 0
 800065c:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <calculate_error+0x374>)
 800065e:	78db      	ldrb	r3, [r3, #3]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d110      	bne.n	8000686 <calculate_error+0x32e>
 8000664:	4b19      	ldr	r3, [pc, #100]	@ (80006cc <calculate_error+0x374>)
 8000666:	791b      	ldrb	r3, [r3, #4]
 8000668:	2b01      	cmp	r3, #1
 800066a:	d10c      	bne.n	8000686 <calculate_error+0x32e>
 800066c:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <calculate_error+0x374>)
 800066e:	795b      	ldrb	r3, [r3, #5]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d108      	bne.n	8000686 <calculate_error+0x32e>
				&& sensor[6] == 0)
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <calculate_error+0x374>)
 8000676:	799b      	ldrb	r3, [r3, #6]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d104      	bne.n	8000686 <calculate_error+0x32e>
			error = 4;
 800067c:	4b14      	ldr	r3, [pc, #80]	@ (80006d0 <calculate_error+0x378>)
 800067e:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	e01f      	b.n	80006c6 <calculate_error+0x36e>

		else if ((sensor[0] == 1) && (sensor[1] == 1) && (sensor[2] == 1)
 8000686:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <calculate_error+0x374>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d11b      	bne.n	80006c6 <calculate_error+0x36e>
 800068e:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <calculate_error+0x374>)
 8000690:	785b      	ldrb	r3, [r3, #1]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d117      	bne.n	80006c6 <calculate_error+0x36e>
 8000696:	4b0d      	ldr	r3, [pc, #52]	@ (80006cc <calculate_error+0x374>)
 8000698:	789b      	ldrb	r3, [r3, #2]
 800069a:	2b01      	cmp	r3, #1
 800069c:	d113      	bne.n	80006c6 <calculate_error+0x36e>
				&& (sensor[3] == 1) && sensor[4] == 1 && sensor[5] == 1
 800069e:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <calculate_error+0x374>)
 80006a0:	78db      	ldrb	r3, [r3, #3]
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d10f      	bne.n	80006c6 <calculate_error+0x36e>
 80006a6:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <calculate_error+0x374>)
 80006a8:	791b      	ldrb	r3, [r3, #4]
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d10b      	bne.n	80006c6 <calculate_error+0x36e>
 80006ae:	4b07      	ldr	r3, [pc, #28]	@ (80006cc <calculate_error+0x374>)
 80006b0:	795b      	ldrb	r3, [r3, #5]
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d107      	bne.n	80006c6 <calculate_error+0x36e>
				&& sensor[6] == 0)
 80006b6:	4b05      	ldr	r3, [pc, #20]	@ (80006cc <calculate_error+0x374>)
 80006b8:	799b      	ldrb	r3, [r3, #6]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d103      	bne.n	80006c6 <calculate_error+0x36e>
			error = 5;
 80006be:	4b04      	ldr	r3, [pc, #16]	@ (80006d0 <calculate_error+0x378>)
 80006c0:	4a08      	ldr	r2, [pc, #32]	@ (80006e4 <calculate_error+0x38c>)
 80006c2:	601a      	str	r2, [r3, #0]
	 error = 2.5;

	 else if ((sensor[0] == 0) && (sensor[1] == 0) && (sensor[2] == 0) && (sensor[3] == 0) && (sensor[4] == 0) && (sensor[5] == 0) && (sensor[6] == 1))
	 error = 3;
	 */
}
 80006c4:	e7ff      	b.n	80006c6 <calculate_error+0x36e>
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	200000d0 	.word	0x200000d0
 80006d0:	200000dc 	.word	0x200000dc
 80006d4:	bf4ccccd 	.word	0xbf4ccccd
 80006d8:	3f4ccccd 	.word	0x3f4ccccd
 80006dc:	3f99999a 	.word	0x3f99999a
 80006e0:	40400000 	.word	0x40400000
 80006e4:	40a00000 	.word	0x40a00000

080006e8 <forward>:

void forward() {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2140      	movs	r1, #64	@ 0x40
 80006f0:	4809      	ldr	r0, [pc, #36]	@ (8000718 <forward+0x30>)
 80006f2:	f001 f9cf 	bl	8001a94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80006f6:	2201      	movs	r2, #1
 80006f8:	2180      	movs	r1, #128	@ 0x80
 80006fa:	4807      	ldr	r0, [pc, #28]	@ (8000718 <forward+0x30>)
 80006fc:	f001 f9ca 	bl	8001a94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8000700:	2201      	movs	r2, #1
 8000702:	2110      	movs	r1, #16
 8000704:	4804      	ldr	r0, [pc, #16]	@ (8000718 <forward+0x30>)
 8000706:	f001 f9c5 	bl	8001a94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2120      	movs	r1, #32
 800070e:	4802      	ldr	r0, [pc, #8]	@ (8000718 <forward+0x30>)
 8000710:	f001 f9c0 	bl	8001a94 <HAL_GPIO_WritePin>
}
 8000714:	bf00      	nop
 8000716:	bd80      	pop	{r7, pc}
 8000718:	42020400 	.word	0x42020400

0800071c <set_speed>:

void set_speed(int16_t speed1, int16_t speed2) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	460a      	mov	r2, r1
 8000726:	80fb      	strh	r3, [r7, #6]
 8000728:	4613      	mov	r3, r2
 800072a:	80bb      	strh	r3, [r7, #4]

	if (speed1 < 0) {
 800072c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000730:	2b00      	cmp	r3, #0
 8000732:	da0a      	bge.n	800074a <set_speed+0x2e>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 8000734:	2201      	movs	r2, #1
 8000736:	2140      	movs	r1, #64	@ 0x40
 8000738:	4820      	ldr	r0, [pc, #128]	@ (80007bc <set_speed+0xa0>)
 800073a:	f001 f9ab 	bl	8001a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800073e:	2200      	movs	r2, #0
 8000740:	2180      	movs	r1, #128	@ 0x80
 8000742:	481e      	ldr	r0, [pc, #120]	@ (80007bc <set_speed+0xa0>)
 8000744:	f001 f9a6 	bl	8001a94 <HAL_GPIO_WritePin>
 8000748:	e009      	b.n	800075e <set_speed+0x42>
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 800074a:	2200      	movs	r2, #0
 800074c:	2140      	movs	r1, #64	@ 0x40
 800074e:	481b      	ldr	r0, [pc, #108]	@ (80007bc <set_speed+0xa0>)
 8000750:	f001 f9a0 	bl	8001a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8000754:	2201      	movs	r2, #1
 8000756:	2180      	movs	r1, #128	@ 0x80
 8000758:	4818      	ldr	r0, [pc, #96]	@ (80007bc <set_speed+0xa0>)
 800075a:	f001 f99b 	bl	8001a94 <HAL_GPIO_WritePin>
	}
	if (speed2 < 0) {
 800075e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000762:	2b00      	cmp	r3, #0
 8000764:	da0a      	bge.n	800077c <set_speed+0x60>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8000766:	2200      	movs	r2, #0
 8000768:	2110      	movs	r1, #16
 800076a:	4814      	ldr	r0, [pc, #80]	@ (80007bc <set_speed+0xa0>)
 800076c:	f001 f992 	bl	8001a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8000770:	2201      	movs	r2, #1
 8000772:	2120      	movs	r1, #32
 8000774:	4811      	ldr	r0, [pc, #68]	@ (80007bc <set_speed+0xa0>)
 8000776:	f001 f98d 	bl	8001a94 <HAL_GPIO_WritePin>
 800077a:	e009      	b.n	8000790 <set_speed+0x74>
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 800077c:	2201      	movs	r2, #1
 800077e:	2110      	movs	r1, #16
 8000780:	480e      	ldr	r0, [pc, #56]	@ (80007bc <set_speed+0xa0>)
 8000782:	f001 f987 	bl	8001a94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8000786:	2200      	movs	r2, #0
 8000788:	2120      	movs	r1, #32
 800078a:	480c      	ldr	r0, [pc, #48]	@ (80007bc <set_speed+0xa0>)
 800078c:	f001 f982 	bl	8001a94 <HAL_GPIO_WritePin>
	}

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, abs(speed1));
 8000790:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000794:	2b00      	cmp	r3, #0
 8000796:	bfb8      	it	lt
 8000798:	425b      	neglt	r3, r3
 800079a:	b29a      	uxth	r2, r3
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <set_speed+0xa4>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, abs(speed2));
 80007a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	bfb8      	it	lt
 80007aa:	425b      	neglt	r3, r3
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <set_speed+0xa8>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	639a      	str	r2, [r3, #56]	@ 0x38
	/*
	 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, abs(speed1));
	 __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, abs(speed2));
	 */

}
 80007b4:	bf00      	nop
 80007b6:	3708      	adds	r7, #8
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	42020400 	.word	0x42020400
 80007c0:	20000038 	.word	0x20000038
 80007c4:	20000084 	.word	0x20000084

080007c8 <constrain>:

int constrain(int x, int a, int b) {
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	607a      	str	r2, [r7, #4]
	if (x < a)
 80007d4:	68fa      	ldr	r2, [r7, #12]
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	429a      	cmp	r2, r3
 80007da:	da01      	bge.n	80007e0 <constrain+0x18>
		return a;
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	e006      	b.n	80007ee <constrain+0x26>
	else if (x > b)
 80007e0:	68fa      	ldr	r2, [r7, #12]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	dd01      	ble.n	80007ec <constrain+0x24>
		return b;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	e000      	b.n	80007ee <constrain+0x26>
	else
		return x;
 80007ec:	68fb      	ldr	r3, [r7, #12]
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3714      	adds	r7, #20
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
	...

080007fc <calculate_pid>:

void calculate_pid() {
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
	P = error;
 8000800:	4b22      	ldr	r3, [pc, #136]	@ (800088c <calculate_pid+0x90>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a22      	ldr	r2, [pc, #136]	@ (8000890 <calculate_pid+0x94>)
 8000806:	6013      	str	r3, [r2, #0]
	I = I + error;
 8000808:	4b22      	ldr	r3, [pc, #136]	@ (8000894 <calculate_pid+0x98>)
 800080a:	ed93 7a00 	vldr	s14, [r3]
 800080e:	4b1f      	ldr	r3, [pc, #124]	@ (800088c <calculate_pid+0x90>)
 8000810:	edd3 7a00 	vldr	s15, [r3]
 8000814:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000818:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <calculate_pid+0x98>)
 800081a:	edc3 7a00 	vstr	s15, [r3]
	D = error - previous_error;
 800081e:	4b1b      	ldr	r3, [pc, #108]	@ (800088c <calculate_pid+0x90>)
 8000820:	ed93 7a00 	vldr	s14, [r3]
 8000824:	4b1c      	ldr	r3, [pc, #112]	@ (8000898 <calculate_pid+0x9c>)
 8000826:	edd3 7a00 	vldr	s15, [r3]
 800082a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800082e:	4b1b      	ldr	r3, [pc, #108]	@ (800089c <calculate_pid+0xa0>)
 8000830:	edc3 7a00 	vstr	s15, [r3]

	PID_value = (Kp * P) + (Ki * I) + (Kd * D);
 8000834:	4b1a      	ldr	r3, [pc, #104]	@ (80008a0 <calculate_pid+0xa4>)
 8000836:	ed93 7a00 	vldr	s14, [r3]
 800083a:	4b15      	ldr	r3, [pc, #84]	@ (8000890 <calculate_pid+0x94>)
 800083c:	edd3 7a00 	vldr	s15, [r3]
 8000840:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000844:	4b17      	ldr	r3, [pc, #92]	@ (80008a4 <calculate_pid+0xa8>)
 8000846:	edd3 6a00 	vldr	s13, [r3]
 800084a:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <calculate_pid+0x98>)
 800084c:	edd3 7a00 	vldr	s15, [r3]
 8000850:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000854:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000858:	4b13      	ldr	r3, [pc, #76]	@ (80008a8 <calculate_pid+0xac>)
 800085a:	edd3 6a00 	vldr	s13, [r3]
 800085e:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <calculate_pid+0xa0>)
 8000860:	edd3 7a00 	vldr	s15, [r3]
 8000864:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800086c:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <calculate_pid+0xb0>)
 800086e:	edc3 7a00 	vstr	s15, [r3]

	previous_I = I;
 8000872:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <calculate_pid+0x98>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a0e      	ldr	r2, [pc, #56]	@ (80008b0 <calculate_pid+0xb4>)
 8000878:	6013      	str	r3, [r2, #0]
	previous_error = error;
 800087a:	4b04      	ldr	r3, [pc, #16]	@ (800088c <calculate_pid+0x90>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a06      	ldr	r2, [pc, #24]	@ (8000898 <calculate_pid+0x9c>)
 8000880:	6013      	str	r3, [r2, #0]
}
 8000882:	bf00      	nop
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	200000dc 	.word	0x200000dc
 8000890:	200000e0 	.word	0x200000e0
 8000894:	200000e4 	.word	0x200000e4
 8000898:	200000f0 	.word	0x200000f0
 800089c:	200000e8 	.word	0x200000e8
 80008a0:	20000000 	.word	0x20000000
 80008a4:	200000d8 	.word	0x200000d8
 80008a8:	20000004 	.word	0x20000004
 80008ac:	200000ec 	.word	0x200000ec
 80008b0:	200000f4 	.word	0x200000f4

080008b4 <motor_control>:

void motor_control() {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
	// Calculating the effective motor speed:

	left_motor_speed = initial_motor_speed + PID_value;   //200
 80008b8:	4b25      	ldr	r3, [pc, #148]	@ (8000950 <motor_control+0x9c>)
 80008ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008be:	ee07 3a90 	vmov	s15, r3
 80008c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008c6:	4b23      	ldr	r3, [pc, #140]	@ (8000954 <motor_control+0xa0>)
 80008c8:	edd3 7a00 	vldr	s15, [r3]
 80008cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80008d4:	ee17 3a90 	vmov	r3, s15
 80008d8:	b21a      	sxth	r2, r3
 80008da:	4b1f      	ldr	r3, [pc, #124]	@ (8000958 <motor_control+0xa4>)
 80008dc:	801a      	strh	r2, [r3, #0]
	right_motor_speed = initial_motor_speed - PID_value;  //0
 80008de:	4b1c      	ldr	r3, [pc, #112]	@ (8000950 <motor_control+0x9c>)
 80008e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008e4:	ee07 3a90 	vmov	s15, r3
 80008e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008ec:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <motor_control+0xa0>)
 80008ee:	edd3 7a00 	vldr	s15, [r3]
 80008f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80008fa:	ee17 3a90 	vmov	r3, s15
 80008fe:	b21a      	sxth	r2, r3
 8000900:	4b16      	ldr	r3, [pc, #88]	@ (800095c <motor_control+0xa8>)
 8000902:	801a      	strh	r2, [r3, #0]

	left_motor_speed = constrain(left_motor_speed, -300, 999);    //0
 8000904:	4b14      	ldr	r3, [pc, #80]	@ (8000958 <motor_control+0xa4>)
 8000906:	f9b3 3000 	ldrsh.w	r3, [r3]
 800090a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800090e:	4914      	ldr	r1, [pc, #80]	@ (8000960 <motor_control+0xac>)
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff ff59 	bl	80007c8 <constrain>
 8000916:	4603      	mov	r3, r0
 8000918:	b21a      	sxth	r2, r3
 800091a:	4b0f      	ldr	r3, [pc, #60]	@ (8000958 <motor_control+0xa4>)
 800091c:	801a      	strh	r2, [r3, #0]
	right_motor_speed = constrain(right_motor_speed, -300, 999);  //210
 800091e:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <motor_control+0xa8>)
 8000920:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000924:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000928:	490d      	ldr	r1, [pc, #52]	@ (8000960 <motor_control+0xac>)
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff ff4c 	bl	80007c8 <constrain>
 8000930:	4603      	mov	r3, r0
 8000932:	b21a      	sxth	r2, r3
 8000934:	4b09      	ldr	r3, [pc, #36]	@ (800095c <motor_control+0xa8>)
 8000936:	801a      	strh	r2, [r3, #0]

	set_speed(left_motor_speed, right_motor_speed);
 8000938:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <motor_control+0xa4>)
 800093a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800093e:	4a07      	ldr	r2, [pc, #28]	@ (800095c <motor_control+0xa8>)
 8000940:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000944:	4611      	mov	r1, r2
 8000946:	4618      	mov	r0, r3
 8000948:	f7ff fee8 	bl	800071c <set_speed>

	//forward();
}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000008 	.word	0x20000008
 8000954:	200000ec 	.word	0x200000ec
 8000958:	200000f8 	.word	0x200000f8
 800095c:	200000fa 	.word	0x200000fa
 8000960:	fffffed4 	.word	0xfffffed4

08000964 <HAL_GPIO_EXTI_Rising_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	80fb      	strh	r3, [r7, #6]
	UNUSED(GPIO_Pin);

	count++;
 800096e:	4b14      	ldr	r3, [pc, #80]	@ (80009c0 <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	b2db      	uxtb	r3, r3
 8000974:	3301      	adds	r3, #1
 8000976:	b2da      	uxtb	r2, r3
 8000978:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 800097a:	701a      	strb	r2, [r3, #0]
//		Ki = 0;
//		Kd = 30;
//		initial_motor_speed = 380;
//	}

	if (count == 14) {
 800097c:	4b10      	ldr	r3, [pc, #64]	@ (80009c0 <HAL_GPIO_EXTI_Rising_Callback+0x5c>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	b2db      	uxtb	r3, r3
 8000982:	2b0e      	cmp	r3, #14
 8000984:	d117      	bne.n	80009b6 <HAL_GPIO_EXTI_Rising_Callback+0x52>
		set_speed(500, 500);
 8000986:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800098a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800098e:	f7ff fec5 	bl	800071c <set_speed>
		forward();
 8000992:	f7ff fea9 	bl	80006e8 <forward>
		//HAL_Delay(300);
		for (int i = 0; i < 1000000; i++)
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
 800099a:	e002      	b.n	80009a2 <HAL_GPIO_EXTI_Rising_Callback+0x3e>
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	3301      	adds	r3, #1
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	4a07      	ldr	r2, [pc, #28]	@ (80009c4 <HAL_GPIO_EXTI_Rising_Callback+0x60>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	ddf8      	ble.n	800099c <HAL_GPIO_EXTI_Rising_Callback+0x38>
			;
		set_speed(0, 0);
 80009aa:	2100      	movs	r1, #0
 80009ac:	2000      	movs	r0, #0
 80009ae:	f7ff feb5 	bl	800071c <set_speed>

		while (1)
 80009b2:	bf00      	nop
 80009b4:	e7fd      	b.n	80009b2 <HAL_GPIO_EXTI_Rising_Callback+0x4e>
			;
	}

}
 80009b6:	bf00      	nop
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	200000fc 	.word	0x200000fc
 80009c4:	000f423f 	.word	0x000f423f

080009c8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009cc:	f000 fc7a 	bl	80012c4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80009d0:	f000 f8a0 	bl	8000b14 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80009d4:	f000 fa38 	bl	8000e48 <MX_GPIO_Init>
	MX_TIM1_Init();
 80009d8:	f000 f90e 	bl	8000bf8 <MX_TIM1_Init>
	MX_TIM2_Init();
 80009dc:	f000 f9be 	bl	8000d5c <MX_TIM2_Init>
	millis_init();
 80009e0:	f7ff fc5a 	bl	8000298 <millis_init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80009e4:	2100      	movs	r1, #0
 80009e6:	483d      	ldr	r0, [pc, #244]	@ (8000adc <main+0x114>)
 80009e8:	f002 f88e 	bl	8002b08 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80009ec:	2104      	movs	r1, #4
 80009ee:	483c      	ldr	r0, [pc, #240]	@ (8000ae0 <main+0x118>)
 80009f0:	f002 f88a 	bl	8002b08 <HAL_TIM_PWM_Start>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);	// enable STBY
 80009f4:	2201      	movs	r2, #1
 80009f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009fa:	483a      	ldr	r0, [pc, #232]	@ (8000ae4 <main+0x11c>)
 80009fc:	f001 f84a 	bl	8001a94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);	// enable STBY
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a06:	4838      	ldr	r0, [pc, #224]	@ (8000ae8 <main+0x120>)
 8000a08:	f001 f844 	bl	8001a94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);	// enable STBY
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a12:	4834      	ldr	r0, [pc, #208]	@ (8000ae4 <main+0x11c>)
 8000a14:	f001 f83e 	bl	8001a94 <HAL_GPIO_WritePin>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);	// enable STBY
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a1e:	4831      	ldr	r0, [pc, #196]	@ (8000ae4 <main+0x11c>)
 8000a20:	f001 f838 	bl	8001a94 <HAL_GPIO_WritePin>
	while (1) {
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == 0)
 8000a24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a28:	482e      	ldr	r0, [pc, #184]	@ (8000ae4 <main+0x11c>)
 8000a2a:	f001 f81b 	bl	8001a64 <HAL_GPIO_ReadPin>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d10e      	bne.n	8000a52 <main+0x8a>
		{
			Kp = 160;	// 130	//90	// 130	//175
 8000a34:	4b2d      	ldr	r3, [pc, #180]	@ (8000aec <main+0x124>)
 8000a36:	4a2e      	ldr	r2, [pc, #184]	@ (8000af0 <main+0x128>)
 8000a38:	601a      	str	r2, [r3, #0]
			Ki = 0;
 8000a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000af4 <main+0x12c>)
 8000a3c:	f04f 0200 	mov.w	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
			Kd = 110;		//70	//100
 8000a42:	4b2d      	ldr	r3, [pc, #180]	@ (8000af8 <main+0x130>)
 8000a44:	4a2d      	ldr	r2, [pc, #180]	@ (8000afc <main+0x134>)
 8000a46:	601a      	str	r2, [r3, #0]
			initial_motor_speed = 600;	//600
 8000a48:	4b2d      	ldr	r3, [pc, #180]	@ (8000b00 <main+0x138>)
 8000a4a:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8000a4e:	801a      	strh	r2, [r3, #0]
			break;
 8000a50:	e02c      	b.n	8000aac <main+0xe4>
		}

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 0)
 8000a52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a56:	4823      	ldr	r0, [pc, #140]	@ (8000ae4 <main+0x11c>)
 8000a58:	f001 f804 	bl	8001a64 <HAL_GPIO_ReadPin>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d10e      	bne.n	8000a80 <main+0xb8>
		{
			Kp = 175;	// 130	//90	// 130	//175
 8000a62:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <main+0x124>)
 8000a64:	4a27      	ldr	r2, [pc, #156]	@ (8000b04 <main+0x13c>)
 8000a66:	601a      	str	r2, [r3, #0]
			Ki = 0;
 8000a68:	4b22      	ldr	r3, [pc, #136]	@ (8000af4 <main+0x12c>)
 8000a6a:	f04f 0200 	mov.w	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
			Kd = 115;		//70	//100
 8000a70:	4b21      	ldr	r3, [pc, #132]	@ (8000af8 <main+0x130>)
 8000a72:	4a25      	ldr	r2, [pc, #148]	@ (8000b08 <main+0x140>)
 8000a74:	601a      	str	r2, [r3, #0]
			initial_motor_speed = 650;	//600
 8000a76:	4b22      	ldr	r3, [pc, #136]	@ (8000b00 <main+0x138>)
 8000a78:	f240 228a 	movw	r2, #650	@ 0x28a
 8000a7c:	801a      	strh	r2, [r3, #0]
			break;
 8000a7e:	e015      	b.n	8000aac <main+0xe4>
		}

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == 0)
 8000a80:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a84:	4817      	ldr	r0, [pc, #92]	@ (8000ae4 <main+0x11c>)
 8000a86:	f000 ffed 	bl	8001a64 <HAL_GPIO_ReadPin>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d1c9      	bne.n	8000a24 <main+0x5c>
		{
			Kp = 180;	// 130	//90	// 130	//175
 8000a90:	4b16      	ldr	r3, [pc, #88]	@ (8000aec <main+0x124>)
 8000a92:	4a1e      	ldr	r2, [pc, #120]	@ (8000b0c <main+0x144>)
 8000a94:	601a      	str	r2, [r3, #0]
			Ki = 0;
 8000a96:	4b17      	ldr	r3, [pc, #92]	@ (8000af4 <main+0x12c>)
 8000a98:	f04f 0200 	mov.w	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
			Kd = 120;		//70	//100
 8000a9e:	4b16      	ldr	r3, [pc, #88]	@ (8000af8 <main+0x130>)
 8000aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b10 <main+0x148>)
 8000aa2:	601a      	str	r2, [r3, #0]
			initial_motor_speed = 700;	//600
 8000aa4:	4b16      	ldr	r3, [pc, #88]	@ (8000b00 <main+0x138>)
 8000aa6:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8000aaa:	801a      	strh	r2, [r3, #0]
			break;
		}

	}
	HAL_Delay(1000);
 8000aac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ab0:	f000 fcc6 	bl	8001440 <HAL_Delay>
	set_speed(400, 400);
 8000ab4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000ab8:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000abc:	f7ff fe2e 	bl	800071c <set_speed>
	forward();
 8000ac0:	f7ff fe12 	bl	80006e8 <forward>
	HAL_Delay(200);
 8000ac4:	20c8      	movs	r0, #200	@ 0xc8
 8000ac6:	f000 fcbb 	bl	8001440 <HAL_Delay>
	while (1) {
		calculate_error();
 8000aca:	f7ff fc45 	bl	8000358 <calculate_error>
		calculate_pid();
 8000ace:	f7ff fe95 	bl	80007fc <calculate_pid>
		motor_control();
 8000ad2:	f7ff feef 	bl	80008b4 <motor_control>
		calculate_error();
 8000ad6:	bf00      	nop
 8000ad8:	e7f7      	b.n	8000aca <main+0x102>
 8000ada:	bf00      	nop
 8000adc:	20000038 	.word	0x20000038
 8000ae0:	20000084 	.word	0x20000084
 8000ae4:	42020400 	.word	0x42020400
 8000ae8:	42020800 	.word	0x42020800
 8000aec:	20000000 	.word	0x20000000
 8000af0:	43200000 	.word	0x43200000
 8000af4:	200000d8 	.word	0x200000d8
 8000af8:	20000004 	.word	0x20000004
 8000afc:	42dc0000 	.word	0x42dc0000
 8000b00:	20000008 	.word	0x20000008
 8000b04:	432f0000 	.word	0x432f0000
 8000b08:	42e60000 	.word	0x42e60000
 8000b0c:	43340000 	.word	0x43340000
 8000b10:	42f00000 	.word	0x42f00000

08000b14 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b09c      	sub	sp, #112	@ 0x70
 8000b18:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000b1a:	f107 0320 	add.w	r3, r7, #32
 8000b1e:	2250      	movs	r2, #80	@ 0x50
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f002 ff50 	bl	80039c8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000b28:	f107 0308 	add.w	r3, r7, #8
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
 8000b38:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf0 <SystemClock_Config+0xdc>)
 8000b3c:	691b      	ldr	r3, [r3, #16]
 8000b3e:	4a2c      	ldr	r2, [pc, #176]	@ (8000bf0 <SystemClock_Config+0xdc>)
 8000b40:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000b44:	6113      	str	r3, [r2, #16]
 8000b46:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf0 <SystemClock_Config+0xdc>)
 8000b48:	691b      	ldr	r3, [r3, #16]
 8000b4a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000b4e:	607b      	str	r3, [r7, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8000b52:	bf00      	nop
 8000b54:	4b26      	ldr	r3, [pc, #152]	@ (8000bf0 <SystemClock_Config+0xdc>)
 8000b56:	695b      	ldr	r3, [r3, #20]
 8000b58:	f003 0308 	and.w	r3, r3, #8
 8000b5c:	2b08      	cmp	r3, #8
 8000b5e:	d1f9      	bne.n	8000b54 <SystemClock_Config+0x40>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000b60:	2310      	movs	r3, #16
 8000b62:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000b64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000b6a:	2320      	movs	r3, #32
 8000b6c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 8000b72:	2302      	movs	r3, #2
 8000b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000b76:	2301      	movs	r3, #1
 8000b78:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 125;
 8000b7a:	237d      	movs	r3, #125	@ 0x7d
 8000b7c:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b82:	2302      	movs	r3, #2
 8000b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000b86:	2302      	movs	r3, #2
 8000b88:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8000b8a:	2308      	movs	r3, #8
 8000b8c:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000b96:	f107 0320 	add.w	r3, r7, #32
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f000 ffc4 	bl	8001b28 <HAL_RCC_OscConfig>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <SystemClock_Config+0x96>
		Error_Handler();
 8000ba6:	f000 f9e5 	bl	8000f74 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000baa:	231f      	movs	r3, #31
 8000bac:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bae:	2303      	movs	r3, #3
 8000bb0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bb6:	2340      	movs	r3, #64	@ 0x40
 8000bb8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8000bc2:	f107 0308 	add.w	r3, r7, #8
 8000bc6:	2105      	movs	r1, #5
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f001 fbe5 	bl	8002398 <HAL_RCC_ClockConfig>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <SystemClock_Config+0xc4>
		Error_Handler();
 8000bd4:	f000 f9ce 	bl	8000f74 <Error_Handler>
	}

	/** Configure the programming delay
	 */
	__HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <SystemClock_Config+0xe0>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000be0:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <SystemClock_Config+0xe0>)
 8000be2:	f043 0320 	orr.w	r3, r3, #32
 8000be6:	6013      	str	r3, [r2, #0]
}
 8000be8:	bf00      	nop
 8000bea:	3770      	adds	r7, #112	@ 0x70
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	44020800 	.word	0x44020800
 8000bf4:	40022000 	.word	0x40022000

08000bf8 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b09c      	sub	sp, #112	@ 0x70
 8000bfc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000bfe:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000c0c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000c18:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
 8000c28:	615a      	str	r2, [r3, #20]
 8000c2a:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	2234      	movs	r2, #52	@ 0x34
 8000c30:	2100      	movs	r1, #0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f002 fec8 	bl	80039c8 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000c38:	4b46      	ldr	r3, [pc, #280]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c3a:	4a47      	ldr	r2, [pc, #284]	@ (8000d58 <MX_TIM1_Init+0x160>)
 8000c3c:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 79;
 8000c3e:	4b45      	ldr	r3, [pc, #276]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c40:	224f      	movs	r2, #79	@ 0x4f
 8000c42:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c44:	4b43      	ldr	r3, [pc, #268]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 999;
 8000c4a:	4b42      	ldr	r3, [pc, #264]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c4c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c50:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c52:	4b40      	ldr	r3, [pc, #256]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000c58:	4b3e      	ldr	r3, [pc, #248]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c5e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000c64:	483b      	ldr	r0, [pc, #236]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c66:	f001 fe97 	bl	8002998 <HAL_TIM_Base_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_TIM1_Init+0x7c>
		Error_Handler();
 8000c70:	f000 f980 	bl	8000f74 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c78:	663b      	str	r3, [r7, #96]	@ 0x60
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8000c7a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4834      	ldr	r0, [pc, #208]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c82:	f002 f923 	bl	8002ecc <HAL_TIM_ConfigClockSource>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_TIM1_Init+0x98>
		Error_Handler();
 8000c8c:	f000 f972 	bl	8000f74 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000c90:	4830      	ldr	r0, [pc, #192]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000c92:	f001 fed8 	bl	8002a46 <HAL_TIM_PWM_Init>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_TIM1_Init+0xa8>
		Error_Handler();
 8000c9c:	f000 f96a 	bl	8000f74 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	657b      	str	r3, [r7, #84]	@ 0x54
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	65bb      	str	r3, [r7, #88]	@ 0x58
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	65fb      	str	r3, [r7, #92]	@ 0x5c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8000cac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4828      	ldr	r0, [pc, #160]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000cb4:	f002 fd9a 	bl	80037ec <HAL_TIMEx_MasterConfigSynchronization>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM1_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 8000cbe:	f000 f959 	bl	8000f74 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cc2:	2360      	movs	r3, #96	@ 0x60
 8000cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.Pulse = 499;
 8000cc6:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	647b      	str	r3, [r7, #68]	@ 0x44
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	653b      	str	r3, [r7, #80]	@ 0x50
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8000ce0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	481a      	ldr	r0, [pc, #104]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000cea:	f001 ffdb 	bl	8002ca4 <HAL_TIM_PWM_ConfigChannel>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_TIM1_Init+0x100>
			!= HAL_OK) {
		Error_Handler();
 8000cf4:	f000 f93e 	bl	8000f74 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d00:	2300      	movs	r3, #0
 8000d02:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d10:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000d16:	2300      	movs	r3, #0
 8000d18:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	627b      	str	r3, [r7, #36]	@ 0x24
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000d22:	62bb      	str	r3, [r7, #40]	@ 0x28
	sBreakDeadTimeConfig.Break2Filter = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	633b      	str	r3, [r7, #48]	@ 0x30
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	4619      	mov	r1, r3
 8000d34:	4807      	ldr	r0, [pc, #28]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000d36:	f002 fdc1 	bl	80038bc <HAL_TIMEx_ConfigBreakDeadTime>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM1_Init+0x14c>
			!= HAL_OK) {
		Error_Handler();
 8000d40:	f000 f918 	bl	8000f74 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000d44:	4803      	ldr	r0, [pc, #12]	@ (8000d54 <MX_TIM1_Init+0x15c>)
 8000d46:	f000 f95b 	bl	8001000 <HAL_TIM_MspPostInit>

}
 8000d4a:	bf00      	nop
 8000d4c:	3770      	adds	r7, #112	@ 0x70
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000038 	.word	0x20000038
 8000d58:	40012c00 	.word	0x40012c00

08000d5c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08e      	sub	sp, #56	@ 0x38
 8000d60:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000d62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000d70:	f107 031c 	add.w	r3, r7, #28
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
 8000d88:	611a      	str	r2, [r3, #16]
 8000d8a:	615a      	str	r2, [r3, #20]
 8000d8c:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000d90:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d94:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 79;
 8000d96:	4b2b      	ldr	r3, [pc, #172]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000d98:	224f      	movs	r2, #79	@ 0x4f
 8000d9a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9c:	4b29      	ldr	r3, [pc, #164]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 8000da2:	4b28      	ldr	r3, [pc, #160]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000da4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000da8:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000daa:	4b26      	ldr	r3, [pc, #152]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db0:	4b24      	ldr	r3, [pc, #144]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000db6:	4823      	ldr	r0, [pc, #140]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000db8:	f001 fdee 	bl	8002998 <HAL_TIM_Base_Init>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_TIM2_Init+0x6a>
		Error_Handler();
 8000dc2:	f000 f8d7 	bl	8000f74 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dca:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000dcc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	481c      	ldr	r0, [pc, #112]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000dd4:	f002 f87a 	bl	8002ecc <HAL_TIM_ConfigClockSource>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM2_Init+0x86>
		Error_Handler();
 8000dde:	f000 f8c9 	bl	8000f74 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8000de2:	4818      	ldr	r0, [pc, #96]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000de4:	f001 fe2f 	bl	8002a46 <HAL_TIM_PWM_Init>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_TIM2_Init+0x96>
		Error_Handler();
 8000dee:	f000 f8c1 	bl	8000f74 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000dfa:	f107 031c 	add.w	r3, r7, #28
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4810      	ldr	r0, [pc, #64]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000e02:	f002 fcf3 	bl	80037ec <HAL_TIMEx_MasterConfigSynchronization>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_TIM2_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8000e0c:	f000 f8b2 	bl	8000f74 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e10:	2360      	movs	r3, #96	@ 0x60
 8000e12:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 199;
 8000e14:	23c7      	movs	r3, #199	@ 0xc7
 8000e16:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8000e20:	463b      	mov	r3, r7
 8000e22:	2204      	movs	r2, #4
 8000e24:	4619      	mov	r1, r3
 8000e26:	4807      	ldr	r0, [pc, #28]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000e28:	f001 ff3c 	bl	8002ca4 <HAL_TIM_PWM_ConfigChannel>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM2_Init+0xda>
			!= HAL_OK) {
		Error_Handler();
 8000e32:	f000 f89f 	bl	8000f74 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000e36:	4803      	ldr	r0, [pc, #12]	@ (8000e44 <MX_TIM2_Init+0xe8>)
 8000e38:	f000 f8e2 	bl	8001000 <HAL_TIM_MspPostInit>

}
 8000e3c:	bf00      	nop
 8000e3e:	3738      	adds	r7, #56	@ 0x38
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000084 	.word	0x20000084

08000e48 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000e4e:	f107 030c 	add.w	r3, r7, #12
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
 8000e5c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5e:	4b40      	ldr	r3, [pc, #256]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000e60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e64:	4a3e      	ldr	r2, [pc, #248]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000e66:	f043 0304 	orr.w	r3, r3, #4
 8000e6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e6e:	4b3c      	ldr	r3, [pc, #240]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e74:	f003 0304 	and.w	r3, r3, #4
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7c:	4b38      	ldr	r3, [pc, #224]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e82:	4a37      	ldr	r2, [pc, #220]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000e8c:	4b34      	ldr	r3, [pc, #208]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9a:	4b31      	ldr	r3, [pc, #196]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ea0:	4a2f      	ldr	r2, [pc, #188]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000ea2:	f043 0302 	orr.w	r3, r3, #2
 8000ea6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8000f60 <MX_GPIO_Init+0x118>)
 8000eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000eb0:	f003 0302 	and.w	r3, r3, #2
 8000eb4:	603b      	str	r3, [r7, #0]
 8000eb6:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 8000ebe:	4829      	ldr	r0, [pc, #164]	@ (8000f64 <MX_GPIO_Init+0x11c>)
 8000ec0:	f000 fde8 	bl	8001a94 <HAL_GPIO_WritePin>
			GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PC13 PC14 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14;
 8000ec4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000ec8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ed2:	f107 030c 	add.w	r3, r7, #12
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4823      	ldr	r0, [pc, #140]	@ (8000f68 <MX_GPIO_Init+0x120>)
 8000eda:	f000 fc65 	bl	80017a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ee2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ee4:	4b21      	ldr	r3, [pc, #132]	@ (8000f6c <MX_GPIO_Init+0x124>)
 8000ee6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	481d      	ldr	r0, [pc, #116]	@ (8000f68 <MX_GPIO_Init+0x120>)
 8000ef4:	f000 fc58 	bl	80017a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA0 PA1 PA2 PA3
	 PA4 PA5 PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
 8000ef8:	237f      	movs	r3, #127	@ 0x7f
 8000efa:	60fb      	str	r3, [r7, #12]
			| GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efc:	2300      	movs	r3, #0
 8000efe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f04:	f107 030c 	add.w	r3, r7, #12
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4819      	ldr	r0, [pc, #100]	@ (8000f70 <MX_GPIO_Init+0x128>)
 8000f0c:	f000 fc4c 	bl	80017a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB12 PB13 PB14 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14;
 8000f10:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000f14:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	4619      	mov	r1, r3
 8000f24:	480f      	ldr	r0, [pc, #60]	@ (8000f64 <MX_GPIO_Init+0x11c>)
 8000f26:	f000 fc3f 	bl	80017a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB4 PB5 PB6 PB7
	 PB8 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
 8000f2a:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 8000f2e:	60fb      	str	r3, [r7, #12]
			| GPIO_PIN_8;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f30:	2301      	movs	r3, #1
 8000f32:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3c:	f107 030c 	add.w	r3, r7, #12
 8000f40:	4619      	mov	r1, r3
 8000f42:	4808      	ldr	r0, [pc, #32]	@ (8000f64 <MX_GPIO_Init+0x11c>)
 8000f44:	f000 fc30 	bl	80017a8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_IRQn, 0, 0);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	201a      	movs	r0, #26
 8000f4e:	f000 fb53 	bl	80015f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_IRQn);
 8000f52:	201a      	movs	r0, #26
 8000f54:	f000 fb6a 	bl	800162c <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000f58:	bf00      	nop
 8000f5a:	3720      	adds	r7, #32
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	44020c00 	.word	0x44020c00
 8000f64:	42020400 	.word	0x42020400
 8000f68:	42020800 	.word	0x42020800
 8000f6c:	10110000 	.word	0x10110000
 8000f70:	42020000 	.word	0x42020000

08000f74 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <Error_Handler+0x8>

08000f80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
	...

08000f90 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a16      	ldr	r2, [pc, #88]	@ (8000ff8 <HAL_TIM_Base_MspInit+0x68>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d10f      	bne.n	8000fc2 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fa2:	4b16      	ldr	r3, [pc, #88]	@ (8000ffc <HAL_TIM_Base_MspInit+0x6c>)
 8000fa4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000fa8:	4a14      	ldr	r2, [pc, #80]	@ (8000ffc <HAL_TIM_Base_MspInit+0x6c>)
 8000faa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000fae:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000fb2:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <HAL_TIM_Base_MspInit+0x6c>)
 8000fb4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000fc0:	e013      	b.n	8000fea <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM2)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fca:	d10e      	bne.n	8000fea <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000ffc <HAL_TIM_Base_MspInit+0x6c>)
 8000fce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ffc <HAL_TIM_Base_MspInit+0x6c>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000fdc:	4b07      	ldr	r3, [pc, #28]	@ (8000ffc <HAL_TIM_Base_MspInit+0x6c>)
 8000fde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
}
 8000fea:	bf00      	nop
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	40012c00 	.word	0x40012c00
 8000ffc:	44020c00 	.word	0x44020c00

08001000 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	@ 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a25      	ldr	r2, [pc, #148]	@ (80010b4 <HAL_TIM_MspPostInit+0xb4>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d11f      	bne.n	8001062 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	4b25      	ldr	r3, [pc, #148]	@ (80010b8 <HAL_TIM_MspPostInit+0xb8>)
 8001024:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001028:	4a23      	ldr	r2, [pc, #140]	@ (80010b8 <HAL_TIM_MspPostInit+0xb8>)
 800102a:	f043 0302 	orr.w	r3, r3, #2
 800102e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001032:	4b21      	ldr	r3, [pc, #132]	@ (80010b8 <HAL_TIM_MspPostInit+0xb8>)
 8001034:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001038:	f003 0302 	and.w	r3, r3, #2
 800103c:	613b      	str	r3, [r7, #16]
 800103e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PB1     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001040:	2302      	movs	r3, #2
 8001042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	2300      	movs	r3, #0
 800104e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM1;
 8001050:	230e      	movs	r3, #14
 8001052:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4619      	mov	r1, r3
 800105a:	4818      	ldr	r0, [pc, #96]	@ (80010bc <HAL_TIM_MspPostInit+0xbc>)
 800105c:	f000 fba4 	bl	80017a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001060:	e023      	b.n	80010aa <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800106a:	d11e      	bne.n	80010aa <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800106c:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <HAL_TIM_MspPostInit+0xb8>)
 800106e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001072:	4a11      	ldr	r2, [pc, #68]	@ (80010b8 <HAL_TIM_MspPostInit+0xb8>)
 8001074:	f043 0302 	orr.w	r3, r3, #2
 8001078:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800107c:	4b0e      	ldr	r3, [pc, #56]	@ (80010b8 <HAL_TIM_MspPostInit+0xb8>)
 800107e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800108a:	2308      	movs	r3, #8
 800108c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108e:	2302      	movs	r3, #2
 8001090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800109a:	2301      	movs	r3, #1
 800109c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109e:	f107 0314 	add.w	r3, r7, #20
 80010a2:	4619      	mov	r1, r3
 80010a4:	4805      	ldr	r0, [pc, #20]	@ (80010bc <HAL_TIM_MspPostInit+0xbc>)
 80010a6:	f000 fb7f 	bl	80017a8 <HAL_GPIO_Init>
}
 80010aa:	bf00      	nop
 80010ac:	3728      	adds	r7, #40	@ 0x28
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40012c00 	.word	0x40012c00
 80010b8:	44020c00 	.word	0x44020c00
 80010bc:	42020400 	.word	0x42020400

080010c0 <NMI_Handler>:
extern float Kd;
extern int16_t initial_motor_speed;
extern volatile uint8_t count;
extern void SysTick_Handler(void);

void NMI_Handler(void) {
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <NMI_Handler+0x4>

080010c8 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <HardFault_Handler+0x4>

080010d0 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <MemManage_Handler+0x4>

080010d8 <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <BusFault_Handler+0x4>

080010e0 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <UsageFault_Handler+0x4>

080010e8 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
	...

08001114 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	if (count == 13) {
 8001118:	4b10      	ldr	r3, [pc, #64]	@ (800115c <SysTick_Handler+0x48>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2b0d      	cmp	r3, #13
 8001120:	d118      	bne.n	8001154 <SysTick_Handler+0x40>
		_millis++;
 8001122:	4b0f      	ldr	r3, [pc, #60]	@ (8001160 <SysTick_Handler+0x4c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	3301      	adds	r3, #1
 8001128:	4a0d      	ldr	r2, [pc, #52]	@ (8001160 <SysTick_Handler+0x4c>)
 800112a:	6013      	str	r3, [r2, #0]
		if (_millis > 7000) {
 800112c:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <SysTick_Handler+0x4c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001134:	4293      	cmp	r3, r2
 8001136:	d90d      	bls.n	8001154 <SysTick_Handler+0x40>
			Kp = 150;	// 130	//90	// 130
 8001138:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <SysTick_Handler+0x50>)
 800113a:	4a0b      	ldr	r2, [pc, #44]	@ (8001168 <SysTick_Handler+0x54>)
 800113c:	601a      	str	r2, [r3, #0]
			Ki = 0;
 800113e:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <SysTick_Handler+0x58>)
 8001140:	f04f 0200 	mov.w	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
			Kd = 30;
 8001146:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <SysTick_Handler+0x5c>)
 8001148:	4a0a      	ldr	r2, [pc, #40]	@ (8001174 <SysTick_Handler+0x60>)
 800114a:	601a      	str	r2, [r3, #0]
			initial_motor_speed = 380;
 800114c:	4b0a      	ldr	r3, [pc, #40]	@ (8001178 <SysTick_Handler+0x64>)
 800114e:	f44f 72be 	mov.w	r2, #380	@ 0x17c
 8001152:	801a      	strh	r2, [r3, #0]
		}
	}
	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8001154:	f000 f954 	bl	8001400 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	200000fc 	.word	0x200000fc
 8001160:	20000034 	.word	0x20000034
 8001164:	20000000 	.word	0x20000000
 8001168:	43160000 	.word	0x43160000
 800116c:	200000d8 	.word	0x200000d8
 8001170:	20000004 	.word	0x20000004
 8001174:	41f00000 	.word	0x41f00000
 8001178:	20000008 	.word	0x20000008

0800117c <EXTI15_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles EXTI Line15 interrupt.
 */
void EXTI15_IRQHandler(void) {
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_IRQn 0 */

	/* USER CODE END EXTI15_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001180:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001184:	f000 fc9e 	bl	8001ac4 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_IRQn 1 */

	/* USER CODE END EXTI15_IRQn 1 */
}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}

0800118c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001192:	4b30      	ldr	r3, [pc, #192]	@ (8001254 <SystemInit+0xc8>)
 8001194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001198:	4a2e      	ldr	r2, [pc, #184]	@ (8001254 <SystemInit+0xc8>)
 800119a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800119e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80011a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001258 <SystemInit+0xcc>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80011a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001258 <SystemInit+0xcc>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80011ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001258 <SystemInit+0xcc>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80011b4:	4b28      	ldr	r3, [pc, #160]	@ (8001258 <SystemInit+0xcc>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4927      	ldr	r1, [pc, #156]	@ (8001258 <SystemInit+0xcc>)
 80011ba:	4b28      	ldr	r3, [pc, #160]	@ (800125c <SystemInit+0xd0>)
 80011bc:	4013      	ands	r3, r2
 80011be:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80011c0:	4b25      	ldr	r3, [pc, #148]	@ (8001258 <SystemInit+0xcc>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80011c6:	4b24      	ldr	r3, [pc, #144]	@ (8001258 <SystemInit+0xcc>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80011cc:	4b22      	ldr	r3, [pc, #136]	@ (8001258 <SystemInit+0xcc>)
 80011ce:	4a24      	ldr	r2, [pc, #144]	@ (8001260 <SystemInit+0xd4>)
 80011d0:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80011d2:	4b21      	ldr	r3, [pc, #132]	@ (8001258 <SystemInit+0xcc>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80011d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001258 <SystemInit+0xcc>)
 80011da:	4a21      	ldr	r2, [pc, #132]	@ (8001260 <SystemInit+0xd4>)
 80011dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80011de:	4b1e      	ldr	r3, [pc, #120]	@ (8001258 <SystemInit+0xcc>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80011e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001258 <SystemInit+0xcc>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001258 <SystemInit+0xcc>)
 80011ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80011f0:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <SystemInit+0xcc>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011f6:	4b17      	ldr	r3, [pc, #92]	@ (8001254 <SystemInit+0xc8>)
 80011f8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80011fc:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80011fe:	4b19      	ldr	r3, [pc, #100]	@ (8001264 <SystemInit+0xd8>)
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001206:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800120e:	d003      	beq.n	8001218 <SystemInit+0x8c>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001216:	d117      	bne.n	8001248 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <SystemInit+0xd8>)
 800121a:	69db      	ldr	r3, [r3, #28]
 800121c:	f003 0301 	and.w	r3, r3, #1
 8001220:	2b00      	cmp	r3, #0
 8001222:	d005      	beq.n	8001230 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <SystemInit+0xd8>)
 8001226:	4a10      	ldr	r2, [pc, #64]	@ (8001268 <SystemInit+0xdc>)
 8001228:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800122a:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <SystemInit+0xd8>)
 800122c:	4a0f      	ldr	r2, [pc, #60]	@ (800126c <SystemInit+0xe0>)
 800122e:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001230:	4b0c      	ldr	r3, [pc, #48]	@ (8001264 <SystemInit+0xd8>)
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	4a0b      	ldr	r2, [pc, #44]	@ (8001264 <SystemInit+0xd8>)
 8001236:	f043 0302 	orr.w	r3, r3, #2
 800123a:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800123c:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <SystemInit+0xd8>)
 800123e:	69db      	ldr	r3, [r3, #28]
 8001240:	4a08      	ldr	r2, [pc, #32]	@ (8001264 <SystemInit+0xd8>)
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	61d3      	str	r3, [r2, #28]
  }
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000ed00 	.word	0xe000ed00
 8001258:	44020c00 	.word	0x44020c00
 800125c:	fae2eae3 	.word	0xfae2eae3
 8001260:	01010280 	.word	0x01010280
 8001264:	40022000 	.word	0x40022000
 8001268:	08192a3b 	.word	0x08192a3b
 800126c:	4c5d6e7f 	.word	0x4c5d6e7f

08001270 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001270:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012a8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001274:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001276:	e003      	b.n	8001280 <LoopCopyDataInit>

08001278 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001278:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800127a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800127c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800127e:	3104      	adds	r1, #4

08001280 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001280:	480b      	ldr	r0, [pc, #44]	@ (80012b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001282:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001284:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001286:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001288:	d3f6      	bcc.n	8001278 <CopyDataInit>
	ldr	r2, =_sbss
 800128a:	4a0b      	ldr	r2, [pc, #44]	@ (80012b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800128c:	e002      	b.n	8001294 <LoopFillZerobss>

0800128e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800128e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001290:	f842 3b04 	str.w	r3, [r2], #4

08001294 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001294:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <LoopForever+0x16>)
	cmp	r2, r3
 8001296:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001298:	d3f9      	bcc.n	800128e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800129a:	f7ff ff77 	bl	800118c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800129e:	f002 fb9b 	bl	80039d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012a2:	f7ff fb91 	bl	80009c8 <main>

080012a6 <LoopForever>:

LoopForever:
    b LoopForever
 80012a6:	e7fe      	b.n	80012a6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80012a8:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80012ac:	08003a50 	.word	0x08003a50
	ldr	r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80012b4:	20000018 	.word	0x20000018
	ldr	r2, =_sbss
 80012b8:	20000018 	.word	0x20000018
	ldr	r3, = _ebss
 80012bc:	20000104 	.word	0x20000104

080012c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012c0:	e7fe      	b.n	80012c0 <ADC1_IRQHandler>
	...

080012c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012c8:	2003      	movs	r0, #3
 80012ca:	f000 f98a 	bl	80015e2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80012ce:	f001 fa1b 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 80012d2:	4602      	mov	r2, r0
 80012d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001308 <HAL_Init+0x44>)
 80012d6:	6a1b      	ldr	r3, [r3, #32]
 80012d8:	f003 030f 	and.w	r3, r3, #15
 80012dc:	490b      	ldr	r1, [pc, #44]	@ (800130c <HAL_Init+0x48>)
 80012de:	5ccb      	ldrb	r3, [r1, r3]
 80012e0:	fa22 f303 	lsr.w	r3, r2, r3
 80012e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001310 <HAL_Init+0x4c>)
 80012e6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80012e8:	2004      	movs	r0, #4
 80012ea:	f000 f9cf 	bl	800168c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ee:	200f      	movs	r0, #15
 80012f0:	f000 f810 	bl	8001314 <HAL_InitTick>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e002      	b.n	8001304 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012fe:	f7ff fe3f 	bl	8000f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001302:	2300      	movs	r3, #0
}
 8001304:	4618      	mov	r0, r3
 8001306:	bd80      	pop	{r7, pc}
 8001308:	44020c00 	.word	0x44020c00
 800130c:	08003a38 	.word	0x08003a38
 8001310:	2000000c 	.word	0x2000000c

08001314 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001320:	4b33      	ldr	r3, [pc, #204]	@ (80013f0 <HAL_InitTick+0xdc>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d101      	bne.n	800132c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e05c      	b.n	80013e6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800132c:	4b31      	ldr	r3, [pc, #196]	@ (80013f4 <HAL_InitTick+0xe0>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0304 	and.w	r3, r3, #4
 8001334:	2b04      	cmp	r3, #4
 8001336:	d10c      	bne.n	8001352 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001338:	4b2f      	ldr	r3, [pc, #188]	@ (80013f8 <HAL_InitTick+0xe4>)
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	4b2c      	ldr	r3, [pc, #176]	@ (80013f0 <HAL_InitTick+0xdc>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	4619      	mov	r1, r3
 8001342:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001346:	fbb3 f3f1 	udiv	r3, r3, r1
 800134a:	fbb2 f3f3 	udiv	r3, r2, r3
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	e037      	b.n	80013c2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001352:	f000 f9f3 	bl	800173c <HAL_SYSTICK_GetCLKSourceConfig>
 8001356:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	2b02      	cmp	r3, #2
 800135c:	d023      	beq.n	80013a6 <HAL_InitTick+0x92>
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d82d      	bhi.n	80013c0 <HAL_InitTick+0xac>
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d003      	beq.n	8001372 <HAL_InitTick+0x5e>
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d00d      	beq.n	800138c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001370:	e026      	b.n	80013c0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001372:	4b21      	ldr	r3, [pc, #132]	@ (80013f8 <HAL_InitTick+0xe4>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <HAL_InitTick+0xdc>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	4619      	mov	r1, r3
 800137c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001380:	fbb3 f3f1 	udiv	r3, r3, r1
 8001384:	fbb2 f3f3 	udiv	r3, r2, r3
 8001388:	60fb      	str	r3, [r7, #12]
        break;
 800138a:	e01a      	b.n	80013c2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800138c:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <HAL_InitTick+0xdc>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001396:	fbb3 f3f2 	udiv	r3, r3, r2
 800139a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800139e:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a2:	60fb      	str	r3, [r7, #12]
        break;
 80013a4:	e00d      	b.n	80013c2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80013a6:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <HAL_InitTick+0xdc>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	461a      	mov	r2, r3
 80013ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80013b4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013bc:	60fb      	str	r3, [r7, #12]
        break;
 80013be:	e000      	b.n	80013c2 <HAL_InitTick+0xae>
        break;
 80013c0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80013c2:	68f8      	ldr	r0, [r7, #12]
 80013c4:	f000 f940 	bl	8001648 <HAL_SYSTICK_Config>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e009      	b.n	80013e6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013d2:	2200      	movs	r2, #0
 80013d4:	6879      	ldr	r1, [r7, #4]
 80013d6:	f04f 30ff 	mov.w	r0, #4294967295
 80013da:	f000 f90d 	bl	80015f8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80013de:	4a07      	ldr	r2, [pc, #28]	@ (80013fc <HAL_InitTick+0xe8>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000014 	.word	0x20000014
 80013f4:	e000e010 	.word	0xe000e010
 80013f8:	2000000c 	.word	0x2000000c
 80013fc:	20000010 	.word	0x20000010

08001400 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_IncTick+0x20>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	461a      	mov	r2, r3
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_IncTick+0x24>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4413      	add	r3, r2
 8001410:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <HAL_IncTick+0x24>)
 8001412:	6013      	str	r3, [r2, #0]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000014 	.word	0x20000014
 8001424:	20000100 	.word	0x20000100

08001428 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return uwTick;
 800142c:	4b03      	ldr	r3, [pc, #12]	@ (800143c <HAL_GetTick+0x14>)
 800142e:	681b      	ldr	r3, [r3, #0]
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000100 	.word	0x20000100

08001440 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001448:	f7ff ffee 	bl	8001428 <HAL_GetTick>
 800144c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001458:	d005      	beq.n	8001466 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800145a:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <HAL_Delay+0x44>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	4413      	add	r3, r2
 8001464:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001466:	bf00      	nop
 8001468:	f7ff ffde 	bl	8001428 <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	68fa      	ldr	r2, [r7, #12]
 8001474:	429a      	cmp	r2, r3
 8001476:	d8f7      	bhi.n	8001468 <HAL_Delay+0x28>
  {
  }
}
 8001478:	bf00      	nop
 800147a:	bf00      	nop
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000014 	.word	0x20000014

08001488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001498:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <__NVIC_SetPriorityGrouping+0x44>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014a4:	4013      	ands	r3, r2
 80014a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ba:	4a04      	ldr	r2, [pc, #16]	@ (80014cc <__NVIC_SetPriorityGrouping+0x44>)
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	60d3      	str	r3, [r2, #12]
}
 80014c0:	bf00      	nop
 80014c2:	3714      	adds	r7, #20
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d4:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <__NVIC_GetPriorityGrouping+0x18>)
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	0a1b      	lsrs	r3, r3, #8
 80014da:	f003 0307 	and.w	r3, r3, #7
}
 80014de:	4618      	mov	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80014f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	db0b      	blt.n	8001516 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014fe:	88fb      	ldrh	r3, [r7, #6]
 8001500:	f003 021f 	and.w	r2, r3, #31
 8001504:	4907      	ldr	r1, [pc, #28]	@ (8001524 <__NVIC_EnableIRQ+0x38>)
 8001506:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800150a:	095b      	lsrs	r3, r3, #5
 800150c:	2001      	movs	r0, #1
 800150e:	fa00 f202 	lsl.w	r2, r0, r2
 8001512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	e000e100 	.word	0xe000e100

08001528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	4603      	mov	r3, r0
 8001530:	6039      	str	r1, [r7, #0]
 8001532:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001534:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001538:	2b00      	cmp	r3, #0
 800153a:	db0a      	blt.n	8001552 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	b2da      	uxtb	r2, r3
 8001540:	490c      	ldr	r1, [pc, #48]	@ (8001574 <__NVIC_SetPriority+0x4c>)
 8001542:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001546:	0112      	lsls	r2, r2, #4
 8001548:	b2d2      	uxtb	r2, r2
 800154a:	440b      	add	r3, r1
 800154c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001550:	e00a      	b.n	8001568 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	b2da      	uxtb	r2, r3
 8001556:	4908      	ldr	r1, [pc, #32]	@ (8001578 <__NVIC_SetPriority+0x50>)
 8001558:	88fb      	ldrh	r3, [r7, #6]
 800155a:	f003 030f 	and.w	r3, r3, #15
 800155e:	3b04      	subs	r3, #4
 8001560:	0112      	lsls	r2, r2, #4
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	440b      	add	r3, r1
 8001566:	761a      	strb	r2, [r3, #24]
}
 8001568:	bf00      	nop
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000e100 	.word	0xe000e100
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800157c:	b480      	push	{r7}
 800157e:	b089      	sub	sp, #36	@ 0x24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	f1c3 0307 	rsb	r3, r3, #7
 8001596:	2b04      	cmp	r3, #4
 8001598:	bf28      	it	cs
 800159a:	2304      	movcs	r3, #4
 800159c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	3304      	adds	r3, #4
 80015a2:	2b06      	cmp	r3, #6
 80015a4:	d902      	bls.n	80015ac <NVIC_EncodePriority+0x30>
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	3b03      	subs	r3, #3
 80015aa:	e000      	b.n	80015ae <NVIC_EncodePriority+0x32>
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b0:	f04f 32ff 	mov.w	r2, #4294967295
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43da      	mvns	r2, r3
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	401a      	ands	r2, r3
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015c4:	f04f 31ff 	mov.w	r1, #4294967295
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	fa01 f303 	lsl.w	r3, r1, r3
 80015ce:	43d9      	mvns	r1, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d4:	4313      	orrs	r3, r2
         );
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3724      	adds	r7, #36	@ 0x24
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff ff4c 	bl	8001488 <__NVIC_SetPriorityGrouping>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
 8001604:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001606:	f7ff ff63 	bl	80014d0 <__NVIC_GetPriorityGrouping>
 800160a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	68b9      	ldr	r1, [r7, #8]
 8001610:	6978      	ldr	r0, [r7, #20]
 8001612:	f7ff ffb3 	bl	800157c <NVIC_EncodePriority>
 8001616:	4602      	mov	r2, r0
 8001618:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800161c:	4611      	mov	r1, r2
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff ff82 	bl	8001528 <__NVIC_SetPriority>
}
 8001624:	bf00      	nop
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001636:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff ff56 	bl	80014ec <__NVIC_EnableIRQ>
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	3b01      	subs	r3, #1
 8001654:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001658:	d301      	bcc.n	800165e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800165a:	2301      	movs	r3, #1
 800165c:	e00d      	b.n	800167a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800165e:	4a0a      	ldr	r2, [pc, #40]	@ (8001688 <HAL_SYSTICK_Config+0x40>)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001666:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <HAL_SYSTICK_Config+0x40>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <HAL_SYSTICK_Config+0x40>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a05      	ldr	r2, [pc, #20]	@ (8001688 <HAL_SYSTICK_Config+0x40>)
 8001672:	f043 0303 	orr.w	r3, r3, #3
 8001676:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	e000e010 	.word	0xe000e010

0800168c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2b04      	cmp	r3, #4
 8001698:	d844      	bhi.n	8001724 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800169a:	a201      	add	r2, pc, #4	@ (adr r2, 80016a0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800169c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a0:	080016c3 	.word	0x080016c3
 80016a4:	080016e1 	.word	0x080016e1
 80016a8:	08001703 	.word	0x08001703
 80016ac:	08001725 	.word	0x08001725
 80016b0:	080016b5 	.word	0x080016b5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80016b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001734 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001734 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016ba:	f043 0304 	orr.w	r3, r3, #4
 80016be:	6013      	str	r3, [r2, #0]
      break;
 80016c0:	e031      	b.n	8001726 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80016c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001734 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a1b      	ldr	r2, [pc, #108]	@ (8001734 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016c8:	f023 0304 	bic.w	r3, r3, #4
 80016cc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 80016ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001738 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80016d4:	4a18      	ldr	r2, [pc, #96]	@ (8001738 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016d6:	f023 030c 	bic.w	r3, r3, #12
 80016da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80016de:	e022      	b.n	8001726 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80016e0:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a13      	ldr	r2, [pc, #76]	@ (8001734 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80016e6:	f023 0304 	bic.w	r3, r3, #4
 80016ea:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 80016ec:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80016f2:	f023 030c 	bic.w	r3, r3, #12
 80016f6:	4a10      	ldr	r2, [pc, #64]	@ (8001738 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001700:	e011      	b.n	8001726 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001702:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a0b      	ldr	r2, [pc, #44]	@ (8001734 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001708:	f023 0304 	bic.w	r3, r3, #4
 800170c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800170e:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001710:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001714:	f023 030c 	bic.w	r3, r3, #12
 8001718:	4a07      	ldr	r2, [pc, #28]	@ (8001738 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800171a:	f043 0308 	orr.w	r3, r3, #8
 800171e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001722:	e000      	b.n	8001726 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001724:	bf00      	nop
  }
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000e010 	.word	0xe000e010
 8001738:	44020c00 	.word	0x44020c00

0800173c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001742:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0304 	and.w	r3, r3, #4
 800174a:	2b00      	cmp	r3, #0
 800174c:	d002      	beq.n	8001754 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800174e:	2304      	movs	r3, #4
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	e01e      	b.n	8001792 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001754:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8001756:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800175a:	f003 030c 	and.w	r3, r3, #12
 800175e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	2b08      	cmp	r3, #8
 8001764:	d00f      	beq.n	8001786 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	2b08      	cmp	r3, #8
 800176a:	d80f      	bhi.n	800178c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d003      	beq.n	800177a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	2b04      	cmp	r3, #4
 8001776:	d003      	beq.n	8001780 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001778:	e008      	b.n	800178c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800177a:	2300      	movs	r3, #0
 800177c:	607b      	str	r3, [r7, #4]
        break;
 800177e:	e008      	b.n	8001792 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001780:	2301      	movs	r3, #1
 8001782:	607b      	str	r3, [r7, #4]
        break;
 8001784:	e005      	b.n	8001792 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001786:	2302      	movs	r3, #2
 8001788:	607b      	str	r3, [r7, #4]
        break;
 800178a:	e002      	b.n	8001792 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800178c:	2300      	movs	r3, #0
 800178e:	607b      	str	r3, [r7, #4]
        break;
 8001790:	bf00      	nop
    }
  }
  return systick_source;
 8001792:	687b      	ldr	r3, [r7, #4]
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	e000e010 	.word	0xe000e010
 80017a4:	44020c00 	.word	0x44020c00

080017a8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b087      	sub	sp, #28
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80017b6:	e142      	b.n	8001a3e <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	2101      	movs	r1, #1
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	fa01 f303 	lsl.w	r3, r1, r3
 80017c4:	4013      	ands	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 8134 	beq.w	8001a38 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d003      	beq.n	80017e0 <HAL_GPIO_Init+0x38>
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	2b12      	cmp	r3, #18
 80017de:	d125      	bne.n	800182c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	08da      	lsrs	r2, r3, #3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3208      	adds	r2, #8
 80017e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ec:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	f003 0307 	and.w	r3, r3, #7
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	220f      	movs	r2, #15
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	43db      	mvns	r3, r3
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	4013      	ands	r3, r2
 8001802:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	691b      	ldr	r3, [r3, #16]
 8001808:	f003 020f 	and.w	r2, r3, #15
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	4313      	orrs	r3, r2
 800181c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	08da      	lsrs	r2, r3, #3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	3208      	adds	r2, #8
 8001826:	6979      	ldr	r1, [r7, #20]
 8001828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	2203      	movs	r2, #3
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	4013      	ands	r3, r2
 8001842:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f003 0203 	and.w	r2, r3, #3
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	4313      	orrs	r3, r2
 8001858:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d00b      	beq.n	8001880 <HAL_GPIO_Init+0xd8>
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b02      	cmp	r3, #2
 800186e:	d007      	beq.n	8001880 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001874:	2b11      	cmp	r3, #17
 8001876:	d003      	beq.n	8001880 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b12      	cmp	r3, #18
 800187e:	d130      	bne.n	80018e2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	2203      	movs	r2, #3
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	697a      	ldr	r2, [r7, #20]
 8001894:	4013      	ands	r3, r2
 8001896:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	68da      	ldr	r2, [r3, #12]
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	697a      	ldr	r2, [r7, #20]
 80018ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018b6:	2201      	movs	r2, #1
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	fa02 f303 	lsl.w	r3, r2, r3
 80018be:	43db      	mvns	r3, r3
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	4013      	ands	r3, r2
 80018c4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	091b      	lsrs	r3, r3, #4
 80018cc:	f003 0201 	and.w	r2, r3, #1
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	fa02 f303 	lsl.w	r3, r2, r3
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	4313      	orrs	r3, r2
 80018da:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	2b03      	cmp	r3, #3
 80018ec:	d109      	bne.n	8001902 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80018f6:	2b03      	cmp	r3, #3
 80018f8:	d11b      	bne.n	8001932 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d017      	beq.n	8001932 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	2203      	movs	r2, #3
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43db      	mvns	r3, r3
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	4013      	ands	r3, r2
 8001918:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	689a      	ldr	r2, [r3, #8]
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	4313      	orrs	r3, r2
 800192a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	697a      	ldr	r2, [r7, #20]
 8001930:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d07c      	beq.n	8001a38 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800193e:	4a47      	ldr	r2, [pc, #284]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	089b      	lsrs	r3, r3, #2
 8001944:	3318      	adds	r3, #24
 8001946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	f003 0303 	and.w	r3, r3, #3
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	220f      	movs	r2, #15
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43db      	mvns	r3, r3
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	4013      	ands	r3, r2
 8001960:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	0a9a      	lsrs	r2, r3, #10
 8001966:	4b3e      	ldr	r3, [pc, #248]	@ (8001a60 <HAL_GPIO_Init+0x2b8>)
 8001968:	4013      	ands	r3, r2
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	f002 0203 	and.w	r2, r2, #3
 8001970:	00d2      	lsls	r2, r2, #3
 8001972:	4093      	lsls	r3, r2
 8001974:	697a      	ldr	r2, [r7, #20]
 8001976:	4313      	orrs	r3, r2
 8001978:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800197a:	4938      	ldr	r1, [pc, #224]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	089b      	lsrs	r3, r3, #2
 8001980:	3318      	adds	r3, #24
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001988:	4b34      	ldr	r3, [pc, #208]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	43db      	mvns	r3, r3
 8001992:	697a      	ldr	r2, [r7, #20]
 8001994:	4013      	ands	r3, r2
 8001996:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d003      	beq.n	80019ac <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80019ac:	4a2b      	ldr	r2, [pc, #172]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80019b2:	4b2a      	ldr	r3, [pc, #168]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	43db      	mvns	r3, r3
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	4013      	ands	r3, r2
 80019c0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80019d6:	4a21      	ldr	r2, [pc, #132]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80019dc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 80019de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80019e2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	43db      	mvns	r3, r3
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	4013      	ands	r3, r2
 80019ec:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d003      	beq.n	8001a02 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 80019fa:	697a      	ldr	r2, [r7, #20]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001a02:	4a16      	ldr	r2, [pc, #88]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001a0a:	4b14      	ldr	r3, [pc, #80]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 8001a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a10:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	697a      	ldr	r2, [r7, #20]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8001a28:	697a      	ldr	r2, [r7, #20]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001a30:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <HAL_GPIO_Init+0x2b4>)
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	fa22 f303 	lsr.w	r3, r2, r3
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	f47f aeb5 	bne.w	80017b8 <HAL_GPIO_Init+0x10>
  }
}
 8001a4e:	bf00      	nop
 8001a50:	bf00      	nop
 8001a52:	371c      	adds	r7, #28
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	44022000 	.word	0x44022000
 8001a60:	002f7f7f 	.word	0x002f7f7f

08001a64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	887b      	ldrh	r3, [r7, #2]
 8001a76:	4013      	ands	r3, r2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d002      	beq.n	8001a82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	73fb      	strb	r3, [r7, #15]
 8001a80:	e001      	b.n	8001a86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a82:	2300      	movs	r3, #0
 8001a84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	807b      	strh	r3, [r7, #2]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aa4:	787b      	ldrb	r3, [r7, #1]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001aaa:	887a      	ldrh	r2, [r7, #2]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ab0:	e002      	b.n	8001ab8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ab2:	887a      	ldrh	r2, [r7, #2]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001ace:	4b0f      	ldr	r3, [pc, #60]	@ (8001b0c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001ad0:	68da      	ldr	r2, [r3, #12]
 8001ad2:	88fb      	ldrh	r3, [r7, #6]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d006      	beq.n	8001ae8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001ada:	4a0c      	ldr	r2, [pc, #48]	@ (8001b0c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001adc:	88fb      	ldrh	r3, [r7, #6]
 8001ade:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001ae0:	88fb      	ldrh	r3, [r7, #6]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe ff3e 	bl	8000964 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8001ae8:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001aea:	691a      	ldr	r2, [r3, #16]
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	4013      	ands	r3, r2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d006      	beq.n	8001b02 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001af4:	4a05      	ldr	r2, [pc, #20]	@ (8001b0c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8001af6:	88fb      	ldrh	r3, [r7, #6]
 8001af8:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001afa:	88fb      	ldrh	r3, [r7, #6]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f000 f807 	bl	8001b10 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	44022000 	.word	0x44022000

08001b10 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b088      	sub	sp, #32
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d102      	bne.n	8001b3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	f000 bc28 	b.w	800238c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b3c:	4b94      	ldr	r3, [pc, #592]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001b3e:	69db      	ldr	r3, [r3, #28]
 8001b40:	f003 0318 	and.w	r3, r3, #24
 8001b44:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001b46:	4b92      	ldr	r3, [pc, #584]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0310 	and.w	r3, r3, #16
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d05b      	beq.n	8001c14 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	2b08      	cmp	r3, #8
 8001b60:	d005      	beq.n	8001b6e <HAL_RCC_OscConfig+0x46>
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	2b18      	cmp	r3, #24
 8001b66:	d114      	bne.n	8001b92 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d111      	bne.n	8001b92 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d102      	bne.n	8001b7c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	f000 bc08 	b.w	800238c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001b7c:	4b84      	ldr	r3, [pc, #528]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	041b      	lsls	r3, r3, #16
 8001b8a:	4981      	ldr	r1, [pc, #516]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001b90:	e040      	b.n	8001c14 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d023      	beq.n	8001be2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001b9a:	4b7d      	ldr	r3, [pc, #500]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a7c      	ldr	r2, [pc, #496]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba6:	f7ff fc3f 	bl	8001428 <HAL_GetTick>
 8001baa:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001bae:	f7ff fc3b 	bl	8001428 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e3e5      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001bc0:	4b73      	ldr	r3, [pc, #460]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001bcc:	4b70      	ldr	r3, [pc, #448]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a1b      	ldr	r3, [r3, #32]
 8001bd8:	041b      	lsls	r3, r3, #16
 8001bda:	496d      	ldr	r1, [pc, #436]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	618b      	str	r3, [r1, #24]
 8001be0:	e018      	b.n	8001c14 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001be2:	4b6b      	ldr	r3, [pc, #428]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a6a      	ldr	r2, [pc, #424]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001be8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bee:	f7ff fc1b 	bl	8001428 <HAL_GetTick>
 8001bf2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001bf6:	f7ff fc17 	bl	8001428 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e3c1      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001c08:	4b61      	ldr	r3, [pc, #388]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1f0      	bne.n	8001bf6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 80a0 	beq.w	8001d62 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	2b10      	cmp	r3, #16
 8001c26:	d005      	beq.n	8001c34 <HAL_RCC_OscConfig+0x10c>
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	2b18      	cmp	r3, #24
 8001c2c:	d109      	bne.n	8001c42 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	2b03      	cmp	r3, #3
 8001c32:	d106      	bne.n	8001c42 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f040 8092 	bne.w	8001d62 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e3a4      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c4a:	d106      	bne.n	8001c5a <HAL_RCC_OscConfig+0x132>
 8001c4c:	4b50      	ldr	r3, [pc, #320]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a4f      	ldr	r2, [pc, #316]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c56:	6013      	str	r3, [r2, #0]
 8001c58:	e058      	b.n	8001d0c <HAL_RCC_OscConfig+0x1e4>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d112      	bne.n	8001c88 <HAL_RCC_OscConfig+0x160>
 8001c62:	4b4b      	ldr	r3, [pc, #300]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a4a      	ldr	r2, [pc, #296]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c6c:	6013      	str	r3, [r2, #0]
 8001c6e:	4b48      	ldr	r3, [pc, #288]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a47      	ldr	r2, [pc, #284]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001c78:	6013      	str	r3, [r2, #0]
 8001c7a:	4b45      	ldr	r3, [pc, #276]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a44      	ldr	r2, [pc, #272]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	e041      	b.n	8001d0c <HAL_RCC_OscConfig+0x1e4>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c90:	d112      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x190>
 8001c92:	4b3f      	ldr	r3, [pc, #252]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a3e      	ldr	r2, [pc, #248]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a3b      	ldr	r2, [pc, #236]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001ca4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ca8:	6013      	str	r3, [r2, #0]
 8001caa:	4b39      	ldr	r3, [pc, #228]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a38      	ldr	r2, [pc, #224]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cb4:	6013      	str	r3, [r2, #0]
 8001cb6:	e029      	b.n	8001d0c <HAL_RCC_OscConfig+0x1e4>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001cc0:	d112      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x1c0>
 8001cc2:	4b33      	ldr	r3, [pc, #204]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a32      	ldr	r2, [pc, #200]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ccc:	6013      	str	r3, [r2, #0]
 8001cce:	4b30      	ldr	r3, [pc, #192]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a2f      	ldr	r2, [pc, #188]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cd4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cd8:	6013      	str	r3, [r2, #0]
 8001cda:	4b2d      	ldr	r3, [pc, #180]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a2c      	ldr	r2, [pc, #176]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	e011      	b.n	8001d0c <HAL_RCC_OscConfig+0x1e4>
 8001ce8:	4b29      	ldr	r3, [pc, #164]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a28      	ldr	r2, [pc, #160]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cf2:	6013      	str	r3, [r2, #0]
 8001cf4:	4b26      	ldr	r3, [pc, #152]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a25      	ldr	r2, [pc, #148]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001cfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cfe:	6013      	str	r3, [r2, #0]
 8001d00:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a22      	ldr	r2, [pc, #136]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001d06:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001d0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d013      	beq.n	8001d3c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d14:	f7ff fb88 	bl	8001428 <HAL_GetTick>
 8001d18:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d1c:	f7ff fb84 	bl	8001428 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b64      	cmp	r3, #100	@ 0x64
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e32e      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d2e:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCC_OscConfig+0x1f4>
 8001d3a:	e012      	b.n	8001d62 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3c:	f7ff fb74 	bl	8001428 <HAL_GetTick>
 8001d40:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d44:	f7ff fb70 	bl	8001428 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b64      	cmp	r3, #100	@ 0x64
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e31a      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d56:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <HAL_RCC_OscConfig+0x268>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f0      	bne.n	8001d44 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f000 809a 	beq.w	8001ea4 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d005      	beq.n	8001d82 <HAL_RCC_OscConfig+0x25a>
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	2b18      	cmp	r3, #24
 8001d7a:	d149      	bne.n	8001e10 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d146      	bne.n	8001e10 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d104      	bne.n	8001d94 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e2fe      	b.n	800238c <HAL_RCC_OscConfig+0x864>
 8001d8e:	bf00      	nop
 8001d90:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d11c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001d9a:	4b9a      	ldr	r3, [pc, #616]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0218 	and.w	r2, r3, #24
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d014      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001daa:	4b96      	ldr	r3, [pc, #600]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f023 0218 	bic.w	r2, r3, #24
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	4993      	ldr	r1, [pc, #588]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001dbc:	f000 fdd0 	bl	8002960 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001dc0:	4b91      	ldr	r3, [pc, #580]	@ (8002008 <HAL_RCC_OscConfig+0x4e0>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff faa5 	bl	8001314 <HAL_InitTick>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e2db      	b.n	800238c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd4:	f7ff fb28 	bl	8001428 <HAL_GetTick>
 8001dd8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001ddc:	f7ff fb24 	bl	8001428 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e2ce      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dee:	4b85      	ldr	r3, [pc, #532]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d0f0      	beq.n	8001ddc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001dfa:	4b82      	ldr	r3, [pc, #520]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	041b      	lsls	r3, r3, #16
 8001e08:	497e      	ldr	r1, [pc, #504]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001e0e:	e049      	b.n	8001ea4 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d02c      	beq.n	8001e72 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001e18:	4b7a      	ldr	r3, [pc, #488]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f023 0218 	bic.w	r2, r3, #24
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	4977      	ldr	r1, [pc, #476]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e26:	4313      	orrs	r3, r2
 8001e28:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001e2a:	4b76      	ldr	r3, [pc, #472]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a75      	ldr	r2, [pc, #468]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e36:	f7ff faf7 	bl	8001428 <HAL_GetTick>
 8001e3a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e3c:	e008      	b.n	8001e50 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e3e:	f7ff faf3 	bl	8001428 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d901      	bls.n	8001e50 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e29d      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e50:	4b6c      	ldr	r3, [pc, #432]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0302 	and.w	r3, r3, #2
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d0f0      	beq.n	8001e3e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001e5c:	4b69      	ldr	r3, [pc, #420]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	695b      	ldr	r3, [r3, #20]
 8001e68:	041b      	lsls	r3, r3, #16
 8001e6a:	4966      	ldr	r1, [pc, #408]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	610b      	str	r3, [r1, #16]
 8001e70:	e018      	b.n	8001ea4 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e72:	4b64      	ldr	r3, [pc, #400]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a63      	ldr	r2, [pc, #396]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e78:	f023 0301 	bic.w	r3, r3, #1
 8001e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7e:	f7ff fad3 	bl	8001428 <HAL_GetTick>
 8001e82:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e86:	f7ff facf 	bl	8001428 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e279      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e98:	4b5a      	ldr	r3, [pc, #360]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1f0      	bne.n	8001e86 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0308 	and.w	r3, r3, #8
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d03c      	beq.n	8001f2a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d01c      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eb8:	4b52      	ldr	r3, [pc, #328]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001eba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ebe:	4a51      	ldr	r2, [pc, #324]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001ec0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ec4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec8:	f7ff faae 	bl	8001428 <HAL_GetTick>
 8001ecc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001ed0:	f7ff faaa 	bl	8001428 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e254      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001ee2:	4b48      	ldr	r3, [pc, #288]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001ee4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ee8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0ef      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x3a8>
 8001ef0:	e01b      	b.n	8001f2a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ef2:	4b44      	ldr	r3, [pc, #272]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001ef4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ef8:	4a42      	ldr	r2, [pc, #264]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001efa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001efe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f02:	f7ff fa91 	bl	8001428 <HAL_GetTick>
 8001f06:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f08:	e008      	b.n	8001f1c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001f0a:	f7ff fa8d 	bl	8001428 <HAL_GetTick>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e237      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f1c:	4b39      	ldr	r3, [pc, #228]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001f1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1ef      	bne.n	8001f0a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0304 	and.w	r3, r3, #4
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 80d2 	beq.w	80020dc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001f38:	4b34      	ldr	r3, [pc, #208]	@ (800200c <HAL_RCC_OscConfig+0x4e4>)
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f3c:	f003 0301 	and.w	r3, r3, #1
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d118      	bne.n	8001f76 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001f44:	4b31      	ldr	r3, [pc, #196]	@ (800200c <HAL_RCC_OscConfig+0x4e4>)
 8001f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f48:	4a30      	ldr	r2, [pc, #192]	@ (800200c <HAL_RCC_OscConfig+0x4e4>)
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f50:	f7ff fa6a 	bl	8001428 <HAL_GetTick>
 8001f54:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f58:	f7ff fa66 	bl	8001428 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e210      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001f6a:	4b28      	ldr	r3, [pc, #160]	@ (800200c <HAL_RCC_OscConfig+0x4e4>)
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0f0      	beq.n	8001f58 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d108      	bne.n	8001f90 <HAL_RCC_OscConfig+0x468>
 8001f7e:	4b21      	ldr	r3, [pc, #132]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001f80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f84:	4a1f      	ldr	r2, [pc, #124]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001f86:	f043 0301 	orr.w	r3, r3, #1
 8001f8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f8e:	e074      	b.n	800207a <HAL_RCC_OscConfig+0x552>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d118      	bne.n	8001fca <HAL_RCC_OscConfig+0x4a2>
 8001f98:	4b1a      	ldr	r3, [pc, #104]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001f9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f9e:	4a19      	ldr	r2, [pc, #100]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001fa0:	f023 0301 	bic.w	r3, r3, #1
 8001fa4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001fa8:	4b16      	ldr	r3, [pc, #88]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001faa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fae:	4a15      	ldr	r2, [pc, #84]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001fb4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001fb8:	4b12      	ldr	r3, [pc, #72]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001fba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fbe:	4a11      	ldr	r2, [pc, #68]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001fc0:	f023 0304 	bic.w	r3, r3, #4
 8001fc4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001fc8:	e057      	b.n	800207a <HAL_RCC_OscConfig+0x552>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	2b05      	cmp	r3, #5
 8001fd0:	d11e      	bne.n	8002010 <HAL_RCC_OscConfig+0x4e8>
 8001fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001fd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fd8:	4a0a      	ldr	r2, [pc, #40]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001fda:	f043 0304 	orr.w	r3, r3, #4
 8001fde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001fe2:	4b08      	ldr	r3, [pc, #32]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fe8:	4a06      	ldr	r2, [pc, #24]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001fea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001fee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ff2:	4b04      	ldr	r3, [pc, #16]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001ff4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ff8:	4a02      	ldr	r2, [pc, #8]	@ (8002004 <HAL_RCC_OscConfig+0x4dc>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002002:	e03a      	b.n	800207a <HAL_RCC_OscConfig+0x552>
 8002004:	44020c00 	.word	0x44020c00
 8002008:	20000010 	.word	0x20000010
 800200c:	44020800 	.word	0x44020800
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	2b85      	cmp	r3, #133	@ 0x85
 8002016:	d118      	bne.n	800204a <HAL_RCC_OscConfig+0x522>
 8002018:	4ba2      	ldr	r3, [pc, #648]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800201a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800201e:	4aa1      	ldr	r2, [pc, #644]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002020:	f043 0304 	orr.w	r3, r3, #4
 8002024:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002028:	4b9e      	ldr	r3, [pc, #632]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800202a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800202e:	4a9d      	ldr	r2, [pc, #628]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002034:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002038:	4b9a      	ldr	r3, [pc, #616]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800203a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800203e:	4a99      	ldr	r2, [pc, #612]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002048:	e017      	b.n	800207a <HAL_RCC_OscConfig+0x552>
 800204a:	4b96      	ldr	r3, [pc, #600]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800204c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002050:	4a94      	ldr	r2, [pc, #592]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002052:	f023 0301 	bic.w	r3, r3, #1
 8002056:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800205a:	4b92      	ldr	r3, [pc, #584]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800205c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002060:	4a90      	ldr	r2, [pc, #576]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002062:	f023 0304 	bic.w	r3, r3, #4
 8002066:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800206a:	4b8e      	ldr	r3, [pc, #568]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800206c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002070:	4a8c      	ldr	r2, [pc, #560]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002072:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002076:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d016      	beq.n	80020b0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002082:	f7ff f9d1 	bl	8001428 <HAL_GetTick>
 8002086:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002088:	e00a      	b.n	80020a0 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800208a:	f7ff f9cd 	bl	8001428 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002098:	4293      	cmp	r3, r2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e175      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020a0:	4b80      	ldr	r3, [pc, #512]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80020a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d0ed      	beq.n	800208a <HAL_RCC_OscConfig+0x562>
 80020ae:	e015      	b.n	80020dc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b0:	f7ff f9ba 	bl	8001428 <HAL_GetTick>
 80020b4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020b6:	e00a      	b.n	80020ce <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b8:	f7ff f9b6 	bl	8001428 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e15e      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020ce:	4b75      	ldr	r3, [pc, #468]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80020d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1ed      	bne.n	80020b8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0320 	and.w	r3, r3, #32
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d036      	beq.n	8002156 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d019      	beq.n	8002124 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020f0:	4b6c      	ldr	r3, [pc, #432]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a6b      	ldr	r2, [pc, #428]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80020f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fc:	f7ff f994 	bl	8001428 <HAL_GetTick>
 8002100:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002104:	f7ff f990 	bl	8001428 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b02      	cmp	r3, #2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e13a      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002116:	4b63      	ldr	r3, [pc, #396]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d0f0      	beq.n	8002104 <HAL_RCC_OscConfig+0x5dc>
 8002122:	e018      	b.n	8002156 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002124:	4b5f      	ldr	r3, [pc, #380]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a5e      	ldr	r2, [pc, #376]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800212a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800212e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002130:	f7ff f97a 	bl	8001428 <HAL_GetTick>
 8002134:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002138:	f7ff f976 	bl	8001428 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e120      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800214a:	4b56      	ldr	r3, [pc, #344]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800215a:	2b00      	cmp	r3, #0
 800215c:	f000 8115 	beq.w	800238a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	2b18      	cmp	r3, #24
 8002164:	f000 80af 	beq.w	80022c6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216c:	2b02      	cmp	r3, #2
 800216e:	f040 8086 	bne.w	800227e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002172:	4b4c      	ldr	r3, [pc, #304]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a4b      	ldr	r2, [pc, #300]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002178:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800217c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217e:	f7ff f953 	bl	8001428 <HAL_GetTick>
 8002182:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002186:	f7ff f94f 	bl	8001428 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e0f9      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002198:	4b42      	ldr	r3, [pc, #264]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1f0      	bne.n	8002186 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80021a4:	4b3f      	ldr	r3, [pc, #252]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80021a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80021ac:	f023 0303 	bic.w	r3, r3, #3
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80021b8:	0212      	lsls	r2, r2, #8
 80021ba:	430a      	orrs	r2, r1
 80021bc:	4939      	ldr	r1, [pc, #228]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	628b      	str	r3, [r1, #40]	@ 0x28
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021c6:	3b01      	subs	r3, #1
 80021c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021d0:	3b01      	subs	r3, #1
 80021d2:	025b      	lsls	r3, r3, #9
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021dc:	3b01      	subs	r3, #1
 80021de:	041b      	lsls	r3, r3, #16
 80021e0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80021e4:	431a      	orrs	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	3b01      	subs	r3, #1
 80021ec:	061b      	lsls	r3, r3, #24
 80021ee:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80021f2:	492c      	ldr	r1, [pc, #176]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80021f8:	4b2a      	ldr	r3, [pc, #168]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80021fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fc:	4a29      	ldr	r2, [pc, #164]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 80021fe:	f023 0310 	bic.w	r3, r3, #16
 8002202:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002208:	4a26      	ldr	r2, [pc, #152]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800220e:	4b25      	ldr	r3, [pc, #148]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002212:	4a24      	ldr	r2, [pc, #144]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002214:	f043 0310 	orr.w	r3, r3, #16
 8002218:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800221a:	4b22      	ldr	r3, [pc, #136]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800221c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800221e:	f023 020c 	bic.w	r2, r3, #12
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002226:	491f      	ldr	r1, [pc, #124]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002228:	4313      	orrs	r3, r2
 800222a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 800222c:	4b1d      	ldr	r3, [pc, #116]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800222e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002230:	f023 0220 	bic.w	r2, r3, #32
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002238:	491a      	ldr	r1, [pc, #104]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800223a:	4313      	orrs	r3, r2
 800223c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800223e:	4b19      	ldr	r3, [pc, #100]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002242:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002248:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800224a:	4b16      	ldr	r3, [pc, #88]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a15      	ldr	r2, [pc, #84]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002250:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002254:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002256:	f7ff f8e7 	bl	8001428 <HAL_GetTick>
 800225a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800225c:	e008      	b.n	8002270 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800225e:	f7ff f8e3 	bl	8001428 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e08d      	b.n	800238c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002270:	4b0c      	ldr	r3, [pc, #48]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0f0      	beq.n	800225e <HAL_RCC_OscConfig+0x736>
 800227c:	e085      	b.n	800238a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a08      	ldr	r2, [pc, #32]	@ (80022a4 <HAL_RCC_OscConfig+0x77c>)
 8002284:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002288:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800228a:	f7ff f8cd 	bl	8001428 <HAL_GetTick>
 800228e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002290:	e00a      	b.n	80022a8 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002292:	f7ff f8c9 	bl	8001428 <HAL_GetTick>
 8002296:	4602      	mov	r2, r0
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	2b02      	cmp	r3, #2
 800229e:	d903      	bls.n	80022a8 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80022a0:	2303      	movs	r3, #3
 80022a2:	e073      	b.n	800238c <HAL_RCC_OscConfig+0x864>
 80022a4:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80022a8:	4b3a      	ldr	r3, [pc, #232]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1ee      	bne.n	8002292 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80022b4:	4b37      	ldr	r3, [pc, #220]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 80022b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b8:	4a36      	ldr	r2, [pc, #216]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 80022ba:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80022be:	f023 0303 	bic.w	r3, r3, #3
 80022c2:	6293      	str	r3, [r2, #40]	@ 0x28
 80022c4:	e061      	b.n	800238a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80022c6:	4b33      	ldr	r3, [pc, #204]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 80022c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ca:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80022cc:	4b31      	ldr	r3, [pc, #196]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 80022ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022d0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d031      	beq.n	800233e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	f003 0203 	and.w	r2, r3, #3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d12a      	bne.n	800233e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	0a1b      	lsrs	r3, r3, #8
 80022ec:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d122      	bne.n	800233e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002302:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002304:	429a      	cmp	r2, r3
 8002306:	d11a      	bne.n	800233e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	0a5b      	lsrs	r3, r3, #9
 800230c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002314:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002316:	429a      	cmp	r2, r3
 8002318:	d111      	bne.n	800233e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	0c1b      	lsrs	r3, r3, #16
 800231e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002326:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002328:	429a      	cmp	r2, r3
 800232a:	d108      	bne.n	800233e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	0e1b      	lsrs	r3, r3, #24
 8002330:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800233a:	429a      	cmp	r2, r3
 800233c:	d001      	beq.n	8002342 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e024      	b.n	800238c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002342:	4b14      	ldr	r3, [pc, #80]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 8002344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002346:	08db      	lsrs	r3, r3, #3
 8002348:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002350:	429a      	cmp	r2, r3
 8002352:	d01a      	beq.n	800238a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002354:	4b0f      	ldr	r3, [pc, #60]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 8002356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002358:	4a0e      	ldr	r2, [pc, #56]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 800235a:	f023 0310 	bic.w	r3, r3, #16
 800235e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002360:	f7ff f862 	bl	8001428 <HAL_GetTick>
 8002364:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8002366:	bf00      	nop
 8002368:	f7ff f85e 	bl	8001428 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	4293      	cmp	r3, r2
 8002372:	d0f9      	beq.n	8002368 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002378:	4a06      	ldr	r2, [pc, #24]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800237e:	4b05      	ldr	r3, [pc, #20]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 8002380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002382:	4a04      	ldr	r2, [pc, #16]	@ (8002394 <HAL_RCC_OscConfig+0x86c>)
 8002384:	f043 0310 	orr.w	r3, r3, #16
 8002388:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3720      	adds	r7, #32
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	44020c00 	.word	0x44020c00

08002398 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d101      	bne.n	80023ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e19e      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023ac:	4b83      	ldr	r3, [pc, #524]	@ (80025bc <HAL_RCC_ClockConfig+0x224>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 030f 	and.w	r3, r3, #15
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d910      	bls.n	80023dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ba:	4b80      	ldr	r3, [pc, #512]	@ (80025bc <HAL_RCC_ClockConfig+0x224>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f023 020f 	bic.w	r2, r3, #15
 80023c2:	497e      	ldr	r1, [pc, #504]	@ (80025bc <HAL_RCC_ClockConfig+0x224>)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ca:	4b7c      	ldr	r3, [pc, #496]	@ (80025bc <HAL_RCC_ClockConfig+0x224>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 030f 	and.w	r3, r3, #15
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d001      	beq.n	80023dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e186      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0310 	and.w	r3, r3, #16
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d012      	beq.n	800240e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	695a      	ldr	r2, [r3, #20]
 80023ec:	4b74      	ldr	r3, [pc, #464]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	0a1b      	lsrs	r3, r3, #8
 80023f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d909      	bls.n	800240e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80023fa:	4b71      	ldr	r3, [pc, #452]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	021b      	lsls	r3, r3, #8
 8002408:	496d      	ldr	r1, [pc, #436]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 800240a:	4313      	orrs	r3, r2
 800240c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b00      	cmp	r3, #0
 8002418:	d012      	beq.n	8002440 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691a      	ldr	r2, [r3, #16]
 800241e:	4b68      	ldr	r3, [pc, #416]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	091b      	lsrs	r3, r3, #4
 8002424:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002428:	429a      	cmp	r2, r3
 800242a:	d909      	bls.n	8002440 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800242c:	4b64      	ldr	r3, [pc, #400]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	011b      	lsls	r3, r3, #4
 800243a:	4961      	ldr	r1, [pc, #388]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 800243c:	4313      	orrs	r3, r2
 800243e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0304 	and.w	r3, r3, #4
 8002448:	2b00      	cmp	r3, #0
 800244a:	d010      	beq.n	800246e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68da      	ldr	r2, [r3, #12]
 8002450:	4b5b      	ldr	r3, [pc, #364]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 8002452:	6a1b      	ldr	r3, [r3, #32]
 8002454:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002458:	429a      	cmp	r2, r3
 800245a:	d908      	bls.n	800246e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800245c:	4b58      	ldr	r3, [pc, #352]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4955      	ldr	r1, [pc, #340]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 800246a:	4313      	orrs	r3, r2
 800246c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d010      	beq.n	800249c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	4b50      	ldr	r3, [pc, #320]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	f003 030f 	and.w	r3, r3, #15
 8002486:	429a      	cmp	r2, r3
 8002488:	d908      	bls.n	800249c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800248a:	4b4d      	ldr	r3, [pc, #308]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	f023 020f 	bic.w	r2, r3, #15
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	494a      	ldr	r1, [pc, #296]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 8002498:	4313      	orrs	r3, r2
 800249a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 8093 	beq.w	80025d0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b03      	cmp	r3, #3
 80024b0:	d107      	bne.n	80024c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80024b2:	4b43      	ldr	r3, [pc, #268]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d121      	bne.n	8002502 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e113      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d107      	bne.n	80024da <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ca:	4b3d      	ldr	r3, [pc, #244]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d115      	bne.n	8002502 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e107      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d107      	bne.n	80024f2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80024e2:	4b37      	ldr	r3, [pc, #220]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d109      	bne.n	8002502 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e0fb      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024f2:	4b33      	ldr	r3, [pc, #204]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e0f3      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002502:	4b2f      	ldr	r3, [pc, #188]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	f023 0203 	bic.w	r2, r3, #3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	492c      	ldr	r1, [pc, #176]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 8002510:	4313      	orrs	r3, r2
 8002512:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002514:	f7fe ff88 	bl	8001428 <HAL_GetTick>
 8002518:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b03      	cmp	r3, #3
 8002520:	d112      	bne.n	8002548 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002522:	e00a      	b.n	800253a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002524:	f7fe ff80 	bl	8001428 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002532:	4293      	cmp	r3, r2
 8002534:	d901      	bls.n	800253a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e0d7      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800253a:	4b21      	ldr	r3, [pc, #132]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	f003 0318 	and.w	r3, r3, #24
 8002542:	2b18      	cmp	r3, #24
 8002544:	d1ee      	bne.n	8002524 <HAL_RCC_ClockConfig+0x18c>
 8002546:	e043      	b.n	80025d0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	2b02      	cmp	r3, #2
 800254e:	d112      	bne.n	8002576 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002550:	e00a      	b.n	8002568 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002552:	f7fe ff69 	bl	8001428 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002560:	4293      	cmp	r3, r2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e0c0      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002568:	4b15      	ldr	r3, [pc, #84]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f003 0318 	and.w	r3, r3, #24
 8002570:	2b10      	cmp	r3, #16
 8002572:	d1ee      	bne.n	8002552 <HAL_RCC_ClockConfig+0x1ba>
 8002574:	e02c      	b.n	80025d0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d122      	bne.n	80025c4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800257e:	e00a      	b.n	8002596 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002580:	f7fe ff52 	bl	8001428 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800258e:	4293      	cmp	r3, r2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e0a9      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002596:	4b0a      	ldr	r3, [pc, #40]	@ (80025c0 <HAL_RCC_ClockConfig+0x228>)
 8002598:	69db      	ldr	r3, [r3, #28]
 800259a:	f003 0318 	and.w	r3, r3, #24
 800259e:	2b08      	cmp	r3, #8
 80025a0:	d1ee      	bne.n	8002580 <HAL_RCC_ClockConfig+0x1e8>
 80025a2:	e015      	b.n	80025d0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025a4:	f7fe ff40 	bl	8001428 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d906      	bls.n	80025c4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e097      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
 80025ba:	bf00      	nop
 80025bc:	40022000 	.word	0x40022000
 80025c0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025c4:	4b4b      	ldr	r3, [pc, #300]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 80025c6:	69db      	ldr	r3, [r3, #28]
 80025c8:	f003 0318 	and.w	r3, r3, #24
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d1e9      	bne.n	80025a4 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d010      	beq.n	80025fe <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	4b44      	ldr	r3, [pc, #272]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	f003 030f 	and.w	r3, r3, #15
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d208      	bcs.n	80025fe <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80025ec:	4b41      	ldr	r3, [pc, #260]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	f023 020f 	bic.w	r2, r3, #15
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	493e      	ldr	r1, [pc, #248]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025fe:	4b3e      	ldr	r3, [pc, #248]	@ (80026f8 <HAL_RCC_ClockConfig+0x360>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 030f 	and.w	r3, r3, #15
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	429a      	cmp	r2, r3
 800260a:	d210      	bcs.n	800262e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260c:	4b3a      	ldr	r3, [pc, #232]	@ (80026f8 <HAL_RCC_ClockConfig+0x360>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f023 020f 	bic.w	r2, r3, #15
 8002614:	4938      	ldr	r1, [pc, #224]	@ (80026f8 <HAL_RCC_ClockConfig+0x360>)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800261c:	4b36      	ldr	r3, [pc, #216]	@ (80026f8 <HAL_RCC_ClockConfig+0x360>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 030f 	and.w	r3, r3, #15
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	d001      	beq.n	800262e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e05d      	b.n	80026ea <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0304 	and.w	r3, r3, #4
 8002636:	2b00      	cmp	r3, #0
 8002638:	d010      	beq.n	800265c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	4b2d      	ldr	r3, [pc, #180]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002646:	429a      	cmp	r2, r3
 8002648:	d208      	bcs.n	800265c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800264a:	4b2a      	ldr	r3, [pc, #168]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 800264c:	6a1b      	ldr	r3, [r3, #32]
 800264e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	4927      	ldr	r1, [pc, #156]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 8002658:	4313      	orrs	r3, r2
 800265a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	2b00      	cmp	r3, #0
 8002666:	d012      	beq.n	800268e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	691a      	ldr	r2, [r3, #16]
 800266c:	4b21      	ldr	r3, [pc, #132]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	091b      	lsrs	r3, r3, #4
 8002672:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002676:	429a      	cmp	r2, r3
 8002678:	d209      	bcs.n	800268e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800267a:	4b1e      	ldr	r3, [pc, #120]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	011b      	lsls	r3, r3, #4
 8002688:	491a      	ldr	r1, [pc, #104]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 800268a:	4313      	orrs	r3, r2
 800268c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0310 	and.w	r3, r3, #16
 8002696:	2b00      	cmp	r3, #0
 8002698:	d012      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	695a      	ldr	r2, [r3, #20]
 800269e:	4b15      	ldr	r3, [pc, #84]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	0a1b      	lsrs	r3, r3, #8
 80026a4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d209      	bcs.n	80026c0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80026ac:	4b11      	ldr	r3, [pc, #68]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	695b      	ldr	r3, [r3, #20]
 80026b8:	021b      	lsls	r3, r3, #8
 80026ba:	490e      	ldr	r1, [pc, #56]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80026c0:	f000 f822 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 80026c4:	4602      	mov	r2, r0
 80026c6:	4b0b      	ldr	r3, [pc, #44]	@ (80026f4 <HAL_RCC_ClockConfig+0x35c>)
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	490b      	ldr	r1, [pc, #44]	@ (80026fc <HAL_RCC_ClockConfig+0x364>)
 80026d0:	5ccb      	ldrb	r3, [r1, r3]
 80026d2:	fa22 f303 	lsr.w	r3, r2, r3
 80026d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002700 <HAL_RCC_ClockConfig+0x368>)
 80026d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80026da:	4b0a      	ldr	r3, [pc, #40]	@ (8002704 <HAL_RCC_ClockConfig+0x36c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fe18 	bl	8001314 <HAL_InitTick>
 80026e4:	4603      	mov	r3, r0
 80026e6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80026e8:	7afb      	ldrb	r3, [r7, #11]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	44020c00 	.word	0x44020c00
 80026f8:	40022000 	.word	0x40022000
 80026fc:	08003a38 	.word	0x08003a38
 8002700:	2000000c 	.word	0x2000000c
 8002704:	20000010 	.word	0x20000010

08002708 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b089      	sub	sp, #36	@ 0x24
 800270c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800270e:	4b8c      	ldr	r3, [pc, #560]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	f003 0318 	and.w	r3, r3, #24
 8002716:	2b08      	cmp	r3, #8
 8002718:	d102      	bne.n	8002720 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800271a:	4b8a      	ldr	r3, [pc, #552]	@ (8002944 <HAL_RCC_GetSysClockFreq+0x23c>)
 800271c:	61fb      	str	r3, [r7, #28]
 800271e:	e107      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002720:	4b87      	ldr	r3, [pc, #540]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 8002722:	69db      	ldr	r3, [r3, #28]
 8002724:	f003 0318 	and.w	r3, r3, #24
 8002728:	2b00      	cmp	r3, #0
 800272a:	d112      	bne.n	8002752 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800272c:	4b84      	ldr	r3, [pc, #528]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0320 	and.w	r3, r3, #32
 8002734:	2b00      	cmp	r3, #0
 8002736:	d009      	beq.n	800274c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002738:	4b81      	ldr	r3, [pc, #516]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	08db      	lsrs	r3, r3, #3
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	4a81      	ldr	r2, [pc, #516]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x240>)
 8002744:	fa22 f303 	lsr.w	r3, r2, r3
 8002748:	61fb      	str	r3, [r7, #28]
 800274a:	e0f1      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800274c:	4b7e      	ldr	r3, [pc, #504]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x240>)
 800274e:	61fb      	str	r3, [r7, #28]
 8002750:	e0ee      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002752:	4b7b      	ldr	r3, [pc, #492]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 8002754:	69db      	ldr	r3, [r3, #28]
 8002756:	f003 0318 	and.w	r3, r3, #24
 800275a:	2b10      	cmp	r3, #16
 800275c:	d102      	bne.n	8002764 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800275e:	4b7b      	ldr	r3, [pc, #492]	@ (800294c <HAL_RCC_GetSysClockFreq+0x244>)
 8002760:	61fb      	str	r3, [r7, #28]
 8002762:	e0e5      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002764:	4b76      	ldr	r3, [pc, #472]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 8002766:	69db      	ldr	r3, [r3, #28]
 8002768:	f003 0318 	and.w	r3, r3, #24
 800276c:	2b18      	cmp	r3, #24
 800276e:	f040 80dd 	bne.w	800292c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002772:	4b73      	ldr	r3, [pc, #460]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 8002774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002776:	f003 0303 	and.w	r3, r3, #3
 800277a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800277c:	4b70      	ldr	r3, [pc, #448]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 800277e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002780:	0a1b      	lsrs	r3, r3, #8
 8002782:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002786:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002788:	4b6d      	ldr	r3, [pc, #436]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 800278a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800278c:	091b      	lsrs	r3, r3, #4
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002794:	4b6a      	ldr	r3, [pc, #424]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 8002796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8002798:	08db      	lsrs	r3, r3, #3
 800279a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	fb02 f303 	mul.w	r3, r2, r3
 80027a4:	ee07 3a90 	vmov	s15, r3
 80027a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ac:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 80b7 	beq.w	8002926 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d003      	beq.n	80027c6 <HAL_RCC_GetSysClockFreq+0xbe>
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d056      	beq.n	8002872 <HAL_RCC_GetSysClockFreq+0x16a>
 80027c4:	e077      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80027c6:	4b5e      	ldr	r3, [pc, #376]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0320 	and.w	r3, r3, #32
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d02d      	beq.n	800282e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80027d2:	4b5b      	ldr	r3, [pc, #364]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	08db      	lsrs	r3, r3, #3
 80027d8:	f003 0303 	and.w	r3, r3, #3
 80027dc:	4a5a      	ldr	r2, [pc, #360]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x240>)
 80027de:	fa22 f303 	lsr.w	r3, r2, r3
 80027e2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	ee07 3a90 	vmov	s15, r3
 80027ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	ee07 3a90 	vmov	s15, r3
 80027f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027fc:	4b50      	ldr	r3, [pc, #320]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 80027fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002804:	ee07 3a90 	vmov	s15, r3
 8002808:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800280c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002810:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002950 <HAL_RCC_GetSysClockFreq+0x248>
 8002814:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002818:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800281c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002820:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002824:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002828:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800282c:	e065      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	ee07 3a90 	vmov	s15, r3
 8002834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002838:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002954 <HAL_RCC_GetSysClockFreq+0x24c>
 800283c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002840:	4b3f      	ldr	r3, [pc, #252]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 8002842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002848:	ee07 3a90 	vmov	s15, r3
 800284c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002850:	ed97 6a02 	vldr	s12, [r7, #8]
 8002854:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002950 <HAL_RCC_GetSysClockFreq+0x248>
 8002858:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800285c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002860:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002864:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800286c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002870:	e043      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	ee07 3a90 	vmov	s15, r3
 8002878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800287c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8002958 <HAL_RCC_GetSysClockFreq+0x250>
 8002880:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002884:	4b2e      	ldr	r3, [pc, #184]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 8002886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800288c:	ee07 3a90 	vmov	s15, r3
 8002890:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002894:	ed97 6a02 	vldr	s12, [r7, #8]
 8002898:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002950 <HAL_RCC_GetSysClockFreq+0x248>
 800289c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80028a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028b0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80028b4:	e021      	b.n	80028fa <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	ee07 3a90 	vmov	s15, r3
 80028bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028c0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800295c <HAL_RCC_GetSysClockFreq+0x254>
 80028c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 80028ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028d0:	ee07 3a90 	vmov	s15, r3
 80028d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80028d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80028dc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002950 <HAL_RCC_GetSysClockFreq+0x248>
 80028e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80028e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028f4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80028f8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80028fa:	4b11      	ldr	r3, [pc, #68]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x238>)
 80028fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028fe:	0a5b      	lsrs	r3, r3, #9
 8002900:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002904:	3301      	adds	r3, #1
 8002906:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	ee07 3a90 	vmov	s15, r3
 800290e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002912:	edd7 6a06 	vldr	s13, [r7, #24]
 8002916:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800291a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800291e:	ee17 3a90 	vmov	r3, s15
 8002922:	61fb      	str	r3, [r7, #28]
 8002924:	e004      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
 800292a:	e001      	b.n	8002930 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800292c:	4b06      	ldr	r3, [pc, #24]	@ (8002948 <HAL_RCC_GetSysClockFreq+0x240>)
 800292e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002930:	69fb      	ldr	r3, [r7, #28]
}
 8002932:	4618      	mov	r0, r3
 8002934:	3724      	adds	r7, #36	@ 0x24
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	44020c00 	.word	0x44020c00
 8002944:	003d0900 	.word	0x003d0900
 8002948:	03d09000 	.word	0x03d09000
 800294c:	017d7840 	.word	0x017d7840
 8002950:	46000000 	.word	0x46000000
 8002954:	4c742400 	.word	0x4c742400
 8002958:	4bbebc20 	.word	0x4bbebc20
 800295c:	4a742400 	.word	0x4a742400

08002960 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002964:	f7ff fed0 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 8002968:	4602      	mov	r2, r0
 800296a:	4b08      	ldr	r3, [pc, #32]	@ (800298c <HAL_RCC_GetHCLKFreq+0x2c>)
 800296c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800296e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002972:	4907      	ldr	r1, [pc, #28]	@ (8002990 <HAL_RCC_GetHCLKFreq+0x30>)
 8002974:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002976:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800297a:	fa22 f303 	lsr.w	r3, r2, r3
 800297e:	4a05      	ldr	r2, [pc, #20]	@ (8002994 <HAL_RCC_GetHCLKFreq+0x34>)
 8002980:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8002982:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <HAL_RCC_GetHCLKFreq+0x34>)
 8002984:	681b      	ldr	r3, [r3, #0]
}
 8002986:	4618      	mov	r0, r3
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	44020c00 	.word	0x44020c00
 8002990:	08003a38 	.word	0x08003a38
 8002994:	2000000c 	.word	0x2000000c

08002998 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e049      	b.n	8002a3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d106      	bne.n	80029c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f7fe fae6 	bl	8000f90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	3304      	adds	r3, #4
 80029d4:	4619      	mov	r1, r3
 80029d6:	4610      	mov	r0, r2
 80029d8:	f000 fb96 	bl	8003108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e049      	b.n	8002aec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d106      	bne.n	8002a72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f841 	bl	8002af4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2202      	movs	r2, #2
 8002a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	3304      	adds	r3, #4
 8002a82:	4619      	mov	r1, r3
 8002a84:	4610      	mov	r0, r2
 8002a86:	f000 fb3f 	bl	8003108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002afc:	bf00      	nop
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d109      	bne.n	8002b2c <HAL_TIM_PWM_Start+0x24>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	bf14      	ite	ne
 8002b24:	2301      	movne	r3, #1
 8002b26:	2300      	moveq	r3, #0
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	e03c      	b.n	8002ba6 <HAL_TIM_PWM_Start+0x9e>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	2b04      	cmp	r3, #4
 8002b30:	d109      	bne.n	8002b46 <HAL_TIM_PWM_Start+0x3e>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	bf14      	ite	ne
 8002b3e:	2301      	movne	r3, #1
 8002b40:	2300      	moveq	r3, #0
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	e02f      	b.n	8002ba6 <HAL_TIM_PWM_Start+0x9e>
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	2b08      	cmp	r3, #8
 8002b4a:	d109      	bne.n	8002b60 <HAL_TIM_PWM_Start+0x58>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	bf14      	ite	ne
 8002b58:	2301      	movne	r3, #1
 8002b5a:	2300      	moveq	r3, #0
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	e022      	b.n	8002ba6 <HAL_TIM_PWM_Start+0x9e>
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	2b0c      	cmp	r3, #12
 8002b64:	d109      	bne.n	8002b7a <HAL_TIM_PWM_Start+0x72>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	bf14      	ite	ne
 8002b72:	2301      	movne	r3, #1
 8002b74:	2300      	moveq	r3, #0
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	e015      	b.n	8002ba6 <HAL_TIM_PWM_Start+0x9e>
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	2b10      	cmp	r3, #16
 8002b7e:	d109      	bne.n	8002b94 <HAL_TIM_PWM_Start+0x8c>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	bf14      	ite	ne
 8002b8c:	2301      	movne	r3, #1
 8002b8e:	2300      	moveq	r3, #0
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	e008      	b.n	8002ba6 <HAL_TIM_PWM_Start+0x9e>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	bf14      	ite	ne
 8002ba0:	2301      	movne	r3, #1
 8002ba2:	2300      	moveq	r3, #0
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e06f      	b.n	8002c8e <HAL_TIM_PWM_Start+0x186>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d104      	bne.n	8002bbe <HAL_TIM_PWM_Start+0xb6>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2202      	movs	r2, #2
 8002bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bbc:	e023      	b.n	8002c06 <HAL_TIM_PWM_Start+0xfe>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b04      	cmp	r3, #4
 8002bc2:	d104      	bne.n	8002bce <HAL_TIM_PWM_Start+0xc6>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bcc:	e01b      	b.n	8002c06 <HAL_TIM_PWM_Start+0xfe>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	2b08      	cmp	r3, #8
 8002bd2:	d104      	bne.n	8002bde <HAL_TIM_PWM_Start+0xd6>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bdc:	e013      	b.n	8002c06 <HAL_TIM_PWM_Start+0xfe>
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	2b0c      	cmp	r3, #12
 8002be2:	d104      	bne.n	8002bee <HAL_TIM_PWM_Start+0xe6>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2202      	movs	r2, #2
 8002be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002bec:	e00b      	b.n	8002c06 <HAL_TIM_PWM_Start+0xfe>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2b10      	cmp	r3, #16
 8002bf2:	d104      	bne.n	8002bfe <HAL_TIM_PWM_Start+0xf6>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bfc:	e003      	b.n	8002c06 <HAL_TIM_PWM_Start+0xfe>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2202      	movs	r2, #2
 8002c02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	6839      	ldr	r1, [r7, #0]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 fdc6 	bl	80037a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a1f      	ldr	r2, [pc, #124]	@ (8002c98 <HAL_TIM_PWM_Start+0x190>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d107      	bne.n	8002c2e <HAL_TIM_PWM_Start+0x126>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a19      	ldr	r2, [pc, #100]	@ (8002c98 <HAL_TIM_PWM_Start+0x190>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d009      	beq.n	8002c4c <HAL_TIM_PWM_Start+0x144>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c40:	d004      	beq.n	8002c4c <HAL_TIM_PWM_Start+0x144>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a15      	ldr	r2, [pc, #84]	@ (8002c9c <HAL_TIM_PWM_Start+0x194>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d115      	bne.n	8002c78 <HAL_TIM_PWM_Start+0x170>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	4b13      	ldr	r3, [pc, #76]	@ (8002ca0 <HAL_TIM_PWM_Start+0x198>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2b06      	cmp	r3, #6
 8002c5c:	d015      	beq.n	8002c8a <HAL_TIM_PWM_Start+0x182>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c64:	d011      	beq.n	8002c8a <HAL_TIM_PWM_Start+0x182>
    {
      __HAL_TIM_ENABLE(htim);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f042 0201 	orr.w	r2, r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c76:	e008      	b.n	8002c8a <HAL_TIM_PWM_Start+0x182>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f042 0201 	orr.w	r2, r2, #1
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	e000      	b.n	8002c8c <HAL_TIM_PWM_Start+0x184>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40012c00 	.word	0x40012c00
 8002c9c:	40000400 	.word	0x40000400
 8002ca0:	00010007 	.word	0x00010007

08002ca4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d101      	bne.n	8002cc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e0ff      	b.n	8002ec2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b14      	cmp	r3, #20
 8002cce:	f200 80f0 	bhi.w	8002eb2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd8:	08002d2d 	.word	0x08002d2d
 8002cdc:	08002eb3 	.word	0x08002eb3
 8002ce0:	08002eb3 	.word	0x08002eb3
 8002ce4:	08002eb3 	.word	0x08002eb3
 8002ce8:	08002d6d 	.word	0x08002d6d
 8002cec:	08002eb3 	.word	0x08002eb3
 8002cf0:	08002eb3 	.word	0x08002eb3
 8002cf4:	08002eb3 	.word	0x08002eb3
 8002cf8:	08002daf 	.word	0x08002daf
 8002cfc:	08002eb3 	.word	0x08002eb3
 8002d00:	08002eb3 	.word	0x08002eb3
 8002d04:	08002eb3 	.word	0x08002eb3
 8002d08:	08002def 	.word	0x08002def
 8002d0c:	08002eb3 	.word	0x08002eb3
 8002d10:	08002eb3 	.word	0x08002eb3
 8002d14:	08002eb3 	.word	0x08002eb3
 8002d18:	08002e31 	.word	0x08002e31
 8002d1c:	08002eb3 	.word	0x08002eb3
 8002d20:	08002eb3 	.word	0x08002eb3
 8002d24:	08002eb3 	.word	0x08002eb3
 8002d28:	08002e71 	.word	0x08002e71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68b9      	ldr	r1, [r7, #8]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 fa4e 	bl	80031d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699a      	ldr	r2, [r3, #24]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0208 	orr.w	r2, r2, #8
 8002d46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	699a      	ldr	r2, [r3, #24]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 0204 	bic.w	r2, r2, #4
 8002d56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6999      	ldr	r1, [r3, #24]
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	691a      	ldr	r2, [r3, #16]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	619a      	str	r2, [r3, #24]
      break;
 8002d6a:	e0a5      	b.n	8002eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68b9      	ldr	r1, [r7, #8]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 fa96 	bl	80032a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699a      	ldr	r2, [r3, #24]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	699a      	ldr	r2, [r3, #24]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6999      	ldr	r1, [r3, #24]
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	021a      	lsls	r2, r3, #8
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	619a      	str	r2, [r3, #24]
      break;
 8002dac:	e084      	b.n	8002eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68b9      	ldr	r1, [r7, #8]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f000 fae3 	bl	8003380 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	69da      	ldr	r2, [r3, #28]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f042 0208 	orr.w	r2, r2, #8
 8002dc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	69da      	ldr	r2, [r3, #28]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0204 	bic.w	r2, r2, #4
 8002dd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	69d9      	ldr	r1, [r3, #28]
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	691a      	ldr	r2, [r3, #16]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	61da      	str	r2, [r3, #28]
      break;
 8002dec:	e064      	b.n	8002eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68b9      	ldr	r1, [r7, #8]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f000 fb2f 	bl	8003458 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	69da      	ldr	r2, [r3, #28]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	69da      	ldr	r2, [r3, #28]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	69d9      	ldr	r1, [r3, #28]
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	691b      	ldr	r3, [r3, #16]
 8002e24:	021a      	lsls	r2, r3, #8
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	61da      	str	r2, [r3, #28]
      break;
 8002e2e:	e043      	b.n	8002eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68b9      	ldr	r1, [r7, #8]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 fb7c 	bl	8003534 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 0208 	orr.w	r2, r2, #8
 8002e4a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0204 	bic.w	r2, r2, #4
 8002e5a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	691a      	ldr	r2, [r3, #16]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002e6e:	e023      	b.n	8002eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68b9      	ldr	r1, [r7, #8]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f000 fba8 	bl	80035cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e8a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e9a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	021a      	lsls	r2, r3, #8
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002eb0:	e002      	b.n	8002eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	75fb      	strb	r3, [r7, #23]
      break;
 8002eb6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3718      	adds	r7, #24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop

08002ecc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_TIM_ConfigClockSource+0x1c>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e0fe      	b.n	80030e6 <HAL_TIM_ConfigClockSource+0x21a>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002f06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002f0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f24:	f000 80c9 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002f28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f2c:	f200 80ce 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002f30:	4a6f      	ldr	r2, [pc, #444]	@ (80030f0 <HAL_TIM_ConfigClockSource+0x224>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	f000 80c1 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002f38:	4a6d      	ldr	r2, [pc, #436]	@ (80030f0 <HAL_TIM_ConfigClockSource+0x224>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	f200 80c6 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002f40:	4a6c      	ldr	r2, [pc, #432]	@ (80030f4 <HAL_TIM_ConfigClockSource+0x228>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	f000 80b9 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002f48:	4a6a      	ldr	r2, [pc, #424]	@ (80030f4 <HAL_TIM_ConfigClockSource+0x228>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	f200 80be 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002f50:	4a69      	ldr	r2, [pc, #420]	@ (80030f8 <HAL_TIM_ConfigClockSource+0x22c>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	f000 80b1 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002f58:	4a67      	ldr	r2, [pc, #412]	@ (80030f8 <HAL_TIM_ConfigClockSource+0x22c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	f200 80b6 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002f60:	4a66      	ldr	r2, [pc, #408]	@ (80030fc <HAL_TIM_ConfigClockSource+0x230>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	f000 80a9 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002f68:	4a64      	ldr	r2, [pc, #400]	@ (80030fc <HAL_TIM_ConfigClockSource+0x230>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	f200 80ae 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002f70:	4a63      	ldr	r2, [pc, #396]	@ (8003100 <HAL_TIM_ConfigClockSource+0x234>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	f000 80a1 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002f78:	4a61      	ldr	r2, [pc, #388]	@ (8003100 <HAL_TIM_ConfigClockSource+0x234>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	f200 80a6 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002f80:	4a60      	ldr	r2, [pc, #384]	@ (8003104 <HAL_TIM_ConfigClockSource+0x238>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	f000 8099 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002f88:	4a5e      	ldr	r2, [pc, #376]	@ (8003104 <HAL_TIM_ConfigClockSource+0x238>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	f200 809e 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002f90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002f94:	f000 8091 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002f98:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002f9c:	f200 8096 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002fa0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fa4:	f000 8089 	beq.w	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002fa8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fac:	f200 808e 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002fb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fb4:	d03e      	beq.n	8003034 <HAL_TIM_ConfigClockSource+0x168>
 8002fb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fba:	f200 8087 	bhi.w	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002fbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fc2:	f000 8086 	beq.w	80030d2 <HAL_TIM_ConfigClockSource+0x206>
 8002fc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fca:	d87f      	bhi.n	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002fcc:	2b70      	cmp	r3, #112	@ 0x70
 8002fce:	d01a      	beq.n	8003006 <HAL_TIM_ConfigClockSource+0x13a>
 8002fd0:	2b70      	cmp	r3, #112	@ 0x70
 8002fd2:	d87b      	bhi.n	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002fd4:	2b60      	cmp	r3, #96	@ 0x60
 8002fd6:	d050      	beq.n	800307a <HAL_TIM_ConfigClockSource+0x1ae>
 8002fd8:	2b60      	cmp	r3, #96	@ 0x60
 8002fda:	d877      	bhi.n	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002fdc:	2b50      	cmp	r3, #80	@ 0x50
 8002fde:	d03c      	beq.n	800305a <HAL_TIM_ConfigClockSource+0x18e>
 8002fe0:	2b50      	cmp	r3, #80	@ 0x50
 8002fe2:	d873      	bhi.n	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002fe4:	2b40      	cmp	r3, #64	@ 0x40
 8002fe6:	d058      	beq.n	800309a <HAL_TIM_ConfigClockSource+0x1ce>
 8002fe8:	2b40      	cmp	r3, #64	@ 0x40
 8002fea:	d86f      	bhi.n	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002fec:	2b30      	cmp	r3, #48	@ 0x30
 8002fee:	d064      	beq.n	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002ff0:	2b30      	cmp	r3, #48	@ 0x30
 8002ff2:	d86b      	bhi.n	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002ff4:	2b20      	cmp	r3, #32
 8002ff6:	d060      	beq.n	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d867      	bhi.n	80030cc <HAL_TIM_ConfigClockSource+0x200>
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d05c      	beq.n	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8003000:	2b10      	cmp	r3, #16
 8003002:	d05a      	beq.n	80030ba <HAL_TIM_ConfigClockSource+0x1ee>
 8003004:	e062      	b.n	80030cc <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003016:	f000 fba3 	bl	8003760 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003028:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	609a      	str	r2, [r3, #8]
      break;
 8003032:	e04f      	b.n	80030d4 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003044:	f000 fb8c 	bl	8003760 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003056:	609a      	str	r2, [r3, #8]
      break;
 8003058:	e03c      	b.n	80030d4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003066:	461a      	mov	r2, r3
 8003068:	f000 fafe 	bl	8003668 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2150      	movs	r1, #80	@ 0x50
 8003072:	4618      	mov	r0, r3
 8003074:	f000 fb57 	bl	8003726 <TIM_ITRx_SetConfig>
      break;
 8003078:	e02c      	b.n	80030d4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003086:	461a      	mov	r2, r3
 8003088:	f000 fb1d 	bl	80036c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2160      	movs	r1, #96	@ 0x60
 8003092:	4618      	mov	r0, r3
 8003094:	f000 fb47 	bl	8003726 <TIM_ITRx_SetConfig>
      break;
 8003098:	e01c      	b.n	80030d4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030a6:	461a      	mov	r2, r3
 80030a8:	f000 fade 	bl	8003668 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2140      	movs	r1, #64	@ 0x40
 80030b2:	4618      	mov	r0, r3
 80030b4:	f000 fb37 	bl	8003726 <TIM_ITRx_SetConfig>
      break;
 80030b8:	e00c      	b.n	80030d4 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4619      	mov	r1, r3
 80030c4:	4610      	mov	r0, r2
 80030c6:	f000 fb2e 	bl	8003726 <TIM_ITRx_SetConfig>
      break;
 80030ca:	e003      	b.n	80030d4 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	73fb      	strb	r3, [r7, #15]
      break;
 80030d0:	e000      	b.n	80030d4 <HAL_TIM_ConfigClockSource+0x208>
      break;
 80030d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80030e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	00100070 	.word	0x00100070
 80030f4:	00100060 	.word	0x00100060
 80030f8:	00100050 	.word	0x00100050
 80030fc:	00100040 	.word	0x00100040
 8003100:	00100030 	.word	0x00100030
 8003104:	00100020 	.word	0x00100020

08003108 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a2c      	ldr	r2, [pc, #176]	@ (80031cc <TIM_Base_SetConfig+0xc4>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d007      	beq.n	8003130 <TIM_Base_SetConfig+0x28>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003126:	d003      	beq.n	8003130 <TIM_Base_SetConfig+0x28>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a29      	ldr	r2, [pc, #164]	@ (80031d0 <TIM_Base_SetConfig+0xc8>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d108      	bne.n	8003142 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003136:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	68fa      	ldr	r2, [r7, #12]
 800313e:	4313      	orrs	r3, r2
 8003140:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a21      	ldr	r2, [pc, #132]	@ (80031cc <TIM_Base_SetConfig+0xc4>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d007      	beq.n	800315a <TIM_Base_SetConfig+0x52>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003150:	d003      	beq.n	800315a <TIM_Base_SetConfig+0x52>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a1e      	ldr	r2, [pc, #120]	@ (80031d0 <TIM_Base_SetConfig+0xc8>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d108      	bne.n	800316c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	4313      	orrs	r3, r2
 800316a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	4313      	orrs	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a0e      	ldr	r2, [pc, #56]	@ (80031cc <TIM_Base_SetConfig+0xc4>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d103      	bne.n	80031a0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d105      	bne.n	80031be <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	f023 0201 	bic.w	r2, r3, #1
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	611a      	str	r2, [r3, #16]
  }
}
 80031be:	bf00      	nop
 80031c0:	3714      	adds	r7, #20
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	40012c00 	.word	0x40012c00
 80031d0:	40000400 	.word	0x40000400

080031d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b087      	sub	sp, #28
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	f023 0201 	bic.w	r2, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f023 0303 	bic.w	r3, r3, #3
 800320e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	4313      	orrs	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	f023 0302 	bic.w	r3, r3, #2
 8003220:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	4313      	orrs	r3, r2
 800322a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a1c      	ldr	r2, [pc, #112]	@ (80032a0 <TIM_OC1_SetConfig+0xcc>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d10c      	bne.n	800324e <TIM_OC1_SetConfig+0x7a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	f023 0308 	bic.w	r3, r3, #8
 800323a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	4313      	orrs	r3, r2
 8003244:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	f023 0304 	bic.w	r3, r3, #4
 800324c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a13      	ldr	r2, [pc, #76]	@ (80032a0 <TIM_OC1_SetConfig+0xcc>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d111      	bne.n	800327a <TIM_OC1_SetConfig+0xa6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800325c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003264:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	695b      	ldr	r3, [r3, #20]
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	4313      	orrs	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	4313      	orrs	r3, r2
 8003278:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	685a      	ldr	r2, [r3, #4]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	621a      	str	r2, [r3, #32]
}
 8003294:	bf00      	nop
 8003296:	371c      	adds	r7, #28
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	40012c00 	.word	0x40012c00

080032a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b087      	sub	sp, #28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	f023 0210 	bic.w	r2, r3, #16
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	021b      	lsls	r3, r3, #8
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f023 0320 	bic.w	r3, r3, #32
 80032f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a1e      	ldr	r2, [pc, #120]	@ (800337c <TIM_OC2_SetConfig+0xd8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d10d      	bne.n	8003324 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800330e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	4313      	orrs	r3, r2
 800331a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003322:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a15      	ldr	r2, [pc, #84]	@ (800337c <TIM_OC2_SetConfig+0xd8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d113      	bne.n	8003354 <TIM_OC2_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003332:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800333a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4313      	orrs	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	697a      	ldr	r2, [r7, #20]
 800336c:	621a      	str	r2, [r3, #32]
}
 800336e:	bf00      	nop
 8003370:	371c      	adds	r7, #28
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	40012c00 	.word	0x40012c00

08003380 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003380:	b480      	push	{r7}
 8003382:	b087      	sub	sp, #28
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f023 0303 	bic.w	r3, r3, #3
 80033ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80033cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	021b      	lsls	r3, r3, #8
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003454 <TIM_OC3_SetConfig+0xd4>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d10d      	bne.n	80033fe <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80033e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	021b      	lsls	r3, r3, #8
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80033fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a14      	ldr	r2, [pc, #80]	@ (8003454 <TIM_OC3_SetConfig+0xd4>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d113      	bne.n	800342e <TIM_OC3_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800340c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003414:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	4313      	orrs	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	011b      	lsls	r3, r3, #4
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	4313      	orrs	r3, r2
 800342c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	621a      	str	r2, [r3, #32]
}
 8003448:	bf00      	nop
 800344a:	371c      	adds	r7, #28
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	40012c00 	.word	0x40012c00

08003458 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	69db      	ldr	r3, [r3, #28]
 800347e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800348a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003492:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	021b      	lsls	r3, r3, #8
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	4313      	orrs	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80034a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	031b      	lsls	r3, r3, #12
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003530 <TIM_OC4_SetConfig+0xd8>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d10d      	bne.n	80034d8 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80034c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	031b      	lsls	r3, r3, #12
 80034ca:	697a      	ldr	r2, [r7, #20]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a15      	ldr	r2, [pc, #84]	@ (8003530 <TIM_OC4_SetConfig+0xd8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d113      	bne.n	8003508 <TIM_OC4_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034e6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80034ee:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	019b      	lsls	r3, r3, #6
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	019b      	lsls	r3, r3, #6
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	621a      	str	r2, [r3, #32]
}
 8003522:	bf00      	nop
 8003524:	371c      	adds	r7, #28
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40012c00 	.word	0x40012c00

08003534 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003534:	b480      	push	{r7}
 8003536:	b087      	sub	sp, #28
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800355a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68fa      	ldr	r2, [r7, #12]
 800356e:	4313      	orrs	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003578:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	041b      	lsls	r3, r3, #16
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4313      	orrs	r3, r2
 8003584:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a0f      	ldr	r2, [pc, #60]	@ (80035c8 <TIM_OC5_SetConfig+0x94>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d109      	bne.n	80035a2 <TIM_OC5_SetConfig+0x6e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003594:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	021b      	lsls	r3, r3, #8
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	4313      	orrs	r3, r2
 80035a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	621a      	str	r2, [r3, #32]
}
 80035bc:	bf00      	nop
 80035be:	371c      	adds	r7, #28
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	40012c00 	.word	0x40012c00

080035cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b087      	sub	sp, #28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a1b      	ldr	r3, [r3, #32]
 80035e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	68fa      	ldr	r2, [r7, #12]
 8003608:	4313      	orrs	r3, r2
 800360a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003612:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	051b      	lsls	r3, r3, #20
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	4313      	orrs	r3, r2
 800361e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a10      	ldr	r2, [pc, #64]	@ (8003664 <TIM_OC6_SetConfig+0x98>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d109      	bne.n	800363c <TIM_OC6_SetConfig+0x70>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800362e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	029b      	lsls	r3, r3, #10
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	4313      	orrs	r3, r2
 800363a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	621a      	str	r2, [r3, #32]
}
 8003656:	bf00      	nop
 8003658:	371c      	adds	r7, #28
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	40012c00 	.word	0x40012c00

08003668 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	f023 0201 	bic.w	r2, r3, #1
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	4313      	orrs	r3, r2
 800369c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f023 030a 	bic.w	r3, r3, #10
 80036a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	621a      	str	r2, [r3, #32]
}
 80036ba:	bf00      	nop
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b087      	sub	sp, #28
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	60f8      	str	r0, [r7, #12]
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	f023 0210 	bic.w	r2, r3, #16
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	031b      	lsls	r3, r3, #12
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003702:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	4313      	orrs	r3, r2
 800370c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	621a      	str	r2, [r3, #32]
}
 800371a:	bf00      	nop
 800371c:	371c      	adds	r7, #28
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003726:	b480      	push	{r7}
 8003728:	b085      	sub	sp, #20
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
 800372e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800373c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003740:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4313      	orrs	r3, r2
 8003748:	f043 0307 	orr.w	r3, r3, #7
 800374c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	609a      	str	r2, [r3, #8]
}
 8003754:	bf00      	nop
 8003756:	3714      	adds	r7, #20
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003760:	b480      	push	{r7}
 8003762:	b087      	sub	sp, #28
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800377a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	021a      	lsls	r2, r3, #8
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	431a      	orrs	r2, r3
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	4313      	orrs	r3, r2
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	4313      	orrs	r3, r2
 800378c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	609a      	str	r2, [r3, #8]
}
 8003794:	bf00      	nop
 8003796:	371c      	adds	r7, #28
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b087      	sub	sp, #28
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	f003 031f 	and.w	r3, r3, #31
 80037b2:	2201      	movs	r2, #1
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6a1a      	ldr	r2, [r3, #32]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	43db      	mvns	r3, r3
 80037c2:	401a      	ands	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6a1a      	ldr	r2, [r3, #32]
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	f003 031f 	and.w	r3, r3, #31
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	fa01 f303 	lsl.w	r3, r1, r3
 80037d8:	431a      	orrs	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	621a      	str	r2, [r3, #32]
}
 80037de:	bf00      	nop
 80037e0:	371c      	adds	r7, #28
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
	...

080037ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d101      	bne.n	8003804 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003800:	2302      	movs	r3, #2
 8003802:	e051      	b.n	80038a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2202      	movs	r2, #2
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a22      	ldr	r2, [pc, #136]	@ (80038b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d108      	bne.n	8003840 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003834:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	4313      	orrs	r3, r2
 800383e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800384a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	4313      	orrs	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68fa      	ldr	r2, [r7, #12]
 800385c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a14      	ldr	r2, [pc, #80]	@ (80038b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d009      	beq.n	800387c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003870:	d004      	beq.n	800387c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a10      	ldr	r2, [pc, #64]	@ (80038b8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d10c      	bne.n	8003896 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003882:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	4313      	orrs	r3, r2
 800388c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr
 80038b4:	40012c00 	.word	0x40012c00
 80038b8:	40000400 	.word	0x40000400

080038bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d101      	bne.n	80038d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80038d4:	2302      	movs	r3, #2
 80038d6:	e06e      	b.n	80039b6 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	4313      	orrs	r3, r2
 8003908:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4313      	orrs	r3, r2
 8003916:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	4313      	orrs	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	4313      	orrs	r3, r2
 8003932:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393e:	4313      	orrs	r3, r2
 8003940:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	041b      	lsls	r3, r3, #16
 800394e:	4313      	orrs	r3, r2
 8003950:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	4313      	orrs	r3, r2
 800395e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a17      	ldr	r2, [pc, #92]	@ (80039c4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d11c      	bne.n	80039a4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003974:	051b      	lsls	r3, r3, #20
 8003976:	4313      	orrs	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	4313      	orrs	r3, r2
 8003986:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	4313      	orrs	r3, r2
 8003994:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a0:	4313      	orrs	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3714      	adds	r7, #20
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40012c00 	.word	0x40012c00

080039c8 <memset>:
 80039c8:	4402      	add	r2, r0
 80039ca:	4603      	mov	r3, r0
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d100      	bne.n	80039d2 <memset+0xa>
 80039d0:	4770      	bx	lr
 80039d2:	f803 1b01 	strb.w	r1, [r3], #1
 80039d6:	e7f9      	b.n	80039cc <memset+0x4>

080039d8 <__libc_init_array>:
 80039d8:	b570      	push	{r4, r5, r6, lr}
 80039da:	4d0d      	ldr	r5, [pc, #52]	@ (8003a10 <__libc_init_array+0x38>)
 80039dc:	2600      	movs	r6, #0
 80039de:	4c0d      	ldr	r4, [pc, #52]	@ (8003a14 <__libc_init_array+0x3c>)
 80039e0:	1b64      	subs	r4, r4, r5
 80039e2:	10a4      	asrs	r4, r4, #2
 80039e4:	42a6      	cmp	r6, r4
 80039e6:	d109      	bne.n	80039fc <__libc_init_array+0x24>
 80039e8:	4d0b      	ldr	r5, [pc, #44]	@ (8003a18 <__libc_init_array+0x40>)
 80039ea:	2600      	movs	r6, #0
 80039ec:	4c0b      	ldr	r4, [pc, #44]	@ (8003a1c <__libc_init_array+0x44>)
 80039ee:	f000 f817 	bl	8003a20 <_init>
 80039f2:	1b64      	subs	r4, r4, r5
 80039f4:	10a4      	asrs	r4, r4, #2
 80039f6:	42a6      	cmp	r6, r4
 80039f8:	d105      	bne.n	8003a06 <__libc_init_array+0x2e>
 80039fa:	bd70      	pop	{r4, r5, r6, pc}
 80039fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a00:	3601      	adds	r6, #1
 8003a02:	4798      	blx	r3
 8003a04:	e7ee      	b.n	80039e4 <__libc_init_array+0xc>
 8003a06:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a0a:	3601      	adds	r6, #1
 8003a0c:	4798      	blx	r3
 8003a0e:	e7f2      	b.n	80039f6 <__libc_init_array+0x1e>
 8003a10:	08003a48 	.word	0x08003a48
 8003a14:	08003a48 	.word	0x08003a48
 8003a18:	08003a48 	.word	0x08003a48
 8003a1c:	08003a4c 	.word	0x08003a4c

08003a20 <_init>:
 8003a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a22:	bf00      	nop
 8003a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a26:	bc08      	pop	{r3}
 8003a28:	469e      	mov	lr, r3
 8003a2a:	4770      	bx	lr

08003a2c <_fini>:
 8003a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2e:	bf00      	nop
 8003a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a32:	bc08      	pop	{r3}
 8003a34:	469e      	mov	lr, r3
 8003a36:	4770      	bx	lr
