// Seed: 1959290603
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri  id_4 = 1;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    input tri id_8,
    input wor id_9,
    input tri id_10
);
  supply1 id_12;
  assign id_12 = 1;
  module_0(
      id_12, id_12, id_12
  );
endmodule
