// Seed: 1028500035
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri0 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_0,
      id_0
  );
endmodule
module module_1 (
    output wire  id_0,
    output wand  id_1,
    output tri   id_2,
    output uwire id_3,
    input  uwire id_4
);
  not primCall (id_3, id_4);
  assign id_2 = id_0++;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input uwire id_7
);
endmodule
