// Seed: 2525392278
module module_0 (
    input  tri1  id_0,
    output tri1  id_1,
    input  wor   id_2,
    output tri0  id_3,
    output uwire id_4,
    input  tri0  id_5
);
  uwire id_7;
  ;
  assign module_1.id_2 = 0;
  assign id_7 = -1;
  id_8 :
  assert property (@(posedge id_7) (1'h0))
  else $unsigned(8);
  ;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply1 id_7
);
  wire id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1,
      id_0,
      id_4,
      id_3
  );
endmodule
