

================================================================
== Vivado HLS Report for 'Matrix_Vector_Activa'
================================================================
* Date:           Thu Sep  4 01:18:05 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        convSNN_hls
* Solution:       solution_conv1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.755 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          2|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1101|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       32|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     570|    -|
|Register         |        -|      -|     590|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       32|      0|     590|    1671|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |neust_0_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_1_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_2_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_3_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_4_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_5_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_6_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_7_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_8_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_9_V_U   |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_10_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_11_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_12_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_13_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_14_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_15_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_16_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_17_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_18_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_19_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_20_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_21_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_22_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_23_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_24_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_25_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_26_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_27_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_28_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_29_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_30_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |neust_31_V_U  |Matrix_Vector_ActdEe  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |       32|  0|   0|    0|  8192|  512|    32|       131072|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |cntr_fu_1409_p2                  |     +    |      0|  0|  15|           1|           8|
    |i_fu_681_p2                      |     +    |      0|  0|  39|          32|           1|
    |nf_fu_1419_p2                    |     +    |      0|  0|  39|           1|          32|
    |sf_fu_1192_p2                    |     +    |      0|  0|  39|           1|          32|
    |accu_0_V_fu_822_p2               |     -    |      0|  0|  23|          16|          16|
    |accu_1_V_fu_866_p2               |     -    |      0|  0|  23|          16|          16|
    |accu_2_V_fu_910_p2               |     -    |      0|  0|  23|          16|          16|
    |accu_3_V_fu_954_p2               |     -    |      0|  0|  23|          16|          16|
    |accu_4_V_fu_998_p2               |     -    |      0|  0|  23|          16|          16|
    |accu_5_V_fu_1042_p2              |     -    |      0|  0|  23|          16|          16|
    |accu_6_V_fu_1086_p2              |     -    |      0|  0|  23|          16|          16|
    |accu_7_V_fu_1130_p2              |     -    |      0|  0|  23|          16|          16|
    |ap_predicate_op133_read_state3   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op308_write_state3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln147_fu_676_p2             |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln150_fu_687_p2             |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln165_fu_696_p2             |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln169_1_fu_780_p2           |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln169_2_fu_794_p2           |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln169_fu_766_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln212_fu_1425_p2            |   icmp   |      0|  0|  20|          32|           3|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                  |    or    |      0|  0|   2|           1|           1|
    |accu_0_V_3_fu_1185_p3            |  select  |      0|  0|  16|           1|          16|
    |accu_1_V_3_fu_1178_p3            |  select  |      0|  0|  16|           1|          16|
    |accu_2_V_3_fu_1171_p3            |  select  |      0|  0|  16|           1|          16|
    |accu_3_V_3_fu_1164_p3            |  select  |      0|  0|  16|           1|          16|
    |accu_4_V_3_fu_1157_p3            |  select  |      0|  0|  16|           1|          16|
    |accu_5_V_3_fu_1150_p3            |  select  |      0|  0|  16|           1|          16|
    |accu_6_V_3_fu_1143_p3            |  select  |      0|  0|  16|           1|          16|
    |accu_7_V_3_fu_1136_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln169_10_fu_924_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln169_11_fu_932_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln169_12_fu_960_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln169_13_fu_968_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln169_14_fu_976_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln169_15_fu_1004_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_16_fu_1012_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_17_fu_1020_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_18_fu_1048_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_19_fu_1056_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_1_fu_786_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_20_fu_1064_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_21_fu_1092_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_22_fu_1100_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_23_fu_1108_p3       |  select  |      0|  0|  16|           1|          16|
    |select_ln169_2_fu_800_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_3_fu_828_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_4_fu_836_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_5_fu_844_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_6_fu_872_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_7_fu_880_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_8_fu_888_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_9_fu_916_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln169_fu_772_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln204_1_fu_1270_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln204_2_fu_1290_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln204_3_fu_1310_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln204_4_fu_1330_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln204_5_fu_1350_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln204_6_fu_1370_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln204_7_fu_1390_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln204_fu_1250_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln212_fu_1431_p3          |  select  |      0|  0|  32|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|1101|         342|         888|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  27|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |cntr_0_i_fu_102      |   9|          2|    8|         16|
    |i_0_i_reg_638        |   9|          2|   32|         64|
    |in_V_V_blk_n         |   9|          2|    1|          2|
    |neust_0_V_address0   |  15|          3|    8|         24|
    |neust_10_V_address0  |  15|          3|    8|         24|
    |neust_11_V_address0  |  15|          3|    8|         24|
    |neust_12_V_address0  |  15|          3|    8|         24|
    |neust_13_V_address0  |  15|          3|    8|         24|
    |neust_14_V_address0  |  15|          3|    8|         24|
    |neust_15_V_address0  |  15|          3|    8|         24|
    |neust_16_V_address0  |  15|          3|    8|         24|
    |neust_17_V_address0  |  15|          3|    8|         24|
    |neust_18_V_address0  |  15|          3|    8|         24|
    |neust_19_V_address0  |  15|          3|    8|         24|
    |neust_1_V_address0   |  15|          3|    8|         24|
    |neust_20_V_address0  |  15|          3|    8|         24|
    |neust_21_V_address0  |  15|          3|    8|         24|
    |neust_22_V_address0  |  15|          3|    8|         24|
    |neust_23_V_address0  |  15|          3|    8|         24|
    |neust_24_V_address0  |  15|          3|    8|         24|
    |neust_25_V_address0  |  15|          3|    8|         24|
    |neust_26_V_address0  |  15|          3|    8|         24|
    |neust_27_V_address0  |  15|          3|    8|         24|
    |neust_28_V_address0  |  15|          3|    8|         24|
    |neust_29_V_address0  |  15|          3|    8|         24|
    |neust_2_V_address0   |  15|          3|    8|         24|
    |neust_30_V_address0  |  15|          3|    8|         24|
    |neust_31_V_address0  |  15|          3|    8|         24|
    |neust_3_V_address0   |  15|          3|    8|         24|
    |neust_4_V_address0   |  15|          3|    8|         24|
    |neust_5_V_address0   |  15|          3|    8|         24|
    |neust_6_V_address0   |  15|          3|    8|         24|
    |neust_7_V_address0   |  15|          3|    8|         24|
    |neust_8_V_address0   |  15|          3|    8|         24|
    |neust_9_V_address0   |  15|          3|    8|         24|
    |nf_0_i_fu_98         |   9|          2|   32|         64|
    |out_V_V_blk_n        |   9|          2|    1|          2|
    |sf_1_fu_94           |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 570|        115|  364|        987|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |accu_0_V_2_fu_62          |  16|   0|   16|          0|
    |accu_1_V_2_fu_66          |  16|   0|   16|          0|
    |accu_2_V_2_fu_70          |  16|   0|   16|          0|
    |accu_3_V_2_fu_74          |  16|   0|   16|          0|
    |accu_4_V_2_fu_78          |  16|   0|   16|          0|
    |accu_5_V_2_fu_82          |  16|   0|   16|          0|
    |accu_6_V_2_fu_86          |  16|   0|   16|          0|
    |accu_7_V_2_fu_90          |  16|   0|   16|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |cntr_0_i_fu_102           |   8|   0|   32|         24|
    |i_0_i_reg_638             |  32|   0|   32|          0|
    |i_reg_1528                |  32|   0|   32|          0|
    |icmp_ln147_reg_1524       |   1|   0|    1|          0|
    |icmp_ln150_reg_1533       |   1|   0|    1|          0|
    |icmp_ln165_reg_1542       |   1|   0|    1|          0|
    |neust_0_V_addr_reg_1554   |   8|   0|    8|          0|
    |neust_10_V_addr_reg_1599  |   8|   0|    8|          0|
    |neust_11_V_addr_reg_1619  |   8|   0|    8|          0|
    |neust_12_V_addr_reg_1639  |   8|   0|    8|          0|
    |neust_13_V_addr_reg_1659  |   8|   0|    8|          0|
    |neust_14_V_addr_reg_1679  |   8|   0|    8|          0|
    |neust_15_V_addr_reg_1699  |   8|   0|    8|          0|
    |neust_16_V_addr_reg_1564  |   8|   0|    8|          0|
    |neust_17_V_addr_reg_1584  |   8|   0|    8|          0|
    |neust_18_V_addr_reg_1604  |   8|   0|    8|          0|
    |neust_19_V_addr_reg_1624  |   8|   0|    8|          0|
    |neust_1_V_addr_reg_1574   |   8|   0|    8|          0|
    |neust_20_V_addr_reg_1644  |   8|   0|    8|          0|
    |neust_21_V_addr_reg_1664  |   8|   0|    8|          0|
    |neust_22_V_addr_reg_1684  |   8|   0|    8|          0|
    |neust_23_V_addr_reg_1704  |   8|   0|    8|          0|
    |neust_24_V_addr_reg_1569  |   8|   0|    8|          0|
    |neust_25_V_addr_reg_1589  |   8|   0|    8|          0|
    |neust_26_V_addr_reg_1609  |   8|   0|    8|          0|
    |neust_27_V_addr_reg_1629  |   8|   0|    8|          0|
    |neust_28_V_addr_reg_1649  |   8|   0|    8|          0|
    |neust_29_V_addr_reg_1669  |   8|   0|    8|          0|
    |neust_2_V_addr_reg_1594   |   8|   0|    8|          0|
    |neust_30_V_addr_reg_1689  |   8|   0|    8|          0|
    |neust_31_V_addr_reg_1709  |   8|   0|    8|          0|
    |neust_3_V_addr_reg_1614   |   8|   0|    8|          0|
    |neust_4_V_addr_reg_1634   |   8|   0|    8|          0|
    |neust_5_V_addr_reg_1654   |   8|   0|    8|          0|
    |neust_6_V_addr_reg_1674   |   8|   0|    8|          0|
    |neust_7_V_addr_reg_1694   |   8|   0|    8|          0|
    |neust_8_V_addr_reg_1559   |   8|   0|    8|          0|
    |neust_9_V_addr_reg_1579   |   8|   0|    8|          0|
    |nf_0_i_fu_98              |  32|   0|   32|          0|
    |sf_1_fu_94                |  32|   0|   32|          0|
    |sf_1_load_reg_1537        |  32|   0|   32|          0|
    |shl_ln147_reg_1519        |  30|   0|   32|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 590|   0|  616|         26|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_done         | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|in_V_V_dout     |  in |    3|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|reps            |  in |   32|   ap_none  |         reps         |    scalar    |
+----------------+-----+-----+------------+----------------------+--------------+

