Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 24 11:55:47 2021
| Host         : DESKTOP-28EGR53 running 64-bit major release  (build 9200)
| Command      : report_methodology -file NRInvSqrRootSM_methodology_drc_routed.rpt -pb NRInvSqrRootSM_methodology_drc_routed.pb -rpx NRInvSqrRootSM_methodology_drc_routed.rpx
| Design       : NRInvSqrRootSM
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 58
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered     | 3          |
| SYNTH-13  | Warning  | combinational multiplier      | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 53         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance PrevApproxVal0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance inter121 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance inter121__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance inter120.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance inter120__0.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on val_in[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on val_in[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on val_in[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on val_in[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on val_in[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on val_in[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on val_in[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on val_in[16] relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on val_in[17] relative to clock(s) clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on val_in[18] relative to clock(s) clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on val_in[19] relative to clock(s) clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on val_in[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on val_in[20] relative to clock(s) clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on val_in[21] relative to clock(s) clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on val_in[22] relative to clock(s) clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on val_in[23] relative to clock(s) clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on val_in[24] relative to clock(s) clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on val_in[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on val_in[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on val_in[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on val_in[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on val_in[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on val_in[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on val_in[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on val_in[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on ready_out relative to clock(s) clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on val_out[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on val_out[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on val_out[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on val_out[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on val_out[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on val_out[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on val_out[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on val_out[16] relative to clock(s) clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on val_out[17] relative to clock(s) clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on val_out[18] relative to clock(s) clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on val_out[19] relative to clock(s) clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on val_out[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on val_out[20] relative to clock(s) clock
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on val_out[21] relative to clock(s) clock
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on val_out[22] relative to clock(s) clock
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on val_out[23] relative to clock(s) clock
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on val_out[24] relative to clock(s) clock
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on val_out[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on val_out[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on val_out[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on val_out[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on val_out[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on val_out[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on val_out[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on val_out[9] relative to clock(s) clock
Related violations: <none>


