{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545157694991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545157694997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 19:28:14 2018 " "Processing started: Tue Dec 18 19:28:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545157694997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157694997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk " "Command: quartus_map --read_settings_files=on --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157694997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545157695757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545157695757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dzielnik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dzielnik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzielnik-Behavioral " "Found design unit 1: dzielnik-Behavioral" {  } { { "dzielnik.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/dzielnik.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707398 ""} { "Info" "ISGN_ENTITY_NAME" "1 dzielnik " "Found entity 1: dzielnik" {  } { { "dzielnik.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/dzielnik.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157707398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stoperjedenprzycisk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stoperjedenprzycisk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stoperJedenPrzycisk-Behavioral " "Found design unit 1: stoperJedenPrzycisk-Behavioral" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707403 ""} { "Info" "ISGN_ENTITY_NAME" "1 stoperJedenPrzycisk " "Found entity 1: stoperJedenPrzycisk" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157707403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-Behavioral " "Found design unit 1: sevenSeg-Behavioral" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/sevenSeg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707409 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/sevenSeg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157707409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonlogika.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonlogika.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonLogika-Behavioral " "Found design unit 1: buttonLogika-Behavioral" {  } { { "buttonLogika.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/buttonLogika.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707415 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonLogika " "Found entity 1: buttonLogika" {  } { { "buttonLogika.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/buttonLogika.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157707415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licznik16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file licznik16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 licznik16bit-Behavioral " "Found design unit 1: licznik16bit-Behavioral" {  } { { "licznik16bit.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/licznik16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707421 ""} { "Info" "ISGN_ENTITY_NAME" "1 licznik16bit " "Found entity 1: licznik16bit" {  } { { "licznik16bit.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/licznik16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157707421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157707421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stoperJedenPrzycisk " "Elaborating entity \"stoperJedenPrzycisk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545157707498 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OUT1 stoperJedenPrzycisk.vhd(8) " "VHDL Signal Declaration warning at stoperJedenPrzycisk.vhd(8): used implicit default value for signal \"OUT1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545157707510 "|stoperJedenPrzycisk"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OUT2 stoperJedenPrzycisk.vhd(9) " "VHDL Signal Declaration warning at stoperJedenPrzycisk.vhd(9): used implicit default value for signal \"OUT2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545157707510 "|stoperJedenPrzycisk"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OUT3 stoperJedenPrzycisk.vhd(10) " "VHDL Signal Declaration warning at stoperJedenPrzycisk.vhd(10): used implicit default value for signal \"OUT3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545157707510 "|stoperJedenPrzycisk"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OUT4 stoperJedenPrzycisk.vhd(11) " "VHDL Signal Declaration warning at stoperJedenPrzycisk.vhd(11): used implicit default value for signal \"OUT4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545157707511 "|stoperJedenPrzycisk"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[0\] GND " "Pin \"OUT1\[0\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[1\] GND " "Pin \"OUT1\[1\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[2\] GND " "Pin \"OUT1\[2\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[3\] GND " "Pin \"OUT1\[3\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[4\] GND " "Pin \"OUT1\[4\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[5\] GND " "Pin \"OUT1\[5\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT1\[6\] GND " "Pin \"OUT1\[6\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2\[0\] GND " "Pin \"OUT2\[0\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2\[1\] GND " "Pin \"OUT2\[1\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2\[2\] GND " "Pin \"OUT2\[2\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2\[3\] GND " "Pin \"OUT2\[3\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2\[4\] GND " "Pin \"OUT2\[4\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2\[5\] GND " "Pin \"OUT2\[5\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT2\[6\] GND " "Pin \"OUT2\[6\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT3\[0\] GND " "Pin \"OUT3\[0\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT3\[1\] GND " "Pin \"OUT3\[1\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT3\[2\] GND " "Pin \"OUT3\[2\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT3\[3\] GND " "Pin \"OUT3\[3\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT3\[4\] GND " "Pin \"OUT3\[4\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT3\[5\] GND " "Pin \"OUT3\[5\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT3\[6\] GND " "Pin \"OUT3\[6\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT4\[0\] GND " "Pin \"OUT4\[0\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT4\[1\] GND " "Pin \"OUT4\[1\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT4\[2\] GND " "Pin \"OUT4\[2\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT4\[3\] GND " "Pin \"OUT4\[3\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT4\[4\] GND " "Pin \"OUT4\[4\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT4\[5\] GND " "Pin \"OUT4\[5\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT4\[6\] GND " "Pin \"OUT4\[6\]\" is stuck at GND" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545157708213 "|stoperJedenPrzycisk|OUT4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545157708213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545157708542 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545157708542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock50MHz " "No output dependent on input pin \"clock50MHz\"" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545157708833 "|stoperJedenPrzycisk|clock50MHz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545157708833 "|stoperJedenPrzycisk|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545157708833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545157708833 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545157708833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545157708833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545157708881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 19:28:28 2018 " "Processing ended: Tue Dec 18 19:28:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545157708881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545157708881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545157708881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157708881 ""}
