// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2026 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:user:umeboshi:1.0
// IP Revision: 10

`timescale 1ns/1ps

(* DowngradeIPIdentifiedWarnings = "yes" *)
module umeboshi_0 (
  audio_out,
  audio_valid,
  audio_tick,
  bram_addr_b,
  bram0_data_b,
  bram1_data_b,
  axi_synth_engine_aclk,
  axi_synth_engine_aresetn,
  axi_synth_engine_awaddr,
  axi_synth_engine_awprot,
  axi_synth_engine_awvalid,
  axi_synth_engine_awready,
  axi_synth_engine_wdata,
  axi_synth_engine_wstrb,
  axi_synth_engine_wvalid,
  axi_synth_engine_wready,
  axi_synth_engine_bresp,
  axi_synth_engine_bvalid,
  axi_synth_engine_bready,
  axi_synth_engine_araddr,
  axi_synth_engine_arprot,
  axi_synth_engine_arvalid,
  axi_synth_engine_arready,
  axi_synth_engine_rdata,
  axi_synth_engine_rresp,
  axi_synth_engine_rvalid,
  axi_synth_engine_rready
);

output wire [15 : 0] audio_out;
output wire audio_valid;
input wire audio_tick;
output wire [16 : 0] bram_addr_b;
input wire [31 : 0] bram0_data_b;
input wire [31 : 0] bram1_data_b;
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_synth_engine_CLK CLK" *)
(* X_INTERFACE_MODE = "slave" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_synth_engine_CLK, ASSOCIATED_BUSIF axi_synth_engine, ASSOCIATED_RESET axi_synth_engine_aresetn:axi_synth_engine_RST, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *)
input wire axi_synth_engine_aclk;
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 axi_synth_engine_RST RST" *)
(* X_INTERFACE_MODE = "slave" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_synth_engine_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
input wire axi_synth_engine_aresetn;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine AWADDR" *)
(* X_INTERFACE_MODE = "slave" *)
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_synth_engine, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 64, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_W\
RITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
input wire [12 : 0] axi_synth_engine_awaddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine AWPROT" *)
input wire [2 : 0] axi_synth_engine_awprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine AWVALID" *)
input wire axi_synth_engine_awvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine AWREADY" *)
output wire axi_synth_engine_awready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine WDATA" *)
input wire [31 : 0] axi_synth_engine_wdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine WSTRB" *)
input wire [3 : 0] axi_synth_engine_wstrb;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine WVALID" *)
input wire axi_synth_engine_wvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine WREADY" *)
output wire axi_synth_engine_wready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine BRESP" *)
output wire [1 : 0] axi_synth_engine_bresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine BVALID" *)
output wire axi_synth_engine_bvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine BREADY" *)
input wire axi_synth_engine_bready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine ARADDR" *)
input wire [12 : 0] axi_synth_engine_araddr;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine ARPROT" *)
input wire [2 : 0] axi_synth_engine_arprot;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine ARVALID" *)
input wire axi_synth_engine_arvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine ARREADY" *)
output wire axi_synth_engine_arready;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine RDATA" *)
output wire [31 : 0] axi_synth_engine_rdata;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine RRESP" *)
output wire [1 : 0] axi_synth_engine_rresp;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine RVALID" *)
output wire axi_synth_engine_rvalid;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_synth_engine RREADY" *)
input wire axi_synth_engine_rready;

  umeboshi #(
    .C_axi_synth_engine_DATA_WIDTH(32),  // Width of S_AXI data bus
    .C_axi_synth_engine_ADDR_WIDTH(13)  // Width of S_AXI address bus
  ) inst (
    .audio_out(audio_out),
    .audio_valid(audio_valid),
    .audio_tick(audio_tick),
    .bram_addr_b(bram_addr_b),
    .bram0_data_b(bram0_data_b),
    .bram1_data_b(bram1_data_b),
    .axi_synth_engine_aclk(axi_synth_engine_aclk),
    .axi_synth_engine_aresetn(axi_synth_engine_aresetn),
    .axi_synth_engine_awaddr(axi_synth_engine_awaddr),
    .axi_synth_engine_awprot(axi_synth_engine_awprot),
    .axi_synth_engine_awvalid(axi_synth_engine_awvalid),
    .axi_synth_engine_awready(axi_synth_engine_awready),
    .axi_synth_engine_wdata(axi_synth_engine_wdata),
    .axi_synth_engine_wstrb(axi_synth_engine_wstrb),
    .axi_synth_engine_wvalid(axi_synth_engine_wvalid),
    .axi_synth_engine_wready(axi_synth_engine_wready),
    .axi_synth_engine_bresp(axi_synth_engine_bresp),
    .axi_synth_engine_bvalid(axi_synth_engine_bvalid),
    .axi_synth_engine_bready(axi_synth_engine_bready),
    .axi_synth_engine_araddr(axi_synth_engine_araddr),
    .axi_synth_engine_arprot(axi_synth_engine_arprot),
    .axi_synth_engine_arvalid(axi_synth_engine_arvalid),
    .axi_synth_engine_arready(axi_synth_engine_arready),
    .axi_synth_engine_rdata(axi_synth_engine_rdata),
    .axi_synth_engine_rresp(axi_synth_engine_rresp),
    .axi_synth_engine_rvalid(axi_synth_engine_rvalid),
    .axi_synth_engine_rready(axi_synth_engine_rready)
  );
endmodule
