From 31d8f69e6614c3ff64464a4e4753c436d0a0d35d Mon Sep 17 00:00:00 2001
From: Junmin Zhang <jzhang8@uccs.edu>
Date: Wed, 3 Dec 2025 00:01:26 -0700
Subject: [PATCH 1/8] Files for part 1

---
 cmd_part1.sh                           |   41 +
 output_part_1_apl_diff/config_p1.0.ini | 8273 ++++++++++++++++++++++++
 output_part_1_apl_diff/stats_p1.0.txt  | 3103 +++++++++
 output_part_1_no_diff/config_p1.0.ini  | 8273 ++++++++++++++++++++++++
 output_part_1_no_diff/stats_p1.0.txt   | 3092 +++++++++
 x86-gapbs-benchmarks_part_1_2.py       |  251 +
 6 files changed, 23033 insertions(+)
 create mode 100755 cmd_part1.sh
 create mode 100644 output_part_1_apl_diff/config_p1.0.ini
 create mode 100644 output_part_1_apl_diff/stats_p1.0.txt
 create mode 100644 output_part_1_no_diff/config_p1.0.ini
 create mode 100644 output_part_1_no_diff/stats_p1.0.txt
 create mode 100644 x86-gapbs-benchmarks_part_1_2.py

diff --git a/cmd_part1.sh b/cmd_part1.sh
new file mode 100755
index 0000000..8fee4a2
--- /dev/null
+++ b/cmd_part1.sh
@@ -0,0 +1,41 @@
+# #******************** Part 1_0 Script ********************#
+# GEM5_DIR=/root/uccs/cs5200_ca/projects/gem5
+# PY_FILE=${GEM5_DIR}/configs/example/gem5_library/x86-gapbs-benchmarks.py
+# GEM5_OPT=${GEM5_DIR}/build/X86/gem5.opt
+# # GEM5_OPT=${GEM5_DIR}/build/X86_P3/gem5.opt
+
+# SAVE_DIR=/root/uccs/cs5200_ca/project3/cs5200_project_3/output_part1_no_diff
+# # SAVE_DIR=/root/uccs/cs5200_ca/project3/cs5200_project_3/output_part1_apl_diff
+# mkdir -p ${SAVE_DIR}
+
+# echo "Simulating:"
+# # ARGS="--cmd=${EXE_DIR}${EXE} --cpu-type=${isa_cpu}TimingSimpleCPU"
+# ARGS="--benchmark gapbs-cc-test"
+# ${GEM5_OPT} -d ${GEM5_DIR}/m5out ${PY_FILE} ${ARGS}
+
+# echo "Storing config files:"
+# cp ${GEM5_DIR}/m5out/config.ini ${SAVE_DIR}/config_p1.0.ini
+# cp ${GEM5_DIR}/m5out/stats.txt ${SAVE_DIR}/stats_p1.0.txt
+
+
+#******************** Part 1_2 Script ********************#
+GEM5_DIR=/root/uccs/cs5200_ca/projects/gem5
+PY_FILE=${GEM5_DIR}/configs/example/gem5_library/x86-gapbs-benchmarks.py
+GEM5_OPT=${GEM5_DIR}/build/X86/gem5.opt
+SAVE_DIR=/root/uccs/cs5200_ca/project3/cs5200_project_3/output_part_1_2
+mkdir -p ${SAVE_DIR}
+
+ARGS="--benchmark gapbs-cc-small"
+
+policies=("Random" "LRU" "TreePLRU" "LIP" "MRU" "FIFO" "SecondChance")
+# policies=("Random" "LRU")
+for L1i_rp in "${policies[@]}"; do
+    for L1d_rp in "${policies[@]}"; do
+        echo "Running L1i-rp=${L1i_rp}, L1d-rp=${L1d_rp}:"        
+        ${GEM5_OPT} -d ${GEM5_DIR}/m5out ${PY_FILE} ${ARGS} --l1i-rp ${L1i_rp} --l1d-rp ${L1d_rp}
+
+        echo "Storing config files:"
+        cp ${GEM5_DIR}/m5out/config.ini ${SAVE_DIR}/config-l1i-${L1i_rp}-lid-${L1d_rp}.ini
+        cp ${GEM5_DIR}/m5out/stats.txt ${SAVE_DIR}/stats-l1i-${L1i_rp}-lid-${L1d_rp}.txt
+    done
+done
diff --git a/output_part_1_apl_diff/config_p1.0.ini b/output_part_1_apl_diff/config_p1.0.ini
new file mode 100644
index 0000000..01cd83c
--- /dev/null
+++ b/output_part_1_apl_diff/config_p1.0.ini
@@ -0,0 +1,8273 @@
+[board]
+type=System
+children=cache_hierarchy clk_domain dvfs_handler iobus memory pc processor workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=true
+external_memory_ranges=
+init_param=0
+m5ops_base=4294901760
+mem_mode=atomic_noncaching
+mem_ranges=0:3221225472 3221225472:3222274048
+memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=/root/uccs/cs5200_ca/projects/gem5/m5out/readfile_0x49c5b31aaa6d8d2c
+redirect_paths=
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=board.workload
+system_port=board.cache_hierarchy.ruby_system.sys_port_proxy.in_ports[0]
+
+[board.cache_hierarchy]
+type=SubSystem
+children=ruby_system
+eventq_index=0
+thermal_domain=Null
+
+[board.cache_hierarchy.ruby_system]
+type=RubySystem
+children=directory_controllers0 directory_controllers1 dma_controllers0 dma_controllers1 l1_controllers0 l1_controllers1 l2_controllers0 l2_controllers1 network power_state sys_port_proxy
+access_backing_store=false
+all_instructions=false
+block_size_bytes=64
+clk_domain=board.clk_domain
+eventq_index=0
+hot_lines=false
+memory_size_bits=64
+num_of_sequencers=4
+number_of_virtual_networks=3
+phys_mem=Null
+power_model=
+power_state=board.cache_hierarchy.ruby_system.power_state
+randomization=false
+system=board
+
+[board.cache_hierarchy.ruby_system.directory_controllers0]
+type=MESI_Two_Level_Directory_Controller
+children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
+addr_ranges=0:3221225472:0:64
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+directory=board.cache_hierarchy.ruby_system.directory_controllers0.directory
+directory_latency=6
+downstream_destinations=
+eventq_index=0
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.directory_controllers0.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir
+requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory
+responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir
+responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory
+responseToDir=board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_mem_ctrl_latency=1
+transitions_per_cycle=32
+upstream_destinations=
+version=0
+memory_out_port=board.memory.mem_ctrl0.port
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.directory]
+type=RubyDirectoryMemory
+addr_ranges=0:3221225472:0:64
+block_size=64
+eventq_index=0
+ruby_system=board.cache_hierarchy.ruby_system
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[10]
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[12]
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[11]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1]
+type=MESI_Two_Level_Directory_Controller
+children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
+addr_ranges=0:3221225472:1:64
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+directory=board.cache_hierarchy.ruby_system.directory_controllers1.directory
+directory_latency=6
+downstream_destinations=
+eventq_index=0
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.directory_controllers1.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir
+requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory
+responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir
+responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory
+responseToDir=board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_mem_ctrl_latency=1
+transitions_per_cycle=32
+upstream_destinations=
+version=1
+memory_out_port=board.memory.mem_ctrl1.port
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.directory]
+type=RubyDirectoryMemory
+addr_ranges=0:3221225472:1:64
+block_size=64
+eventq_index=0
+ruby_system=board.cache_hierarchy.ruby_system
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[12]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[13]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[13]
+
+[board.cache_hierarchy.ruby_system.dma_controllers0]
+type=MESI_Two_Level_DMA_Controller
+children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+dma_sequencer=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer
+downstream_destinations=
+eventq_index=0
+mandatoryQueue=board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers0.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir
+request_latency=6
+responseFromDir=board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+transitions_per_cycle=32
+upstream_destinations=
+version=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer]
+type=DMASequencer
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+max_outstanding_requests=64
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.pc.south_bridge.ide.dma
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[14]
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[14]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1]
+type=MESI_Two_Level_DMA_Controller
+children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+dma_sequencer=board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer
+downstream_destinations=
+eventq_index=0
+mandatoryQueue=board.cache_hierarchy.ruby_system.dma_controllers1.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers1.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir
+request_latency=6
+responseFromDir=board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+transitions_per_cycle=32
+upstream_destinations=
+version=1
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer]
+type=DMASequencer
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+max_outstanding_requests=64
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=1
+in_ports=board.iobus.mem_side_ports[17]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[15]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[15]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0]
+type=MESI_Two_Level_L1Cache_Controller
+children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
+L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
+L1Icache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+enable_prefetch=false
+eventq_index=0
+l1_request_latency=2
+l1_response_latency=2
+l2_select_num_bits=1
+llsc_lock_timeout_latency=16
+mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers0.power_state
+prefetcher=board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher
+recycle_latency=10
+requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache
+requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache
+responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache
+responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache
+ruby_system=board.cache_hierarchy.ruby_system
+send_evictions=true
+sequencer=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer
+system=board
+to_l2_latency=1
+transitions_per_cycle=4
+unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache
+upstream_destinations=
+use_llsc_lock=true
+version=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy]
+type=BIPRP
+btp=0
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=true
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy]
+type=BIPRP
+btp=0
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher]
+type=RubyPrefetcher
+block_size=64
+cross_page=false
+eventq_index=0
+nonunit_filter=8
+num_startup_pfs=1
+num_streams=4
+page_shift=12
+train_misses=4
+unit_filter=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[0]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[0]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[1]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[1]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer]
+type=RubySequencer
+children=power_state
+clk_domain=board.clk_domain
+coreid=99
+dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
+deadlock_threshold=500000
+eventq_index=0
+garnet_standalone=false
+is_cpu_sequencer=true
+max_outstanding_requests=16
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.processor.start0.core.icache_port board.processor.start0.core.dcache_port board.processor.start0.core.mmu.itb.walker.port board.processor.start0.core.mmu.dtb.walker.port board.processor.start0.core.interrupts.int_requestor
+interrupt_out_port=board.processor.start0.core.interrupts.pio board.processor.start0.core.interrupts.int_responder
+mem_request_port=board.iobus.cpu_side_ports[2]
+pio_request_port=board.iobus.cpu_side_ports[1]
+pio_response_port=board.iobus.mem_side_ports[15]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[2]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1]
+type=MESI_Two_Level_L1Cache_Controller
+children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
+L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
+L1Icache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+enable_prefetch=false
+eventq_index=0
+l1_request_latency=2
+l1_response_latency=2
+l2_select_num_bits=1
+llsc_lock_timeout_latency=16
+mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers1.power_state
+prefetcher=board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher
+recycle_latency=10
+requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache
+requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache
+responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache
+responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache
+ruby_system=board.cache_hierarchy.ruby_system
+send_evictions=true
+sequencer=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer
+system=board
+to_l2_latency=1
+transitions_per_cycle=4
+unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache
+upstream_destinations=
+use_llsc_lock=true
+version=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=true
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher]
+type=RubyPrefetcher
+block_size=64
+cross_page=false
+eventq_index=0
+nonunit_filter=8
+num_startup_pfs=1
+num_streams=4
+page_shift=12
+train_misses=4
+unit_filter=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[3]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[2]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[4]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[3]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer]
+type=RubySequencer
+children=power_state
+clk_domain=board.clk_domain
+coreid=99
+dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
+deadlock_threshold=500000
+eventq_index=0
+garnet_standalone=false
+is_cpu_sequencer=true
+max_outstanding_requests=16
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=1
+in_ports=board.processor.start1.core.icache_port board.processor.start1.core.dcache_port board.processor.start1.core.mmu.itb.walker.port board.processor.start1.core.mmu.dtb.walker.port board.processor.start1.core.interrupts.int_requestor
+interrupt_out_port=board.processor.start1.core.interrupts.pio board.processor.start1.core.interrupts.int_responder
+mem_request_port=board.iobus.cpu_side_ports[4]
+pio_request_port=board.iobus.cpu_side_ports[3]
+pio_response_port=board.iobus.mem_side_ports[16]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[5]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0]
+type=MESI_Two_Level_L2Cache_Controller
+children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
+DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache
+L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache
+L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache
+L2cache=board.cache_hierarchy.ruby_system.l2_controllers0.L2cache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+eventq_index=0
+l2_request_latency=2
+l2_response_latency=2
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l2_controllers0.power_state
+recycle_latency=10
+responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache
+responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_l1_latency=1
+transitions_per_cycle=4
+unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache
+upstream_destinations=
+version=0
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[6]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[7]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[5]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L2cache]
+type=RubyCache
+children=replacement_policy
+assoc=16
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.replacement_policy
+resourceStalls=false
+size=262144
+start_index_bit=7
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=16
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[8]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[6]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[4]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1]
+type=MESI_Two_Level_L2Cache_Controller
+children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
+DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache
+L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache
+L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache
+L2cache=board.cache_hierarchy.ruby_system.l2_controllers1.L2cache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+eventq_index=0
+l2_request_latency=2
+l2_response_latency=2
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l2_controllers1.power_state
+recycle_latency=10
+responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache
+responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_l1_latency=1
+transitions_per_cycle=4
+unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache
+upstream_destinations=
+version=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[9]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[10]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[8]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L2cache]
+type=RubyCache
+children=replacement_policy
+assoc=16
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.replacement_policy
+resourceStalls=false
+size=262144
+start_index_bit=7
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=16
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[11]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[9]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[7]
+
+[board.cache_hierarchy.ruby_system.network]
+type=SimpleNetwork
+children=ext_links0 ext_links1 ext_links2 ext_links3 ext_links4 ext_links5 ext_links6 ext_links7 int_links00 int_links01 int_links02 int_links03 int_links04 int_links05 int_links06 int_links07 int_links08 int_links09 int_links10 int_links11 int_links12 int_links13 int_links14 int_links15 int_links16 int_links17 int_links18 int_links19 int_links20 int_links21 int_links22 int_links23 int_links24 int_links25 int_links26 int_links27 int_links28 int_links29 int_links30 int_links31 int_links32 int_links33 int_links34 int_links35 int_links36 int_links37 int_links38 int_links39 int_links40 int_links41 int_links42 int_links43 int_links44 int_links45 int_links46 int_links47 int_links48 int_links49 int_links50 int_links51 int_links52 int_links53 int_links54 int_links55 power_state routers0 routers1 routers2 routers3 routers4 routers5 routers6 routers7
+buffer_size=0
+clk_domain=board.clk_domain
+control_msg_size=8
+data_msg_size=64
+endpoint_bandwidth=1000
+eventq_index=0
+ext_links=board.cache_hierarchy.ruby_system.network.ext_links0 board.cache_hierarchy.ruby_system.network.ext_links1 board.cache_hierarchy.ruby_system.network.ext_links2 board.cache_hierarchy.ruby_system.network.ext_links3 board.cache_hierarchy.ruby_system.network.ext_links4 board.cache_hierarchy.ruby_system.network.ext_links5 board.cache_hierarchy.ruby_system.network.ext_links6 board.cache_hierarchy.ruby_system.network.ext_links7
+int_links=board.cache_hierarchy.ruby_system.network.int_links00 board.cache_hierarchy.ruby_system.network.int_links01 board.cache_hierarchy.ruby_system.network.int_links02 board.cache_hierarchy.ruby_system.network.int_links03 board.cache_hierarchy.ruby_system.network.int_links04 board.cache_hierarchy.ruby_system.network.int_links05 board.cache_hierarchy.ruby_system.network.int_links06 board.cache_hierarchy.ruby_system.network.int_links07 board.cache_hierarchy.ruby_system.network.int_links08 board.cache_hierarchy.ruby_system.network.int_links09 board.cache_hierarchy.ruby_system.network.int_links10 board.cache_hierarchy.ruby_system.network.int_links11 board.cache_hierarchy.ruby_system.network.int_links12 board.cache_hierarchy.ruby_system.network.int_links13 board.cache_hierarchy.ruby_system.network.int_links14 board.cache_hierarchy.ruby_system.network.int_links15 board.cache_hierarchy.ruby_system.network.int_links16 board.cache_hierarchy.ruby_system.network.int_links17 board.cache_hierarchy.ruby_system.network.int_links18 board.cache_hierarchy.ruby_system.network.int_links19 board.cache_hierarchy.ruby_system.network.int_links20 board.cache_hierarchy.ruby_system.network.int_links21 board.cache_hierarchy.ruby_system.network.int_links22 board.cache_hierarchy.ruby_system.network.int_links23 board.cache_hierarchy.ruby_system.network.int_links24 board.cache_hierarchy.ruby_system.network.int_links25 board.cache_hierarchy.ruby_system.network.int_links26 board.cache_hierarchy.ruby_system.network.int_links27 board.cache_hierarchy.ruby_system.network.int_links28 board.cache_hierarchy.ruby_system.network.int_links29 board.cache_hierarchy.ruby_system.network.int_links30 board.cache_hierarchy.ruby_system.network.int_links31 board.cache_hierarchy.ruby_system.network.int_links32 board.cache_hierarchy.ruby_system.network.int_links33 board.cache_hierarchy.ruby_system.network.int_links34 board.cache_hierarchy.ruby_system.network.int_links35 board.cache_hierarchy.ruby_system.network.int_links36 board.cache_hierarchy.ruby_system.network.int_links37 board.cache_hierarchy.ruby_system.network.int_links38 board.cache_hierarchy.ruby_system.network.int_links39 board.cache_hierarchy.ruby_system.network.int_links40 board.cache_hierarchy.ruby_system.network.int_links41 board.cache_hierarchy.ruby_system.network.int_links42 board.cache_hierarchy.ruby_system.network.int_links43 board.cache_hierarchy.ruby_system.network.int_links44 board.cache_hierarchy.ruby_system.network.int_links45 board.cache_hierarchy.ruby_system.network.int_links46 board.cache_hierarchy.ruby_system.network.int_links47 board.cache_hierarchy.ruby_system.network.int_links48 board.cache_hierarchy.ruby_system.network.int_links49 board.cache_hierarchy.ruby_system.network.int_links50 board.cache_hierarchy.ruby_system.network.int_links51 board.cache_hierarchy.ruby_system.network.int_links52 board.cache_hierarchy.ruby_system.network.int_links53 board.cache_hierarchy.ruby_system.network.int_links54 board.cache_hierarchy.ruby_system.network.int_links55
+netifs=
+number_of_virtual_networks=3
+physical_vnets_bandwidth=
+physical_vnets_channels=
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.power_state
+routers=board.cache_hierarchy.ruby_system.network.routers0 board.cache_hierarchy.ruby_system.network.routers1 board.cache_hierarchy.ruby_system.network.routers2 board.cache_hierarchy.ruby_system.network.routers3 board.cache_hierarchy.ruby_system.network.routers4 board.cache_hierarchy.ruby_system.network.routers5 board.cache_hierarchy.ruby_system.network.routers6 board.cache_hierarchy.ruby_system.network.routers7
+ruby_system=board.cache_hierarchy.ruby_system
+topology=Not Specified
+in_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.out_port board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.out_port board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.out_port board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir.out_port
+out_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.in_port board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.in_port board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir.in_port
+
+[board.cache_hierarchy.ruby_system.network.ext_links0]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l1_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers0
+latency=1
+link_id=0
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links1]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l1_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers1
+latency=1
+link_id=1
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links2]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l2_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers2
+latency=1
+link_id=2
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links3]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l2_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers3
+latency=1
+link_id=3
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links4]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.directory_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers4
+latency=1
+link_id=4
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links5]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.directory_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers5
+latency=1
+link_id=5
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links6]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.dma_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers6
+latency=1
+link_id=6
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links7]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.dma_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers7
+latency=1
+link_id=7
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links00]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links00.buffers0 board.cache_hierarchy.ruby_system.network.int_links00.buffers1 board.cache_hierarchy.ruby_system.network.int_links00.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=1
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links01.buffers0 board.cache_hierarchy.ruby_system.network.int_links01.buffers1 board.cache_hierarchy.ruby_system.network.int_links01.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=2
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links02.buffers0 board.cache_hierarchy.ruby_system.network.int_links02.buffers1 board.cache_hierarchy.ruby_system.network.int_links02.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=3
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links03.buffers0 board.cache_hierarchy.ruby_system.network.int_links03.buffers1 board.cache_hierarchy.ruby_system.network.int_links03.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=4
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links04.buffers0 board.cache_hierarchy.ruby_system.network.int_links04.buffers1 board.cache_hierarchy.ruby_system.network.int_links04.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=5
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links05.buffers0 board.cache_hierarchy.ruby_system.network.int_links05.buffers1 board.cache_hierarchy.ruby_system.network.int_links05.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=6
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links06.buffers0 board.cache_hierarchy.ruby_system.network.int_links06.buffers1 board.cache_hierarchy.ruby_system.network.int_links06.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=7
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links07.buffers0 board.cache_hierarchy.ruby_system.network.int_links07.buffers1 board.cache_hierarchy.ruby_system.network.int_links07.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=8
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links08.buffers0 board.cache_hierarchy.ruby_system.network.int_links08.buffers1 board.cache_hierarchy.ruby_system.network.int_links08.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=9
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links09.buffers0 board.cache_hierarchy.ruby_system.network.int_links09.buffers1 board.cache_hierarchy.ruby_system.network.int_links09.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=10
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links10.buffers0 board.cache_hierarchy.ruby_system.network.int_links10.buffers1 board.cache_hierarchy.ruby_system.network.int_links10.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=11
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links11.buffers0 board.cache_hierarchy.ruby_system.network.int_links11.buffers1 board.cache_hierarchy.ruby_system.network.int_links11.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=12
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links12.buffers0 board.cache_hierarchy.ruby_system.network.int_links12.buffers1 board.cache_hierarchy.ruby_system.network.int_links12.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=13
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links13.buffers0 board.cache_hierarchy.ruby_system.network.int_links13.buffers1 board.cache_hierarchy.ruby_system.network.int_links13.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=14
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links14.buffers0 board.cache_hierarchy.ruby_system.network.int_links14.buffers1 board.cache_hierarchy.ruby_system.network.int_links14.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=15
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links15.buffers0 board.cache_hierarchy.ruby_system.network.int_links15.buffers1 board.cache_hierarchy.ruby_system.network.int_links15.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=16
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links16.buffers0 board.cache_hierarchy.ruby_system.network.int_links16.buffers1 board.cache_hierarchy.ruby_system.network.int_links16.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=17
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links17.buffers0 board.cache_hierarchy.ruby_system.network.int_links17.buffers1 board.cache_hierarchy.ruby_system.network.int_links17.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=18
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links18.buffers0 board.cache_hierarchy.ruby_system.network.int_links18.buffers1 board.cache_hierarchy.ruby_system.network.int_links18.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=19
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links19.buffers0 board.cache_hierarchy.ruby_system.network.int_links19.buffers1 board.cache_hierarchy.ruby_system.network.int_links19.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=20
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links20.buffers0 board.cache_hierarchy.ruby_system.network.int_links20.buffers1 board.cache_hierarchy.ruby_system.network.int_links20.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=21
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links21.buffers0 board.cache_hierarchy.ruby_system.network.int_links21.buffers1 board.cache_hierarchy.ruby_system.network.int_links21.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=22
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links22.buffers0 board.cache_hierarchy.ruby_system.network.int_links22.buffers1 board.cache_hierarchy.ruby_system.network.int_links22.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=23
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links23.buffers0 board.cache_hierarchy.ruby_system.network.int_links23.buffers1 board.cache_hierarchy.ruby_system.network.int_links23.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=24
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links24.buffers0 board.cache_hierarchy.ruby_system.network.int_links24.buffers1 board.cache_hierarchy.ruby_system.network.int_links24.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=25
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links25.buffers0 board.cache_hierarchy.ruby_system.network.int_links25.buffers1 board.cache_hierarchy.ruby_system.network.int_links25.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=26
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links26.buffers0 board.cache_hierarchy.ruby_system.network.int_links26.buffers1 board.cache_hierarchy.ruby_system.network.int_links26.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=27
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links27.buffers0 board.cache_hierarchy.ruby_system.network.int_links27.buffers1 board.cache_hierarchy.ruby_system.network.int_links27.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=28
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links28.buffers0 board.cache_hierarchy.ruby_system.network.int_links28.buffers1 board.cache_hierarchy.ruby_system.network.int_links28.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=29
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links29.buffers0 board.cache_hierarchy.ruby_system.network.int_links29.buffers1 board.cache_hierarchy.ruby_system.network.int_links29.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=30
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links30.buffers0 board.cache_hierarchy.ruby_system.network.int_links30.buffers1 board.cache_hierarchy.ruby_system.network.int_links30.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=31
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links31.buffers0 board.cache_hierarchy.ruby_system.network.int_links31.buffers1 board.cache_hierarchy.ruby_system.network.int_links31.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=32
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links32.buffers0 board.cache_hierarchy.ruby_system.network.int_links32.buffers1 board.cache_hierarchy.ruby_system.network.int_links32.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=33
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links33.buffers0 board.cache_hierarchy.ruby_system.network.int_links33.buffers1 board.cache_hierarchy.ruby_system.network.int_links33.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=34
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links34.buffers0 board.cache_hierarchy.ruby_system.network.int_links34.buffers1 board.cache_hierarchy.ruby_system.network.int_links34.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=35
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links35.buffers0 board.cache_hierarchy.ruby_system.network.int_links35.buffers1 board.cache_hierarchy.ruby_system.network.int_links35.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=36
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links36.buffers0 board.cache_hierarchy.ruby_system.network.int_links36.buffers1 board.cache_hierarchy.ruby_system.network.int_links36.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=37
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links37.buffers0 board.cache_hierarchy.ruby_system.network.int_links37.buffers1 board.cache_hierarchy.ruby_system.network.int_links37.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=38
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links38.buffers0 board.cache_hierarchy.ruby_system.network.int_links38.buffers1 board.cache_hierarchy.ruby_system.network.int_links38.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=39
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links39.buffers0 board.cache_hierarchy.ruby_system.network.int_links39.buffers1 board.cache_hierarchy.ruby_system.network.int_links39.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=40
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links40.buffers0 board.cache_hierarchy.ruby_system.network.int_links40.buffers1 board.cache_hierarchy.ruby_system.network.int_links40.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=41
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links41.buffers0 board.cache_hierarchy.ruby_system.network.int_links41.buffers1 board.cache_hierarchy.ruby_system.network.int_links41.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=42
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links42.buffers0 board.cache_hierarchy.ruby_system.network.int_links42.buffers1 board.cache_hierarchy.ruby_system.network.int_links42.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=43
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links43.buffers0 board.cache_hierarchy.ruby_system.network.int_links43.buffers1 board.cache_hierarchy.ruby_system.network.int_links43.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=44
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links44.buffers0 board.cache_hierarchy.ruby_system.network.int_links44.buffers1 board.cache_hierarchy.ruby_system.network.int_links44.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=45
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links45.buffers0 board.cache_hierarchy.ruby_system.network.int_links45.buffers1 board.cache_hierarchy.ruby_system.network.int_links45.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=46
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links46.buffers0 board.cache_hierarchy.ruby_system.network.int_links46.buffers1 board.cache_hierarchy.ruby_system.network.int_links46.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=47
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links47.buffers0 board.cache_hierarchy.ruby_system.network.int_links47.buffers1 board.cache_hierarchy.ruby_system.network.int_links47.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=48
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links48.buffers0 board.cache_hierarchy.ruby_system.network.int_links48.buffers1 board.cache_hierarchy.ruby_system.network.int_links48.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=49
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links49.buffers0 board.cache_hierarchy.ruby_system.network.int_links49.buffers1 board.cache_hierarchy.ruby_system.network.int_links49.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=50
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links50.buffers0 board.cache_hierarchy.ruby_system.network.int_links50.buffers1 board.cache_hierarchy.ruby_system.network.int_links50.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=51
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links51.buffers0 board.cache_hierarchy.ruby_system.network.int_links51.buffers1 board.cache_hierarchy.ruby_system.network.int_links51.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=52
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links52.buffers0 board.cache_hierarchy.ruby_system.network.int_links52.buffers1 board.cache_hierarchy.ruby_system.network.int_links52.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=53
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links53.buffers0 board.cache_hierarchy.ruby_system.network.int_links53.buffers1 board.cache_hierarchy.ruby_system.network.int_links53.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=54
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links54.buffers0 board.cache_hierarchy.ruby_system.network.int_links54.buffers1 board.cache_hierarchy.ruby_system.network.int_links54.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=55
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links55.buffers0 board.cache_hierarchy.ruby_system.network.int_links55.buffers1 board.cache_hierarchy.ruby_system.network.int_links55.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=56
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers0]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers0.port_buffers00 board.cache_hierarchy.ruby_system.network.routers0.port_buffers01 board.cache_hierarchy.ruby_system.network.routers0.port_buffers02 board.cache_hierarchy.ruby_system.network.routers0.port_buffers03 board.cache_hierarchy.ruby_system.network.routers0.port_buffers04 board.cache_hierarchy.ruby_system.network.routers0.port_buffers05 board.cache_hierarchy.ruby_system.network.routers0.port_buffers06 board.cache_hierarchy.ruby_system.network.routers0.port_buffers07 board.cache_hierarchy.ruby_system.network.routers0.port_buffers08 board.cache_hierarchy.ruby_system.network.routers0.port_buffers09 board.cache_hierarchy.ruby_system.network.routers0.port_buffers10 board.cache_hierarchy.ruby_system.network.routers0.port_buffers11 board.cache_hierarchy.ruby_system.network.routers0.port_buffers12 board.cache_hierarchy.ruby_system.network.routers0.port_buffers13 board.cache_hierarchy.ruby_system.network.routers0.port_buffers14 board.cache_hierarchy.ruby_system.network.routers0.port_buffers15 board.cache_hierarchy.ruby_system.network.routers0.port_buffers16 board.cache_hierarchy.ruby_system.network.routers0.port_buffers17 board.cache_hierarchy.ruby_system.network.routers0.port_buffers18 board.cache_hierarchy.ruby_system.network.routers0.port_buffers19 board.cache_hierarchy.ruby_system.network.routers0.port_buffers20 board.cache_hierarchy.ruby_system.network.routers0.port_buffers21 board.cache_hierarchy.ruby_system.network.routers0.port_buffers22 board.cache_hierarchy.ruby_system.network.routers0.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers0.power_state
+router_id=0
+routing_unit=board.cache_hierarchy.ruby_system.network.routers0.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers0.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers1]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers1.port_buffers00 board.cache_hierarchy.ruby_system.network.routers1.port_buffers01 board.cache_hierarchy.ruby_system.network.routers1.port_buffers02 board.cache_hierarchy.ruby_system.network.routers1.port_buffers03 board.cache_hierarchy.ruby_system.network.routers1.port_buffers04 board.cache_hierarchy.ruby_system.network.routers1.port_buffers05 board.cache_hierarchy.ruby_system.network.routers1.port_buffers06 board.cache_hierarchy.ruby_system.network.routers1.port_buffers07 board.cache_hierarchy.ruby_system.network.routers1.port_buffers08 board.cache_hierarchy.ruby_system.network.routers1.port_buffers09 board.cache_hierarchy.ruby_system.network.routers1.port_buffers10 board.cache_hierarchy.ruby_system.network.routers1.port_buffers11 board.cache_hierarchy.ruby_system.network.routers1.port_buffers12 board.cache_hierarchy.ruby_system.network.routers1.port_buffers13 board.cache_hierarchy.ruby_system.network.routers1.port_buffers14 board.cache_hierarchy.ruby_system.network.routers1.port_buffers15 board.cache_hierarchy.ruby_system.network.routers1.port_buffers16 board.cache_hierarchy.ruby_system.network.routers1.port_buffers17 board.cache_hierarchy.ruby_system.network.routers1.port_buffers18 board.cache_hierarchy.ruby_system.network.routers1.port_buffers19 board.cache_hierarchy.ruby_system.network.routers1.port_buffers20 board.cache_hierarchy.ruby_system.network.routers1.port_buffers21 board.cache_hierarchy.ruby_system.network.routers1.port_buffers22 board.cache_hierarchy.ruby_system.network.routers1.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers1.power_state
+router_id=1
+routing_unit=board.cache_hierarchy.ruby_system.network.routers1.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers1.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers2]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers2.port_buffers00 board.cache_hierarchy.ruby_system.network.routers2.port_buffers01 board.cache_hierarchy.ruby_system.network.routers2.port_buffers02 board.cache_hierarchy.ruby_system.network.routers2.port_buffers03 board.cache_hierarchy.ruby_system.network.routers2.port_buffers04 board.cache_hierarchy.ruby_system.network.routers2.port_buffers05 board.cache_hierarchy.ruby_system.network.routers2.port_buffers06 board.cache_hierarchy.ruby_system.network.routers2.port_buffers07 board.cache_hierarchy.ruby_system.network.routers2.port_buffers08 board.cache_hierarchy.ruby_system.network.routers2.port_buffers09 board.cache_hierarchy.ruby_system.network.routers2.port_buffers10 board.cache_hierarchy.ruby_system.network.routers2.port_buffers11 board.cache_hierarchy.ruby_system.network.routers2.port_buffers12 board.cache_hierarchy.ruby_system.network.routers2.port_buffers13 board.cache_hierarchy.ruby_system.network.routers2.port_buffers14 board.cache_hierarchy.ruby_system.network.routers2.port_buffers15 board.cache_hierarchy.ruby_system.network.routers2.port_buffers16 board.cache_hierarchy.ruby_system.network.routers2.port_buffers17 board.cache_hierarchy.ruby_system.network.routers2.port_buffers18 board.cache_hierarchy.ruby_system.network.routers2.port_buffers19 board.cache_hierarchy.ruby_system.network.routers2.port_buffers20 board.cache_hierarchy.ruby_system.network.routers2.port_buffers21 board.cache_hierarchy.ruby_system.network.routers2.port_buffers22 board.cache_hierarchy.ruby_system.network.routers2.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers2.power_state
+router_id=2
+routing_unit=board.cache_hierarchy.ruby_system.network.routers2.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers2.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers3]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers3.port_buffers00 board.cache_hierarchy.ruby_system.network.routers3.port_buffers01 board.cache_hierarchy.ruby_system.network.routers3.port_buffers02 board.cache_hierarchy.ruby_system.network.routers3.port_buffers03 board.cache_hierarchy.ruby_system.network.routers3.port_buffers04 board.cache_hierarchy.ruby_system.network.routers3.port_buffers05 board.cache_hierarchy.ruby_system.network.routers3.port_buffers06 board.cache_hierarchy.ruby_system.network.routers3.port_buffers07 board.cache_hierarchy.ruby_system.network.routers3.port_buffers08 board.cache_hierarchy.ruby_system.network.routers3.port_buffers09 board.cache_hierarchy.ruby_system.network.routers3.port_buffers10 board.cache_hierarchy.ruby_system.network.routers3.port_buffers11 board.cache_hierarchy.ruby_system.network.routers3.port_buffers12 board.cache_hierarchy.ruby_system.network.routers3.port_buffers13 board.cache_hierarchy.ruby_system.network.routers3.port_buffers14 board.cache_hierarchy.ruby_system.network.routers3.port_buffers15 board.cache_hierarchy.ruby_system.network.routers3.port_buffers16 board.cache_hierarchy.ruby_system.network.routers3.port_buffers17 board.cache_hierarchy.ruby_system.network.routers3.port_buffers18 board.cache_hierarchy.ruby_system.network.routers3.port_buffers19 board.cache_hierarchy.ruby_system.network.routers3.port_buffers20 board.cache_hierarchy.ruby_system.network.routers3.port_buffers21 board.cache_hierarchy.ruby_system.network.routers3.port_buffers22 board.cache_hierarchy.ruby_system.network.routers3.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers3.power_state
+router_id=3
+routing_unit=board.cache_hierarchy.ruby_system.network.routers3.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers3.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers4]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers4.port_buffers00 board.cache_hierarchy.ruby_system.network.routers4.port_buffers01 board.cache_hierarchy.ruby_system.network.routers4.port_buffers02 board.cache_hierarchy.ruby_system.network.routers4.port_buffers03 board.cache_hierarchy.ruby_system.network.routers4.port_buffers04 board.cache_hierarchy.ruby_system.network.routers4.port_buffers05 board.cache_hierarchy.ruby_system.network.routers4.port_buffers06 board.cache_hierarchy.ruby_system.network.routers4.port_buffers07 board.cache_hierarchy.ruby_system.network.routers4.port_buffers08 board.cache_hierarchy.ruby_system.network.routers4.port_buffers09 board.cache_hierarchy.ruby_system.network.routers4.port_buffers10 board.cache_hierarchy.ruby_system.network.routers4.port_buffers11 board.cache_hierarchy.ruby_system.network.routers4.port_buffers12 board.cache_hierarchy.ruby_system.network.routers4.port_buffers13 board.cache_hierarchy.ruby_system.network.routers4.port_buffers14 board.cache_hierarchy.ruby_system.network.routers4.port_buffers15 board.cache_hierarchy.ruby_system.network.routers4.port_buffers16 board.cache_hierarchy.ruby_system.network.routers4.port_buffers17 board.cache_hierarchy.ruby_system.network.routers4.port_buffers18 board.cache_hierarchy.ruby_system.network.routers4.port_buffers19 board.cache_hierarchy.ruby_system.network.routers4.port_buffers20 board.cache_hierarchy.ruby_system.network.routers4.port_buffers21 board.cache_hierarchy.ruby_system.network.routers4.port_buffers22 board.cache_hierarchy.ruby_system.network.routers4.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers4.power_state
+router_id=4
+routing_unit=board.cache_hierarchy.ruby_system.network.routers4.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers4.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers5]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers5.port_buffers00 board.cache_hierarchy.ruby_system.network.routers5.port_buffers01 board.cache_hierarchy.ruby_system.network.routers5.port_buffers02 board.cache_hierarchy.ruby_system.network.routers5.port_buffers03 board.cache_hierarchy.ruby_system.network.routers5.port_buffers04 board.cache_hierarchy.ruby_system.network.routers5.port_buffers05 board.cache_hierarchy.ruby_system.network.routers5.port_buffers06 board.cache_hierarchy.ruby_system.network.routers5.port_buffers07 board.cache_hierarchy.ruby_system.network.routers5.port_buffers08 board.cache_hierarchy.ruby_system.network.routers5.port_buffers09 board.cache_hierarchy.ruby_system.network.routers5.port_buffers10 board.cache_hierarchy.ruby_system.network.routers5.port_buffers11 board.cache_hierarchy.ruby_system.network.routers5.port_buffers12 board.cache_hierarchy.ruby_system.network.routers5.port_buffers13 board.cache_hierarchy.ruby_system.network.routers5.port_buffers14 board.cache_hierarchy.ruby_system.network.routers5.port_buffers15 board.cache_hierarchy.ruby_system.network.routers5.port_buffers16 board.cache_hierarchy.ruby_system.network.routers5.port_buffers17 board.cache_hierarchy.ruby_system.network.routers5.port_buffers18 board.cache_hierarchy.ruby_system.network.routers5.port_buffers19 board.cache_hierarchy.ruby_system.network.routers5.port_buffers20 board.cache_hierarchy.ruby_system.network.routers5.port_buffers21 board.cache_hierarchy.ruby_system.network.routers5.port_buffers22 board.cache_hierarchy.ruby_system.network.routers5.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers5.power_state
+router_id=5
+routing_unit=board.cache_hierarchy.ruby_system.network.routers5.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers5.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers6]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers6.port_buffers00 board.cache_hierarchy.ruby_system.network.routers6.port_buffers01 board.cache_hierarchy.ruby_system.network.routers6.port_buffers02 board.cache_hierarchy.ruby_system.network.routers6.port_buffers03 board.cache_hierarchy.ruby_system.network.routers6.port_buffers04 board.cache_hierarchy.ruby_system.network.routers6.port_buffers05 board.cache_hierarchy.ruby_system.network.routers6.port_buffers06 board.cache_hierarchy.ruby_system.network.routers6.port_buffers07 board.cache_hierarchy.ruby_system.network.routers6.port_buffers08 board.cache_hierarchy.ruby_system.network.routers6.port_buffers09 board.cache_hierarchy.ruby_system.network.routers6.port_buffers10 board.cache_hierarchy.ruby_system.network.routers6.port_buffers11 board.cache_hierarchy.ruby_system.network.routers6.port_buffers12 board.cache_hierarchy.ruby_system.network.routers6.port_buffers13 board.cache_hierarchy.ruby_system.network.routers6.port_buffers14 board.cache_hierarchy.ruby_system.network.routers6.port_buffers15 board.cache_hierarchy.ruby_system.network.routers6.port_buffers16 board.cache_hierarchy.ruby_system.network.routers6.port_buffers17 board.cache_hierarchy.ruby_system.network.routers6.port_buffers18 board.cache_hierarchy.ruby_system.network.routers6.port_buffers19 board.cache_hierarchy.ruby_system.network.routers6.port_buffers20 board.cache_hierarchy.ruby_system.network.routers6.port_buffers21 board.cache_hierarchy.ruby_system.network.routers6.port_buffers22 board.cache_hierarchy.ruby_system.network.routers6.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers6.power_state
+router_id=6
+routing_unit=board.cache_hierarchy.ruby_system.network.routers6.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers6.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers7]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers7.port_buffers00 board.cache_hierarchy.ruby_system.network.routers7.port_buffers01 board.cache_hierarchy.ruby_system.network.routers7.port_buffers02 board.cache_hierarchy.ruby_system.network.routers7.port_buffers03 board.cache_hierarchy.ruby_system.network.routers7.port_buffers04 board.cache_hierarchy.ruby_system.network.routers7.port_buffers05 board.cache_hierarchy.ruby_system.network.routers7.port_buffers06 board.cache_hierarchy.ruby_system.network.routers7.port_buffers07 board.cache_hierarchy.ruby_system.network.routers7.port_buffers08 board.cache_hierarchy.ruby_system.network.routers7.port_buffers09 board.cache_hierarchy.ruby_system.network.routers7.port_buffers10 board.cache_hierarchy.ruby_system.network.routers7.port_buffers11 board.cache_hierarchy.ruby_system.network.routers7.port_buffers12 board.cache_hierarchy.ruby_system.network.routers7.port_buffers13 board.cache_hierarchy.ruby_system.network.routers7.port_buffers14 board.cache_hierarchy.ruby_system.network.routers7.port_buffers15 board.cache_hierarchy.ruby_system.network.routers7.port_buffers16 board.cache_hierarchy.ruby_system.network.routers7.port_buffers17 board.cache_hierarchy.ruby_system.network.routers7.port_buffers18 board.cache_hierarchy.ruby_system.network.routers7.port_buffers19 board.cache_hierarchy.ruby_system.network.routers7.port_buffers20 board.cache_hierarchy.ruby_system.network.routers7.port_buffers21 board.cache_hierarchy.ruby_system.network.routers7.port_buffers22 board.cache_hierarchy.ruby_system.network.routers7.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers7.power_state
+router_id=7
+routing_unit=board.cache_hierarchy.ruby_system.network.routers7.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers7.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.sys_port_proxy]
+type=RubyPortProxy
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.sys_port_proxy.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.system_port
+
+[board.cache_hierarchy.ruby_system.sys_port_proxy.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.clk_domain]
+type=SrcClockDomain
+children=voltage_domain
+clock=333
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=board.clk_domain.voltage_domain
+
+[board.clk_domain.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[board.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=board.clk_domain
+transition_latency=100000000
+
+[board.iobus]
+type=NoncoherentXBar
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+forward_latency=1
+frontend_latency=2
+header_latency=1
+power_model=
+power_state=board.iobus.power_state
+response_latency=2
+use_default_range=false
+width=16
+cpu_side_ports=board.pc.south_bridge.io_apic.int_requestor board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio_request_port board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem_request_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio_request_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem_request_port
+default=board.pc.default_bus.cpu_side_ports[0]
+mem_side_ports=board.pc.south_bridge.cmos.pio board.pc.south_bridge.dma1.pio board.pc.south_bridge.ide.pio board.pc.south_bridge.keyboard.pio board.pc.south_bridge.pic1.pio board.pc.south_bridge.pic2.pio board.pc.south_bridge.pit.pio board.pc.south_bridge.speaker.pio board.pc.south_bridge.io_apic.pio board.pc.com_1.pio board.pc.fake_com_2.pio board.pc.fake_com_3.pio board.pc.fake_com_4.pio board.pc.fake_floppy.pio board.pc.pci_host.pio board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio_response_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio_response_port board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.in_ports[0]
+
+[board.iobus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory]
+type=SubSystem
+children=mem_ctrl0 mem_ctrl1
+eventq_index=0
+thermal_domain=Null
+
+[board.memory.mem_ctrl0]
+type=MemCtrl
+children=dram power_state
+clk_domain=board.clk_domain
+command_window=10000
+disable_sanity_check=false
+dram=board.memory.mem_ctrl0.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=board.memory.mem_ctrl0.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=board
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=board.cache_hierarchy.ruby_system.directory_controllers0.memory_out_port
+
+[board.memory.mem_ctrl0.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.048
+IDD02=0.003
+IDD2N=0.034
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.025
+IDD2P12=0.0
+IDD3N=0.043000000000000003
+IDD3N2=0.003
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.037
+IDD3P12=0.0
+IDD4R=0.135
+IDD4R2=0.0
+IDD4W=0.123
+IDD4W2=0.0
+IDD5=0.25
+IDD52=0.0
+IDD6=0.03
+IDD62=0.0
+VDD=1.2
+VDD2=2.5
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=4
+banks_per_rank=16
+beats_per_clock=2
+burst_length=8
+clk_domain=board.clk_domain
+collect_stats=true
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=1073741824
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=board.memory.mem_ctrl0.dram.power_state
+range=0:3221225472:0:64
+ranks_per_channel=2
+read_buffer_size=64
+tAAD=833
+tBURST=3332
+tBURST_MAX=3332
+tBURST_MIN=3332
+tCCD_L=5000
+tCCD_L_WR=5000
+tCK=833
+tCL=14160
+tCS=1666
+tCWL=14160
+tPPD=0
+tRAS=32000
+tRCD=14160
+tRCD_WR=14160
+tREFI=7800000
+tRFC=350000
+tRP=14160
+tRRD=3332
+tRRD_L=4900
+tRTP=7500
+tRTW=1666
+tWR=15000
+tWTR=5000
+tWTR_L=5000
+tXAW=21000
+tXP=6000
+tXPDLL=0
+tXS=340000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=128
+writeable=true
+
+[board.memory.mem_ctrl0.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl1]
+type=MemCtrl
+children=dram power_state
+clk_domain=board.clk_domain
+command_window=10000
+disable_sanity_check=false
+dram=board.memory.mem_ctrl1.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=board.memory.mem_ctrl1.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=board
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=board.cache_hierarchy.ruby_system.directory_controllers1.memory_out_port
+
+[board.memory.mem_ctrl1.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.048
+IDD02=0.003
+IDD2N=0.034
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.025
+IDD2P12=0.0
+IDD3N=0.043000000000000003
+IDD3N2=0.003
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.037
+IDD3P12=0.0
+IDD4R=0.135
+IDD4R2=0.0
+IDD4W=0.123
+IDD4W2=0.0
+IDD5=0.25
+IDD52=0.0
+IDD6=0.03
+IDD62=0.0
+VDD=1.2
+VDD2=2.5
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=4
+banks_per_rank=16
+beats_per_clock=2
+burst_length=8
+clk_domain=board.clk_domain
+collect_stats=true
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=1073741824
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=board.memory.mem_ctrl1.dram.power_state
+range=0:3221225472:1:64
+ranks_per_channel=2
+read_buffer_size=64
+tAAD=833
+tBURST=3332
+tBURST_MAX=3332
+tBURST_MIN=3332
+tCCD_L=5000
+tCCD_L_WR=5000
+tCK=833
+tCL=14160
+tCS=1666
+tCWL=14160
+tPPD=0
+tRAS=32000
+tRCD=14160
+tRCD_WR=14160
+tREFI=7800000
+tRFC=350000
+tRP=14160
+tRRD=3332
+tRRD_L=4900
+tRTP=7500
+tRTW=1666
+tWR=15000
+tWTR=5000
+tWTR_L=5000
+tXAW=21000
+tXP=6000
+tXPDLL=0
+tXS=340000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=128
+writeable=true
+
+[board.memory.mem_ctrl1.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc]
+type=Pc
+children=bad_addr com_1 default_bus empty_isa fake_com_2 fake_com_3 fake_com_4 fake_floppy pci_host south_bridge
+eventq_index=0
+south_bridge=board.pc.south_bridge
+system=board
+
+[board.pc.bad_addr]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.bad_addr.power_state
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.pc.default_bus.default
+
+[board.pc.bad_addr.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.com_1]
+type=Uart8250
+children=device power_state
+clk_domain=board.clk_domain
+device=board.pc.com_1.device
+eventq_index=0
+pio_addr=9223372036854776824
+pio_latency=100000
+pio_size=8
+platform=board.pc
+power_model=
+power_state=board.pc.com_1.power_state
+system=board
+pio=board.iobus.mem_side_ports[9]
+
+[board.pc.com_1.device]
+type=Terminal
+eventq_index=0
+number=0
+outfile=file
+port=#3456
+
+[board.pc.com_1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.default_bus]
+type=NoncoherentXBar
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+forward_latency=1
+frontend_latency=2
+header_latency=1
+power_model=
+power_state=board.pc.default_bus.power_state
+response_latency=2
+use_default_range=false
+width=16
+cpu_side_ports=board.iobus.default
+default=board.pc.bad_addr.pio
+mem_side_ports=board.pc.empty_isa.pio
+
+[board.pc.default_bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.empty_isa]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854775808
+pio_latency=100000
+pio_size=65536
+power_model=
+power_state=board.pc.empty_isa.power_state
+ret_bad_addr=false
+ret_data16=0
+ret_data32=0
+ret_data64=0
+ret_data8=0
+system=board
+update_data=false
+warn_access=
+pio=board.pc.default_bus.mem_side_ports[0]
+
+[board.pc.empty_isa.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_2]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776568
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_2.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[10]
+
+[board.pc.fake_com_2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_3]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776808
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_3.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[11]
+
+[board.pc.fake_com_3.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_4]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776552
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_4.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[12]
+
+[board.pc.fake_com_4.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_floppy]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776818
+pio_latency=100000
+pio_size=2
+power_model=
+power_state=board.pc.fake_floppy.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[13]
+
+[board.pc.fake_floppy.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.pci_host]
+type=GenericPciHost
+children=power_state
+clk_domain=board.clk_domain
+conf_base=13835058055282163712
+conf_device_bits=8
+conf_size=16777216
+eventq_index=0
+pci_dma_base=0
+pci_mem_base=0
+pci_pio_base=9223372036854775808
+platform=board.pc
+power_model=
+power_state=board.pc.pci_host.power_state
+system=board
+pio=board.iobus.mem_side_ports[14]
+
+[board.pc.pci_host.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge]
+type=SouthBridge
+children=cmos dma1 ide io_apic keyboard pic1 pic2 pit speaker
+cmos=board.pc.south_bridge.cmos
+dma1=board.pc.south_bridge.dma1
+eventq_index=0
+io_apic=board.pc.south_bridge.io_apic
+keyboard=board.pc.south_bridge.keyboard
+pic1=board.pc.south_bridge.pic1
+pic2=board.pc.south_bridge.pic2
+pit=board.pc.south_bridge.pit
+speaker=board.pc.south_bridge.speaker
+
+[board.pc.south_bridge.cmos]
+type=Cmos
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775920
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.cmos.power_state
+system=board
+time=Sun Jan  1 00:00:00 2012
+int_pin=board.pc.south_bridge.pic2.inputs[0]
+pio=board.iobus.mem_side_ports[0]
+
+[board.pc.south_bridge.cmos.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.dma1]
+type=I8237
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775808
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.dma1.power_state
+system=board
+pio=board.iobus.mem_side_ports[1]
+
+[board.pc.south_bridge.dma1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.ide]
+type=X86IdeController
+children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks power_state
+BAR0=board.pc.south_bridge.ide.BAR0
+BAR1=board.pc.south_bridge.ide.BAR1
+BAR2=board.pc.south_bridge.ide.BAR2
+BAR3=board.pc.south_bridge.ide.BAR3
+BAR4=board.pc.south_bridge.ide.BAR4
+BAR5=board.pc.south_bridge.ide.BAR5
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=255
+InterruptPin=1
+LatencyTimer=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPDevStatus2=0
+PXCAPLinkCap=0
+PXCAPLinkCap2=0
+PXCAPLinkCtrl=0
+PXCAPLinkCtrl2=0
+PXCAPLinkStatus=0
+PXCAPLinkStatus2=0
+PXCAPNextCapability=0
+PXCAPRootCap=0
+PXCAPRootCtrl=0
+PXCAPRootStatus=0
+PXCAPSlotCap=0
+PXCAPSlotCap2=0
+PXCAPSlotCtrl=0
+PXCAPSlotCtrl2=0
+PXCAPSlotStatus=0
+PXCAPSlotStatus2=0
+ProgIF=128
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=board.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=board.pc.south_bridge.ide.disks
+eventq_index=0
+host=board.pc.pci_host
+io_shift=0
+pci_bus=0
+pci_dev=4
+pci_func=0
+pio_latency=30000
+power_model=
+power_state=board.pc.south_bridge.ide.power_state
+sid=NullOpt
+ssid=NullOpt
+system=board
+dma=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.in_ports[0]
+int_primary=board.pc.south_bridge.pic2.inputs[6] board.pc.south_bridge.io_apic.inputs[14]
+int_secondary=board.pc.south_bridge.pic2.inputs[7] board.pc.south_bridge.io_apic.inputs[15]
+pio=board.iobus.mem_side_ports[2]
+
+[board.pc.south_bridge.ide.BAR0]
+type=PciLegacyIoBar
+addr=496
+eventq_index=0
+size=8
+
+[board.pc.south_bridge.ide.BAR1]
+type=PciLegacyIoBar
+addr=1012
+eventq_index=0
+size=3
+
+[board.pc.south_bridge.ide.BAR2]
+type=PciLegacyIoBar
+addr=368
+eventq_index=0
+size=8
+
+[board.pc.south_bridge.ide.BAR3]
+type=PciLegacyIoBar
+addr=884
+eventq_index=0
+size=3
+
+[board.pc.south_bridge.ide.BAR4]
+type=PciIoBar
+eventq_index=0
+size=16
+
+[board.pc.south_bridge.ide.BAR5]
+type=PciBarNone
+eventq_index=0
+
+[board.pc.south_bridge.ide.disks]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=device0
+eventq_index=0
+image=board.pc.south_bridge.ide.disks.image
+
+[board.pc.south_bridge.ide.disks.image]
+type=CowDiskImage
+children=child
+child=board.pc.south_bridge.ide.disks.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[board.pc.south_bridge.ide.disks.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/root/.cache/gem5/x86-gapbs
+read_only=true
+
+[board.pc.south_bridge.ide.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.io_apic]
+type=I82094AA
+children=power_state
+apic_id=2
+clk_domain=board.clk_domain
+eventq_index=0
+int_latency=1000
+pio_addr=4273995776
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.io_apic.power_state
+system=board
+inputs=board.pc.south_bridge.pic1.output[0] board.pc.south_bridge.keyboard.keyboard_int_pin[0] board.pc.south_bridge.pit.int_pin[1] None None None None None None None None None board.pc.south_bridge.keyboard.mouse_int_pin[0] None board.pc.south_bridge.ide.int_primary[1] board.pc.south_bridge.ide.int_secondary[1]
+int_requestor=board.iobus.cpu_side_ports[0]
+pio=board.iobus.mem_side_ports[8]
+
+[board.pc.south_bridge.io_apic.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.keyboard]
+type=I8042
+children=keyboard mouse power_state
+clk_domain=board.clk_domain
+command_port=9223372036854775908
+data_port=9223372036854775904
+eventq_index=0
+keyboard=board.pc.south_bridge.keyboard.keyboard
+mouse=board.pc.south_bridge.keyboard.mouse
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.keyboard.power_state
+system=board
+keyboard_int_pin=board.pc.south_bridge.io_apic.inputs[1]
+mouse_int_pin=board.pc.south_bridge.io_apic.inputs[12]
+pio=board.iobus.mem_side_ports[3]
+
+[board.pc.south_bridge.keyboard.keyboard]
+type=PS2Keyboard
+eventq_index=0
+vnc=Null
+
+[board.pc.south_bridge.keyboard.mouse]
+type=PS2Mouse
+eventq_index=0
+
+[board.pc.south_bridge.keyboard.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pic1]
+type=I8259
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+mode=I8259Master
+pio_addr=9223372036854775840
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pic1.power_state
+slave=board.pc.south_bridge.pic2
+system=board
+inputs=board.pc.south_bridge.pit.int_pin[0] None board.pc.south_bridge.pic2.output[0]
+output=board.pc.south_bridge.io_apic.inputs[0]
+pio=board.iobus.mem_side_ports[4]
+
+[board.pc.south_bridge.pic1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pic2]
+type=I8259
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+mode=I8259Slave
+pio_addr=9223372036854775968
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pic2.power_state
+slave=Null
+system=board
+inputs=board.pc.south_bridge.cmos.int_pin[0] None None None None None board.pc.south_bridge.ide.int_primary[0] board.pc.south_bridge.ide.int_secondary[0]
+output=board.pc.south_bridge.pic1.inputs[2]
+pio=board.iobus.mem_side_ports[5]
+
+[board.pc.south_bridge.pic2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pit]
+type=I8254
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775872
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pit.power_state
+system=board
+int_pin=board.pc.south_bridge.pic1.inputs[0] board.pc.south_bridge.io_apic.inputs[2]
+pio=board.iobus.mem_side_ports[6]
+
+[board.pc.south_bridge.pit.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.speaker]
+type=PcSpeaker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+i8254=board.pc.south_bridge.pit
+pio_addr=9223372036854775905
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.speaker.power_state
+system=board
+pio=board.iobus.mem_side_ports[7]
+
+[board.pc.south_bridge.speaker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor]
+type=SubSystem
+children=kvm_vm start0 start1 switch0 switch1
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.kvm_vm]
+type=KvmVM
+coalescedMMIO=
+eventq_index=0
+system=board
+
+[board.processor.start0]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.start0.core]
+type=X86KvmCPU
+children=decoder interrupts isa mmu power_state tracer
+alwaysSyncTC=false
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=0
+decoder=board.processor.start0.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=1
+function_trace=false
+function_trace_start=0
+hostFactor=1.0
+hostFreq=500
+interrupts=board.processor.start0.core.interrupts
+isa=board.processor.start0.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.start0.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.start0.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.start0.core.tracer
+useCoalescedMMIO=false
+usePerf=true
+usePerfOverflow=false
+useXSave=true
+workload=
+dcache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[1]
+icache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[0]
+
+[board.processor.start0.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.start0.core.isa
+
+[board.processor.start0.core.interrupts]
+type=X86LocalApic
+children=clk_domain
+clk_domain=board.processor.start0.core.interrupts.clk_domain
+eventq_index=0
+int_latency=1000
+pio_latency=100000
+system=board
+int_requestor=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[4]
+int_responder=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[1]
+pio=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[0]
+
+[board.processor.start0.core.interrupts.clk_domain]
+type=DerivedClockDomain
+clk_divider=16
+clk_domain=board.clk_domain
+eventq_index=0
+
+[board.processor.start0.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.start0.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.start0.core.mmu.dtb
+eventq_index=0
+itb=board.processor.start0.core.mmu.itb
+
+[board.processor.start0.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start0.core.mmu.dtb.walker
+
+[board.processor.start0.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start0.core.mmu.dtb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[3]
+
+[board.processor.start0.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start0.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start0.core.mmu.itb.walker
+
+[board.processor.start0.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start0.core.mmu.itb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[2]
+
+[board.processor.start0.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start0.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.start0.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.start0.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.start0.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.start1]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.start1.core]
+type=X86KvmCPU
+children=decoder interrupts isa mmu power_state tracer
+alwaysSyncTC=false
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=1
+decoder=board.processor.start1.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=2
+function_trace=false
+function_trace_start=0
+hostFactor=1.0
+hostFreq=500
+interrupts=board.processor.start1.core.interrupts
+isa=board.processor.start1.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.start1.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.start1.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.start1.core.tracer
+useCoalescedMMIO=false
+usePerf=true
+usePerfOverflow=false
+useXSave=true
+workload=
+dcache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[1]
+icache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[0]
+
+[board.processor.start1.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.start1.core.isa
+
+[board.processor.start1.core.interrupts]
+type=X86LocalApic
+children=clk_domain
+clk_domain=board.processor.start1.core.interrupts.clk_domain
+eventq_index=0
+int_latency=1000
+pio_latency=100000
+system=board
+int_requestor=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[4]
+int_responder=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[1]
+pio=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[0]
+
+[board.processor.start1.core.interrupts.clk_domain]
+type=DerivedClockDomain
+clk_divider=16
+clk_domain=board.clk_domain
+eventq_index=0
+
+[board.processor.start1.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.start1.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.start1.core.mmu.dtb
+eventq_index=0
+itb=board.processor.start1.core.mmu.itb
+
+[board.processor.start1.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start1.core.mmu.dtb.walker
+
+[board.processor.start1.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start1.core.mmu.dtb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[3]
+
+[board.processor.start1.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start1.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start1.core.mmu.itb.walker
+
+[board.processor.start1.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start1.core.mmu.itb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[2]
+
+[board.processor.start1.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start1.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.start1.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.start1.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.start1.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.switch0]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.switch0.core]
+type=BaseTimingSimpleCPU
+children=decoder isa mmu power_state tracer
+branchPred=Null
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=0
+decoder=board.processor.switch0.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=
+isa=board.processor.switch0.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.switch0.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.switch0.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=true
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.switch0.core.tracer
+workload=
+
+[board.processor.switch0.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.switch0.core.isa
+
+[board.processor.switch0.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.switch0.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.switch0.core.mmu.dtb
+eventq_index=0
+itb=board.processor.switch0.core.mmu.itb
+
+[board.processor.switch0.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch0.core.mmu.dtb.walker
+
+[board.processor.switch0.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch0.core.mmu.dtb.walker.power_state
+system=board
+
+[board.processor.switch0.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch0.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch0.core.mmu.itb.walker
+
+[board.processor.switch0.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch0.core.mmu.itb.walker.power_state
+system=board
+
+[board.processor.switch0.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch0.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.switch0.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.switch0.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.switch0.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.switch1]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.switch1.core]
+type=BaseTimingSimpleCPU
+children=decoder isa mmu power_state tracer
+branchPred=Null
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=1
+decoder=board.processor.switch1.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=
+isa=board.processor.switch1.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.switch1.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.switch1.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=true
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.switch1.core.tracer
+workload=
+
+[board.processor.switch1.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.switch1.core.isa
+
+[board.processor.switch1.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.switch1.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.switch1.core.mmu.dtb
+eventq_index=0
+itb=board.processor.switch1.core.mmu.itb
+
+[board.processor.switch1.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch1.core.mmu.dtb.walker
+
+[board.processor.switch1.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch1.core.mmu.dtb.walker.power_state
+system=board
+
+[board.processor.switch1.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch1.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch1.core.mmu.itb.walker
+
+[board.processor.switch1.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch1.core.mmu.itb.walker.power_state
+system=board
+
+[board.processor.switch1.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch1.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.switch1.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.switch1.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.switch1.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.workload]
+type=X86FsLinux
+children=acpi_description_table_pointer e820_table intel_mp_pointer intel_mp_table smbios_table
+acpi_description_table_pointer=board.workload.acpi_description_table_pointer
+addr_check=true
+command_line=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1 disk_device=/dev/hda
+e820_table=board.workload.e820_table
+enable_osxsave=false
+eventq_index=0
+extras=
+extras_addrs=
+intel_mp_pointer=board.workload.intel_mp_pointer
+intel_mp_table=board.workload.intel_mp_table
+load_addr_mask=18446744073709551615
+load_addr_offset=0
+object_file=/root/.cache/gem5/x86-linux-kernel-4.19.83
+on_oops=DumpDmesgAndExit
+on_panic=DumpDmesgAndExit
+remote_gdb_port=#7000
+smbios_table=board.workload.smbios_table
+wait_for_remote_gdb=false
+
+[board.workload.acpi_description_table_pointer]
+type=X86ACPIRSDP
+children=rsdt xsdt
+eventq_index=0
+oem_id=gem5
+revision=2
+rsdt=board.workload.acpi_description_table_pointer.rsdt
+xsdt=board.workload.acpi_description_table_pointer.xsdt
+
+[board.workload.acpi_description_table_pointer.rsdt]
+type=X86ACPIRSDT
+children=entries
+creator_id=0
+creator_revision=0
+entries=board.workload.acpi_description_table_pointer.rsdt.entries
+eventq_index=0
+oem_id=gem5
+oem_revision=0
+oem_table_id=
+
+[board.workload.acpi_description_table_pointer.rsdt.entries]
+type=X86ACPIMadt
+children=records00 records01 records02 records03 records04 records05 records06 records07 records08 records09 records10 records11 records12 records13 records14 records15 records16 records17
+creator_id=0
+creator_revision=0
+eventq_index=0
+flags=0
+local_apic_address=0
+oem_id=madt
+oem_revision=0
+oem_table_id=
+records=board.workload.acpi_description_table_pointer.rsdt.entries.records00 board.workload.acpi_description_table_pointer.rsdt.entries.records01 board.workload.acpi_description_table_pointer.rsdt.entries.records02 board.workload.acpi_description_table_pointer.rsdt.entries.records03 board.workload.acpi_description_table_pointer.rsdt.entries.records04 board.workload.acpi_description_table_pointer.rsdt.entries.records05 board.workload.acpi_description_table_pointer.rsdt.entries.records06 board.workload.acpi_description_table_pointer.rsdt.entries.records07 board.workload.acpi_description_table_pointer.rsdt.entries.records08 board.workload.acpi_description_table_pointer.rsdt.entries.records09 board.workload.acpi_description_table_pointer.rsdt.entries.records10 board.workload.acpi_description_table_pointer.rsdt.entries.records11 board.workload.acpi_description_table_pointer.rsdt.entries.records12 board.workload.acpi_description_table_pointer.rsdt.entries.records13 board.workload.acpi_description_table_pointer.rsdt.entries.records14 board.workload.acpi_description_table_pointer.rsdt.entries.records15 board.workload.acpi_description_table_pointer.rsdt.entries.records16 board.workload.acpi_description_table_pointer.rsdt.entries.records17
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records00]
+type=X86ACPIMadtLAPIC
+acpi_processor_id=0
+apic_id=0
+eventq_index=0
+flags=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records01]
+type=X86ACPIMadtLAPIC
+acpi_processor_id=1
+apic_id=1
+eventq_index=0
+flags=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records02]
+type=X86ACPIMadtIOAPIC
+address=4273995776
+eventq_index=0
+id=2
+int_base=0
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records03]
+type=X86ACPIMadtIntSourceOverride
+bus_source=0
+eventq_index=0
+flags=0
+irq_source=16
+sys_int=16
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records04]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=0
+sys_int=2
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records05]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=1
+sys_int=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records06]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=3
+sys_int=3
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records07]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=4
+sys_int=4
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records08]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=5
+sys_int=5
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records09]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=6
+sys_int=6
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records10]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=7
+sys_int=7
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records11]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=8
+sys_int=8
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records12]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=9
+sys_int=9
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records13]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=10
+sys_int=10
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records14]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=11
+sys_int=11
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records15]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=12
+sys_int=12
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records16]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=13
+sys_int=13
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records17]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=14
+sys_int=14
+
+[board.workload.acpi_description_table_pointer.xsdt]
+type=X86ACPIXSDT
+creator_id=0
+creator_revision=0
+entries=board.workload.acpi_description_table_pointer.rsdt.entries
+eventq_index=0
+oem_id=gem5
+oem_revision=0
+oem_table_id=
+
+[board.workload.e820_table]
+type=X86E820Table
+children=entries0 entries1 entries2 entries3
+entries=board.workload.e820_table.entries0 board.workload.e820_table.entries1 board.workload.e820_table.entries2 board.workload.e820_table.entries3
+eventq_index=0
+
+[board.workload.e820_table.entries0]
+type=X86E820Entry
+addr=0
+eventq_index=0
+range_type=1
+size=654336
+
+[board.workload.e820_table.entries1]
+type=X86E820Entry
+addr=654336
+eventq_index=0
+range_type=2
+size=394240
+
+[board.workload.e820_table.entries2]
+type=X86E820Entry
+addr=1048576
+eventq_index=0
+range_type=1
+size=3220176896
+
+[board.workload.e820_table.entries3]
+type=X86E820Entry
+addr=4294901760
+eventq_index=0
+range_type=2
+size=65536
+
+[board.workload.intel_mp_pointer]
+type=X86IntelMPFloatingPointer
+default_config=0
+eventq_index=0
+imcr_present=true
+spec_rev=4
+
+[board.workload.intel_mp_table]
+type=X86IntelMPConfigTable
+children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 ext_entries
+base_entries=board.workload.intel_mp_table.base_entries00 board.workload.intel_mp_table.base_entries01 board.workload.intel_mp_table.base_entries02 board.workload.intel_mp_table.base_entries03 board.workload.intel_mp_table.base_entries04 board.workload.intel_mp_table.base_entries05 board.workload.intel_mp_table.base_entries06 board.workload.intel_mp_table.base_entries07 board.workload.intel_mp_table.base_entries08 board.workload.intel_mp_table.base_entries09 board.workload.intel_mp_table.base_entries10 board.workload.intel_mp_table.base_entries11 board.workload.intel_mp_table.base_entries12 board.workload.intel_mp_table.base_entries13 board.workload.intel_mp_table.base_entries14 board.workload.intel_mp_table.base_entries15 board.workload.intel_mp_table.base_entries16 board.workload.intel_mp_table.base_entries17 board.workload.intel_mp_table.base_entries18 board.workload.intel_mp_table.base_entries19 board.workload.intel_mp_table.base_entries20 board.workload.intel_mp_table.base_entries21 board.workload.intel_mp_table.base_entries22 board.workload.intel_mp_table.base_entries23 board.workload.intel_mp_table.base_entries24 board.workload.intel_mp_table.base_entries25 board.workload.intel_mp_table.base_entries26 board.workload.intel_mp_table.base_entries27 board.workload.intel_mp_table.base_entries28 board.workload.intel_mp_table.base_entries29 board.workload.intel_mp_table.base_entries30 board.workload.intel_mp_table.base_entries31 board.workload.intel_mp_table.base_entries32 board.workload.intel_mp_table.base_entries33
+eventq_index=0
+ext_entries=board.workload.intel_mp_table.ext_entries
+local_apic=4276092928
+oem_id=
+oem_table_addr=0
+oem_table_size=0
+product_id=
+spec_rev=4
+
+[board.workload.intel_mp_table.base_entries00]
+type=X86IntelMPProcessor
+bootstrap=true
+enable=true
+eventq_index=0
+family=0
+feature_flags=0
+local_apic_id=0
+local_apic_version=20
+model=0
+stepping=0
+
+[board.workload.intel_mp_table.base_entries01]
+type=X86IntelMPProcessor
+bootstrap=false
+enable=true
+eventq_index=0
+family=0
+feature_flags=0
+local_apic_id=1
+local_apic_version=20
+model=0
+stepping=0
+
+[board.workload.intel_mp_table.base_entries02]
+type=X86IntelMPIOAPIC
+address=4273995776
+enable=true
+eventq_index=0
+id=2
+version=17
+
+[board.workload.intel_mp_table.base_entries03]
+type=X86IntelMPBus
+bus_id=0
+bus_type=PCI   
+eventq_index=0
+
+[board.workload.intel_mp_table.base_entries04]
+type=X86IntelMPBus
+bus_id=1
+bus_type=ISA   
+eventq_index=0
+
+[board.workload.intel_mp_table.base_entries05]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=16
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=0
+source_bus_irq=16
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries06]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=0
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries07]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=2
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=0
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries08]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=1
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries09]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=1
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=1
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries10]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=3
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries11]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=3
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=3
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries12]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=4
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries13]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=4
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=4
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries14]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=5
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries15]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=5
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=5
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries16]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=6
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries17]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=6
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=6
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries18]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=7
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries19]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=7
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=7
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries20]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=8
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries21]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=8
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=8
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries22]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=9
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries23]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=9
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=9
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries24]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=10
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries25]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=10
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=10
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries26]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=11
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries27]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=11
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=11
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries28]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=12
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries29]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=12
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=12
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries30]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=13
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries31]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=13
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=13
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries32]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=14
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries33]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=14
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=14
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.ext_entries]
+type=X86IntelMPBusHierarchy
+bus_id=1
+eventq_index=0
+parent_bus=0
+subtractive_decode=true
+
+[board.workload.smbios_table]
+type=X86SMBiosSMBiosTable
+children=structures
+eventq_index=0
+major_version=2
+minor_version=5
+structures=board.workload.smbios_table.structures
+
+[board.workload.smbios_table.structures]
+type=X86SMBiosBiosInformation
+characteristic_ext_bytes=
+characteristics=
+emb_cont_firmware_major=0
+emb_cont_firmware_minor=0
+eventq_index=0
+major=0
+minor=0
+release_date=06/08/2008
+rom_size=0
+starting_addr_segment=0
+vendor=
+version=
+
+[root]
+type=Root
+children=board
+eventq_index=0
+full_system=true
+sim_quantum=1000000000
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
diff --git a/output_part_1_apl_diff/stats_p1.0.txt b/output_part_1_apl_diff/stats_p1.0.txt
new file mode 100644
index 0000000..3a29a4e
--- /dev/null
+++ b/output_part_1_apl_diff/stats_p1.0.txt
@@ -0,0 +1,3103 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.002777                       # Number of seconds simulated (Second)
+simTicks                                   2777050837                       # Number of ticks simulated (Tick)
+finalTick                                120304478294138                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                     16.67                       # Real time elapsed on the host (Second)
+hostTickRate                                166624487                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    3912012                       # Number of bytes of host memory used (Byte)
+simInsts                                      4555581                       # Number of instructions simulated (Count)
+simOps                                        7853801                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   273331                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     471222                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+board.cache_hierarchy.ruby_system.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::samples       710946                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::mean     0.101950                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::stdev     0.906081                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram |      701851     98.72%     98.72% |         153      0.02%     98.74% |          48      0.01%     98.75% |          50      0.01%     98.76% |        8676      1.22%     99.98% |          74      0.01%     99.99% |          24      0.00%     99.99% |           5      0.00%     99.99% |          14      0.00%     99.99% |          51      0.01%    100.00% # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::total       710946                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      6445133                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.000003                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.000002                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.001805                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |           0      0.00%      0.00% |     6445112    100.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      6445133                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      6445132                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     1.522137                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.072450                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev     7.631138                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     6436566     99.87%     99.87% |        8401      0.13%    100.00% |          20      0.00%    100.00% |           5      0.00%    100.00% |           8      0.00%    100.00% |          10      0.00%    100.00% |          18      0.00%    100.00% |          26      0.00%    100.00% |          37      0.00%    100.00% |          41      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      6445132                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples      6278638                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |           0      0.00%      0.00% |     6278638    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total      6278638                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples       166494                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean    21.212374                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    14.994432                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev    43.085088                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |      157928     94.86%     94.86% |        8401      5.05%     99.90% |          20      0.01%     99.91% |           5      0.00%     99.92% |           8      0.00%     99.92% |          10      0.01%     99.93% |          18      0.01%     99.94% |          26      0.02%     99.95% |          37      0.02%     99.98% |          41      0.02%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total       166494                       (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples       411390                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.175826                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     1.184744                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |      402324     97.80%     97.80% |         146      0.04%     97.83% |          41      0.01%     97.84% |          42      0.01%     97.85% |        8670      2.11%     99.96% |          73      0.02%     99.98% |          24      0.01%     99.98% |           5      0.00%     99.98% |          14      0.00%     99.99% |          51      0.01%    100.00% # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total       411390                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples       299032                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.000495                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.055223                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |      299003     99.99%     99.99% |           7      0.00%     99.99% |           7      0.00%     99.99% |           8      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total       299032                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples          524                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |         524    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total          524                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Fetch |        4205     49.52%     49.52% |        4287     50.48%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Fetch::total         8492                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Data |          40     44.44%     44.44% |          50     55.56%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Data::total           90                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data |        4205     49.52%     49.52% |        4287     50.48%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data::total         8492                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack |          40     44.44%     44.44% |          50     55.56%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack::total           90                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement |         544     49.36%     49.36% |         558     50.64%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement::total         1102                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch |        4205     49.52%     49.52% |        4287     50.48%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch::total         8492                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.Data |          40     44.44%     44.44% |          50     55.56%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.Data::total           90                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement |         544     49.36%     49.36% |         558     50.64%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement::total         1102                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data |        4205     49.52%     49.52% |        4287     50.48%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data::total         8492                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack |          40     44.44%     44.44% |          50     55.56%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack::total           90                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |      458447     55.99%     55.99% |      360347     44.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       818794                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |     3133750     56.73%     56.73% |     2390384     43.27%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total      5524134                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |       27499     26.90%     26.90% |       74712     73.10%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       102211                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |          81     19.80%     19.80% |         328     80.20%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total          409                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |       59843     35.96%     35.96% |      106583     64.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total       166426                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          10     58.82%     58.82% |           7     41.18%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total           17                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |          66     67.35%     67.35% |          32     32.65%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total           98                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |          18     50.00%     50.00% |          18     50.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total           36                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |       56047     50.04%     50.04% |       55961     49.96%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total       112008                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |          32     32.65%     32.65% |          66     67.35%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total           98                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |        3772      6.94%      6.94% |       50557     93.06%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total        54329                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          14     60.87%     60.87% |           9     39.13%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total           23                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |          32     54.24%     54.24% |          27     45.76%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total           59                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |       56863     46.48%     46.48% |       65484     53.52%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total       122347                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |       57673     49.95%     49.95% |       57799     50.05%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total       115472                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |        1322      3.26%      3.26% |       39225     96.74%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total        40547                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |         864      8.29%      8.29% |        9557     91.71%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total        10421                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |          69     18.65%     18.65% |         301     81.35%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total          370                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |          10     32.26%     32.26% |          21     67.74%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total           31                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |          12     48.00%     48.00% |          13     52.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total           25                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |      182235     99.80%     99.80% |         358      0.20%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total       182593                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |     3132428     57.12%     57.12% |     2351159     42.88%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total      5483587                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |          14     60.87%     60.87% |           9     39.13%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total           23                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |          12     30.77%     30.77% |          27     69.23%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total           39                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |        2968      6.74%      6.74% |       41068     93.26%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total        44036                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |      161591     38.91%     38.91% |      253742     61.09%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total       415333                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |        2688     39.72%     39.72% |        4080     60.28%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total         6768                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |       53330     50.70%     50.70% |       51866     49.30%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total       105196                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |          24     64.86%     64.86% |          13     35.14%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total           37                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |       56938     54.04%     54.04% |       48427     45.96%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       105365                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |       23926     28.15%     28.15% |       61066     71.85%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total        84992                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |        3533     20.60%     20.60% |       13618     79.40%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total        17151                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          10     62.50%     62.50% |           6     37.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total           16                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |          21     56.76%     56.76% |          16     43.24%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total           37                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |          16    100.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement::total           16                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |       56047     50.04%     50.04% |       55961     49.96%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total       112008                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |          32     32.65%     32.65% |          66     67.35%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total           98                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |        2926      6.66%      6.66% |       41018     93.34%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total        43944                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement |           0      0.00%      0.00% |           2    100.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement::total            2                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |          18     50.00%     50.00% |          18     50.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total           36                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |         846      8.15%      8.15% |        9539     91.85%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total        10385                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          14     60.87%     60.87% |           9     39.13%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total           23                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |          32     54.24%     54.24% |          27     45.76%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total           59                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS |          21     87.50%     87.50% |           3     12.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Fwd_GETS::total           24                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |       56842     46.47%     46.47% |       65481     53.53%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total       122323                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Store |           7    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.Store::total            7                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack |          21     87.50%     87.50% |           3     12.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total           24                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |       21580     53.22%     53.22% |       18967     46.78%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total        40547                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |       46339     40.11%     40.11% |       69198     59.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total       115537                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |        5318     51.03%     51.03% |        5103     48.97%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total        10421                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |          18     72.00%     72.00% |           7     28.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total           25                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |       48747     39.84%     39.84% |       73624     60.16%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total       122371                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement |          40     44.44%     44.44% |          50     55.56%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement::total           90                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean |         544     49.36%     49.36% |         558     50.64%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean::total         1102                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |        4205     49.52%     49.52% |        4287     50.48%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total         8492                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack |         584     48.99%     48.99% |         608     51.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack::total         1192                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          32     71.11%     71.11% |          13     28.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total           45                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |          36     67.92%     67.92% |          17     32.08%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total           53                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack |          27     55.10%     55.10% |          22     44.90%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack::total           49                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all |         143     47.51%     47.51% |         158     52.49%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all::total          301                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |          68     69.39%     69.39% |          30     30.61%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total           98                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       48791     39.85%     39.85% |       73660     60.15%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total       122451                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |         763     49.45%     49.45% |         780     50.55%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total         1543                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |        3264     49.67%     49.67% |        3307     50.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total         6571                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |         178     47.09%     47.09% |         200     52.91%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total          378                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |       20764     53.38%     53.38% |       18134     46.62%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total        38898                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |        2764     82.24%     82.24% |         597     17.76%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total         3361                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX |          30     83.33%     83.33% |           6     16.67%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX::total           36                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |          16     69.57%     69.57% |           7     30.43%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total           23                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX |          15     62.50%     62.50% |           9     37.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_PUTX::total           24                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean |         143     47.51%     47.51% |         158     52.49%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean::total          301                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |       40205     38.13%     38.13% |       65250     61.87%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total       105455                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |        5109     51.14%     51.14% |        4881     48.86%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total         9990                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement |          40     44.44%     44.44% |          50     55.56%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement::total           90                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean |         401     50.06%     50.06% |         400     49.94%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean::total          801                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |          68     69.39%     69.39% |          30     30.61%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total           98                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |           1      5.88%      5.88% |          16     94.12%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total           17                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |       48717     39.83%     39.83% |       73606     60.17%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total       122323                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack |         584     48.99%     48.99% |         608     51.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack::total         1192                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack |          27     55.10%     55.10% |          22     44.90%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack::total           49                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all |         143     47.51%     47.51% |         158     52.49%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all::total          301                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS |          12     66.67%     66.67% |           6     33.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS::total           18                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |        3252     49.63%     49.63% |        3301     50.37%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total         6553                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR |          53     50.00%     50.00% |          53     50.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR::total          106                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |         775     49.65%     49.65% |         786     50.35%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total         1561                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |         178     47.09%     47.09% |         200     52.91%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total          378                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS |          16    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS::total           16                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |          46     77.97%     77.97% |          13     22.03%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           59                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS |          10     55.56%     55.56% |           8     44.44%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS::total           18                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       48745     39.83%     39.83% |       73647     60.17%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       122392                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX |          15     62.50%     62.50% |           9     37.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_PUTX::total           24                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          32     71.11%     71.11% |          13     28.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total           45                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |          36     67.92%     67.92% |          17     32.08%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total           53                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE::total            2                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |          68     69.39%     69.39% |          30     30.61%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total           98                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       818794                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     3.967063                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.468303                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    18.662505                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      812219     99.20%     99.20% |        6436      0.79%     99.98% |          15      0.00%     99.98% |           4      0.00%     99.99% |           8      0.00%     99.99% |           9      0.00%     99.99% |          16      0.00%     99.99% |          24      0.00%     99.99% |          30      0.00%    100.00% |          33      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       818794                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       703291                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      703291    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       703291                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples       115503                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    22.033332                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    15.224650                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    45.705821                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |      108928     94.31%     94.31% |        6436      5.57%     99.88% |          15      0.01%     99.89% |           4      0.00%     99.90% |           8      0.01%     99.90% |           9      0.01%     99.91% |          16      0.01%     99.92% |          24      0.02%     99.95% |          30      0.03%     99.97% |          33      0.03%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total       115503                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples        80476                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     2.948904                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.321155                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    13.317091                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |       80170     99.62%     99.62% |         299      0.37%     99.99% |           1      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total        80476                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples        72205                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |       72205    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total        72205                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples         8271                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean    19.962641                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean    15.026851                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev    37.457590                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |        7965     96.30%     96.30% |         299      3.62%     99.92% |           1      0.01%     99.93% |           1      0.01%     99.94% |           0      0.00%     99.94% |           1      0.01%     99.95% |           1      0.01%     99.96% |           1      0.01%     99.98% |           1      0.01%     99.99% |           1      0.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total         8271                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples      5524134                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.134347                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.019767                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     3.495477                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |     5522505     99.97%     99.97% |        1613      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           7      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total      5524134                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples      5483587                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     5483587    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total      5483587                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples        40547                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    19.303426                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    14.394270                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    36.498070                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |       38918     95.98%     95.98% |        1613      3.98%     99.96% |           1      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.00%     99.97% |           1      0.00%     99.97% |           6      0.01%     99.98% |           7      0.02%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total        40547                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples         2690                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     4.486989                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.341977                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    22.183320                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |        2659     98.85%     98.85% |           0      0.00%     98.85% |          19      0.71%     99.55% |          10      0.37%     99.93% |           1      0.04%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total         2690                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples         2421                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        2421    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total         2421                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples          269                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean    35.869888                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    18.943074                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    61.960641                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |         238     88.48%     88.48% |           0      0.00%     88.48% |          19      7.06%     95.54% |          10      3.72%     99.26% |           1      0.37%     99.63% |           1      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total          269                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples         9519                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     3.884442                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.685774                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    10.708525                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |        9494     99.74%     99.74% |           0      0.00%     99.74% |          18      0.19%     99.93% |           6      0.06%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total         9519                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples         7615                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        7615    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total         7615                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         1904                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    15.420693                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    13.610622                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    20.176598                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |        1879     98.69%     98.69% |           0      0.00%     98.69% |          18      0.95%     99.63% |           6      0.32%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         1904                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples         9519                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        9519    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total         9519                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples         9519                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        9519    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total         9519                       (Unspecified)
+board.cache_hierarchy.ruby_system.directory_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_msg_count         4205                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_buf_msgs     0.000504                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_msg_count         4245                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_buf_msgs     0.000510                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_avg_stall_time     0.470671                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_msg_count         4789                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_buf_msgs     0.000574                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_msg_count         4245                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_buf_msgs     0.000774                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_msg_count          584                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_msg_count         4287                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_buf_msgs     0.000514                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_msg_count         4337                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_buf_msgs     0.000521                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_avg_stall_time     0.460687                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_msg_count         4895                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_buf_msgs     0.000587                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_msg_count         4337                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_buf_msgs     0.000791                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_msg_count          608                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples       116935                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.000479                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.056097                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0       116926     99.99%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4            2      0.00%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6            4      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8            3      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total       116935                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits       427378                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses        58561                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses       485939                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits      3132428                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses         1322                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses      3133750                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count      3619689                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.434360                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time        23310                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count            7                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.006440                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count       116746                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.027998                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          157                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          223                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count       116778                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.014003                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count        56957                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.006830                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples       172489                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.000533                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.056157                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-1       172469     99.99%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::2-3            7      0.00%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-5            5      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::6-7            4      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-9            3      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::10-11            1      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total       172489                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits       367673                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses        67386                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses       435059                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits      2351159                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses        39225                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses      2390384                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count      2825443                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.339412                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time       129204                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_count           18                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_avg_stall_time     0.045729                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count       172095                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.041272                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count          367                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count          399                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count       172122                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.020639                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count        65593                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.007865                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples       175845                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean     0.205596                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev     1.275539                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-1       171300     97.42%     97.42% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::2-3           81      0.05%     97.46% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::4-5           21      0.01%     97.47% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::6-7           13      0.01%     97.48% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::8-9         4355      2.48%     99.96% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::10-11           34      0.02%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::12-13           16      0.01%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::14-15            2      0.00%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::16-17            4      0.00%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::18-19           19      0.01%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total       175845                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count         4205                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.001008                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count          258                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count       121959                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     0.014662                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time       105561                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count           43                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time     0.865545                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits        68888                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses         4339                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        73227                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count       122409                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.023007                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count         5027                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000603                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        48859                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.005859                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples       245677                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     0.147267                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     1.088887                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-1       241156     98.16%     98.16% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::2-3           65      0.03%     98.19% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::4-5           20      0.01%     98.19% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::6-7           29      0.01%     98.21% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::8-9         4315      1.76%     99.96% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::10-11           39      0.02%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::12-13            8      0.00%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::14-15            3      0.00%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::16-17           10      0.00%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::18-19           32      0.01%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total       245677                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count         4287                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.001028                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count          217                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count       166882                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.020032                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_time        58608                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_count           17                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_avg_stall_time     0.351194                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits        88875                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses         4392                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses        93267                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count       167385                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.030801                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count         5105                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000612                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count        73690                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.008836                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.msg_count.Control       349972                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Control      2799776                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Request_Control         1048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control         8384                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       350302                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     25221744                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       495245                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      3961960                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data        34302                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data      2469744                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control       210392                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control      1683136                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count          103                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_msg_count        41382                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_buf_msgs     0.004962                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count           75                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count        19653                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.002357                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_msg_count        41359                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_buf_msgs     0.004959                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_msg_count           97                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_msg_count        80531                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_buf_msgs     0.009657                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links15.buffers2.m_msg_count          188                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links15.buffers2.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links17.buffers0.m_msg_count         4205                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links17.buffers0.m_buf_msgs     0.000504                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_msg_count          584                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_msg_count        75364                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_buf_msgs     0.009037                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_msg_count           45                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_msg_count        37303                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_buf_msgs     0.004473                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links21.buffers1.m_msg_count        75348                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links21.buffers1.m_buf_msgs     0.009035                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links21.buffers2.m_msg_count           60                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links21.buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_msg_count        91488                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_buf_msgs     0.010970                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links22.buffers2.m_msg_count          179                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links22.buffers2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links25.buffers0.m_msg_count         4287                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links25.buffers0.m_buf_msgs     0.000514                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links25.buffers1.m_msg_count          608                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links25.buffers1.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links30.buffers1.m_msg_count         4789                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links30.buffers1.m_buf_msgs     0.000574                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links38.buffers1.m_msg_count         4895                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links38.buffers1.m_buf_msgs     0.000587                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_msg_count           71                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_msg_count        80577                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_buf_msgs     0.009662                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_msg_count          163                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_msg_count        29206                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_buf_msgs     0.003502                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_msg_count        91518                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_buf_msgs     0.010974                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_msg_count          165                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_msg_count        36387                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_buf_msgs     0.004363                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.598966                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0        59883                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0       479064                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2          157                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2         1256                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1        60011                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1      4320792                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1        56990                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2        56957                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1       455920                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2       455656                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0         3533                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0       254376                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0        53330                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0       426640                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count       116778                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time         9324                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_avg_stall_time     0.079844                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_msg_count           45                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers11.m_msg_count        37304                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers11.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count          157                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count          103                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_msg_count        41382                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_stall_time      1203129                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_avg_stall_time    29.073728                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_msg_count           75                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_msg_count        19653                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_msg_count        75364                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time      1293039                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_avg_stall_time    17.157250                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization       297943                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links0 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     3.572676                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count       116935                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes      4767096                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes      3831616                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time         9324                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy       239476                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time     0.079737                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth         1.60                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth         1.28                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2          157                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2         1256                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1        59869                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1      4310568                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1        56909                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1       455272                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization   355.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links00 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.004263                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count          103                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes         5688                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes         4864                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy          304                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1           76                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1         5472                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1           27                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1          216                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.acc_link_utilization        37767                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links01 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.452869                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_count        61110                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_bytes       604272                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_data_msg_bytes       115392                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_wait_time      1203129                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_bw_sat_cy         7213                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_msg_wait_time    19.687923                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_useful_bandwidth         0.04                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Control::0        21786                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Control::0       174288                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1           46                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1         3312                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1           29                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::2        19653                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1          232                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::2       157224                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::0         1757                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::0       126504                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Control::0        17839                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Control::0       142712                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.acc_link_utilization 63540.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links02 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.761923                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_count       112713                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_bytes      1016648                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_data_msg_bytes       114944                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_wait_time      1293039                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_bw_sat_cy         7184                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_msg_wait_time    11.471960                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_bandwidth         0.34                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_useful_bandwidth         0.04                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Control::0        38097                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Control::0       304776                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1           20                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1         1440                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1           25                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::2        37304                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1          200                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::2       298432                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Writeback_Data::0         1776                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Writeback_Data::0       127872                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Writeback_Control::0        35491                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Writeback_Control::0       283928                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links03 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links04 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links05 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links06 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     1.028918                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0       106611                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0       852888                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2          367                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2         2936                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1       106673                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1      7680456                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1        65848                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2        65593                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1       526784                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2       524744                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0        13618                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0       980496                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0        51866                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0       414928                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count       172122                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time        15318                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_avg_stall_time     0.088995                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers10.m_msg_count          165                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers10.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers11.m_msg_count        36387                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers11.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count          367                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count           71                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_msg_count        80577                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_stall_time      4643019                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_avg_stall_time    57.622138                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_msg_count          163                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_msg_count        29206                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_msg_count        91518                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time      4530465                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_avg_stall_time    49.503540                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization 512652.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links1 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     6.147287                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count       172489                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes      8202440                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes      6822528                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time        15318                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy       426409                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time     0.088806                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth         2.75                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth         2.29                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2          367                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2         2936                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1       106602                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1      7675344                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1        65520                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1       524160                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization   191.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links07 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.002296                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count           71                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes         3064                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes         2496                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy          156                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1           39                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1         2808                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1           32                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1          256                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.acc_link_utilization        82201                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links08 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.985684                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_count       109946                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_bytes      1315216                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_data_msg_bytes       435648                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_wait_time      4643019                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_bw_sat_cy        27229                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_msg_wait_time    42.229995                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_useful_bandwidth         0.15                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0        51441                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0       411528                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1           22                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1         1584                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1          141                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::2        29206                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1         1128                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::2       233648                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::0         6785                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::0       488520                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Control::0        22351                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Control::0       178808                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.acc_link_utilization        91407                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links09 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     1.096074                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_count       128070                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_bytes      1462512                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_data_msg_bytes       437952                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_wait_time      4530465                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_bw_sat_cy        27373                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_msg_wait_time    35.374912                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_bandwidth         0.49                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_useful_bandwidth         0.15                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Control::0        55170                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Control::0       441360                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1           10                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1          720                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1          155                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::2        36387                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1         1240                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::2       291096                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Writeback_Data::0         6833                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Writeback_Data::0       491976                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Writeback_Control::0        29515                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Writeback_Control::0       236120                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links10 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links11 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links12 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links13 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.742540                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0        77432                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0       619456                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2          285                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2         2280                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1        77455                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1      5576760                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1        50046                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2        48859                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1       400368                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2       390872                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0         8542                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0       615024                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0        40190                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0       321520                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_msg_count       121959                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time       120546                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_avg_stall_time     0.988414                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count         5027                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_msg_count         4205                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_stall_time        52614                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_avg_stall_time    12.512247                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_msg_count          584                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count        48859                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count        41359                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count           97                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_msg_count        80531                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_msg_count          188                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization 139182.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links2 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.668957                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count       175845                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes      2226920                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes       820160                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time       120546                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy        51354                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time     0.685524                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth         0.75                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth         0.28                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0        73227                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0       585816                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1         4273                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1       307656                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1          754                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::2        48859                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1         6032                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::2       390872                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::0         8542                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::0       615024                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0        40190                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0       321520                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization       107752                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links14 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     1.292069                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count        41456                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes      1724032                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes      1392384                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy        87024                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth         0.58                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth         0.47                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2           97                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2          776                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1        21756                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1      1566432                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1        19603                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1       156824                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.acc_link_utilization 245903.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links15 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     2.948663                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_count        80719                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_bytes      3934456                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_data_msg_bytes      3288704                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_bw_sat_cy       205544                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_bandwidth         1.32                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_useful_bandwidth         1.10                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Request_Control::2          188                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Request_Control::2         1504                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1        51386                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1      3699792                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1        29145                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1       233160                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links16 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.acc_link_utilization  2554.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links17 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.030631                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_count         4789                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_bytes        40872                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_data_msg_bytes         2560                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_wait_time        52614                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_bw_sat_cy          160                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_msg_wait_time    10.986427                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Control::0         4205                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Control::0        33640                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1           40                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1         2880                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1          544                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1         4352                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links18 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links19 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links20 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.949673                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0        97554                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0       780432                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2          239                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2         1912                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1        97581                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1      7025832                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1        74968                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2        73690                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1       599744                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2       589520                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0         8609                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0       619848                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0        65006                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0       520048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_msg_count       166882                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_stall_time       171162                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_avg_stall_time     1.025647                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count         5105                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_msg_count         4287                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_stall_time        65601                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_avg_stall_time    15.302309                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_msg_count          608                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_msg_count        73690                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_msg_count        75348                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_msg_count           60                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers7.m_msg_count        91488                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers8.m_msg_count          179                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization 174542.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links3 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     2.092963                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count       245677                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes      2792680                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes       827264                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time       171162                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy        51808                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time     0.696695                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         0.94                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         0.28                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Control::0        93267                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Control::0       746136                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1         4317                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1       310824                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1          788                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::2        73690                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1         6304                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::2       589520                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Data::0         8609                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Data::0       619848                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::0        65006                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::0       520048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization       190000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links21 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     2.278316                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count        75408                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes      3040000                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes      2436736                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy       152296                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         1.02                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         0.82                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Request_Control::2           60                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Request_Control::2          480                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1        38074                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1      2741328                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1        37274                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1       298192                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.acc_link_utilization 266393.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links22 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     3.194361                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_count        91667                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_bytes      4262296                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_data_msg_bytes      3528960                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_bw_sat_cy       220560                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_bandwidth         1.43                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_useful_bandwidth         1.18                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Request_Control::2          179                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Request_Control::2         1432                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1        55140                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1      3970080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1        36348                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1       290784                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links23 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links24 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.acc_link_utilization  2647.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links25 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.031747                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_count         4895                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_bytes        42360                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_data_msg_bytes         3200                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_wait_time        65601                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_bw_sat_cy          200                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_msg_wait_time    13.401634                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Control::0         4287                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Control::0        34296                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1           50                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1         3600                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1          558                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1         4464                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links26 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links27 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.032629                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0         4205                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0        33640                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1         4245                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1       305640                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1         1128                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1         9024                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_msg_count         4205                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count          584                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_msg_count         4789                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization  2554.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links4 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.030631                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count         4789                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes        40872                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes         2560                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy          160                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Control::0         4205                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Control::0        33640                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1           40                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1         2880                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1          544                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1         4352                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links28 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links29 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.acc_link_utilization 19214.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links30 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     0.230404                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_count         4789                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_bytes       307432                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_data_msg_bytes       269120                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_bw_sat_cy        16820                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_bandwidth         0.10                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_useful_bandwidth         0.09                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1         4205                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1       302760                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1          584                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1         4672                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links31 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links32 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links33 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links34 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.033340                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0         4287                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0        34296                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1         4337                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1       312264                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1         1166                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1         9328                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_msg_count         4287                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count          608                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_msg_count         4895                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization  2647.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links5 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.031747                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count         4895                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes        42360                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes         3200                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy          200                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Control::0         4287                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Control::0        34296                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1           50                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1         3600                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1          558                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1         4464                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links35 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links36 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links37 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.acc_link_utilization 19595.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links38 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.234972                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_count         4895                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_bytes       313528                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_data_msg_bytes       274368                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_bw_sat_cy        17148                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_bandwidth         0.11                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_useful_bandwidth         0.09                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1         4287                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1       308664                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1          608                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1         4864                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links39 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links40 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links41 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized            0                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links6 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links42 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links43 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links44 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links45 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links46 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links47 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links48 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized            0                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links7 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links49 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links50 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links51 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links52 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links53 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links54 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links55 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
+board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
+board.iobus.transDist::ReadReq                   1000                       # Transaction distribution (Count)
+board.iobus.transDist::ReadResp                  1000                       # Transaction distribution (Count)
+board.iobus.transDist::WriteReq                   710                       # Transaction distribution (Count)
+board.iobus.transDist::WriteResp                  710                       # Transaction distribution (Count)
+board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          670                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total          670                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total            6                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio         2694                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           50                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         2744                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount::total                      3420                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1340                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total         1340                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total           12                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio         1347                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          100                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         1447                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize::total                       2799                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.iobus.reqLayer15.occupancy                 2994                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.reqLayer16.occupancy               281292                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.reqLayer9.occupancy                564102                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer0.occupancy               116599                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer2.occupancy                 1698                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer4.occupancy              1109552                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
+board.memory.mem_ctrl0.avgPriority_cache_hierarchy.ruby_system.directory_controllers0::samples      4230.00                       # Average QoS priority value for accepted requests (Count)
+board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
+board.memory.mem_ctrl0.priorityMaxLatency 0.000000756332                       # per QoS priority maximum request to response latency (Second)
+board.memory.mem_ctrl0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
+board.memory.mem_ctrl0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
+board.memory.mem_ctrl0.numStayReadState          9131                       # Number of times bus staying in READ state (Count)
+board.memory.mem_ctrl0.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
+board.memory.mem_ctrl0.readReqs                  4205                       # Number of read requests accepted (Count)
+board.memory.mem_ctrl0.writeReqs                   40                       # Number of write requests accepted (Count)
+board.memory.mem_ctrl0.readBursts                4205                       # Number of controller read bursts, including those serviced by the write queue (Count)
+board.memory.mem_ctrl0.writeBursts                 40                       # Number of controller write bursts, including those merged in the write queue (Count)
+board.memory.mem_ctrl0.servicedByWrQ               12                       # Number of controller read bursts serviced by the write queue (Count)
+board.memory.mem_ctrl0.mergedWrBursts               3                       # Number of controller write bursts merged with an existing one (Count)
+board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+board.memory.mem_ctrl0.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl0.avgWrQLen                 6.81                       # Average write queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
+board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
+board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::6            4205                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::6             40                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.rdQLenPdf::0              4144                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::1                49                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.bytesReadWrQ               768                       # Total number of bytes read from write queue (Byte)
+board.memory.mem_ctrl0.bytesReadSys            269120                       # Total read bytes from the system interface side (Byte)
+board.memory.mem_ctrl0.bytesWrittenSys           2560                       # Total written bytes from the system interface side (Byte)
+board.memory.mem_ctrl0.avgRdBWSys        96908560.84245317                       # Average system read bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl0.avgWrBWSys        921841.24463689                       # Average system write bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl0.totGap              2775186369                       # Total gap between requests (Tick)
+board.memory.mem_ctrl0.avgGap               653754.15                       # Average gap between requests ((Tick/Count))
+board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers0       268352                       # Per-requestor bytes read from memory (Byte)
+board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers0 96632008.469062089920                       # Per-requestor bytes read from memory rate ((Byte/Second))
+board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers0         4205                       # Per-requestor read serviced memory accesses (Count)
+board.memory.mem_ctrl0.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers0           40                       # Per-requestor write serviced memory accesses (Count)
+board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers0    116331008                       # Per-requestor read total memory access latency (Tick)
+board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers0     27664.92                       # Per-requestor read average memory access latency ((Tick/Count))
+board.memory.mem_ctrl0.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers0         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
+board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers0       269120                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesRead::total       269120                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers0         2560                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesWritten::total         2560                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.ruby_system.directory_controllers0         4205                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numReads::total         4205                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers0           40                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numWrites::total           40                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers0     96908561                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwRead::total     96908561                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers0       921841                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwWrite::total       921841                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers0     97830402                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwTotal::total     97830402                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.readBursts           4193                       # Number of DRAM read bursts (Count)
+board.memory.mem_ctrl0.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::0          248                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::1          287                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::2          146                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::3          115                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::4          192                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::5          196                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::6          153                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::7          122                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::8           94                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::9          144                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::10          137                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::11          208                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::12          215                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::13          178                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::14          146                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::15           57                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::16           49                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::17           58                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::18           80                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::19           70                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::20           73                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::21           61                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::22          102                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::23           76                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::24           78                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::25           86                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::26           86                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::27           96                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::28          202                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::29          197                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::30          135                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::31          106                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.totQLat          42987052                       # Total ticks spent queuing (Tick)
+board.memory.mem_ctrl0.dram.totBusLat        13971076                       # Total ticks spent in databus transfers (Tick)
+board.memory.mem_ctrl0.dram.totMemAccLat    116331008                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+board.memory.mem_ctrl0.dram.avgQLat          10252.10                       # Average queueing delay per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.avgMemAccLat     27744.10                       # Average memory access latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.readRowHits          2913                       # Number of row buffer hits during reads (Count)
+board.memory.mem_ctrl0.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
+board.memory.mem_ctrl0.dram.readRowHitRate        69.47                       # Row buffer hit rate for reads (Ratio)
+board.memory.mem_ctrl0.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
+board.memory.mem_ctrl0.dram.bytesPerActivate::samples         1279                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::mean   209.763878                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   132.390144                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   244.973590                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::0-127          634     49.57%     49.57% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::128-255          312     24.39%     73.96% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::256-383           94      7.35%     81.31% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::384-511          100      7.82%     89.13% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::512-639           31      2.42%     91.56% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::640-767           18      1.41%     92.96% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::768-895           22      1.72%     94.68% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023           18      1.41%     96.09% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151           50      3.91%    100.00% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::total         1279                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.dramBytesRead       268352                       # Total bytes read (Byte)
+board.memory.mem_ctrl0.dram.dramBytesWritten            0                       # Total bytes written (Byte)
+board.memory.mem_ctrl0.dram.avgRdBW         96.632008                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.busUtil              0.50                       # Data bus utilization in percentage (Ratio)
+board.memory.mem_ctrl0.dram.busUtilRead          0.50                       # Data bus utilization in percentage for reads (Ratio)
+board.memory.mem_ctrl0.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
+board.memory.mem_ctrl0.dram.pageHitRate         69.47                       # Row buffer hit rate, read and write combined (Ratio)
+board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.actEnergy 1161735.120000                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.preEnergy 2048156.409600                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.readEnergy 7235776.531200                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.refreshEnergy 240604575.657601                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.actBackEnergy 605041568.527197                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.preBackEnergy 488691533.164801                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.totalEnergy 1344783345.410400                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.averagePower   484.248732                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE   1489499600                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF    124600000                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT   1162951237                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.actEnergy 834266.160000                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.preEnergy 1472800.644000                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.readEnergy 4265213.232000                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.refreshEnergy 240604575.657601                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.actBackEnergy 488787168.895197                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.preBackEnergy 568990792.608002                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.totalEnergy 1304954817.196800                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.averagePower   469.906708                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE   1735795010                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF    124600000                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT    916655827                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl1.avgPriority_cache_hierarchy.ruby_system.directory_controllers1::samples      4324.00                       # Average QoS priority value for accepted requests (Count)
+board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
+board.memory.mem_ctrl1.priorityMaxLatency 0.000000757526                       # per QoS priority maximum request to response latency (Second)
+board.memory.mem_ctrl1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
+board.memory.mem_ctrl1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
+board.memory.mem_ctrl1.numStayReadState          9306                       # Number of times bus staying in READ state (Count)
+board.memory.mem_ctrl1.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
+board.memory.mem_ctrl1.readReqs                  4287                       # Number of read requests accepted (Count)
+board.memory.mem_ctrl1.writeReqs                   50                       # Number of write requests accepted (Count)
+board.memory.mem_ctrl1.readBursts                4287                       # Number of controller read bursts, including those serviced by the write queue (Count)
+board.memory.mem_ctrl1.writeBursts                 50                       # Number of controller write bursts, including those merged in the write queue (Count)
+board.memory.mem_ctrl1.servicedByWrQ               13                       # Number of controller read bursts serviced by the write queue (Count)
+board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
+board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+board.memory.mem_ctrl1.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl1.avgWrQLen                 6.88                       # Average write queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
+board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
+board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::6            4287                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::6             50                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.rdQLenPdf::0              4226                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::1                48                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::47                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::48                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::49                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.bytesReadWrQ               832                       # Total number of bytes read from write queue (Byte)
+board.memory.mem_ctrl1.bytesReadSys            274368                       # Total read bytes from the system interface side (Byte)
+board.memory.mem_ctrl1.bytesWrittenSys           3200                       # Total written bytes from the system interface side (Byte)
+board.memory.mem_ctrl1.avgRdBWSys        98798335.39395879                       # Average system read bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl1.avgWrBWSys        1152301.55579611                       # Average system write bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl1.totGap              2771515044                       # Total gap between requests (Tick)
+board.memory.mem_ctrl1.avgGap               639039.67                       # Average gap between requests ((Tick/Count))
+board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers1       273536                       # Per-requestor bytes read from memory (Byte)
+board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers1 98498736.989451795816                       # Per-requestor bytes read from memory rate ((Byte/Second))
+board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers1         4287                       # Per-requestor read serviced memory accesses (Count)
+board.memory.mem_ctrl1.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers1           50                       # Per-requestor write serviced memory accesses (Count)
+board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers1    115664537                       # Per-requestor read total memory access latency (Tick)
+board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers1     26980.30                       # Per-requestor read average memory access latency ((Tick/Count))
+board.memory.mem_ctrl1.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
+board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers1       274368                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesRead::total       274368                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers1         3200                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesWritten::total         3200                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.ruby_system.directory_controllers1         4287                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numReads::total         4287                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers1           50                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numWrites::total           50                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers1     98798335                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwRead::total     98798335                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers1      1152302                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwWrite::total      1152302                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers1     99950637                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwTotal::total     99950637                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.readBursts           4274                       # Number of DRAM read bursts (Count)
+board.memory.mem_ctrl1.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::0          246                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::1          301                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::2          133                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::3          154                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::4          187                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::5          181                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::6          197                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::7          122                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::8          107                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::9          154                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::10          132                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::11          205                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::12          205                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::13          183                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::14          156                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::15           53                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::16           47                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::17           60                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::18           76                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::19           82                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::20           69                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::21           65                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::22           93                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::23           81                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::24           76                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::25           89                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::26           97                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::27           93                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::28          206                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::29          203                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::30          140                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::31           81                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.totQLat          40903729                       # Total ticks spent queuing (Tick)
+board.memory.mem_ctrl1.dram.totBusLat        14240968                       # Total ticks spent in databus transfers (Tick)
+board.memory.mem_ctrl1.dram.totMemAccLat    115664537                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+board.memory.mem_ctrl1.dram.avgQLat           9570.36                       # Average queueing delay per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.avgMemAccLat     27062.36                       # Average memory access latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.readRowHits          3016                       # Number of row buffer hits during reads (Count)
+board.memory.mem_ctrl1.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
+board.memory.mem_ctrl1.dram.readRowHitRate        70.57                       # Row buffer hit rate for reads (Ratio)
+board.memory.mem_ctrl1.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
+board.memory.mem_ctrl1.dram.bytesPerActivate::samples         1258                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::mean   217.437202                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   135.805619                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   254.066024                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::0-127          610     48.49%     48.49% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::128-255          304     24.17%     72.66% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::256-383          104      8.27%     80.92% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::384-511           89      7.07%     88.00% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::512-639           32      2.54%     90.54% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::640-767           22      1.75%     92.29% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::768-895           22      1.75%     94.04% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023           17      1.35%     95.39% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151           58      4.61%    100.00% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::total         1258                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.dramBytesRead       273536                       # Total bytes read (Byte)
+board.memory.mem_ctrl1.dram.dramBytesWritten            0                       # Total bytes written (Byte)
+board.memory.mem_ctrl1.dram.avgRdBW         98.498737                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.busUtil              0.51                       # Data bus utilization in percentage (Ratio)
+board.memory.mem_ctrl1.dram.busUtilRead          0.51                       # Data bus utilization in percentage for reads (Ratio)
+board.memory.mem_ctrl1.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
+board.memory.mem_ctrl1.dram.pageHitRate         70.57                       # Row buffer hit rate, read and write combined (Ratio)
+board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.actEnergy 1169532.000000                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.preEnergy 2064673.800000                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.readEnergy 7449722.918400                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.refreshEnergy 240604575.657601                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.actBackEnergy 635380823.968796                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.preBackEnergy 467727090.297601                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.totalEnergy 1354396418.642400                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.averagePower   487.710344                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE   1425295227                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF    124600000                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT   1227155610                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.actEnergy 792163.008000                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.preEnergy 1398472.387200                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.readEnergy 4273441.939200                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.refreshEnergy 240604575.657601                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.actBackEnergy 468698843.440798                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.preBackEnergy 582858875.155202                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.totalEnergy 1298626371.587999                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.averagePower   467.627871                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE   1778493555                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF    124600000                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT    873957282                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
+board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
+board.processor.start0.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.start0.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.start0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.start0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.start0.core.numVMExits              0                       # total number of KVM exits (Count)
+board.processor.start0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
+board.processor.start0.core.numExitSignal            0                       # exits due to signal delivery (Count)
+board.processor.start0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
+board.processor.start0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
+board.processor.start0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
+board.processor.start0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
+board.processor.start0.core.numInterrupts            0                       # number of interrupts delivered (Count)
+board.processor.start0.core.numHypercalls            0                       # number of hypercalls (Count)
+board.processor.start0.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.start0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.start0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.start0.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.start0.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.start0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.start0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
+board.processor.start0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
+board.processor.start0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
+board.processor.start0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
+board.processor.start0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.start0.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.start0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.start0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.start0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.start0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
+board.processor.start0.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
+board.processor.start0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
+board.processor.start0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
+board.processor.start0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.start0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.start0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
+board.processor.start0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.start0.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.start0.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
+board.processor.start0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.start0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
+board.processor.start0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
+board.processor.start0.core.power_state.pwrStateResidencyTicks::ON 120301701243301                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.power_state.pwrStateResidencyTicks::OFF   2777050837                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.start0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.start0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.start1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
+board.processor.start1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.start1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.start1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.start1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.start1.core.numVMExits              0                       # total number of KVM exits (Count)
+board.processor.start1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
+board.processor.start1.core.numExitSignal            0                       # exits due to signal delivery (Count)
+board.processor.start1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
+board.processor.start1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
+board.processor.start1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
+board.processor.start1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
+board.processor.start1.core.numInterrupts            0                       # number of interrupts delivered (Count)
+board.processor.start1.core.numHypercalls            0                       # number of hypercalls (Count)
+board.processor.start1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.start1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.start1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.start1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.start1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.start1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.start1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
+board.processor.start1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
+board.processor.start1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
+board.processor.start1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
+board.processor.start1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.start1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.start1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.start1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.start1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.start1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
+board.processor.start1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
+board.processor.start1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
+board.processor.start1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
+board.processor.start1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.start1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.start1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
+board.processor.start1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.start1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.start1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
+board.processor.start1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.start1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
+board.processor.start1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
+board.processor.start1.core.power_state.pwrStateResidencyTicks::ON 120301701243301                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.power_state.pwrStateResidencyTicks::OFF   2777050837                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.start1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.start1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.switch0.core.numCycles        8339490                       # Number of cpu cycles simulated (Cycle)
+board.processor.switch0.core.cpi             3.277581                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.switch0.core.ipc             0.305103                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.switch0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.switch0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.switch0.core.commitStats0.numInsts      2544404                       # Number of instructions committed (thread level) (Count)
+board.processor.switch0.core.commitStats0.numOps      4272221                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.switch0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.switch0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.switch0.core.commitStats0.cpi     3.277581                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.switch0.core.commitStats0.ipc     0.305103                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.switch0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.switch0.core.commitStats0.numFpInsts         4107                       # Number of float instructions (Count)
+board.processor.switch0.core.commitStats0.numIntInsts      4009388                       # Number of integer instructions (Count)
+board.processor.switch0.core.commitStats0.numLoadInsts       462515                       # Number of load instructions (Count)
+board.processor.switch0.core.commitStats0.numStoreInsts        20830                       # Number of store instructions (Count)
+board.processor.switch0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.switch0.core.commitStats0.committedInstType::No_OpClass           73      0.00%      0.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntAlu      3786543     88.63%     88.63% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntMult           76      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntDiv          131      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatAdd            1      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMult            0      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     88.64% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAdd         2050      0.05%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMisc            2      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMult            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShift            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::Matrix            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.69% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MemRead       462510     10.83%     99.51% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MemWrite        18782      0.44%     99.95% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMemRead            5      0.00%     99.95% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMemWrite         2048      0.05%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::total      4272221                       # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsControl       653427                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsDirectControl       653007                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsIndirectControl          404                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsCondControl       627912                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsUncondControl        25515                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsCall          371                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsReturn          371                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
+board.processor.switch0.core.exec_context.thread_0.numCallsReturns          742                       # Number of times a function call or return occured (Count)
+board.processor.switch0.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
+board.processor.switch0.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
+board.processor.switch0.core.exec_context.thread_0.numBusyCycles      8339490                       # Number of busy cycles (Cycle)
+board.processor.switch0.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
+board.processor.switch0.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
+board.processor.switch0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.switch0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.switch0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.switch0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.switch0.core.executeStats0.numStoreInsts       483345                       # Number of stores executed (Count)
+board.processor.switch0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
+board.processor.switch0.core.executeStats0.numFpAluAccesses         4107                       # Number of float alu accesses (Count)
+board.processor.switch0.core.executeStats0.numFpRegReads         8206                       # Number of times the floating registers were read (Count)
+board.processor.switch0.core.executeStats0.numFpRegWrites         2059                       # Number of times the floating registers were written (Count)
+board.processor.switch0.core.executeStats0.numIntAluAccesses      4009388                       # Number of integer alu accesses (Count)
+board.processor.switch0.core.executeStats0.numIntRegReads      4370159                       # Number of times the integer registers were read (Count)
+board.processor.switch0.core.executeStats0.numIntRegWrites      2695292                       # Number of times the integer registers were written (Count)
+board.processor.switch0.core.executeStats0.numMemRefs       483345                       # Number of memory refs (Count)
+board.processor.switch0.core.executeStats0.numMiscRegReads      1789691                       # Number of times the Misc registers were read (Count)
+board.processor.switch0.core.executeStats0.numMiscRegWrites          223                       # Number of times the Misc registers were written (Count)
+board.processor.switch0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.switch0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.switch0.core.fetchStats0.numInsts      2544404                       # Number of instructions fetched (thread level) (Count)
+board.processor.switch0.core.fetchStats0.numOps      4272221                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.switch0.core.fetchStats0.fetchRate     0.305103                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.switch0.core.fetchStats0.numBranches       653427                       # Number of branches fetched (Count)
+board.processor.switch0.core.fetchStats0.branchRate     0.078353                       # Number of branch fetches per cycle (Ratio)
+board.processor.switch0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.switch0.core.mmu.dtb.rdAccesses       463075                       # TLB accesses on read requests (Count)
+board.processor.switch0.core.mmu.dtb.wrAccesses        20847                       # TLB accesses on write requests (Count)
+board.processor.switch0.core.mmu.dtb.rdMisses          560                       # TLB misses on read requests (Count)
+board.processor.switch0.core.mmu.dtb.wrMisses           17                       # TLB misses on write requests (Count)
+board.processor.switch0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.switch0.core.mmu.itb.wrAccesses      3133829                       # TLB accesses on write requests (Count)
+board.processor.switch0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.switch0.core.mmu.itb.wrMisses           79                       # TLB misses on write requests (Count)
+board.processor.switch0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.power_state.pwrStateResidencyTicks::OFF 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.switch0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.switch0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.switch1.core.numCycles        8339491                       # Number of cpu cycles simulated (Cycle)
+board.processor.switch1.core.cpi             4.146572                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.switch1.core.ipc             0.241163                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.switch1.core.commitStats0.numInsts      2011177                       # Number of instructions committed (thread level) (Count)
+board.processor.switch1.core.commitStats0.numOps      3581580                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.switch1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.switch1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.switch1.core.commitStats0.cpi     4.146572                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.switch1.core.commitStats0.ipc     0.241163                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.switch1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.switch1.core.commitStats0.numFpInsts         5982                       # Number of float instructions (Count)
+board.processor.switch1.core.commitStats0.numIntInsts      3353563                       # Number of integer instructions (Count)
+board.processor.switch1.core.commitStats0.numLoadInsts       362161                       # Number of load instructions (Count)
+board.processor.switch1.core.commitStats0.numStoreInsts        69537                       # Number of store instructions (Count)
+board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.switch1.core.commitStats0.committedInstType::No_OpClass         1248      0.03%      0.03% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntAlu      3073209     85.81%     85.84% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntMult         1738      0.05%     85.89% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntDiv        70878      1.98%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatAdd           83      0.00%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            1      0.00%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatCvt           80      0.00%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMult            2      0.00%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            1      0.00%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.87% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAdd         2122      0.06%     87.93% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.93% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAlu          155      0.00%     87.94% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     87.94% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdCvt          160      0.00%     87.94% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMisc          133      0.00%     87.94% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0      0.00%     87.94% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.94% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.94% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShift           49      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            3      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt           17      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            2      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::Matrix            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.95% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MemRead       361587     10.10%     98.04% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MemWrite        66998      1.87%     99.91% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead          574      0.02%     99.93% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite         2539      0.07%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::total      3581580                       # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsControl       522768                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsDirectControl       507774                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsIndirectControl        14874                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsCondControl       487398                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsUncondControl        35334                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsCall        13572                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsReturn        13572                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
+board.processor.switch1.core.exec_context.thread_0.numCallsReturns        27144                       # Number of times a function call or return occured (Count)
+board.processor.switch1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
+board.processor.switch1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
+board.processor.switch1.core.exec_context.thread_0.numBusyCycles      8339491                       # Number of busy cycles (Cycle)
+board.processor.switch1.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
+board.processor.switch1.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
+board.processor.switch1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.switch1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.switch1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.switch1.core.executeStats0.numStoreInsts       431698                       # Number of stores executed (Count)
+board.processor.switch1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
+board.processor.switch1.core.executeStats0.numFpAluAccesses         5982                       # Number of float alu accesses (Count)
+board.processor.switch1.core.executeStats0.numFpRegReads        10232                       # Number of times the floating registers were read (Count)
+board.processor.switch1.core.executeStats0.numFpRegWrites         3264                       # Number of times the floating registers were written (Count)
+board.processor.switch1.core.executeStats0.numIntAluAccesses      3353563                       # Number of integer alu accesses (Count)
+board.processor.switch1.core.executeStats0.numIntRegReads      3850667                       # Number of times the integer registers were read (Count)
+board.processor.switch1.core.executeStats0.numIntRegWrites      2436195                       # Number of times the integer registers were written (Count)
+board.processor.switch1.core.executeStats0.numMemRefs       431698                       # Number of memory refs (Count)
+board.processor.switch1.core.executeStats0.numMiscRegReads      1446157                       # Number of times the Misc registers were read (Count)
+board.processor.switch1.core.executeStats0.numMiscRegWrites         3432                       # Number of times the Misc registers were written (Count)
+board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.switch1.core.fetchStats0.numInsts      2011177                       # Number of instructions fetched (thread level) (Count)
+board.processor.switch1.core.fetchStats0.numOps      3581580                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.switch1.core.fetchStats0.fetchRate     0.241163                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.switch1.core.fetchStats0.numBranches       522768                       # Number of branches fetched (Count)
+board.processor.switch1.core.fetchStats0.branchRate     0.062686                       # Number of branch fetches per cycle (Ratio)
+board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.switch1.core.mmu.dtb.rdAccesses       362008                       # TLB accesses on read requests (Count)
+board.processor.switch1.core.mmu.dtb.wrAccesses        69268                       # TLB accesses on write requests (Count)
+board.processor.switch1.core.mmu.dtb.rdMisses          829                       # TLB misses on read requests (Count)
+board.processor.switch1.core.mmu.dtb.wrMisses           75                       # TLB misses on write requests (Count)
+board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.switch1.core.mmu.itb.wrAccesses      2390682                       # TLB accesses on write requests (Count)
+board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.switch1.core.mmu.itb.wrMisses          297                       # TLB misses on write requests (Count)
+board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.power_state.pwrStateResidencyTicks::OFF 120304478294138                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.switch1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
+board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
+
+---------- End Simulation Statistics   ----------
diff --git a/output_part_1_no_diff/config_p1.0.ini b/output_part_1_no_diff/config_p1.0.ini
new file mode 100644
index 0000000..ab95c08
--- /dev/null
+++ b/output_part_1_no_diff/config_p1.0.ini
@@ -0,0 +1,8273 @@
+[board]
+type=System
+children=cache_hierarchy clk_domain dvfs_handler iobus memory pc processor workload
+auto_unlink_shared_backstore=false
+cache_line_size=64
+eventq_index=0
+exit_on_work_items=true
+external_memory_ranges=
+init_param=0
+m5ops_base=4294901760
+mem_mode=atomic_noncaching
+mem_ranges=0:3221225472 3221225472:3222274048
+memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram
+mmap_using_noreserve=false
+multi_thread=false
+num_work_ids=16
+readfile=/root/uccs/cs5200_ca/projects/gem5/m5out/readfile_0x49c5b31aaa6d8d2c
+redirect_paths=
+shadow_rom_ranges=
+shared_backstore=
+symbolfile=
+thermal_components=
+thermal_model=Null
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+workload=board.workload
+system_port=board.cache_hierarchy.ruby_system.sys_port_proxy.in_ports[0]
+
+[board.cache_hierarchy]
+type=SubSystem
+children=ruby_system
+eventq_index=0
+thermal_domain=Null
+
+[board.cache_hierarchy.ruby_system]
+type=RubySystem
+children=directory_controllers0 directory_controllers1 dma_controllers0 dma_controllers1 l1_controllers0 l1_controllers1 l2_controllers0 l2_controllers1 network power_state sys_port_proxy
+access_backing_store=false
+all_instructions=false
+block_size_bytes=64
+clk_domain=board.clk_domain
+eventq_index=0
+hot_lines=false
+memory_size_bits=64
+num_of_sequencers=4
+number_of_virtual_networks=3
+phys_mem=Null
+power_model=
+power_state=board.cache_hierarchy.ruby_system.power_state
+randomization=false
+system=board
+
+[board.cache_hierarchy.ruby_system.directory_controllers0]
+type=MESI_Two_Level_Directory_Controller
+children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
+addr_ranges=0:3221225472:0:64
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+directory=board.cache_hierarchy.ruby_system.directory_controllers0.directory
+directory_latency=6
+downstream_destinations=
+eventq_index=0
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.directory_controllers0.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir
+requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory
+responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir
+responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory
+responseToDir=board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_mem_ctrl_latency=1
+transitions_per_cycle=32
+upstream_destinations=
+version=0
+memory_out_port=board.memory.mem_ctrl0.port
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.directory]
+type=RubyDirectoryMemory
+addr_ranges=0:3221225472:0:64
+block_size=64
+eventq_index=0
+ruby_system=board.cache_hierarchy.ruby_system
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[10]
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[12]
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[11]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1]
+type=MESI_Two_Level_Directory_Controller
+children=directory power_state requestToDir requestToMemory responseFromDir responseFromMemory responseToDir
+addr_ranges=0:3221225472:1:64
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+directory=board.cache_hierarchy.ruby_system.directory_controllers1.directory
+directory_latency=6
+downstream_destinations=
+eventq_index=0
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.directory_controllers1.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir
+requestToMemory=board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory
+responseFromDir=board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir
+responseFromMemory=board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory
+responseToDir=board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_mem_ctrl_latency=1
+transitions_per_cycle=32
+upstream_destinations=
+version=1
+memory_out_port=board.memory.mem_ctrl1.port
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.directory]
+type=RubyDirectoryMemory
+addr_ranges=0:3221225472:1:64
+block_size=64
+eventq_index=0
+ruby_system=board.cache_hierarchy.ruby_system
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[12]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[13]
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[13]
+
+[board.cache_hierarchy.ruby_system.dma_controllers0]
+type=MESI_Two_Level_DMA_Controller
+children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+dma_sequencer=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer
+downstream_destinations=
+eventq_index=0
+mandatoryQueue=board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers0.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir
+request_latency=6
+responseFromDir=board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+transitions_per_cycle=32
+upstream_destinations=
+version=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer]
+type=DMASequencer
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+max_outstanding_requests=64
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.pc.south_bridge.ide.dma
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[14]
+
+[board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[14]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1]
+type=MESI_Two_Level_DMA_Controller
+children=dma_sequencer mandatoryQueue power_state requestToDir responseFromDir
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+dma_sequencer=board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer
+downstream_destinations=
+eventq_index=0
+mandatoryQueue=board.cache_hierarchy.ruby_system.dma_controllers1.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers1.power_state
+recycle_latency=10
+requestToDir=board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir
+request_latency=6
+responseFromDir=board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+transitions_per_cycle=32
+upstream_destinations=
+version=1
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer]
+type=DMASequencer
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+max_outstanding_requests=64
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=1
+in_ports=board.iobus.mem_side_ports[17]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[15]
+
+[board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[15]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0]
+type=MESI_Two_Level_L1Cache_Controller
+children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
+L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
+L1Icache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+enable_prefetch=false
+eventq_index=0
+l1_request_latency=2
+l1_response_latency=2
+l2_select_num_bits=1
+llsc_lock_timeout_latency=16
+mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers0.power_state
+prefetcher=board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher
+recycle_latency=10
+requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache
+requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache
+responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache
+responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache
+ruby_system=board.cache_hierarchy.ruby_system
+send_evictions=true
+sequencer=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer
+system=board
+to_l2_latency=1
+transitions_per_cycle=4
+unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache
+upstream_destinations=
+use_llsc_lock=true
+version=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=true
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.optionalQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher]
+type=RubyPrefetcher
+block_size=64
+cross_page=false
+eventq_index=0
+nonunit_filter=8
+num_startup_pfs=1
+num_streams=4
+page_shift=12
+train_misses=4
+unit_filter=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[0]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[0]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[1]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[1]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer]
+type=RubySequencer
+children=power_state
+clk_domain=board.clk_domain
+coreid=99
+dcache=board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache
+deadlock_threshold=500000
+eventq_index=0
+garnet_standalone=false
+is_cpu_sequencer=true
+max_outstanding_requests=16
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.processor.start0.core.icache_port board.processor.start0.core.dcache_port board.processor.start0.core.mmu.itb.walker.port board.processor.start0.core.mmu.dtb.walker.port board.processor.start0.core.interrupts.int_requestor
+interrupt_out_port=board.processor.start0.core.interrupts.pio board.processor.start0.core.interrupts.int_responder
+mem_request_port=board.iobus.cpu_side_ports[2]
+pio_request_port=board.iobus.cpu_side_ports[1]
+pio_response_port=board.iobus.mem_side_ports[15]
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[2]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1]
+type=MESI_Two_Level_L1Cache_Controller
+children=L1Dcache L1Icache mandatoryQueue optionalQueue power_state prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
+L1Dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
+L1Icache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+enable_prefetch=false
+eventq_index=0
+l1_request_latency=2
+l1_response_latency=2
+l2_select_num_bits=1
+llsc_lock_timeout_latency=16
+mandatoryQueue=board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue
+mandatory_queue_latency=1
+number_of_TBEs=256
+optionalQueue=board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers1.power_state
+prefetcher=board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher
+recycle_latency=10
+requestFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache
+requestToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache
+responseFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache
+responseToL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache
+ruby_system=board.cache_hierarchy.ruby_system
+send_evictions=true
+sequencer=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer
+system=board
+to_l2_latency=1
+transitions_per_cycle=4
+unblockFromL1Cache=board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache
+upstream_destinations=
+use_llsc_lock=true
+version=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache]
+type=RubyCache
+children=replacement_policy
+assoc=8
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=true
+replacement_policy=board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.replacement_policy
+resourceStalls=false
+size=32768
+start_index_bit=64
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.optionalQueue]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher]
+type=RubyPrefetcher
+block_size=64
+cross_page=false
+eventq_index=0
+nonunit_filter=8
+num_startup_pfs=1
+num_streams=4
+page_shift=12
+train_misses=4
+unit_filter=8
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[3]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[2]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[4]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[3]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer]
+type=RubySequencer
+children=power_state
+clk_domain=board.clk_domain
+coreid=99
+dcache=board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache
+deadlock_threshold=500000
+eventq_index=0
+garnet_standalone=false
+is_cpu_sequencer=true
+max_outstanding_requests=16
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=1
+in_ports=board.processor.start1.core.icache_port board.processor.start1.core.dcache_port board.processor.start1.core.mmu.itb.walker.port board.processor.start1.core.mmu.dtb.walker.port board.processor.start1.core.interrupts.int_requestor
+interrupt_out_port=board.processor.start1.core.interrupts.pio board.processor.start1.core.interrupts.int_responder
+mem_request_port=board.iobus.cpu_side_ports[4]
+pio_request_port=board.iobus.cpu_side_ports[3]
+pio_response_port=board.iobus.mem_side_ports[16]
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[5]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0]
+type=MESI_Two_Level_L2Cache_Controller
+children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
+DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache
+L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache
+L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache
+L2cache=board.cache_hierarchy.ruby_system.l2_controllers0.L2cache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+eventq_index=0
+l2_request_latency=2
+l2_response_latency=2
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l2_controllers0.power_state
+recycle_latency=10
+responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache
+responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_l1_latency=1
+transitions_per_cycle=4
+unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache
+upstream_destinations=
+version=0
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[6]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[7]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[5]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L2cache]
+type=RubyCache
+children=replacement_policy
+assoc=16
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.replacement_policy
+resourceStalls=false
+size=262144
+start_index_bit=7
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=16
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[8]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[6]
+
+[board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[4]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1]
+type=MESI_Two_Level_L2Cache_Controller
+children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache power_state responseFromL2Cache responseToL2Cache unblockToL2Cache
+DirRequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache
+L1RequestFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache
+L1RequestToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache
+L2cache=board.cache_hierarchy.ruby_system.l2_controllers1.L2cache
+addr_ranges=0:18446744073709551615
+buffer_size=0
+clk_domain=board.clk_domain
+cluster_id=0
+downstream_destinations=
+eventq_index=0
+l2_request_latency=2
+l2_response_latency=2
+mandatory_queue_latency=1
+number_of_TBEs=256
+power_model=
+power_state=board.cache_hierarchy.ruby_system.l2_controllers1.power_state
+recycle_latency=10
+responseFromL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache
+responseToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache
+ruby_system=board.cache_hierarchy.ruby_system
+system=board
+to_l1_latency=1
+transitions_per_cycle=4
+unblockToL2Cache=board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache
+upstream_destinations=
+version=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[9]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[10]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[8]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L2cache]
+type=RubyCache
+children=replacement_policy
+assoc=16
+atomicALUs=64
+atomicLatency=0
+block_size=0
+dataAccessLatency=1
+dataArrayBanks=1
+eventq_index=0
+is_icache=false
+replacement_policy=board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.replacement_policy
+resourceStalls=false
+size=262144
+start_index_bit=7
+tagAccessLatency=1
+tagArrayBanks=1
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.replacement_policy]
+type=TreePLRURP
+eventq_index=0
+num_leaves=16
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+out_port=board.cache_hierarchy.ruby_system.network.in_port[11]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[9]
+
+[board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=false
+randomization=ruby_system
+routing_priority=0
+in_port=board.cache_hierarchy.ruby_system.network.out_port[7]
+
+[board.cache_hierarchy.ruby_system.network]
+type=SimpleNetwork
+children=ext_links0 ext_links1 ext_links2 ext_links3 ext_links4 ext_links5 ext_links6 ext_links7 int_links00 int_links01 int_links02 int_links03 int_links04 int_links05 int_links06 int_links07 int_links08 int_links09 int_links10 int_links11 int_links12 int_links13 int_links14 int_links15 int_links16 int_links17 int_links18 int_links19 int_links20 int_links21 int_links22 int_links23 int_links24 int_links25 int_links26 int_links27 int_links28 int_links29 int_links30 int_links31 int_links32 int_links33 int_links34 int_links35 int_links36 int_links37 int_links38 int_links39 int_links40 int_links41 int_links42 int_links43 int_links44 int_links45 int_links46 int_links47 int_links48 int_links49 int_links50 int_links51 int_links52 int_links53 int_links54 int_links55 power_state routers0 routers1 routers2 routers3 routers4 routers5 routers6 routers7
+buffer_size=0
+clk_domain=board.clk_domain
+control_msg_size=8
+data_msg_size=64
+endpoint_bandwidth=1000
+eventq_index=0
+ext_links=board.cache_hierarchy.ruby_system.network.ext_links0 board.cache_hierarchy.ruby_system.network.ext_links1 board.cache_hierarchy.ruby_system.network.ext_links2 board.cache_hierarchy.ruby_system.network.ext_links3 board.cache_hierarchy.ruby_system.network.ext_links4 board.cache_hierarchy.ruby_system.network.ext_links5 board.cache_hierarchy.ruby_system.network.ext_links6 board.cache_hierarchy.ruby_system.network.ext_links7
+int_links=board.cache_hierarchy.ruby_system.network.int_links00 board.cache_hierarchy.ruby_system.network.int_links01 board.cache_hierarchy.ruby_system.network.int_links02 board.cache_hierarchy.ruby_system.network.int_links03 board.cache_hierarchy.ruby_system.network.int_links04 board.cache_hierarchy.ruby_system.network.int_links05 board.cache_hierarchy.ruby_system.network.int_links06 board.cache_hierarchy.ruby_system.network.int_links07 board.cache_hierarchy.ruby_system.network.int_links08 board.cache_hierarchy.ruby_system.network.int_links09 board.cache_hierarchy.ruby_system.network.int_links10 board.cache_hierarchy.ruby_system.network.int_links11 board.cache_hierarchy.ruby_system.network.int_links12 board.cache_hierarchy.ruby_system.network.int_links13 board.cache_hierarchy.ruby_system.network.int_links14 board.cache_hierarchy.ruby_system.network.int_links15 board.cache_hierarchy.ruby_system.network.int_links16 board.cache_hierarchy.ruby_system.network.int_links17 board.cache_hierarchy.ruby_system.network.int_links18 board.cache_hierarchy.ruby_system.network.int_links19 board.cache_hierarchy.ruby_system.network.int_links20 board.cache_hierarchy.ruby_system.network.int_links21 board.cache_hierarchy.ruby_system.network.int_links22 board.cache_hierarchy.ruby_system.network.int_links23 board.cache_hierarchy.ruby_system.network.int_links24 board.cache_hierarchy.ruby_system.network.int_links25 board.cache_hierarchy.ruby_system.network.int_links26 board.cache_hierarchy.ruby_system.network.int_links27 board.cache_hierarchy.ruby_system.network.int_links28 board.cache_hierarchy.ruby_system.network.int_links29 board.cache_hierarchy.ruby_system.network.int_links30 board.cache_hierarchy.ruby_system.network.int_links31 board.cache_hierarchy.ruby_system.network.int_links32 board.cache_hierarchy.ruby_system.network.int_links33 board.cache_hierarchy.ruby_system.network.int_links34 board.cache_hierarchy.ruby_system.network.int_links35 board.cache_hierarchy.ruby_system.network.int_links36 board.cache_hierarchy.ruby_system.network.int_links37 board.cache_hierarchy.ruby_system.network.int_links38 board.cache_hierarchy.ruby_system.network.int_links39 board.cache_hierarchy.ruby_system.network.int_links40 board.cache_hierarchy.ruby_system.network.int_links41 board.cache_hierarchy.ruby_system.network.int_links42 board.cache_hierarchy.ruby_system.network.int_links43 board.cache_hierarchy.ruby_system.network.int_links44 board.cache_hierarchy.ruby_system.network.int_links45 board.cache_hierarchy.ruby_system.network.int_links46 board.cache_hierarchy.ruby_system.network.int_links47 board.cache_hierarchy.ruby_system.network.int_links48 board.cache_hierarchy.ruby_system.network.int_links49 board.cache_hierarchy.ruby_system.network.int_links50 board.cache_hierarchy.ruby_system.network.int_links51 board.cache_hierarchy.ruby_system.network.int_links52 board.cache_hierarchy.ruby_system.network.int_links53 board.cache_hierarchy.ruby_system.network.int_links54 board.cache_hierarchy.ruby_system.network.int_links55
+netifs=
+number_of_virtual_networks=3
+physical_vnets_bandwidth=
+physical_vnets_channels=
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.power_state
+routers=board.cache_hierarchy.ruby_system.network.routers0 board.cache_hierarchy.ruby_system.network.routers1 board.cache_hierarchy.ruby_system.network.routers2 board.cache_hierarchy.ruby_system.network.routers3 board.cache_hierarchy.ruby_system.network.routers4 board.cache_hierarchy.ruby_system.network.routers5 board.cache_hierarchy.ruby_system.network.routers6 board.cache_hierarchy.ruby_system.network.routers7
+ruby_system=board.cache_hierarchy.ruby_system
+topology=Not Specified
+in_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.out_port board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.out_port board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.out_port board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.out_port board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.out_port board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.out_port board.cache_hierarchy.ruby_system.dma_controllers1.requestToDir.out_port
+out_port=board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.in_port board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.in_port board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.in_port board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.in_port board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.in_port board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.in_port board.cache_hierarchy.ruby_system.dma_controllers1.responseFromDir.in_port
+
+[board.cache_hierarchy.ruby_system.network.ext_links0]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l1_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers0
+latency=1
+link_id=0
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links1]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l1_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers1
+latency=1
+link_id=1
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links2]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l2_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers2
+latency=1
+link_id=2
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links3]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.l2_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers3
+latency=1
+link_id=3
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links4]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.directory_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers4
+latency=1
+link_id=4
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links5]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.directory_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers5
+latency=1
+link_id=5
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links6]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.dma_controllers0
+int_node=board.cache_hierarchy.ruby_system.network.routers6
+latency=1
+link_id=6
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.ext_links7]
+type=SimpleExtLink
+bandwidth_factor=16
+eventq_index=0
+ext_node=board.cache_hierarchy.ruby_system.dma_controllers1
+int_node=board.cache_hierarchy.ruby_system.network.routers7
+latency=1
+link_id=7
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links00]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links00.buffers0 board.cache_hierarchy.ruby_system.network.int_links00.buffers1 board.cache_hierarchy.ruby_system.network.int_links00.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=1
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links00.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links01.buffers0 board.cache_hierarchy.ruby_system.network.int_links01.buffers1 board.cache_hierarchy.ruby_system.network.int_links01.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=2
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links01.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links02.buffers0 board.cache_hierarchy.ruby_system.network.int_links02.buffers1 board.cache_hierarchy.ruby_system.network.int_links02.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=3
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links02.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links03.buffers0 board.cache_hierarchy.ruby_system.network.int_links03.buffers1 board.cache_hierarchy.ruby_system.network.int_links03.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=4
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links03.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links04.buffers0 board.cache_hierarchy.ruby_system.network.int_links04.buffers1 board.cache_hierarchy.ruby_system.network.int_links04.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=5
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links04.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links05.buffers0 board.cache_hierarchy.ruby_system.network.int_links05.buffers1 board.cache_hierarchy.ruby_system.network.int_links05.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=6
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links05.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links06.buffers0 board.cache_hierarchy.ruby_system.network.int_links06.buffers1 board.cache_hierarchy.ruby_system.network.int_links06.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=7
+src_node=board.cache_hierarchy.ruby_system.network.routers0
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links06.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links07.buffers0 board.cache_hierarchy.ruby_system.network.int_links07.buffers1 board.cache_hierarchy.ruby_system.network.int_links07.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=8
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links07.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links08.buffers0 board.cache_hierarchy.ruby_system.network.int_links08.buffers1 board.cache_hierarchy.ruby_system.network.int_links08.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=9
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links08.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links09.buffers0 board.cache_hierarchy.ruby_system.network.int_links09.buffers1 board.cache_hierarchy.ruby_system.network.int_links09.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=10
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links09.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links10.buffers0 board.cache_hierarchy.ruby_system.network.int_links10.buffers1 board.cache_hierarchy.ruby_system.network.int_links10.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=11
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links10.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links11.buffers0 board.cache_hierarchy.ruby_system.network.int_links11.buffers1 board.cache_hierarchy.ruby_system.network.int_links11.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=12
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links11.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links12.buffers0 board.cache_hierarchy.ruby_system.network.int_links12.buffers1 board.cache_hierarchy.ruby_system.network.int_links12.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=13
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links12.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links13.buffers0 board.cache_hierarchy.ruby_system.network.int_links13.buffers1 board.cache_hierarchy.ruby_system.network.int_links13.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=14
+src_node=board.cache_hierarchy.ruby_system.network.routers1
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links13.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links14.buffers0 board.cache_hierarchy.ruby_system.network.int_links14.buffers1 board.cache_hierarchy.ruby_system.network.int_links14.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=15
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links14.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links15.buffers0 board.cache_hierarchy.ruby_system.network.int_links15.buffers1 board.cache_hierarchy.ruby_system.network.int_links15.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=16
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links15.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links16.buffers0 board.cache_hierarchy.ruby_system.network.int_links16.buffers1 board.cache_hierarchy.ruby_system.network.int_links16.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=17
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links16.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links17.buffers0 board.cache_hierarchy.ruby_system.network.int_links17.buffers1 board.cache_hierarchy.ruby_system.network.int_links17.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=18
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links17.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links18.buffers0 board.cache_hierarchy.ruby_system.network.int_links18.buffers1 board.cache_hierarchy.ruby_system.network.int_links18.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=19
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links18.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links19.buffers0 board.cache_hierarchy.ruby_system.network.int_links19.buffers1 board.cache_hierarchy.ruby_system.network.int_links19.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=20
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links19.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links20.buffers0 board.cache_hierarchy.ruby_system.network.int_links20.buffers1 board.cache_hierarchy.ruby_system.network.int_links20.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=21
+src_node=board.cache_hierarchy.ruby_system.network.routers2
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links20.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links21.buffers0 board.cache_hierarchy.ruby_system.network.int_links21.buffers1 board.cache_hierarchy.ruby_system.network.int_links21.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=22
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links21.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links22.buffers0 board.cache_hierarchy.ruby_system.network.int_links22.buffers1 board.cache_hierarchy.ruby_system.network.int_links22.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=23
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links22.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links23.buffers0 board.cache_hierarchy.ruby_system.network.int_links23.buffers1 board.cache_hierarchy.ruby_system.network.int_links23.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=24
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links23.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links24.buffers0 board.cache_hierarchy.ruby_system.network.int_links24.buffers1 board.cache_hierarchy.ruby_system.network.int_links24.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=25
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links24.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links25.buffers0 board.cache_hierarchy.ruby_system.network.int_links25.buffers1 board.cache_hierarchy.ruby_system.network.int_links25.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=26
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links25.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links26.buffers0 board.cache_hierarchy.ruby_system.network.int_links26.buffers1 board.cache_hierarchy.ruby_system.network.int_links26.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=27
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links26.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links27.buffers0 board.cache_hierarchy.ruby_system.network.int_links27.buffers1 board.cache_hierarchy.ruby_system.network.int_links27.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=28
+src_node=board.cache_hierarchy.ruby_system.network.routers3
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links27.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links28.buffers0 board.cache_hierarchy.ruby_system.network.int_links28.buffers1 board.cache_hierarchy.ruby_system.network.int_links28.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=29
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links28.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links29.buffers0 board.cache_hierarchy.ruby_system.network.int_links29.buffers1 board.cache_hierarchy.ruby_system.network.int_links29.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=30
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links29.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links30.buffers0 board.cache_hierarchy.ruby_system.network.int_links30.buffers1 board.cache_hierarchy.ruby_system.network.int_links30.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=31
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links30.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links31.buffers0 board.cache_hierarchy.ruby_system.network.int_links31.buffers1 board.cache_hierarchy.ruby_system.network.int_links31.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=32
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links31.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links32.buffers0 board.cache_hierarchy.ruby_system.network.int_links32.buffers1 board.cache_hierarchy.ruby_system.network.int_links32.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=33
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links32.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links33.buffers0 board.cache_hierarchy.ruby_system.network.int_links33.buffers1 board.cache_hierarchy.ruby_system.network.int_links33.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=34
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links33.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links34.buffers0 board.cache_hierarchy.ruby_system.network.int_links34.buffers1 board.cache_hierarchy.ruby_system.network.int_links34.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=35
+src_node=board.cache_hierarchy.ruby_system.network.routers4
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links34.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links35.buffers0 board.cache_hierarchy.ruby_system.network.int_links35.buffers1 board.cache_hierarchy.ruby_system.network.int_links35.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=36
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links35.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links36.buffers0 board.cache_hierarchy.ruby_system.network.int_links36.buffers1 board.cache_hierarchy.ruby_system.network.int_links36.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=37
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links36.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links37.buffers0 board.cache_hierarchy.ruby_system.network.int_links37.buffers1 board.cache_hierarchy.ruby_system.network.int_links37.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=38
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links37.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links38.buffers0 board.cache_hierarchy.ruby_system.network.int_links38.buffers1 board.cache_hierarchy.ruby_system.network.int_links38.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=39
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links38.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links39.buffers0 board.cache_hierarchy.ruby_system.network.int_links39.buffers1 board.cache_hierarchy.ruby_system.network.int_links39.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=40
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links39.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links40.buffers0 board.cache_hierarchy.ruby_system.network.int_links40.buffers1 board.cache_hierarchy.ruby_system.network.int_links40.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=41
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links40.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links41.buffers0 board.cache_hierarchy.ruby_system.network.int_links41.buffers1 board.cache_hierarchy.ruby_system.network.int_links41.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=42
+src_node=board.cache_hierarchy.ruby_system.network.routers5
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links41.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links42.buffers0 board.cache_hierarchy.ruby_system.network.int_links42.buffers1 board.cache_hierarchy.ruby_system.network.int_links42.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=43
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links42.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links43.buffers0 board.cache_hierarchy.ruby_system.network.int_links43.buffers1 board.cache_hierarchy.ruby_system.network.int_links43.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=44
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links43.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links44.buffers0 board.cache_hierarchy.ruby_system.network.int_links44.buffers1 board.cache_hierarchy.ruby_system.network.int_links44.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=45
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links44.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links45.buffers0 board.cache_hierarchy.ruby_system.network.int_links45.buffers1 board.cache_hierarchy.ruby_system.network.int_links45.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=46
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links45.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links46.buffers0 board.cache_hierarchy.ruby_system.network.int_links46.buffers1 board.cache_hierarchy.ruby_system.network.int_links46.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=47
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links46.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links47.buffers0 board.cache_hierarchy.ruby_system.network.int_links47.buffers1 board.cache_hierarchy.ruby_system.network.int_links47.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=48
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links47.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links48.buffers0 board.cache_hierarchy.ruby_system.network.int_links48.buffers1 board.cache_hierarchy.ruby_system.network.int_links48.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers7
+eventq_index=0
+latency=1
+link_id=49
+src_node=board.cache_hierarchy.ruby_system.network.routers6
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links48.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links49.buffers0 board.cache_hierarchy.ruby_system.network.int_links49.buffers1 board.cache_hierarchy.ruby_system.network.int_links49.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers0
+eventq_index=0
+latency=1
+link_id=50
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links49.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links50.buffers0 board.cache_hierarchy.ruby_system.network.int_links50.buffers1 board.cache_hierarchy.ruby_system.network.int_links50.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers1
+eventq_index=0
+latency=1
+link_id=51
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links50.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links51.buffers0 board.cache_hierarchy.ruby_system.network.int_links51.buffers1 board.cache_hierarchy.ruby_system.network.int_links51.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers2
+eventq_index=0
+latency=1
+link_id=52
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links51.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links52.buffers0 board.cache_hierarchy.ruby_system.network.int_links52.buffers1 board.cache_hierarchy.ruby_system.network.int_links52.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers3
+eventq_index=0
+latency=1
+link_id=53
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links52.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links53.buffers0 board.cache_hierarchy.ruby_system.network.int_links53.buffers1 board.cache_hierarchy.ruby_system.network.int_links53.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers4
+eventq_index=0
+latency=1
+link_id=54
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links53.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links54.buffers0 board.cache_hierarchy.ruby_system.network.int_links54.buffers1 board.cache_hierarchy.ruby_system.network.int_links54.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers5
+eventq_index=0
+latency=1
+link_id=55
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links54.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55]
+type=SimpleIntLink
+children=buffers0 buffers1 buffers2
+bandwidth_factor=16
+buffers=board.cache_hierarchy.ruby_system.network.int_links55.buffers0 board.cache_hierarchy.ruby_system.network.int_links55.buffers1 board.cache_hierarchy.ruby_system.network.int_links55.buffers2
+dst_inport=
+dst_node=board.cache_hierarchy.ruby_system.network.routers6
+eventq_index=0
+latency=1
+link_id=56
+src_node=board.cache_hierarchy.ruby_system.network.routers7
+src_outport=
+supported_vnets=
+weight=1
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers0]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers1]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.int_links55.buffers2]
+type=MessageBuffer
+allow_zero_latency=false
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers0]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers0.port_buffers00 board.cache_hierarchy.ruby_system.network.routers0.port_buffers01 board.cache_hierarchy.ruby_system.network.routers0.port_buffers02 board.cache_hierarchy.ruby_system.network.routers0.port_buffers03 board.cache_hierarchy.ruby_system.network.routers0.port_buffers04 board.cache_hierarchy.ruby_system.network.routers0.port_buffers05 board.cache_hierarchy.ruby_system.network.routers0.port_buffers06 board.cache_hierarchy.ruby_system.network.routers0.port_buffers07 board.cache_hierarchy.ruby_system.network.routers0.port_buffers08 board.cache_hierarchy.ruby_system.network.routers0.port_buffers09 board.cache_hierarchy.ruby_system.network.routers0.port_buffers10 board.cache_hierarchy.ruby_system.network.routers0.port_buffers11 board.cache_hierarchy.ruby_system.network.routers0.port_buffers12 board.cache_hierarchy.ruby_system.network.routers0.port_buffers13 board.cache_hierarchy.ruby_system.network.routers0.port_buffers14 board.cache_hierarchy.ruby_system.network.routers0.port_buffers15 board.cache_hierarchy.ruby_system.network.routers0.port_buffers16 board.cache_hierarchy.ruby_system.network.routers0.port_buffers17 board.cache_hierarchy.ruby_system.network.routers0.port_buffers18 board.cache_hierarchy.ruby_system.network.routers0.port_buffers19 board.cache_hierarchy.ruby_system.network.routers0.port_buffers20 board.cache_hierarchy.ruby_system.network.routers0.port_buffers21 board.cache_hierarchy.ruby_system.network.routers0.port_buffers22 board.cache_hierarchy.ruby_system.network.routers0.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers0.power_state
+router_id=0
+routing_unit=board.cache_hierarchy.ruby_system.network.routers0.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers0.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers1]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers1.port_buffers00 board.cache_hierarchy.ruby_system.network.routers1.port_buffers01 board.cache_hierarchy.ruby_system.network.routers1.port_buffers02 board.cache_hierarchy.ruby_system.network.routers1.port_buffers03 board.cache_hierarchy.ruby_system.network.routers1.port_buffers04 board.cache_hierarchy.ruby_system.network.routers1.port_buffers05 board.cache_hierarchy.ruby_system.network.routers1.port_buffers06 board.cache_hierarchy.ruby_system.network.routers1.port_buffers07 board.cache_hierarchy.ruby_system.network.routers1.port_buffers08 board.cache_hierarchy.ruby_system.network.routers1.port_buffers09 board.cache_hierarchy.ruby_system.network.routers1.port_buffers10 board.cache_hierarchy.ruby_system.network.routers1.port_buffers11 board.cache_hierarchy.ruby_system.network.routers1.port_buffers12 board.cache_hierarchy.ruby_system.network.routers1.port_buffers13 board.cache_hierarchy.ruby_system.network.routers1.port_buffers14 board.cache_hierarchy.ruby_system.network.routers1.port_buffers15 board.cache_hierarchy.ruby_system.network.routers1.port_buffers16 board.cache_hierarchy.ruby_system.network.routers1.port_buffers17 board.cache_hierarchy.ruby_system.network.routers1.port_buffers18 board.cache_hierarchy.ruby_system.network.routers1.port_buffers19 board.cache_hierarchy.ruby_system.network.routers1.port_buffers20 board.cache_hierarchy.ruby_system.network.routers1.port_buffers21 board.cache_hierarchy.ruby_system.network.routers1.port_buffers22 board.cache_hierarchy.ruby_system.network.routers1.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers1.power_state
+router_id=1
+routing_unit=board.cache_hierarchy.ruby_system.network.routers1.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers1.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers2]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers2.port_buffers00 board.cache_hierarchy.ruby_system.network.routers2.port_buffers01 board.cache_hierarchy.ruby_system.network.routers2.port_buffers02 board.cache_hierarchy.ruby_system.network.routers2.port_buffers03 board.cache_hierarchy.ruby_system.network.routers2.port_buffers04 board.cache_hierarchy.ruby_system.network.routers2.port_buffers05 board.cache_hierarchy.ruby_system.network.routers2.port_buffers06 board.cache_hierarchy.ruby_system.network.routers2.port_buffers07 board.cache_hierarchy.ruby_system.network.routers2.port_buffers08 board.cache_hierarchy.ruby_system.network.routers2.port_buffers09 board.cache_hierarchy.ruby_system.network.routers2.port_buffers10 board.cache_hierarchy.ruby_system.network.routers2.port_buffers11 board.cache_hierarchy.ruby_system.network.routers2.port_buffers12 board.cache_hierarchy.ruby_system.network.routers2.port_buffers13 board.cache_hierarchy.ruby_system.network.routers2.port_buffers14 board.cache_hierarchy.ruby_system.network.routers2.port_buffers15 board.cache_hierarchy.ruby_system.network.routers2.port_buffers16 board.cache_hierarchy.ruby_system.network.routers2.port_buffers17 board.cache_hierarchy.ruby_system.network.routers2.port_buffers18 board.cache_hierarchy.ruby_system.network.routers2.port_buffers19 board.cache_hierarchy.ruby_system.network.routers2.port_buffers20 board.cache_hierarchy.ruby_system.network.routers2.port_buffers21 board.cache_hierarchy.ruby_system.network.routers2.port_buffers22 board.cache_hierarchy.ruby_system.network.routers2.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers2.power_state
+router_id=2
+routing_unit=board.cache_hierarchy.ruby_system.network.routers2.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers2.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers3]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers3.port_buffers00 board.cache_hierarchy.ruby_system.network.routers3.port_buffers01 board.cache_hierarchy.ruby_system.network.routers3.port_buffers02 board.cache_hierarchy.ruby_system.network.routers3.port_buffers03 board.cache_hierarchy.ruby_system.network.routers3.port_buffers04 board.cache_hierarchy.ruby_system.network.routers3.port_buffers05 board.cache_hierarchy.ruby_system.network.routers3.port_buffers06 board.cache_hierarchy.ruby_system.network.routers3.port_buffers07 board.cache_hierarchy.ruby_system.network.routers3.port_buffers08 board.cache_hierarchy.ruby_system.network.routers3.port_buffers09 board.cache_hierarchy.ruby_system.network.routers3.port_buffers10 board.cache_hierarchy.ruby_system.network.routers3.port_buffers11 board.cache_hierarchy.ruby_system.network.routers3.port_buffers12 board.cache_hierarchy.ruby_system.network.routers3.port_buffers13 board.cache_hierarchy.ruby_system.network.routers3.port_buffers14 board.cache_hierarchy.ruby_system.network.routers3.port_buffers15 board.cache_hierarchy.ruby_system.network.routers3.port_buffers16 board.cache_hierarchy.ruby_system.network.routers3.port_buffers17 board.cache_hierarchy.ruby_system.network.routers3.port_buffers18 board.cache_hierarchy.ruby_system.network.routers3.port_buffers19 board.cache_hierarchy.ruby_system.network.routers3.port_buffers20 board.cache_hierarchy.ruby_system.network.routers3.port_buffers21 board.cache_hierarchy.ruby_system.network.routers3.port_buffers22 board.cache_hierarchy.ruby_system.network.routers3.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers3.power_state
+router_id=3
+routing_unit=board.cache_hierarchy.ruby_system.network.routers3.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers3.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers3.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers4]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers4.port_buffers00 board.cache_hierarchy.ruby_system.network.routers4.port_buffers01 board.cache_hierarchy.ruby_system.network.routers4.port_buffers02 board.cache_hierarchy.ruby_system.network.routers4.port_buffers03 board.cache_hierarchy.ruby_system.network.routers4.port_buffers04 board.cache_hierarchy.ruby_system.network.routers4.port_buffers05 board.cache_hierarchy.ruby_system.network.routers4.port_buffers06 board.cache_hierarchy.ruby_system.network.routers4.port_buffers07 board.cache_hierarchy.ruby_system.network.routers4.port_buffers08 board.cache_hierarchy.ruby_system.network.routers4.port_buffers09 board.cache_hierarchy.ruby_system.network.routers4.port_buffers10 board.cache_hierarchy.ruby_system.network.routers4.port_buffers11 board.cache_hierarchy.ruby_system.network.routers4.port_buffers12 board.cache_hierarchy.ruby_system.network.routers4.port_buffers13 board.cache_hierarchy.ruby_system.network.routers4.port_buffers14 board.cache_hierarchy.ruby_system.network.routers4.port_buffers15 board.cache_hierarchy.ruby_system.network.routers4.port_buffers16 board.cache_hierarchy.ruby_system.network.routers4.port_buffers17 board.cache_hierarchy.ruby_system.network.routers4.port_buffers18 board.cache_hierarchy.ruby_system.network.routers4.port_buffers19 board.cache_hierarchy.ruby_system.network.routers4.port_buffers20 board.cache_hierarchy.ruby_system.network.routers4.port_buffers21 board.cache_hierarchy.ruby_system.network.routers4.port_buffers22 board.cache_hierarchy.ruby_system.network.routers4.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers4.power_state
+router_id=4
+routing_unit=board.cache_hierarchy.ruby_system.network.routers4.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers4.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers4.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers5]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers5.port_buffers00 board.cache_hierarchy.ruby_system.network.routers5.port_buffers01 board.cache_hierarchy.ruby_system.network.routers5.port_buffers02 board.cache_hierarchy.ruby_system.network.routers5.port_buffers03 board.cache_hierarchy.ruby_system.network.routers5.port_buffers04 board.cache_hierarchy.ruby_system.network.routers5.port_buffers05 board.cache_hierarchy.ruby_system.network.routers5.port_buffers06 board.cache_hierarchy.ruby_system.network.routers5.port_buffers07 board.cache_hierarchy.ruby_system.network.routers5.port_buffers08 board.cache_hierarchy.ruby_system.network.routers5.port_buffers09 board.cache_hierarchy.ruby_system.network.routers5.port_buffers10 board.cache_hierarchy.ruby_system.network.routers5.port_buffers11 board.cache_hierarchy.ruby_system.network.routers5.port_buffers12 board.cache_hierarchy.ruby_system.network.routers5.port_buffers13 board.cache_hierarchy.ruby_system.network.routers5.port_buffers14 board.cache_hierarchy.ruby_system.network.routers5.port_buffers15 board.cache_hierarchy.ruby_system.network.routers5.port_buffers16 board.cache_hierarchy.ruby_system.network.routers5.port_buffers17 board.cache_hierarchy.ruby_system.network.routers5.port_buffers18 board.cache_hierarchy.ruby_system.network.routers5.port_buffers19 board.cache_hierarchy.ruby_system.network.routers5.port_buffers20 board.cache_hierarchy.ruby_system.network.routers5.port_buffers21 board.cache_hierarchy.ruby_system.network.routers5.port_buffers22 board.cache_hierarchy.ruby_system.network.routers5.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers5.power_state
+router_id=5
+routing_unit=board.cache_hierarchy.ruby_system.network.routers5.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers5.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers5.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers6]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers6.port_buffers00 board.cache_hierarchy.ruby_system.network.routers6.port_buffers01 board.cache_hierarchy.ruby_system.network.routers6.port_buffers02 board.cache_hierarchy.ruby_system.network.routers6.port_buffers03 board.cache_hierarchy.ruby_system.network.routers6.port_buffers04 board.cache_hierarchy.ruby_system.network.routers6.port_buffers05 board.cache_hierarchy.ruby_system.network.routers6.port_buffers06 board.cache_hierarchy.ruby_system.network.routers6.port_buffers07 board.cache_hierarchy.ruby_system.network.routers6.port_buffers08 board.cache_hierarchy.ruby_system.network.routers6.port_buffers09 board.cache_hierarchy.ruby_system.network.routers6.port_buffers10 board.cache_hierarchy.ruby_system.network.routers6.port_buffers11 board.cache_hierarchy.ruby_system.network.routers6.port_buffers12 board.cache_hierarchy.ruby_system.network.routers6.port_buffers13 board.cache_hierarchy.ruby_system.network.routers6.port_buffers14 board.cache_hierarchy.ruby_system.network.routers6.port_buffers15 board.cache_hierarchy.ruby_system.network.routers6.port_buffers16 board.cache_hierarchy.ruby_system.network.routers6.port_buffers17 board.cache_hierarchy.ruby_system.network.routers6.port_buffers18 board.cache_hierarchy.ruby_system.network.routers6.port_buffers19 board.cache_hierarchy.ruby_system.network.routers6.port_buffers20 board.cache_hierarchy.ruby_system.network.routers6.port_buffers21 board.cache_hierarchy.ruby_system.network.routers6.port_buffers22 board.cache_hierarchy.ruby_system.network.routers6.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers6.power_state
+router_id=6
+routing_unit=board.cache_hierarchy.ruby_system.network.routers6.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers6.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers6.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.network.routers7]
+type=Switch
+children=port_buffers00 port_buffers01 port_buffers02 port_buffers03 port_buffers04 port_buffers05 port_buffers06 port_buffers07 port_buffers08 port_buffers09 port_buffers10 port_buffers11 port_buffers12 port_buffers13 port_buffers14 port_buffers15 port_buffers16 port_buffers17 port_buffers18 port_buffers19 port_buffers20 port_buffers21 port_buffers22 port_buffers23 power_state routing_unit
+clk_domain=board.clk_domain
+eventq_index=0
+ext_routing_latency=1
+int_routing_latency=1
+latency=1
+port_buffers=board.cache_hierarchy.ruby_system.network.routers7.port_buffers00 board.cache_hierarchy.ruby_system.network.routers7.port_buffers01 board.cache_hierarchy.ruby_system.network.routers7.port_buffers02 board.cache_hierarchy.ruby_system.network.routers7.port_buffers03 board.cache_hierarchy.ruby_system.network.routers7.port_buffers04 board.cache_hierarchy.ruby_system.network.routers7.port_buffers05 board.cache_hierarchy.ruby_system.network.routers7.port_buffers06 board.cache_hierarchy.ruby_system.network.routers7.port_buffers07 board.cache_hierarchy.ruby_system.network.routers7.port_buffers08 board.cache_hierarchy.ruby_system.network.routers7.port_buffers09 board.cache_hierarchy.ruby_system.network.routers7.port_buffers10 board.cache_hierarchy.ruby_system.network.routers7.port_buffers11 board.cache_hierarchy.ruby_system.network.routers7.port_buffers12 board.cache_hierarchy.ruby_system.network.routers7.port_buffers13 board.cache_hierarchy.ruby_system.network.routers7.port_buffers14 board.cache_hierarchy.ruby_system.network.routers7.port_buffers15 board.cache_hierarchy.ruby_system.network.routers7.port_buffers16 board.cache_hierarchy.ruby_system.network.routers7.port_buffers17 board.cache_hierarchy.ruby_system.network.routers7.port_buffers18 board.cache_hierarchy.ruby_system.network.routers7.port_buffers19 board.cache_hierarchy.ruby_system.network.routers7.port_buffers20 board.cache_hierarchy.ruby_system.network.routers7.port_buffers21 board.cache_hierarchy.ruby_system.network.routers7.port_buffers22 board.cache_hierarchy.ruby_system.network.routers7.port_buffers23
+power_model=
+power_state=board.cache_hierarchy.ruby_system.network.routers7.power_state
+router_id=7
+routing_unit=board.cache_hierarchy.ruby_system.network.routers7.routing_unit
+virt_nets=3
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers00]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers01]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers02]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers03]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers04]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers05]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers06]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers07]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers08]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers09]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers10]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers11]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers12]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers13]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers14]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers15]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers16]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers17]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers18]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers19]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers20]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers21]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers22]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.port_buffers23]
+type=MessageBuffer
+allow_zero_latency=true
+buffer_size=0
+eventq_index=0
+max_dequeue_rate=0
+ordered=true
+randomization=ruby_system
+routing_priority=0
+
+[board.cache_hierarchy.ruby_system.network.routers7.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.network.routers7.routing_unit]
+type=WeightBased
+adaptive_routing=false
+eventq_index=0
+
+[board.cache_hierarchy.ruby_system.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.cache_hierarchy.ruby_system.sys_port_proxy]
+type=RubyPortProxy
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+is_cpu_sequencer=true
+no_retry_on_stall=false
+power_model=
+power_state=board.cache_hierarchy.ruby_system.sys_port_proxy.power_state
+ruby_system=board.cache_hierarchy.ruby_system
+support_data_reqs=true
+support_inst_reqs=true
+system=board
+using_ruby_tester=false
+version=0
+in_ports=board.system_port
+
+[board.cache_hierarchy.ruby_system.sys_port_proxy.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.clk_domain]
+type=SrcClockDomain
+children=voltage_domain
+clock=333
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=board.clk_domain.voltage_domain
+
+[board.clk_domain.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.0
+
+[board.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=board.clk_domain
+transition_latency=100000000
+
+[board.iobus]
+type=NoncoherentXBar
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+forward_latency=1
+frontend_latency=2
+header_latency=1
+power_model=
+power_state=board.iobus.power_state
+response_latency=2
+use_default_range=false
+width=16
+cpu_side_ports=board.pc.south_bridge.io_apic.int_requestor board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio_request_port board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem_request_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio_request_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem_request_port
+default=board.pc.default_bus.cpu_side_ports[0]
+mem_side_ports=board.pc.south_bridge.cmos.pio board.pc.south_bridge.dma1.pio board.pc.south_bridge.ide.pio board.pc.south_bridge.keyboard.pio board.pc.south_bridge.pic1.pio board.pc.south_bridge.pic2.pio board.pc.south_bridge.pit.pio board.pc.south_bridge.speaker.pio board.pc.south_bridge.io_apic.pio board.pc.com_1.pio board.pc.fake_com_2.pio board.pc.fake_com_3.pio board.pc.fake_com_4.pio board.pc.fake_floppy.pio board.pc.pci_host.pio board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio_response_port board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio_response_port board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.in_ports[0]
+
+[board.iobus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory]
+type=SubSystem
+children=mem_ctrl0 mem_ctrl1
+eventq_index=0
+thermal_domain=Null
+
+[board.memory.mem_ctrl0]
+type=MemCtrl
+children=dram power_state
+clk_domain=board.clk_domain
+command_window=10000
+disable_sanity_check=false
+dram=board.memory.mem_ctrl0.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=board.memory.mem_ctrl0.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=board
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=board.cache_hierarchy.ruby_system.directory_controllers0.memory_out_port
+
+[board.memory.mem_ctrl0.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.048
+IDD02=0.003
+IDD2N=0.034
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.025
+IDD2P12=0.0
+IDD3N=0.043000000000000003
+IDD3N2=0.003
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.037
+IDD3P12=0.0
+IDD4R=0.135
+IDD4R2=0.0
+IDD4W=0.123
+IDD4W2=0.0
+IDD5=0.25
+IDD52=0.0
+IDD6=0.03
+IDD62=0.0
+VDD=1.2
+VDD2=2.5
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=4
+banks_per_rank=16
+beats_per_clock=2
+burst_length=8
+clk_domain=board.clk_domain
+collect_stats=true
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=1073741824
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=board.memory.mem_ctrl0.dram.power_state
+range=0:3221225472:0:64
+ranks_per_channel=2
+read_buffer_size=64
+tAAD=833
+tBURST=3332
+tBURST_MAX=3332
+tBURST_MIN=3332
+tCCD_L=5000
+tCCD_L_WR=5000
+tCK=833
+tCL=14160
+tCS=1666
+tCWL=14160
+tPPD=0
+tRAS=32000
+tRCD=14160
+tRCD_WR=14160
+tREFI=7800000
+tRFC=350000
+tRP=14160
+tRRD=3332
+tRRD_L=4900
+tRTP=7500
+tRTW=1666
+tWR=15000
+tWTR=5000
+tWTR_L=5000
+tXAW=21000
+tXP=6000
+tXPDLL=0
+tXS=340000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=128
+writeable=true
+
+[board.memory.mem_ctrl0.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl0.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl1]
+type=MemCtrl
+children=dram power_state
+clk_domain=board.clk_domain
+command_window=10000
+disable_sanity_check=false
+dram=board.memory.mem_ctrl1.dram
+eventq_index=0
+mem_sched_policy=frfcfs
+min_reads_per_switch=16
+min_writes_per_switch=16
+power_model=
+power_state=board.memory.mem_ctrl1.power_state
+qos_policy=Null
+qos_priorities=1
+qos_priority_escalation=false
+qos_q_policy=fifo
+qos_requestors=               
+qos_syncro_scheduler=false
+qos_turnaround_policy=Null
+static_backend_latency=10000
+static_frontend_latency=10000
+system=board
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=board.cache_hierarchy.ruby_system.directory_controllers1.memory_out_port
+
+[board.memory.mem_ctrl1.dram]
+type=DRAMInterface
+children=power_state
+IDD0=0.048
+IDD02=0.003
+IDD2N=0.034
+IDD2N2=0.0
+IDD2P0=0.0
+IDD2P02=0.0
+IDD2P1=0.025
+IDD2P12=0.0
+IDD3N=0.043000000000000003
+IDD3N2=0.003
+IDD3P0=0.0
+IDD3P02=0.0
+IDD3P1=0.037
+IDD3P12=0.0
+IDD4R=0.135
+IDD4R2=0.0
+IDD4W=0.123
+IDD4W2=0.0
+IDD5=0.25
+IDD52=0.0
+IDD6=0.03
+IDD62=0.0
+VDD=1.2
+VDD2=2.5
+activation_limit=4
+addr_mapping=RoRaBaCoCh
+bank_groups_per_rank=4
+banks_per_rank=16
+beats_per_clock=2
+burst_length=8
+clk_domain=board.clk_domain
+collect_stats=true
+conf_table_reported=true
+data_clock_sync=false
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=1073741824
+devices_per_rank=8
+dll=true
+enable_dram_powerdown=false
+eventq_index=0
+image_file=
+in_addr_map=true
+kvm_map=true
+max_accesses_per_row=16
+null=false
+page_policy=open_adaptive
+power_model=
+power_state=board.memory.mem_ctrl1.dram.power_state
+range=0:3221225472:1:64
+ranks_per_channel=2
+read_buffer_size=64
+tAAD=833
+tBURST=3332
+tBURST_MAX=3332
+tBURST_MIN=3332
+tCCD_L=5000
+tCCD_L_WR=5000
+tCK=833
+tCL=14160
+tCS=1666
+tCWL=14160
+tPPD=0
+tRAS=32000
+tRCD=14160
+tRCD_WR=14160
+tREFI=7800000
+tRFC=350000
+tRP=14160
+tRRD=3332
+tRRD_L=4900
+tRTP=7500
+tRTW=1666
+tWR=15000
+tWTR=5000
+tWTR_L=5000
+tXAW=21000
+tXP=6000
+tXPDLL=0
+tXS=340000
+tXSDLL=0
+two_cycle_activate=false
+write_buffer_size=128
+writeable=true
+
+[board.memory.mem_ctrl1.dram.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.memory.mem_ctrl1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc]
+type=Pc
+children=bad_addr com_1 default_bus empty_isa fake_com_2 fake_com_3 fake_com_4 fake_floppy pci_host south_bridge
+eventq_index=0
+south_bridge=board.pc.south_bridge
+system=board
+
+[board.pc.bad_addr]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.bad_addr.power_state
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.pc.default_bus.default
+
+[board.pc.bad_addr.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.com_1]
+type=Uart8250
+children=device power_state
+clk_domain=board.clk_domain
+device=board.pc.com_1.device
+eventq_index=0
+pio_addr=9223372036854776824
+pio_latency=100000
+pio_size=8
+platform=board.pc
+power_model=
+power_state=board.pc.com_1.power_state
+system=board
+pio=board.iobus.mem_side_ports[9]
+
+[board.pc.com_1.device]
+type=Terminal
+eventq_index=0
+number=0
+outfile=file
+port=#3456
+
+[board.pc.com_1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.default_bus]
+type=NoncoherentXBar
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+forward_latency=1
+frontend_latency=2
+header_latency=1
+power_model=
+power_state=board.pc.default_bus.power_state
+response_latency=2
+use_default_range=false
+width=16
+cpu_side_ports=board.iobus.default
+default=board.pc.bad_addr.pio
+mem_side_ports=board.pc.empty_isa.pio
+
+[board.pc.default_bus.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.empty_isa]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854775808
+pio_latency=100000
+pio_size=65536
+power_model=
+power_state=board.pc.empty_isa.power_state
+ret_bad_addr=false
+ret_data16=0
+ret_data32=0
+ret_data64=0
+ret_data8=0
+system=board
+update_data=false
+warn_access=
+pio=board.pc.default_bus.mem_side_ports[0]
+
+[board.pc.empty_isa.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_2]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776568
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_2.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[10]
+
+[board.pc.fake_com_2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_3]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776808
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_3.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[11]
+
+[board.pc.fake_com_3.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_com_4]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776552
+pio_latency=100000
+pio_size=8
+power_model=
+power_state=board.pc.fake_com_4.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[12]
+
+[board.pc.fake_com_4.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.fake_floppy]
+type=IsaFake
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=9223372036854776818
+pio_latency=100000
+pio_size=2
+power_model=
+power_state=board.pc.fake_floppy.power_state
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=board
+update_data=false
+warn_access=
+pio=board.iobus.mem_side_ports[13]
+
+[board.pc.fake_floppy.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.pci_host]
+type=GenericPciHost
+children=power_state
+clk_domain=board.clk_domain
+conf_base=13835058055282163712
+conf_device_bits=8
+conf_size=16777216
+eventq_index=0
+pci_dma_base=0
+pci_mem_base=0
+pci_pio_base=9223372036854775808
+platform=board.pc
+power_model=
+power_state=board.pc.pci_host.power_state
+system=board
+pio=board.iobus.mem_side_ports[14]
+
+[board.pc.pci_host.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge]
+type=SouthBridge
+children=cmos dma1 ide io_apic keyboard pic1 pic2 pit speaker
+cmos=board.pc.south_bridge.cmos
+dma1=board.pc.south_bridge.dma1
+eventq_index=0
+io_apic=board.pc.south_bridge.io_apic
+keyboard=board.pc.south_bridge.keyboard
+pic1=board.pc.south_bridge.pic1
+pic2=board.pc.south_bridge.pic2
+pit=board.pc.south_bridge.pit
+speaker=board.pc.south_bridge.speaker
+
+[board.pc.south_bridge.cmos]
+type=Cmos
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775920
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.cmos.power_state
+system=board
+time=Sun Jan  1 00:00:00 2012
+int_pin=board.pc.south_bridge.pic2.inputs[0]
+pio=board.iobus.mem_side_ports[0]
+
+[board.pc.south_bridge.cmos.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.dma1]
+type=I8237
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775808
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.dma1.power_state
+system=board
+pio=board.iobus.mem_side_ports[1]
+
+[board.pc.south_bridge.dma1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.ide]
+type=X86IdeController
+children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks power_state
+BAR0=board.pc.south_bridge.ide.BAR0
+BAR1=board.pc.south_bridge.ide.BAR1
+BAR2=board.pc.south_bridge.ide.BAR2
+BAR3=board.pc.south_bridge.ide.BAR3
+BAR4=board.pc.south_bridge.ide.BAR4
+BAR5=board.pc.south_bridge.ide.BAR5
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=255
+InterruptPin=1
+LatencyTimer=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPDevStatus2=0
+PXCAPLinkCap=0
+PXCAPLinkCap2=0
+PXCAPLinkCtrl=0
+PXCAPLinkCtrl2=0
+PXCAPLinkStatus=0
+PXCAPLinkStatus2=0
+PXCAPNextCapability=0
+PXCAPRootCap=0
+PXCAPRootCtrl=0
+PXCAPRootStatus=0
+PXCAPSlotCap=0
+PXCAPSlotCap2=0
+PXCAPSlotCtrl=0
+PXCAPSlotCtrl2=0
+PXCAPSlotStatus=0
+PXCAPSlotStatus2=0
+ProgIF=128
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=board.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=board.pc.south_bridge.ide.disks
+eventq_index=0
+host=board.pc.pci_host
+io_shift=0
+pci_bus=0
+pci_dev=4
+pci_func=0
+pio_latency=30000
+power_model=
+power_state=board.pc.south_bridge.ide.power_state
+sid=NullOpt
+ssid=NullOpt
+system=board
+dma=board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.in_ports[0]
+int_primary=board.pc.south_bridge.pic2.inputs[6] board.pc.south_bridge.io_apic.inputs[14]
+int_secondary=board.pc.south_bridge.pic2.inputs[7] board.pc.south_bridge.io_apic.inputs[15]
+pio=board.iobus.mem_side_ports[2]
+
+[board.pc.south_bridge.ide.BAR0]
+type=PciLegacyIoBar
+addr=496
+eventq_index=0
+size=8
+
+[board.pc.south_bridge.ide.BAR1]
+type=PciLegacyIoBar
+addr=1012
+eventq_index=0
+size=3
+
+[board.pc.south_bridge.ide.BAR2]
+type=PciLegacyIoBar
+addr=368
+eventq_index=0
+size=8
+
+[board.pc.south_bridge.ide.BAR3]
+type=PciLegacyIoBar
+addr=884
+eventq_index=0
+size=3
+
+[board.pc.south_bridge.ide.BAR4]
+type=PciIoBar
+eventq_index=0
+size=16
+
+[board.pc.south_bridge.ide.BAR5]
+type=PciBarNone
+eventq_index=0
+
+[board.pc.south_bridge.ide.disks]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=device0
+eventq_index=0
+image=board.pc.south_bridge.ide.disks.image
+
+[board.pc.south_bridge.ide.disks.image]
+type=CowDiskImage
+children=child
+child=board.pc.south_bridge.ide.disks.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[board.pc.south_bridge.ide.disks.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/root/.cache/gem5/x86-gapbs
+read_only=true
+
+[board.pc.south_bridge.ide.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.io_apic]
+type=I82094AA
+children=power_state
+apic_id=2
+clk_domain=board.clk_domain
+eventq_index=0
+int_latency=1000
+pio_addr=4273995776
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.io_apic.power_state
+system=board
+inputs=board.pc.south_bridge.pic1.output[0] board.pc.south_bridge.keyboard.keyboard_int_pin[0] board.pc.south_bridge.pit.int_pin[1] None None None None None None None None None board.pc.south_bridge.keyboard.mouse_int_pin[0] None board.pc.south_bridge.ide.int_primary[1] board.pc.south_bridge.ide.int_secondary[1]
+int_requestor=board.iobus.cpu_side_ports[0]
+pio=board.iobus.mem_side_ports[8]
+
+[board.pc.south_bridge.io_apic.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.keyboard]
+type=I8042
+children=keyboard mouse power_state
+clk_domain=board.clk_domain
+command_port=9223372036854775908
+data_port=9223372036854775904
+eventq_index=0
+keyboard=board.pc.south_bridge.keyboard.keyboard
+mouse=board.pc.south_bridge.keyboard.mouse
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.keyboard.power_state
+system=board
+keyboard_int_pin=board.pc.south_bridge.io_apic.inputs[1]
+mouse_int_pin=board.pc.south_bridge.io_apic.inputs[12]
+pio=board.iobus.mem_side_ports[3]
+
+[board.pc.south_bridge.keyboard.keyboard]
+type=PS2Keyboard
+eventq_index=0
+vnc=Null
+
+[board.pc.south_bridge.keyboard.mouse]
+type=PS2Mouse
+eventq_index=0
+
+[board.pc.south_bridge.keyboard.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pic1]
+type=I8259
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+mode=I8259Master
+pio_addr=9223372036854775840
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pic1.power_state
+slave=board.pc.south_bridge.pic2
+system=board
+inputs=board.pc.south_bridge.pit.int_pin[0] None board.pc.south_bridge.pic2.output[0]
+output=board.pc.south_bridge.io_apic.inputs[0]
+pio=board.iobus.mem_side_ports[4]
+
+[board.pc.south_bridge.pic1.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pic2]
+type=I8259
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+mode=I8259Slave
+pio_addr=9223372036854775968
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pic2.power_state
+slave=Null
+system=board
+inputs=board.pc.south_bridge.cmos.int_pin[0] None None None None None board.pc.south_bridge.ide.int_primary[0] board.pc.south_bridge.ide.int_secondary[0]
+output=board.pc.south_bridge.pic1.inputs[2]
+pio=board.iobus.mem_side_ports[5]
+
+[board.pc.south_bridge.pic2.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.pit]
+type=I8254
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+pio_addr=9223372036854775872
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.pit.power_state
+system=board
+int_pin=board.pc.south_bridge.pic1.inputs[0] board.pc.south_bridge.io_apic.inputs[2]
+pio=board.iobus.mem_side_ports[6]
+
+[board.pc.south_bridge.pit.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.pc.south_bridge.speaker]
+type=PcSpeaker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+i8254=board.pc.south_bridge.pit
+pio_addr=9223372036854775905
+pio_latency=100000
+power_model=
+power_state=board.pc.south_bridge.speaker.power_state
+system=board
+pio=board.iobus.mem_side_ports[7]
+
+[board.pc.south_bridge.speaker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor]
+type=SubSystem
+children=kvm_vm start0 start1 switch0 switch1
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.kvm_vm]
+type=KvmVM
+coalescedMMIO=
+eventq_index=0
+system=board
+
+[board.processor.start0]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.start0.core]
+type=X86KvmCPU
+children=decoder interrupts isa mmu power_state tracer
+alwaysSyncTC=false
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=0
+decoder=board.processor.start0.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=1
+function_trace=false
+function_trace_start=0
+hostFactor=1.0
+hostFreq=500
+interrupts=board.processor.start0.core.interrupts
+isa=board.processor.start0.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.start0.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.start0.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.start0.core.tracer
+useCoalescedMMIO=false
+usePerf=true
+usePerfOverflow=false
+useXSave=true
+workload=
+dcache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[1]
+icache_port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[0]
+
+[board.processor.start0.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.start0.core.isa
+
+[board.processor.start0.core.interrupts]
+type=X86LocalApic
+children=clk_domain
+clk_domain=board.processor.start0.core.interrupts.clk_domain
+eventq_index=0
+int_latency=1000
+pio_latency=100000
+system=board
+int_requestor=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[4]
+int_responder=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[1]
+pio=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.interrupt_out_port[0]
+
+[board.processor.start0.core.interrupts.clk_domain]
+type=DerivedClockDomain
+clk_divider=16
+clk_domain=board.clk_domain
+eventq_index=0
+
+[board.processor.start0.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.start0.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.start0.core.mmu.dtb
+eventq_index=0
+itb=board.processor.start0.core.mmu.itb
+
+[board.processor.start0.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start0.core.mmu.dtb.walker
+
+[board.processor.start0.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start0.core.mmu.dtb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[3]
+
+[board.processor.start0.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start0.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start0.core.mmu.itb.walker
+
+[board.processor.start0.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start0.core.mmu.itb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.in_ports[2]
+
+[board.processor.start0.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start0.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.start0.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.start0.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.start0.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.start1]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.start1.core]
+type=X86KvmCPU
+children=decoder interrupts isa mmu power_state tracer
+alwaysSyncTC=false
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=1
+decoder=board.processor.start1.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=2
+function_trace=false
+function_trace_start=0
+hostFactor=1.0
+hostFreq=500
+interrupts=board.processor.start1.core.interrupts
+isa=board.processor.start1.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.start1.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.start1.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.start1.core.tracer
+useCoalescedMMIO=false
+usePerf=true
+usePerfOverflow=false
+useXSave=true
+workload=
+dcache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[1]
+icache_port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[0]
+
+[board.processor.start1.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.start1.core.isa
+
+[board.processor.start1.core.interrupts]
+type=X86LocalApic
+children=clk_domain
+clk_domain=board.processor.start1.core.interrupts.clk_domain
+eventq_index=0
+int_latency=1000
+pio_latency=100000
+system=board
+int_requestor=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[4]
+int_responder=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[1]
+pio=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.interrupt_out_port[0]
+
+[board.processor.start1.core.interrupts.clk_domain]
+type=DerivedClockDomain
+clk_divider=16
+clk_domain=board.clk_domain
+eventq_index=0
+
+[board.processor.start1.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.start1.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.start1.core.mmu.dtb
+eventq_index=0
+itb=board.processor.start1.core.mmu.itb
+
+[board.processor.start1.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start1.core.mmu.dtb.walker
+
+[board.processor.start1.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start1.core.mmu.dtb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[3]
+
+[board.processor.start1.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start1.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.start1.core.mmu.itb.walker
+
+[board.processor.start1.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.start1.core.mmu.itb.walker.power_state
+system=board
+port=board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.in_ports[2]
+
+[board.processor.start1.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.start1.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.start1.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.start1.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.start1.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.switch0]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.switch0.core]
+type=BaseTimingSimpleCPU
+children=decoder isa mmu power_state tracer
+branchPred=Null
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=0
+decoder=board.processor.switch0.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=
+isa=board.processor.switch0.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.switch0.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.switch0.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=true
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.switch0.core.tracer
+workload=
+
+[board.processor.switch0.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.switch0.core.isa
+
+[board.processor.switch0.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.switch0.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.switch0.core.mmu.dtb
+eventq_index=0
+itb=board.processor.switch0.core.mmu.itb
+
+[board.processor.switch0.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch0.core.mmu.dtb.walker
+
+[board.processor.switch0.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch0.core.mmu.dtb.walker.power_state
+system=board
+
+[board.processor.switch0.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch0.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch0.core.mmu.itb.walker
+
+[board.processor.switch0.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch0.core.mmu.itb.walker.power_state
+system=board
+
+[board.processor.switch0.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch0.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.switch0.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.switch0.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.switch0.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.processor.switch1]
+type=SubSystem
+children=core
+eventq_index=0
+thermal_domain=Null
+
+[board.processor.switch1.core]
+type=BaseTimingSimpleCPU
+children=decoder isa mmu power_state tracer
+branchPred=Null
+checker=Null
+clk_domain=board.clk_domain
+cpu_id=1
+decoder=board.processor.switch1.core.decoder
+do_checkpoint_insts=true
+do_statistics_insts=true
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=
+isa=board.processor.switch1.core.isa
+max_insts_all_threads=0
+max_insts_any_thread=0
+mmu=board.processor.switch1.core.mmu
+numThreads=1
+power_gating_on_idle=false
+power_model=
+power_state=board.processor.switch1.core.power_state
+progress_interval=0
+pwr_gating_latency=300
+simpoint_start_insts=
+socket_id=0
+switched_out=true
+syscallRetryLatency=10000
+system=board
+tracer=board.processor.switch1.core.tracer
+workload=
+
+[board.processor.switch1.core.decoder]
+type=X86Decoder
+eventq_index=0
+isa=board.processor.switch1.core.isa
+
+[board.processor.switch1.core.isa]
+type=X86ISA
+APMInfo=2147483672 1752462657 1769238117 1145913699
+CacheParams=0 0 0 0
+ExtendedFeatures=0 25165824 0 0
+ExtendedState=0 0 0 0 0 0 0 0
+FamilyModelStepping=134993 2053 4024171519 521
+FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
+L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
+L2L3CacheAndL2TLB=0 1107313152 0 67141952
+LongModeAddressSize=12336 0 0 0
+eventq_index=0
+name_string=Fake gem5 x86_64 CPU
+vendor_string=HygonGenuine
+
+[board.processor.switch1.core.mmu]
+type=X86MMU
+children=dtb itb
+dtb=board.processor.switch1.core.mmu.dtb
+eventq_index=0
+itb=board.processor.switch1.core.mmu.itb
+
+[board.processor.switch1.core.mmu.dtb]
+type=X86TLB
+children=walker
+entry_type=data
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch1.core.mmu.dtb.walker
+
+[board.processor.switch1.core.mmu.dtb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch1.core.mmu.dtb.walker.power_state
+system=board
+
+[board.processor.switch1.core.mmu.dtb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch1.core.mmu.itb]
+type=X86TLB
+children=walker
+entry_type=instruction
+eventq_index=0
+next_level=Null
+size=64
+system=board
+walker=board.processor.switch1.core.mmu.itb.walker
+
+[board.processor.switch1.core.mmu.itb.walker]
+type=X86PagetableWalker
+children=power_state
+clk_domain=board.clk_domain
+eventq_index=0
+num_squash_per_cycle=4
+power_model=
+power_state=board.processor.switch1.core.mmu.itb.walker.power_state
+system=board
+
+[board.processor.switch1.core.mmu.itb.walker.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=
+
+[board.processor.switch1.core.power_state]
+type=PowerState
+clk_gate_bins=20
+clk_gate_max=1000000000000
+clk_gate_min=1000
+default_state=UNDEFINED
+eventq_index=0
+leaders=
+possible_states=ON CLK_GATED OFF
+
+[board.processor.switch1.core.tracer]
+type=ExeTracer
+children=disassembler
+disassembler=board.processor.switch1.core.tracer.disassembler
+eventq_index=0
+
+[board.processor.switch1.core.tracer.disassembler]
+type=InstDisassembler
+eventq_index=0
+
+[board.workload]
+type=X86FsLinux
+children=acpi_description_table_pointer e820_table intel_mp_pointer intel_mp_table smbios_table
+acpi_description_table_pointer=board.workload.acpi_description_table_pointer
+addr_check=true
+command_line=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1 disk_device=/dev/hda
+e820_table=board.workload.e820_table
+enable_osxsave=false
+eventq_index=0
+extras=
+extras_addrs=
+intel_mp_pointer=board.workload.intel_mp_pointer
+intel_mp_table=board.workload.intel_mp_table
+load_addr_mask=18446744073709551615
+load_addr_offset=0
+object_file=/root/.cache/gem5/x86-linux-kernel-4.19.83
+on_oops=DumpDmesgAndExit
+on_panic=DumpDmesgAndExit
+remote_gdb_port=#7000
+smbios_table=board.workload.smbios_table
+wait_for_remote_gdb=false
+
+[board.workload.acpi_description_table_pointer]
+type=X86ACPIRSDP
+children=rsdt xsdt
+eventq_index=0
+oem_id=gem5
+revision=2
+rsdt=board.workload.acpi_description_table_pointer.rsdt
+xsdt=board.workload.acpi_description_table_pointer.xsdt
+
+[board.workload.acpi_description_table_pointer.rsdt]
+type=X86ACPIRSDT
+children=entries
+creator_id=0
+creator_revision=0
+entries=board.workload.acpi_description_table_pointer.rsdt.entries
+eventq_index=0
+oem_id=gem5
+oem_revision=0
+oem_table_id=
+
+[board.workload.acpi_description_table_pointer.rsdt.entries]
+type=X86ACPIMadt
+children=records00 records01 records02 records03 records04 records05 records06 records07 records08 records09 records10 records11 records12 records13 records14 records15 records16 records17
+creator_id=0
+creator_revision=0
+eventq_index=0
+flags=0
+local_apic_address=0
+oem_id=madt
+oem_revision=0
+oem_table_id=
+records=board.workload.acpi_description_table_pointer.rsdt.entries.records00 board.workload.acpi_description_table_pointer.rsdt.entries.records01 board.workload.acpi_description_table_pointer.rsdt.entries.records02 board.workload.acpi_description_table_pointer.rsdt.entries.records03 board.workload.acpi_description_table_pointer.rsdt.entries.records04 board.workload.acpi_description_table_pointer.rsdt.entries.records05 board.workload.acpi_description_table_pointer.rsdt.entries.records06 board.workload.acpi_description_table_pointer.rsdt.entries.records07 board.workload.acpi_description_table_pointer.rsdt.entries.records08 board.workload.acpi_description_table_pointer.rsdt.entries.records09 board.workload.acpi_description_table_pointer.rsdt.entries.records10 board.workload.acpi_description_table_pointer.rsdt.entries.records11 board.workload.acpi_description_table_pointer.rsdt.entries.records12 board.workload.acpi_description_table_pointer.rsdt.entries.records13 board.workload.acpi_description_table_pointer.rsdt.entries.records14 board.workload.acpi_description_table_pointer.rsdt.entries.records15 board.workload.acpi_description_table_pointer.rsdt.entries.records16 board.workload.acpi_description_table_pointer.rsdt.entries.records17
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records00]
+type=X86ACPIMadtLAPIC
+acpi_processor_id=0
+apic_id=0
+eventq_index=0
+flags=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records01]
+type=X86ACPIMadtLAPIC
+acpi_processor_id=1
+apic_id=1
+eventq_index=0
+flags=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records02]
+type=X86ACPIMadtIOAPIC
+address=4273995776
+eventq_index=0
+id=2
+int_base=0
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records03]
+type=X86ACPIMadtIntSourceOverride
+bus_source=0
+eventq_index=0
+flags=0
+irq_source=16
+sys_int=16
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records04]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=0
+sys_int=2
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records05]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=1
+sys_int=1
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records06]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=3
+sys_int=3
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records07]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=4
+sys_int=4
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records08]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=5
+sys_int=5
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records09]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=6
+sys_int=6
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records10]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=7
+sys_int=7
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records11]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=8
+sys_int=8
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records12]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=9
+sys_int=9
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records13]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=10
+sys_int=10
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records14]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=11
+sys_int=11
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records15]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=12
+sys_int=12
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records16]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=13
+sys_int=13
+
+[board.workload.acpi_description_table_pointer.rsdt.entries.records17]
+type=X86ACPIMadtIntSourceOverride
+bus_source=1
+eventq_index=0
+flags=0
+irq_source=14
+sys_int=14
+
+[board.workload.acpi_description_table_pointer.xsdt]
+type=X86ACPIXSDT
+creator_id=0
+creator_revision=0
+entries=board.workload.acpi_description_table_pointer.rsdt.entries
+eventq_index=0
+oem_id=gem5
+oem_revision=0
+oem_table_id=
+
+[board.workload.e820_table]
+type=X86E820Table
+children=entries0 entries1 entries2 entries3
+entries=board.workload.e820_table.entries0 board.workload.e820_table.entries1 board.workload.e820_table.entries2 board.workload.e820_table.entries3
+eventq_index=0
+
+[board.workload.e820_table.entries0]
+type=X86E820Entry
+addr=0
+eventq_index=0
+range_type=1
+size=654336
+
+[board.workload.e820_table.entries1]
+type=X86E820Entry
+addr=654336
+eventq_index=0
+range_type=2
+size=394240
+
+[board.workload.e820_table.entries2]
+type=X86E820Entry
+addr=1048576
+eventq_index=0
+range_type=1
+size=3220176896
+
+[board.workload.e820_table.entries3]
+type=X86E820Entry
+addr=4294901760
+eventq_index=0
+range_type=2
+size=65536
+
+[board.workload.intel_mp_pointer]
+type=X86IntelMPFloatingPointer
+default_config=0
+eventq_index=0
+imcr_present=true
+spec_rev=4
+
+[board.workload.intel_mp_table]
+type=X86IntelMPConfigTable
+children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 ext_entries
+base_entries=board.workload.intel_mp_table.base_entries00 board.workload.intel_mp_table.base_entries01 board.workload.intel_mp_table.base_entries02 board.workload.intel_mp_table.base_entries03 board.workload.intel_mp_table.base_entries04 board.workload.intel_mp_table.base_entries05 board.workload.intel_mp_table.base_entries06 board.workload.intel_mp_table.base_entries07 board.workload.intel_mp_table.base_entries08 board.workload.intel_mp_table.base_entries09 board.workload.intel_mp_table.base_entries10 board.workload.intel_mp_table.base_entries11 board.workload.intel_mp_table.base_entries12 board.workload.intel_mp_table.base_entries13 board.workload.intel_mp_table.base_entries14 board.workload.intel_mp_table.base_entries15 board.workload.intel_mp_table.base_entries16 board.workload.intel_mp_table.base_entries17 board.workload.intel_mp_table.base_entries18 board.workload.intel_mp_table.base_entries19 board.workload.intel_mp_table.base_entries20 board.workload.intel_mp_table.base_entries21 board.workload.intel_mp_table.base_entries22 board.workload.intel_mp_table.base_entries23 board.workload.intel_mp_table.base_entries24 board.workload.intel_mp_table.base_entries25 board.workload.intel_mp_table.base_entries26 board.workload.intel_mp_table.base_entries27 board.workload.intel_mp_table.base_entries28 board.workload.intel_mp_table.base_entries29 board.workload.intel_mp_table.base_entries30 board.workload.intel_mp_table.base_entries31 board.workload.intel_mp_table.base_entries32 board.workload.intel_mp_table.base_entries33
+eventq_index=0
+ext_entries=board.workload.intel_mp_table.ext_entries
+local_apic=4276092928
+oem_id=
+oem_table_addr=0
+oem_table_size=0
+product_id=
+spec_rev=4
+
+[board.workload.intel_mp_table.base_entries00]
+type=X86IntelMPProcessor
+bootstrap=true
+enable=true
+eventq_index=0
+family=0
+feature_flags=0
+local_apic_id=0
+local_apic_version=20
+model=0
+stepping=0
+
+[board.workload.intel_mp_table.base_entries01]
+type=X86IntelMPProcessor
+bootstrap=false
+enable=true
+eventq_index=0
+family=0
+feature_flags=0
+local_apic_id=1
+local_apic_version=20
+model=0
+stepping=0
+
+[board.workload.intel_mp_table.base_entries02]
+type=X86IntelMPIOAPIC
+address=4273995776
+enable=true
+eventq_index=0
+id=2
+version=17
+
+[board.workload.intel_mp_table.base_entries03]
+type=X86IntelMPBus
+bus_id=0
+bus_type=PCI   
+eventq_index=0
+
+[board.workload.intel_mp_table.base_entries04]
+type=X86IntelMPBus
+bus_id=1
+bus_type=ISA   
+eventq_index=0
+
+[board.workload.intel_mp_table.base_entries05]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=16
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=0
+source_bus_irq=16
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries06]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=0
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries07]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=2
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=0
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries08]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=1
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries09]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=1
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=1
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries10]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=3
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries11]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=3
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=3
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries12]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=4
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries13]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=4
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=4
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries14]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=5
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries15]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=5
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=5
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries16]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=6
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries17]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=6
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=6
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries18]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=7
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries19]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=7
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=7
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries20]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=8
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries21]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=8
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=8
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries22]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=9
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries23]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=9
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=9
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries24]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=10
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries25]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=10
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=10
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries26]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=11
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries27]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=11
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=11
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries28]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=12
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries29]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=12
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=12
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries30]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=13
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries31]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=13
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=13
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries32]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=0
+eventq_index=0
+interrupt_type=ExtInt
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=14
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.base_entries33]
+type=X86IntelMPIOIntAssignment
+dest_io_apic_id=2
+dest_io_apic_intin=14
+eventq_index=0
+interrupt_type=INT
+polarity=ConformPolarity
+source_bus_id=1
+source_bus_irq=14
+trigger=ConformTrigger
+
+[board.workload.intel_mp_table.ext_entries]
+type=X86IntelMPBusHierarchy
+bus_id=1
+eventq_index=0
+parent_bus=0
+subtractive_decode=true
+
+[board.workload.smbios_table]
+type=X86SMBiosSMBiosTable
+children=structures
+eventq_index=0
+major_version=2
+minor_version=5
+structures=board.workload.smbios_table.structures
+
+[board.workload.smbios_table.structures]
+type=X86SMBiosBiosInformation
+characteristic_ext_bytes=
+characteristics=
+emb_cont_firmware_major=0
+emb_cont_firmware_minor=0
+eventq_index=0
+major=0
+minor=0
+release_date=06/08/2008
+rom_size=0
+starting_addr_segment=0
+vendor=
+version=
+
+[root]
+type=Root
+children=board
+eventq_index=0
+full_system=true
+sim_quantum=1000000000
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
diff --git a/output_part_1_no_diff/stats_p1.0.txt b/output_part_1_no_diff/stats_p1.0.txt
new file mode 100644
index 0000000..59cedeb
--- /dev/null
+++ b/output_part_1_no_diff/stats_p1.0.txt
@@ -0,0 +1,3092 @@
+
+---------- Begin Simulation Statistics ----------
+simSeconds                                   0.002710                       # Number of seconds simulated (Second)
+simTicks                                   2709789166                       # Number of ticks simulated (Tick)
+finalTick                                119276417228294                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
+simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
+hostSeconds                                     15.48                       # Real time elapsed on the host (Second)
+hostTickRate                                175031520                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
+hostMemory                                    3909964                       # Number of bytes of host memory used (Byte)
+simInsts                                      4437657                       # Number of instructions simulated (Count)
+simOps                                        7616300                       # Number of ops (including micro ops) simulated (Count)
+hostInstRate                                   286629                       # Simulator instruction rate (inst/s) ((Count/Second))
+hostOpRate                                     491938                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
+board.cache_hierarchy.ruby_system.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::samples       607525                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::mean     0.153776                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::stdev     1.106791                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram |      595964     98.10%     98.10% |         191      0.03%     98.13% |       11295      1.86%     99.99% |           6      0.00%     99.99% |          68      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.delayHistogram::total       607525                       # delay histogram for all message (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      6325761                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.000003                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.000002                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.001822                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |           0      0.00%      0.00% |     6325740    100.00%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      6325761                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      6325759                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     1.505726                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.065762                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev     7.947811                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     6316899     99.86%     99.86% |        8685      0.14%    100.00% |          23      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |          12      0.00%    100.00% |          14      0.00%    100.00% |          19      0.00%    100.00% |          31      0.00%    100.00% |          66      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      6325759                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples      6178524                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |           0      0.00%      0.00% |     6178524    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total      6178524                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples       147235                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean    22.727870                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    15.430661                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev    47.463885                       (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |      138375     93.98%     93.98% |        8685      5.90%     99.88% |          23      0.02%     99.90% |           5      0.00%     99.90% |           5      0.00%     99.90% |          12      0.01%     99.91% |          14      0.01%     99.92% |          19      0.01%     99.93% |          31      0.02%     99.96% |          66      0.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total       147235                       (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples       348532                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.267295                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     1.449441                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |      337011     96.69%     96.69% |         161      0.05%     96.74% |       11285      3.24%     99.98% |           6      0.00%     99.98% |          68      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total       348532                       # delay histogram for vnet_0 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples       258521                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.001013                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.074937                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |      258463     99.98%     99.98% |           0      0.00%     99.98% |          18      0.01%     99.98% |           0      0.00%     99.98% |          17      0.01%     99.99% |           0      0.00%     99.99% |          13      0.01%    100.00% |           0      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total       258521                       # delay histogram for vnet_1 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples          472                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |         472    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total          472                       # delay histogram for vnet_2 (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Fetch |        4385     49.79%     49.79% |        4422     50.21%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Fetch::total         8807                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Data |          63     52.50%     52.50% |          57     47.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Data::total          120                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data |        4384     49.78%     49.78% |        4422     50.22%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data::total         8806                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack |          63     52.50%     52.50% |          57     47.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack::total          120                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement |         669     49.96%     49.96% |         670     50.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement::total         1339                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch |        4385     49.79%     49.79% |        4422     50.21%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch::total         8807                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.Data |          63     52.50%     52.50% |          57     47.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.Data::total          120                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement |         669     49.96%     49.96% |         670     50.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement::total         1339                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data |        4384     49.78%     49.78% |        4422     50.22%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data::total         8806                       (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack |          63     52.50%     52.50% |          57     47.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack::total          120                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |      444546     54.28%     54.28% |      374415     45.72%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       818961                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |     2752024     50.92%     50.92% |     2652235     49.08%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total      5404259                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |       24418     23.81%     23.81% |       78122     76.19%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       102540                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |          91     24.07%     24.07% |         287     75.93%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total          378                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |       57971     39.40%     39.40% |       89182     60.60%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total       147153                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |           5     71.43%     71.43% |           2     28.57%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total            7                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |          51     58.62%     58.62% |          36     41.38%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total           87                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |           3     18.75%     18.75% |          13     81.25%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total           16                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |       51222     55.68%     55.68% |       40772     44.32%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total        91994                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |          36     41.38%     41.38% |          51     58.62%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total           87                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |        6735     12.22%     12.22% |       48379     87.78%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total        55114                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          15     62.50%     62.50% |           9     37.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total           24                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |          18     45.00%     45.00% |          22     55.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total           40                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |       51870     51.58%     51.58% |       48686     48.42%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total       100556                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |       55863     56.60%     56.60% |       42827     43.40%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total        98690                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |        1433      3.60%      3.60% |       38427     96.40%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total        39860                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |         691      8.00%      8.00% |        7944     92.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total         8635                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |          78     22.35%     22.35% |         271     77.65%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total          349                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |           9     34.62%     34.62% |          17     65.38%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total           26                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |           8     88.89%     88.89% |           1     11.11%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |      223116     99.33%     99.33% |        1502      0.67%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total       224618                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |     2750590     51.27%     51.27% |     2613808     48.73%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total      5364398                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |          15     62.50%     62.50% |           9     37.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total           24                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |          13     44.83%     44.83% |          16     55.17%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total           29                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |        6093     13.08%     13.08% |       40495     86.92%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total        46588                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |      141520     33.38%     33.38% |      282387     66.62%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total       423907                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |        2896     22.99%     22.99% |        9703     77.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total        12599                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |       48291     60.87%     60.87% |       31040     39.13%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total        79331                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX |           2     66.67%     66.67% |           1     33.33%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETX::total            3                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |          31     53.45%     53.45% |          27     46.55%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total           58                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |       24038     33.52%     33.52% |       47682     66.48%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total        71720                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |       20816     25.61%     25.61% |       60466     74.39%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total        81282                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |        3579     16.86%     16.86% |       17646     83.14%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total        21225                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |           3     75.00%     75.00% |           1     25.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total            4                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |          20     68.97%     68.97% |           9     31.03%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total           29                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |       51222     55.68%     55.68% |       40772     44.32%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total        91994                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |          36     41.38%     41.38% |          51     58.62%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total           87                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |        6047     13.01%     13.01% |       40448     86.99%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total        46495                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |           3     18.75%     18.75% |          13     81.25%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total           16                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |         688      7.98%      7.98% |        7931     92.02%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total         8619                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          15     62.50%     62.50% |           9     37.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total           24                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |          18     45.00%     45.00% |          22     55.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total           40                       (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |       51870     51.58%     51.58% |       48686     48.42%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total       100556                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |       20843     52.29%     52.29% |       19018     47.71%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total        39861                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |       51843     52.51%     52.51% |       46888     47.49%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total        98731                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |        4269     49.44%     49.44% |        4366     50.56%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total         8635                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |          27    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total           27                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |       50534     50.25%     50.25% |       50022     49.75%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total       100556                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement |          63     52.50%     52.50% |          57     47.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement::total          120                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean |         669     49.96%     49.96% |         670     50.04%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean::total         1339                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |        4384     49.78%     49.78% |        4422     50.22%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total         8806                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack |         732     50.17%     50.17% |         727     49.83%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack::total         1459                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          26     89.66%     89.66% |           3     10.34%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total           29                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |          35     60.34%     60.34% |          23     39.66%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total           58                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack |          30     54.55%     54.55% |          25     45.45%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack::total           55                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all |         140     49.47%     49.47% |         143     50.53%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all::total          283                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |          61     70.11%     70.11% |          26     29.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total           87                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       50598     50.27%     50.27% |       50055     49.73%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total       100653                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |         779     49.49%     49.49% |         795     50.51%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total         1574                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |        3414     49.87%     49.87% |        3432     50.13%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total         6846                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |         192     49.61%     49.61% |         195     50.39%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total          387                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |       20012     52.42%     52.42% |       18165     47.58%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total        38177                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |        5437     82.45%     82.45% |        1157     17.55%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total         6594                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX |          10     62.50%     62.50% |           6     37.50%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX::total           16                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |          24    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total           24                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean |         139     49.29%     49.29% |         143     50.71%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean::total          282                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |       42905     50.38%     50.38% |       42264     49.62%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total        85169                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |        4066     49.43%     49.43% |        4159     50.57%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total         8225                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement |          62     52.10%     52.10% |          57     47.90%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement::total          119                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean |         530     50.14%     50.14% |         527     49.86%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean::total         1057                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |          61     70.11%     70.11% |          26     29.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total           87                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |           1     14.29%     14.29% |           6     85.71%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total            7                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |       50534     50.25%     50.25% |       50022     49.75%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total       100556                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack |         732     50.17%     50.17% |         727     49.83%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack::total         1459                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack |          29     53.70%     53.70% |          25     46.30%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack::total           54                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all |         139     49.29%     49.29% |         143     50.71%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all::total          282                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all::total            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS |          13     65.00%     65.00% |           7     35.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.L1_GETS::total           20                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |        3400     49.82%     49.82% |        3425     50.18%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total         6825                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR |          52     47.27%     47.27% |          58     52.73%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR::total          110                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |         792     49.69%     49.69% |         802     50.31%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total         1594                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |         192     49.61%     49.61% |         195     50.39%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total          387                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS |           6    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS::total            6                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |          34     85.00%     85.00% |           6     15.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           40                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS |           7     77.78%     77.78% |           2     22.22%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS::total            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       50564     50.26%     50.26% |       50049     49.74%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       100613                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          26     89.66%     89.66% |           3     10.34%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total           29                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |          35     60.34%     60.34% |          23     39.66%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total           58                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE::total            3                       (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |          61     70.11%     70.11% |          26     29.89%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total           87                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       818960                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     3.784982                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.394896                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    19.320797                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      812126     99.17%     99.17% |        6693      0.82%     99.98% |          14      0.00%     99.98% |           4      0.00%     99.98% |           3      0.00%     99.99% |           9      0.00%     99.99% |          14      0.00%     99.99% |          17      0.00%     99.99% |          26      0.00%     99.99% |          54      0.01%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       818960                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       720245                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      720245    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       720245                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples        98715                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    24.104787                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    15.817866                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    51.258710                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |       91881     93.08%     93.08% |        6693      6.78%     99.86% |          14      0.01%     99.87% |           4      0.00%     99.88% |           3      0.00%     99.88% |           9      0.01%     99.89% |          14      0.01%     99.90% |          17      0.02%     99.92% |          26      0.03%     99.95% |          54      0.05%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total        98715                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples        80658                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     2.722334                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.253548                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    13.839812                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |       80353     99.62%     99.62% |         296      0.37%     99.99% |           2      0.00%     99.99% |           1      0.00%     99.99% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total        80658                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples        74054                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |       74054    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total        74054                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples         6604                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean    22.035736                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean    15.799514                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev    43.970127                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |        6299     95.38%     95.38% |         296      4.48%     99.86% |           2      0.03%     99.89% |           1      0.02%     99.91% |           2      0.03%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           1      0.02%     99.95% |           0      0.00%     99.95% |           3      0.05%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total         6604                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples      5404259                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.137183                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.019897                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     3.616506                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |     5402592     99.97%     99.97% |        1646      0.03%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00% |           9      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total      5404259                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples      5364398                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     5364398    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total      5364398                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples        39861                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    19.598881                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    14.455445                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.814066                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |       38194     95.82%     95.82% |        1646      4.13%     99.95% |           3      0.01%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           3      0.01%     99.96% |           0      0.00%     99.96% |           1      0.00%     99.96% |           5      0.01%     99.98% |           9      0.02%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total        39861                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples         2698                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     4.702001                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.386788                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    22.739521                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |        2668     98.89%     98.89% |           0      0.00%     98.89% |          16      0.59%     99.48% |          11      0.41%     99.89% |           1      0.04%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total         2698                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples         2395                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        2395    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total         2395                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples          303                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean    33.963696                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    18.386495                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    60.415630                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |         273     90.10%     90.10% |           0      0.00%     90.10% |          16      5.28%     95.38% |          11      3.63%     99.01% |           1      0.33%     99.34% |           2      0.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total          303                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples         9592                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     3.922852                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.639264                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    10.955902                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |        9568     99.75%     99.75% |           0      0.00%     99.75% |          17      0.18%     99.93% |           6      0.06%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total         9592                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples         7840                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        7840    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total         7840                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         1752                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    17.002283                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    14.968494                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    21.167117                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |        1728     98.63%     98.63% |           0      0.00%     98.63% |          17      0.97%     99.60% |           6      0.34%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         1752                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples         9592                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        9592    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total         9592                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples         9592                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        9592    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
+board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total         9592                       (Unspecified)
+board.cache_hierarchy.ruby_system.directory_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_msg_count         4385                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_buf_msgs     0.000539                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_msg_count         4448                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_buf_msgs     0.000547                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_avg_stall_time     0.449191                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_msg_count         5116                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_buf_msgs     0.000629                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_msg_count         4447                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_buf_msgs     0.000835                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_msg_count          732                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_msg_count         4422                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_buf_msgs     0.000543                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_msg_count         4479                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_buf_msgs     0.000551                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_avg_stall_time     0.446082                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_msg_count         5149                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_buf_msgs     0.000633                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_msg_count         4479                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_buf_msgs     0.000840                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_msg_count          727                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples       110046                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.000927                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.074569                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0       110028     99.98%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4            6      0.01%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6            9      0.01%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8            3      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total       110046                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits       412386                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses        56578                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses       468964                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits      2750590                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses         1434                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses      2752024                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count      3220988                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.396278                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count       109882                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.027006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          147                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          198                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count       109899                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.013505                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count        51964                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.006386                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples       138257                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.001027                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.072756                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0       138220     99.97%     99.97% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::2           18      0.01%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4           11      0.01%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::6            1      0.00%     99.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8            7      0.01%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total       138257                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits       401740                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses        50797                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses       452537                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits      2613808                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses        38427                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses      2652235                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count      3104772                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.382015                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count       137910                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.033895                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count          325                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count          361                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count       137932                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.016950                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count        48776                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.005994                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples       183506                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean     0.274678                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev     1.467221                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-3       177268     96.60%     96.60% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::4-7           84      0.05%     96.65% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::8-11         6120      3.34%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::12-15            4      0.00%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::16-19           29      0.02%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::28-31            1      0.00%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total       183506                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count         4385                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.001078                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count          236                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count       127500                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     0.015679                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time        28971                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count           16                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time     0.227224                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits        72454                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses         4512                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        76966                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count       128104                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.024733                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count         5347                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000657                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        50659                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.006225                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples       175716                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     0.243427                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     1.386796                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-3       170430     96.99%     96.99% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::4-7           80      0.05%     97.04% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::8-11         5165      2.94%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::12-15            2      0.00%     99.98% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::16-19           39      0.02%    100.00% # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total       175716                       # delay_histogram (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count         4422                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.001087                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count          181                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count       120292                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.014784                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_time         3996                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_count            2                       # Number of times messages were stalled (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_avg_stall_time     0.033219                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits        65751                       # Number of cache demand hits (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses         4519                       # Number of cache demand misses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses        70270                       # Number of cache demand accesses (Unspecified)
+board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count       120922                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.023029                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count         5343                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000657                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count        50081                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.006154                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.msg_count.Control       312086                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Control      2496688                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Request_Control          944                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control         7552                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       312448                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     22496256                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       408992                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      3271936                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data        42450                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data      3056400                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control       158662                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control      1269296                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_msg_count           78                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links0.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_msg_count        59563                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_buf_msgs     0.007320                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count           72                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count        27287                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.003353                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_msg_count        59533                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_buf_msgs     0.007316                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_msg_count           88                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_msg_count        67904                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links15.buffers1.m_buf_msgs     0.008345                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links15.buffers2.m_msg_count          178                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links15.buffers2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links17.buffers0.m_msg_count         4385                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links17.buffers0.m_buf_msgs     0.000539                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_msg_count          732                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_msg_count        50319                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_buf_msgs     0.006184                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_msg_count           48                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_msg_count        24677                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_buf_msgs     0.003033                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links21.buffers1.m_msg_count        50310                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links21.buffers1.m_buf_msgs     0.006182                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links21.buffers2.m_msg_count           59                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links21.buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_msg_count        69950                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links22.buffers1.m_buf_msgs     0.008596                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links22.buffers2.m_msg_count          147                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links22.buffers2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links25.buffers0.m_msg_count         4422                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links25.buffers0.m_buf_msgs     0.000543                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links25.buffers1.m_msg_count          727                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links25.buffers1.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links30.buffers1.m_msg_count         5116                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links30.buffers1.m_buf_msgs     0.000629                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links38.buffers1.m_msg_count         5149                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links38.buffers1.m_buf_msgs     0.000633                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_msg_count           56                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links7.buffers1.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_msg_count        67937                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers0.m_buf_msgs     0.008349                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_msg_count          159                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_msg_count        23372                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links8.buffers2.m_buf_msgs     0.002872                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_msg_count        69973                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers0.m_buf_msgs     0.008599                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_msg_count          146                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_msg_count        25404                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.int_links9.buffers2.m_buf_msgs     0.003122                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.587977                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0        58012                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0       464096                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2          147                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2         1176                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1        58103                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1      4183416                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1        51994                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2        51964                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1       415952                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2       415712                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0         3579                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0       257688                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0        48291                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0       386328                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count       109899                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time        16983                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_avg_stall_time     0.154533                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_msg_count           48                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers11.m_msg_count        24677                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers11.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count          147                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_msg_count           78                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_msg_count        59563                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_stall_time      1147518                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_avg_stall_time    19.265618                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_msg_count           72                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_msg_count        27287                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_msg_count        50319                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time      1349316                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_avg_stall_time    26.815239                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization       287007                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links0 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     3.526966                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count       110046                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes      4592112                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes      3711744                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time        16983                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy       231984                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time     0.154326                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth         1.58                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth         1.28                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2          147                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2         1176                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1        57996                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1      4175712                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1        51903                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1       415224                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization          263                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links00 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     0.003232                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count           78                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes         4208                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes         3584                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy          224                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Data::1           56                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Data::1         4032                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1           22                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1          176                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.acc_link_utilization        50553                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links01 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.621235                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_count        86922                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_bytes       808848                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_data_msg_bytes       113472                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_wait_time      1147518                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_bw_sat_cy         7092                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_msg_wait_time    13.201698                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_bandwidth         0.28                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_useful_bandwidth         0.04                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Control::0        32338                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Control::0       258704                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Data::1           33                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Data::1         2376                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1           39                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::2        27287                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1          312                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::2       218296                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::0         1740                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::0       125280                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Control::0        25485                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Control::0       203880                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.acc_link_utilization        44950                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links02 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.552381                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_count        75044                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_bytes       719200                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_data_msg_bytes       118848                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_wait_time      1349316                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_bw_sat_cy         7428                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_msg_wait_time    17.980332                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_useful_bandwidth         0.04                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Control::0        25674                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Control::0       205392                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Data::1           18                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Data::1         1296                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1           30                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::2        24677                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1          240                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::2       197416                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Writeback_Data::0         1839                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Writeback_Data::0       132408                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Writeback_Control::0        22806                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Writeback_Control::0       182448                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links03 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links04 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links05 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links06 (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     0.906900                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0        89224                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0       713792                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2          325                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2         2600                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1        89289                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1      6428808                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1        49004                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2        48776                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1       392032                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2       390208                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0        17646                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0      1270512                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0        31040                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0       248320                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_msg_count       137932                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time        23643                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_avg_stall_time     0.171411                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers10.m_msg_count          146                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers10.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers11.m_msg_count        25404                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers11.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_msg_count          325                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_msg_count           56                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_msg_count        67937                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_stall_time      6999660                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers6.m_avg_stall_time   103.031632                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_msg_count          159                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_msg_count        23372                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_msg_count        69973                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time      5523804                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_avg_stall_time    78.941935                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization 425988.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links1 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     5.234879                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count       138257                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes      6815816                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes      5709760                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time        23643                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy       356860                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time     0.171008                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth         2.34                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth         1.96                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Request_Control::2          325                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Request_Control::2         2600                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1        89215                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1      6423480                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1        48717                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1       389736                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization          180                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links07 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     0.002212                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count           56                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes         2880                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes         2432                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy          152                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1           38                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1         2736                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1           18                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1          144                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.acc_link_utilization        87750                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links08 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     1.078340                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_count        91468                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_bytes      1404000                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_data_msg_bytes       672256                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_wait_time      6999660                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_bw_sat_cy        42016                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_msg_wait_time    76.525780                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_bandwidth         0.48                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_useful_bandwidth         0.23                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0        44628                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0       357024                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1           28                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1         2016                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1          131                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::2        23372                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1         1048                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::2       186976                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Data::0        10476                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Data::0       754272                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Writeback_Control::0        12833                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Writeback_Control::0       102664                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.acc_link_utilization 76473.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links09 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization     0.939766                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_count        95523                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_bytes      1223576                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_data_msg_bytes       459392                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_wait_time      5523804                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_bw_sat_cy        28713                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_msg_wait_time    57.826953                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_useful_bandwidth         0.16                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Control::0        44596                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Control::0       356768                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Data::1            8                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Data::1          576                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::1          138                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Response_Control::2        25404                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::1         1104                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Response_Control::2       203232                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Writeback_Data::0         7170                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Writeback_Data::0       516240                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_count.Writeback_Control::0        18207                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle03.msg_bytes.Writeback_Control::0       145656                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links10 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links11 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links12 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links13 (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.818087                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0        81351                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0       650808                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2          266                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2         2128                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1        81387                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1      5859864                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1        52129                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2        50659                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1       417032                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2       405272                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0        12216                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0       879552                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0        38318                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0       306544                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_msg_count       127500                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time       228771                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_avg_stall_time     1.794282                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count         5347                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_msg_count         4385                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_stall_time        82584                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_avg_stall_time    18.833295                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_msg_count          732                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_avg_stall_time     0.454918                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count        50659                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count        59533                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count           88                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_msg_count        67904                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_msg_count          178                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization       158397                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links2 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.946506                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count       183506                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes      2534352                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes      1066304                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time       228771                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy        66831                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time     1.246668                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth         0.37                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0        76966                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0       615728                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1         4445                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1       320040                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1          902                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::2        50659                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1         7216                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::2       405272                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::0        12216                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::0       879552                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0        38318                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0       306544                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization 158982.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links14 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     1.953701                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count        59621                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes      2543720                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes      2066752                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy       129172                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth         0.87                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth         0.71                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2           88                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2          704                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1        32293                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1      2325096                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1        27240                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1       217920                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.acc_link_utilization       212385                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links15 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     2.609952                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_count        68082                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_bytes      3398160                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_data_msg_bytes      2853504                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_bw_sat_cy       178344                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_bandwidth         1.17                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_useful_bandwidth         0.98                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Request_Control::2          178                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Request_Control::2         1424                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1        44586                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1      3210192                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1        23318                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1       186544                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links16 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.acc_link_utilization  2810.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links17 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.034538                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_count         5117                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_bytes        44968                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_wait_time        82917                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_bw_sat_cy          254                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_msg_wait_time    16.204221                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Control::0         4385                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Control::0        35080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1           63                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1         4536                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1          669                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1         5352                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links18 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links19 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links20 (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.746042                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0        74692                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0       597536                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2          206                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2         1648                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1        74743                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1      5381496                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1        51587                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2        50081                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1       412696                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2       400648                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0         9009                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0       648648                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0        41013                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0       328104                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_msg_count       120292                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_stall_time       245754                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_avg_stall_time     2.042979                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count         5343                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_msg_count         4422                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_stall_time        77589                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_avg_stall_time    17.546133                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_msg_count          727                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_avg_stall_time     1.832187                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_msg_count        50081                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_msg_count        50310                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_msg_count           59                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers7.m_msg_count        69950                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers7.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers8.m_msg_count          147                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers3.port_buffers8.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization       141686                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links3 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     1.741148                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count       175716                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes      2266976                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes       861248                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time       245754                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy        53994                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time     1.398586                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         0.78                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         0.30                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Control::0        70270                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Control::0       562160                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1         4448                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1       320256                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1          895                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::2        50081                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1         7160                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::2       400648                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Data::0         9009                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Data::0       648648                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::0        41013                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::0       328104                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization 127844.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links21 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     1.571053                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count        50369                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes      2045512                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes      1642560                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy       102660                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         0.70                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         0.56                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Request_Control::2           59                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Request_Control::2          472                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1        25665                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1      1847880                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1        24645                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1       197160                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.acc_link_utilization 213340.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links22 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization     2.621694                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_count        70097                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_bytes      3413448                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_data_msg_bytes      2852672                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_bw_sat_cy       178292                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_bandwidth         1.17                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_useful_bandwidth         0.98                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Request_Control::2          147                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Request_Control::2         1176                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Data::1        44573                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Data::1      3209256                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_count.Response_Control::1        25377                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle02.msg_bytes.Response_Control::1       203016                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links23 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links24 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.acc_link_utilization  2802.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links25 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.034439                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_count         5149                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_bytes        44840                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_data_msg_bytes         3648                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_wait_time        78921                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_bw_sat_cy          229                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_msg_wait_time    15.327442                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Control::0         4422                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Control::0        35376                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1           57                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1         4104                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1          670                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1         5360                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links26 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links27 (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.035184                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0         4385                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0        35080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1         4447                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1       320184                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1         1401                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1        11208                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_msg_count         4385                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count          732                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_msg_count         5116                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_avg_stall_time     0.390539                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization  2810.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links4 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.034538                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count         5117                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes        44968                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Control::0         4385                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Control::0        35080                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1           63                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1         4536                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1          669                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1         5352                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links28 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links29 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.acc_link_utilization        20094                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links30 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     0.246931                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_count         5116                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_bytes       321504                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_data_msg_bytes       280576                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_wait_time         1998                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_bw_sat_cy        17536                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_msg_wait_time     0.390539                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_bandwidth         0.11                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_useful_bandwidth         0.10                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1         4384                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1       315648                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1          732                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1         5856                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links31 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links32 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links33 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links34 (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.035430                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0         4422                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0        35376                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1         4479                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1       322488                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1         1397                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1        11176                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_msg_count         4422                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count          727                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_msg_count         5149                       # Number of messages passed the buffer (Count)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_avg_stall_time     0.194018                       # Average stall ticks per message ((Tick/Count))
+board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization  2802.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links5 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.034439                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count         5149                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes        44840                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes         3648                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy          228                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Control::0         4422                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Control::0        35376                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1           57                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1         4104                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1          670                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1         5360                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links35 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links36 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links37 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.acc_link_utilization 20262.500000                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links38 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.249001                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_count         5149                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_bytes       324200                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_data_msg_bytes       283008                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_bw_sat_cy        17688                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_msg_wait_time     0.194018                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_bandwidth         0.11                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_useful_bandwidth         0.10                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1         4422                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1       318384                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1          727                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1         5816                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links39 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links40 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links41 (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized            0                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links6 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links42 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links43 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links44 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links45 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links46 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links47 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links48 (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized            0                       (Unspecified)
+board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.ext_links7 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links49 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links50 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links51 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links52 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links53 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links54 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.acc_link_utilization            0                       # Accumulated link utilization board.cache_hierarchy.ruby_system.network.int_links55 (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization            0                       # Average link utilization (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_useful_bandwidth         0.00                       # Average useful (only data) bandwidth (GB/s) (Ratio)
+board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
+board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
+board.iobus.transDist::ReadReq                   1000                       # Transaction distribution (Count)
+board.iobus.transDist::ReadResp                  1000                       # Transaction distribution (Count)
+board.iobus.transDist::WriteReq                   710                       # Transaction distribution (Count)
+board.iobus.transDist::WriteResp                  710                       # Transaction distribution (Count)
+board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          670                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total          670                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total            6                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio         2694                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port           50                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         2744                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktCount::total                      3420                       # Packet count per connected requestor and responder (Count)
+board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port         1340                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total         1340                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total           12                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.pc.com_1.pio         1347                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.pio-response-port          100                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.mem-request-port::total         1447                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.pktSize::total                       2799                       # Cumulative packet size per connected requestor and responder (Byte)
+board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.iobus.reqLayer15.occupancy                 2994                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.reqLayer16.occupancy               281292                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer16.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.reqLayer9.occupancy                564102                       # Layer occupancy (ticks) (Tick)
+board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer0.occupancy               116599                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer2.occupancy                 1698                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
+board.iobus.respLayer4.occupancy              1109552                       # Layer occupancy (ticks) (Tick)
+board.iobus.respLayer4.utilization                0.0                       # Layer utilization (Ratio)
+board.memory.mem_ctrl0.avgPriority_cache_hierarchy.ruby_system.directory_controllers0::samples      4412.00                       # Average QoS priority value for accepted requests (Count)
+board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
+board.memory.mem_ctrl0.priorityMaxLatency 0.000000755648                       # per QoS priority maximum request to response latency (Second)
+board.memory.mem_ctrl0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
+board.memory.mem_ctrl0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
+board.memory.mem_ctrl0.numStayReadState          9460                       # Number of times bus staying in READ state (Count)
+board.memory.mem_ctrl0.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
+board.memory.mem_ctrl0.readReqs                  4385                       # Number of read requests accepted (Count)
+board.memory.mem_ctrl0.writeReqs                   63                       # Number of write requests accepted (Count)
+board.memory.mem_ctrl0.readBursts                4385                       # Number of controller read bursts, including those serviced by the write queue (Count)
+board.memory.mem_ctrl0.writeBursts                 63                       # Number of controller write bursts, including those merged in the write queue (Count)
+board.memory.mem_ctrl0.servicedByWrQ               30                       # Number of controller read bursts serviced by the write queue (Count)
+board.memory.mem_ctrl0.mergedWrBursts               6                       # Number of controller write bursts merged with an existing one (Count)
+board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+board.memory.mem_ctrl0.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl0.avgWrQLen                11.78                       # Average write queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
+board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
+board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.readPktSize::6            4385                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.writePktSize::6             63                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl0.rdQLenPdf::0              4277                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::1                78                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::47                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::48                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::49                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::50                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::51                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::52                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::53                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::54                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::55                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::56                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl0.bytesReadWrQ              1920                       # Total number of bytes read from write queue (Byte)
+board.memory.mem_ctrl0.bytesReadSys            280640                       # Total read bytes from the system interface side (Byte)
+board.memory.mem_ctrl0.bytesWrittenSys           4032                       # Total written bytes from the system interface side (Byte)
+board.memory.mem_ctrl0.avgRdBWSys        103565252.79575939                       # Average system read bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl0.avgWrBWSys        1487938.63765857                       # Average system write bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl0.totGap              2709501453                       # Total gap between requests (Tick)
+board.memory.mem_ctrl0.avgGap               609150.51                       # Average gap between requests ((Tick/Count))
+board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers0       278656                       # Per-requestor bytes read from memory (Byte)
+board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers0 102833092.513736918569                       # Per-requestor bytes read from memory rate ((Byte/Second))
+board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers0         4385                       # Per-requestor read serviced memory accesses (Count)
+board.memory.mem_ctrl0.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers0           63                       # Per-requestor write serviced memory accesses (Count)
+board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers0    122638288                       # Per-requestor read total memory access latency (Tick)
+board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers0     27967.68                       # Per-requestor read average memory access latency ((Tick/Count))
+board.memory.mem_ctrl0.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers0         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
+board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers0       280576                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesRead::total       280576                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers0         4032                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl0.dram.bytesWritten::total         4032                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.ruby_system.directory_controllers0         4384                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numReads::total         4384                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers0           63                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.numWrites::total           63                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers0    103541635                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwRead::total    103541635                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers0      1487939                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwWrite::total      1487939                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers0    105029573                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.bwTotal::total    105029573                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl0.dram.readBursts           4354                       # Number of DRAM read bursts (Count)
+board.memory.mem_ctrl0.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::0          220                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::1          188                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::2          160                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::3          136                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::4          130                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::5          183                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::6          102                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::7           88                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::8           89                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::9          104                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::10          161                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::11          180                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::12          178                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::13          182                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::14           86                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::15           61                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::16           92                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::17          104                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::18          129                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::19          124                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::20           96                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::21          124                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::22          192                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::23          248                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::24           71                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::25           95                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::26          118                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::27          180                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::28          112                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::29          174                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::30          129                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankRdBursts::31          118                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl0.dram.totQLat          46478120                       # Total ticks spent queuing (Tick)
+board.memory.mem_ctrl0.dram.totBusLat        14507528                       # Total ticks spent in databus transfers (Tick)
+board.memory.mem_ctrl0.dram.totMemAccLat    122638288                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+board.memory.mem_ctrl0.dram.avgQLat          10674.81                       # Average queueing delay per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.avgMemAccLat     28166.81                       # Average memory access latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl0.dram.readRowHits          3010                       # Number of row buffer hits during reads (Count)
+board.memory.mem_ctrl0.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
+board.memory.mem_ctrl0.dram.readRowHitRate        69.13                       # Row buffer hit rate for reads (Ratio)
+board.memory.mem_ctrl0.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
+board.memory.mem_ctrl0.dram.bytesPerActivate::samples         1344                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::mean   207.333333                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   131.209107                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   242.521445                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::0-127          680     50.60%     50.60% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::128-255          309     22.99%     73.59% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::256-383          100      7.44%     81.03% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::384-511          125      9.30%     90.33% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::512-639           27      2.01%     92.34% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::640-767           11      0.82%     93.15% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::768-895           19      1.41%     94.57% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023           17      1.26%     95.83% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151           56      4.17%    100.00% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.bytesPerActivate::total         1344                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl0.dram.dramBytesRead       278656                       # Total bytes read (Byte)
+board.memory.mem_ctrl0.dram.dramBytesWritten            0                       # Total bytes written (Byte)
+board.memory.mem_ctrl0.dram.avgRdBW        102.833093                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+board.memory.mem_ctrl0.dram.busUtil              0.54                       # Data bus utilization in percentage (Ratio)
+board.memory.mem_ctrl0.dram.busUtilRead          0.54                       # Data bus utilization in percentage for reads (Ratio)
+board.memory.mem_ctrl0.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
+board.memory.mem_ctrl0.dram.pageHitRate         69.13                       # Row buffer hit rate, read and write combined (Ratio)
+board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.actEnergy 1104038.208000                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.preEnergy 1949052.067200                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.readEnergy 6166044.595200                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.refreshEnergy 235197731.260801                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.actBackEnergy 618029703.194397                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.preBackEnergy 457733457.350401                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.totalEnergy 1320180026.675998                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank0.averagePower   487.189204                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE   1394959381                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF    121766846                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT   1193062939                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.actEnergy 991763.136000                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.preEnergy 1750843.382400                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.readEnergy 5776552.454400                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.refreshEnergy 235197731.260801                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.actBackEnergy 568248811.519196                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.preBackEnergy 492168477.830401                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.totalEnergy 1304134179.583201                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl0.dram.rank1.averagePower   481.267766                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE   1500635695                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF    121752686                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT   1087400785                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl1.avgPriority_cache_hierarchy.ruby_system.directory_controllers1::samples      4449.00                       # Average QoS priority value for accepted requests (Count)
+board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
+board.memory.mem_ctrl1.priorityMaxLatency 0.000000759266                       # per QoS priority maximum request to response latency (Second)
+board.memory.mem_ctrl1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
+board.memory.mem_ctrl1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
+board.memory.mem_ctrl1.numStayReadState          9538                       # Number of times bus staying in READ state (Count)
+board.memory.mem_ctrl1.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
+board.memory.mem_ctrl1.readReqs                  4422                       # Number of read requests accepted (Count)
+board.memory.mem_ctrl1.writeReqs                   57                       # Number of write requests accepted (Count)
+board.memory.mem_ctrl1.readBursts                4422                       # Number of controller read bursts, including those serviced by the write queue (Count)
+board.memory.mem_ctrl1.writeBursts                 57                       # Number of controller write bursts, including those merged in the write queue (Count)
+board.memory.mem_ctrl1.servicedByWrQ               26                       # Number of controller read bursts serviced by the write queue (Count)
+board.memory.mem_ctrl1.mergedWrBursts               4                       # Number of controller write bursts merged with an existing one (Count)
+board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
+board.memory.mem_ctrl1.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl1.avgWrQLen                10.12                       # Average write queue length when enqueuing ((Count/Tick))
+board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
+board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
+board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.readPktSize::6            4422                       # Read request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.writePktSize::6             57                       # Write request sizes (log2) (Count)
+board.memory.mem_ctrl1.rdQLenPdf::0              4330                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::1                66                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::47                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::48                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::49                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::50                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::51                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::52                1                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
+board.memory.mem_ctrl1.bytesReadWrQ              1664                       # Total number of bytes read from write queue (Byte)
+board.memory.mem_ctrl1.bytesReadSys            283008                       # Total read bytes from the system interface side (Byte)
+board.memory.mem_ctrl1.bytesWrittenSys           3648                       # Total written bytes from the system interface side (Byte)
+board.memory.mem_ctrl1.avgRdBWSys        104439121.51946363                       # Average system read bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl1.avgWrBWSys        1346230.19597680                       # Average system write bandwidth in Byte/s ((Byte/Second))
+board.memory.mem_ctrl1.totGap              2696425875                       # Total gap between requests (Tick)
+board.memory.mem_ctrl1.avgGap               602015.15                       # Average gap between requests ((Tick/Count))
+board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers1       281344                       # Per-requestor bytes read from memory (Byte)
+board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers1 103825051.605509296060                       # Per-requestor bytes read from memory rate ((Byte/Second))
+board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers1         4422                       # Per-requestor read serviced memory accesses (Count)
+board.memory.mem_ctrl1.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers1           57                       # Per-requestor write serviced memory accesses (Count)
+board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers1    119608871                       # Per-requestor read total memory access latency (Tick)
+board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers1     27048.59                       # Per-requestor read average memory access latency ((Tick/Count))
+board.memory.mem_ctrl1.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
+board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers1       283008                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesRead::total       283008                       # Number of bytes read from this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers1         3648                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl1.dram.bytesWritten::total         3648                       # Number of bytes written to this memory (Byte)
+board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.ruby_system.directory_controllers1         4422                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numReads::total         4422                       # Number of read requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers1           57                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.numWrites::total           57                       # Number of write requests responded to by this memory (Count)
+board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers1    104439122                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwRead::total    104439122                       # Total read bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers1      1346230                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwWrite::total      1346230                       # Write bandwidth from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers1    105785352                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.bwTotal::total    105785352                       # Total bandwidth to/from this memory ((Byte/Second))
+board.memory.mem_ctrl1.dram.readBursts           4396                       # Number of DRAM read bursts (Count)
+board.memory.mem_ctrl1.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::0          191                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::1          183                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::2          179                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::3          145                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::4          123                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::5          193                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::6          123                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::7           94                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::8          109                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::9          103                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::10          167                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::11          188                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::12          191                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::13          174                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::14           76                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::15           62                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::16          104                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::17           97                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::18          132                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::19          126                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::20           88                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::21          108                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::22          196                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::23          238                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::24           80                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::25          113                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::26          121                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::27          156                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::28          124                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::29          141                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::30          146                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankRdBursts::31          125                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
+board.memory.mem_ctrl1.dram.totQLat          42714039                       # Total ticks spent queuing (Tick)
+board.memory.mem_ctrl1.dram.totBusLat        14647472                       # Total ticks spent in databus transfers (Tick)
+board.memory.mem_ctrl1.dram.totMemAccLat    119608871                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
+board.memory.mem_ctrl1.dram.avgQLat           9716.57                       # Average queueing delay per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.avgMemAccLat     27208.57                       # Average memory access latency per DRAM burst ((Tick/Count))
+board.memory.mem_ctrl1.dram.readRowHits          3089                       # Number of row buffer hits during reads (Count)
+board.memory.mem_ctrl1.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
+board.memory.mem_ctrl1.dram.readRowHitRate        70.27                       # Row buffer hit rate for reads (Ratio)
+board.memory.mem_ctrl1.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
+board.memory.mem_ctrl1.dram.bytesPerActivate::samples         1307                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::mean   215.259373                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   134.927993                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   250.729024                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::0-127          639     48.89%     48.89% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::128-255          307     23.49%     72.38% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::256-383          110      8.42%     80.80% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::384-511          108      8.26%     89.06% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::512-639           31      2.37%     91.43% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::640-767           17      1.30%     92.73% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::768-895           18      1.38%     94.11% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023           21      1.61%     95.72% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151           56      4.28%    100.00% # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.bytesPerActivate::total         1307                       # Bytes accessed per row activation (Byte)
+board.memory.mem_ctrl1.dram.dramBytesRead       281344                       # Total bytes read (Byte)
+board.memory.mem_ctrl1.dram.dramBytesWritten            0                       # Total bytes written (Byte)
+board.memory.mem_ctrl1.dram.avgRdBW        103.825052                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
+board.memory.mem_ctrl1.dram.busUtil              0.54                       # Data bus utilization in percentage (Ratio)
+board.memory.mem_ctrl1.dram.busUtilRead          0.54                       # Data bus utilization in percentage for reads (Ratio)
+board.memory.mem_ctrl1.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
+board.memory.mem_ctrl1.dram.pageHitRate         70.27                       # Row buffer hit rate, read and write combined (Ratio)
+board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.actEnergy 1072850.688000                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.preEnergy 1893994.099200                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.readEnergy 6311418.422400                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.refreshEnergy 235197731.260801                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.actBackEnergy 626450053.706397                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.preBackEnergy 452006884.896001                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.totalEnergy 1322932933.072800                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank0.averagePower   488.205116                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE   1377009951                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF    121766846                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT   1211012369                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.actEnergy 965253.744000                       # Energy for activate commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.preEnergy 1704044.109600                       # Energy for precharge commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.readEnergy 5746380.528000                       # Energy for read commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.refreshEnergy 235197731.260801                       # Energy for refresh commands per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.actBackEnergy 561113962.600796                       # Energy for active background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.preBackEnergy 497045118.393601                       # Energy for precharge background per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.totalEnergy 1301772490.636800                       # Total energy per rank (pJ) (Joule)
+board.memory.mem_ctrl1.dram.rank1.averagePower   480.396227                       # Core power per rank (mW) (Watt)
+board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE   1515765807                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF    121766846                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT   1072256513                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
+board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
+board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
+board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
+board.processor.start0.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.start0.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.start0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.start0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.start0.core.numVMExits              0                       # total number of KVM exits (Count)
+board.processor.start0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
+board.processor.start0.core.numExitSignal            0                       # exits due to signal delivery (Count)
+board.processor.start0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
+board.processor.start0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
+board.processor.start0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
+board.processor.start0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
+board.processor.start0.core.numInterrupts            0                       # number of interrupts delivered (Count)
+board.processor.start0.core.numHypercalls            0                       # number of hypercalls (Count)
+board.processor.start0.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.start0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.start0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.start0.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.start0.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.start0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.start0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
+board.processor.start0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
+board.processor.start0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
+board.processor.start0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
+board.processor.start0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.start0.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
+board.processor.start0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.start0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.start0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.start0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.start0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
+board.processor.start0.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
+board.processor.start0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
+board.processor.start0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
+board.processor.start0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.start0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.start0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
+board.processor.start0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.start0.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.start0.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
+board.processor.start0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.start0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
+board.processor.start0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
+board.processor.start0.core.power_state.pwrStateResidencyTicks::ON 119273707439128                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.power_state.pwrStateResidencyTicks::OFF   2709789166                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.start0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.start0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.start1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
+board.processor.start1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.start1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.start1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.start1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.start1.core.numVMExits              0                       # total number of KVM exits (Count)
+board.processor.start1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
+board.processor.start1.core.numExitSignal            0                       # exits due to signal delivery (Count)
+board.processor.start1.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
+board.processor.start1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
+board.processor.start1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
+board.processor.start1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
+board.processor.start1.core.numInterrupts            0                       # number of interrupts delivered (Count)
+board.processor.start1.core.numHypercalls            0                       # number of hypercalls (Count)
+board.processor.start1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.start1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.start1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.start1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.start1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.start1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.start1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
+board.processor.start1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
+board.processor.start1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
+board.processor.start1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
+board.processor.start1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.start1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
+board.processor.start1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.start1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.start1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.start1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.start1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
+board.processor.start1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
+board.processor.start1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
+board.processor.start1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
+board.processor.start1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.start1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.start1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
+board.processor.start1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.start1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.start1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
+board.processor.start1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.start1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
+board.processor.start1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.start1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
+board.processor.start1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.start1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
+board.processor.start1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.power_state.numTransitions            1                       # Number of power state transitions (Count)
+board.processor.start1.core.power_state.pwrStateResidencyTicks::ON 119273707439128                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.power_state.pwrStateResidencyTicks::OFF   2709789166                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.start1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.start1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.start1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.switch0.core.numCycles        8136794                       # Number of cpu cycles simulated (Cycle)
+board.processor.switch0.core.cpi             3.737851                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.switch0.core.ipc             0.267533                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.switch0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.switch0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.switch0.core.commitStats0.numInsts      2176864                       # Number of instructions committed (thread level) (Count)
+board.processor.switch0.core.commitStats0.numOps      3561944                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.switch0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.switch0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.switch0.core.commitStats0.cpi     3.737851                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.switch0.core.commitStats0.ipc     0.267533                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.switch0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.switch0.core.commitStats0.numFpInsts         4107                       # Number of float instructions (Count)
+board.processor.switch0.core.commitStats0.numIntInsts      3383593                       # Number of integer instructions (Count)
+board.processor.switch0.core.commitStats0.numLoadInsts       447552                       # Number of load instructions (Count)
+board.processor.switch0.core.commitStats0.numStoreInsts        17670                       # Number of store instructions (Count)
+board.processor.switch0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.switch0.core.commitStats0.committedInstType::No_OpClass           76      0.00%      0.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntAlu      3094410     86.87%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntMult           76      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IntDiv          107      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatAdd            1      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMult            0      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.88% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAdd         2050      0.06%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMisc            2      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMult            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShift            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::Matrix            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MemRead       447547     12.56%     99.50% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::MemWrite        15622      0.44%     99.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMemRead            5      0.00%     99.94% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::FloatMemWrite         2048      0.06%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedInstType::total      3561944                       # Class of committed instruction. (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsControl       496523                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsDirectControl       496078                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsIndirectControl          425                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsCondControl       479135                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsUncondControl        17388                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsCall          392                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.commitStats0.committedControl::IsReturn          392                       # Class of control type instructions committed (Count)
+board.processor.switch0.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
+board.processor.switch0.core.exec_context.thread_0.numCallsReturns          784                       # Number of times a function call or return occured (Count)
+board.processor.switch0.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
+board.processor.switch0.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
+board.processor.switch0.core.exec_context.thread_0.numBusyCycles      8136794                       # Number of busy cycles (Cycle)
+board.processor.switch0.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
+board.processor.switch0.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
+board.processor.switch0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.switch0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.switch0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.switch0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.switch0.core.executeStats0.numStoreInsts       465222                       # Number of stores executed (Count)
+board.processor.switch0.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
+board.processor.switch0.core.executeStats0.numFpAluAccesses         4107                       # Number of float alu accesses (Count)
+board.processor.switch0.core.executeStats0.numFpRegReads         8206                       # Number of times the floating registers were read (Count)
+board.processor.switch0.core.executeStats0.numFpRegWrites         2059                       # Number of times the floating registers were written (Count)
+board.processor.switch0.core.executeStats0.numIntAluAccesses      3383593                       # Number of integer alu accesses (Count)
+board.processor.switch0.core.executeStats0.numIntRegReads      3947590                       # Number of times the integer registers were read (Count)
+board.processor.switch0.core.executeStats0.numIntRegWrites      2368426                       # Number of times the integer registers were written (Count)
+board.processor.switch0.core.executeStats0.numMemRefs       465222                       # Number of memory refs (Count)
+board.processor.switch0.core.executeStats0.numMiscRegReads      1457778                       # Number of times the Misc registers were read (Count)
+board.processor.switch0.core.executeStats0.numMiscRegWrites          269                       # Number of times the Misc registers were written (Count)
+board.processor.switch0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.switch0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.switch0.core.fetchStats0.numInsts      2176864                       # Number of instructions fetched (thread level) (Count)
+board.processor.switch0.core.fetchStats0.numOps      3561945                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.switch0.core.fetchStats0.fetchRate     0.267533                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.switch0.core.fetchStats0.numBranches       496523                       # Number of branches fetched (Count)
+board.processor.switch0.core.fetchStats0.branchRate     0.061022                       # Number of branch fetches per cycle (Ratio)
+board.processor.switch0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.switch0.core.mmu.dtb.rdAccesses       448395                       # TLB accesses on read requests (Count)
+board.processor.switch0.core.mmu.dtb.wrAccesses        17693                       # TLB accesses on write requests (Count)
+board.processor.switch0.core.mmu.dtb.rdMisses          842                       # TLB misses on read requests (Count)
+board.processor.switch0.core.mmu.dtb.wrMisses           23                       # TLB misses on write requests (Count)
+board.processor.switch0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.switch0.core.mmu.itb.wrAccesses      2752104                       # TLB accesses on write requests (Count)
+board.processor.switch0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.switch0.core.mmu.itb.wrMisses           80                       # TLB misses on write requests (Count)
+board.processor.switch0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.power_state.pwrStateResidencyTicks::OFF 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.switch0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.switch0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.processor.switch1.core.numCycles        8137504                       # Number of cpu cycles simulated (Cycle)
+board.processor.switch1.core.cpi             3.599403                       # CPI: cycles per instruction (core level) ((Cycle/Count))
+board.processor.switch1.core.ipc             0.277824                       # IPC: instructions per cycle (core level) ((Count/Cycle))
+board.processor.switch1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
+board.processor.switch1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
+board.processor.switch1.core.commitStats0.numInsts      2260793                       # Number of instructions committed (thread level) (Count)
+board.processor.switch1.core.commitStats0.numOps      4054356                       # Number of ops (including micro ops) committed (thread level) (Count)
+board.processor.switch1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
+board.processor.switch1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
+board.processor.switch1.core.commitStats0.cpi     3.599403                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
+board.processor.switch1.core.commitStats0.ipc     0.277824                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
+board.processor.switch1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
+board.processor.switch1.core.commitStats0.numFpInsts         5982                       # Number of float instructions (Count)
+board.processor.switch1.core.commitStats0.numIntInsts      3777145                       # Number of integer instructions (Count)
+board.processor.switch1.core.commitStats0.numLoadInsts       377039                       # Number of load instructions (Count)
+board.processor.switch1.core.commitStats0.numStoreInsts        72952                       # Number of store instructions (Count)
+board.processor.switch1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
+board.processor.switch1.core.commitStats0.committedInstType::No_OpClass         1250      0.03%      0.03% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntAlu      3527658     87.01%     87.04% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntMult         1751      0.04%     87.08% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IntDiv        70897      1.75%     88.83% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatAdd           83      0.00%     88.83% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatCmp            1      0.00%     88.83% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatCvt           80      0.00%     88.84% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMult            2      0.00%     88.84% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     88.84% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatDiv            1      0.00%     88.84% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     88.84% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     88.84% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAdd         2122      0.05%     88.89% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     88.89% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAlu          155      0.00%     88.89% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     88.89% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdCvt          160      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMisc          133      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMult            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShift           49      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAdd            3      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatCvt           17      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMult            2      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::Matrix            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.90% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MemRead       376465      9.29%     98.19% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::MemWrite        70413      1.74%     99.92% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMemRead          574      0.01%     99.94% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::FloatMemWrite         2539      0.06%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedInstType::total      4054356                       # Class of committed instruction. (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsControl       624836                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsDirectControl       609824                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsIndirectControl        14894                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsCondControl       581373                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsUncondControl        43427                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsCall        13589                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.commitStats0.committedControl::IsReturn        13590                       # Class of control type instructions committed (Count)
+board.processor.switch1.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
+board.processor.switch1.core.exec_context.thread_0.numCallsReturns        27179                       # Number of times a function call or return occured (Count)
+board.processor.switch1.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
+board.processor.switch1.core.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
+board.processor.switch1.core.exec_context.thread_0.numBusyCycles      8137504                       # Number of busy cycles (Cycle)
+board.processor.switch1.core.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
+board.processor.switch1.core.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
+board.processor.switch1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
+board.processor.switch1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
+board.processor.switch1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
+board.processor.switch1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
+board.processor.switch1.core.executeStats0.numStoreInsts       449991                       # Number of stores executed (Count)
+board.processor.switch1.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
+board.processor.switch1.core.executeStats0.numFpAluAccesses         5982                       # Number of float alu accesses (Count)
+board.processor.switch1.core.executeStats0.numFpRegReads        10232                       # Number of times the floating registers were read (Count)
+board.processor.switch1.core.executeStats0.numFpRegWrites         3264                       # Number of times the floating registers were written (Count)
+board.processor.switch1.core.executeStats0.numIntAluAccesses      3777145                       # Number of integer alu accesses (Count)
+board.processor.switch1.core.executeStats0.numIntRegReads      4157525                       # Number of times the integer registers were read (Count)
+board.processor.switch1.core.executeStats0.numIntRegWrites      2666360                       # Number of times the integer registers were written (Count)
+board.processor.switch1.core.executeStats0.numMemRefs       449991                       # Number of memory refs (Count)
+board.processor.switch1.core.executeStats0.numMiscRegReads      1668576                       # Number of times the Misc registers were read (Count)
+board.processor.switch1.core.executeStats0.numMiscRegWrites         3413                       # Number of times the Misc registers were written (Count)
+board.processor.switch1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
+board.processor.switch1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
+board.processor.switch1.core.fetchStats0.numInsts      2260793                       # Number of instructions fetched (thread level) (Count)
+board.processor.switch1.core.fetchStats0.numOps      4054356                       # Number of ops (including micro ops) fetched (thread level) (Count)
+board.processor.switch1.core.fetchStats0.fetchRate     0.277824                       # Number of inst fetches per cycle ((Count/Cycle))
+board.processor.switch1.core.fetchStats0.numBranches       624836                       # Number of branches fetched (Count)
+board.processor.switch1.core.fetchStats0.branchRate     0.076785                       # Number of branch fetches per cycle (Ratio)
+board.processor.switch1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
+board.processor.switch1.core.mmu.dtb.rdAccesses       376693                       # TLB accesses on read requests (Count)
+board.processor.switch1.core.mmu.dtb.wrAccesses        72676                       # TLB accesses on write requests (Count)
+board.processor.switch1.core.mmu.dtb.rdMisses          636                       # TLB misses on read requests (Count)
+board.processor.switch1.core.mmu.dtb.wrMisses           68                       # TLB misses on write requests (Count)
+board.processor.switch1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
+board.processor.switch1.core.mmu.itb.wrAccesses      2652524                       # TLB accesses on write requests (Count)
+board.processor.switch1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
+board.processor.switch1.core.mmu.itb.wrMisses          288                       # TLB misses on write requests (Count)
+board.processor.switch1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.power_state.pwrStateResidencyTicks::OFF 119276417228294                       # Cumulative time (in ticks) in various power states (Tick)
+board.processor.switch1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
+board.processor.switch1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
+board.processor.switch1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
+board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
+board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
+
+---------- End Simulation Statistics   ----------
diff --git a/x86-gapbs-benchmarks_part_1_2.py b/x86-gapbs-benchmarks_part_1_2.py
new file mode 100644
index 0000000..ecebb5d
--- /dev/null
+++ b/x86-gapbs-benchmarks_part_1_2.py
@@ -0,0 +1,251 @@
+# Copyright (c) 2021 The Regents of the University of California.
+# All rights reserved.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in the
+# documentation and/or other materials provided with the distribution;
+# neither the name of the copyright holders nor the names of its
+# contributors may be used to endorse or promote products derived from
+# this software without specific prior written permission.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+"""
+Script to run GAPBS benchmarks with gem5. The script expects the
+benchmark program and the simulation size to run. The input is in the format
+<benchmark_prog> <size> <synthetic>
+The system is fixed with 2 CPU cores, MESI Two Level system cache and 3 GiB
+DDR4 memory. It uses the x86 board.
+
+This script will count the total number of instructions executed
+in the ROI. It also tracks how much wallclock and simulated time.
+
+Usage:
+------
+
+```
+scons build/X86/gem5.opt
+./build/X86/gem5.opt \
+    configs/example/gem5_library/x86-gabps-benchmarks.py \
+    --benchmark <benchmark_name> \
+    --synthetic <synthetic> \
+    --size <simulation_size/graph_name>
+```
+"""
+
+import argparse
+import sys
+import time
+
+import m5
+from m5.objects import Root, ReplacementPolicies
+# from m5.objects.ReplacementPolicies import LIPRP
+from m5.objects.ReplacementPolicies import RandomRP, LRURP, TreePLRURP, LIPRP, MRURP, FIFORP, SecondChanceRP
+
+from gem5.coherence_protocol import CoherenceProtocol
+from gem5.components.boards.x86_board import X86Board
+from gem5.components.memory import DualChannelDDR4_2400
+from gem5.components.processors.cpu_types import CPUTypes
+from gem5.components.processors.simple_switchable_processor import (
+    SimpleSwitchableProcessor,
+)
+from gem5.isas import ISA
+from gem5.resources.resource import obtain_resource
+from gem5.simulate.exit_event import ExitEvent
+from gem5.simulate.simulator import Simulator
+from gem5.utils.requires import requires
+
+requires(
+    isa_required=ISA.X86,
+    coherence_protocol_required=CoherenceProtocol.MESI_TWO_LEVEL,
+    kvm_required=True,  # Comment out on 11/30/2025
+)
+
+parser = argparse.ArgumentParser(
+    description="An example configuration script to run the gapbs benchmarks."
+)
+
+gapbs_suite = obtain_resource(
+    "gapbs-benchmark-suite", resource_version="1.0.0"
+)
+
+# The only positional argument accepted is the benchmark name in this script.
+
+parser.add_argument(
+    "--benchmark",
+    type=str,
+    required=True,
+    help="Input the benchmark program to execute.",
+    choices=[workload.get_id() for workload in gapbs_suite],
+)
+
+# Added on 11/30/2025
+rp_class_map = {
+    "Random": RandomRP,
+    "LRU": LRURP,
+    "TreePLRU": TreePLRURP,
+    "LIP": LIPRP,
+    "MRU": MRURP,
+    "FIFO": FIFORP,
+    "SecondChance": SecondChanceRP,
+}
+
+parser.add_argument(
+    "--l1i-rp",
+    type=str,
+    default="TreePLRU",
+    choices=list(rp_class_map.keys()),
+    help="Replacement policy for L1 instruction cache",
+)
+
+parser.add_argument(
+    "--l1d-rp",
+    type=str,
+    default="TreePLRU",
+    choices=list(rp_class_map.keys()),
+    help="Replacement policy for L1 data cache",
+)
+
+
+args = parser.parse_args()
+
+# Instantiate SimObjects
+l1i_rp_obj = rp_class_map[args.l1i_rp]()
+l1d_rp_obj = rp_class_map[args.l1d_rp]()
+
+# Setting up all the fixed system parameters here
+# Caches: MESI Two Level Cache Hierarchy
+
+from gem5.components.cachehierarchies.ruby.mesi_two_level_cache_hierarchy import (
+    MESITwoLevelCacheHierarchy,
+)
+
+cache_hierarchy = MESITwoLevelCacheHierarchy(
+    l1d_size="32KiB",
+    l1d_assoc=8,
+    l1i_size="32KiB",
+    l1i_assoc=8,
+    l2_size="256KiB",
+    l2_assoc=16,
+    # l1d_rp=LIPRP(), # Comment out on 11/30/2025
+    # l1i_rp=LIPRP(), # Comment out on 11/30/2025
+    l1d_rp=l1d_rp_obj, # Changed on 11/30/2025
+    l1i_rp=l1i_rp_obj, # Changed on 11/30/2025
+    num_l2_banks=2,
+)
+# Memory: Dual Channel DDR4 2400 DRAM device.
+# The X86 board only supports 3 GiB of main memory.
+
+memory = DualChannelDDR4_2400(size="3GiB")
+
+# Here we setup the processor. This is a special switchable processor in which
+# a starting core type and a switch core type must be specified. Once a
+# configuration is instantiated a user may call `processor.switch()` to switch
+# from the starting core types to the switch core types. In this simulation
+# we start with KVM cores to simulate the OS boot, then switch to the Timing
+# cores for the command we wish to run after boot.
+
+processor = SimpleSwitchableProcessor(
+    starting_core_type=CPUTypes.KVM,
+    # starting_core_type=CPUTypes.O3, # Changed to O3 from KVM on 11/30/2025 
+    switch_core_type=CPUTypes.TIMING,
+    isa=ISA.X86,
+    num_cores=2,
+)
+
+# Here we setup the board. The X86Board allows for Full-System X86 simulations
+
+board = X86Board(
+    clk_freq="3GHz",
+    processor=processor,
+    memory=memory,
+    cache_hierarchy=cache_hierarchy,
+)
+
+# Here we set the FS workload, i.e., gapbs benchmark program
+# After simulation has ended you may inspect
+# `m5out/system.pc.com_1.device` to the stdout, if any.
+
+# After the system boots, we execute the benchmark program and wait till the
+# ROI `workbegin` annotation is reached. We start collecting the number of
+# committed instructions till ROI ends (marked by `workend`). We then finish
+# executing the rest of the benchmark.
+
+board.set_workload(obtain_resource(args.benchmark))
+
+
+def handle_workbegin():
+    print("Done booting Linux")
+    print("Resetting stats at the start of ROI!")
+    m5.stats.reset()
+    global start_tick
+    start_tick = m5.curTick()
+    processor.switch()
+    yield False  # E.g., continue the simulation.
+
+
+def handle_workend():
+    print("Dump stats at the end of the ROI!")
+    m5.stats.dump()
+    yield True  # Stop the simulation. We're done.
+
+
+simulator = Simulator(
+    board=board,
+    on_exit_event={
+        ExitEvent.WORKBEGIN: handle_workbegin(),
+        ExitEvent.WORKEND: handle_workend(),
+    },
+)
+
+# We maintain the wall clock time.
+
+globalStart = time.time()
+
+print("Running the simulation")
+print("Using KVM cpu")
+
+# There are a few thihngs to note regarding the gapbs benchamrks. The first is
+# that there are several ROI annotations in the code present in the disk image.
+# These ROI begin and end calls are inside a loop. Therefore, we only simulate
+# the first ROI annotation in details. The X86Board currently does not support
+#  `work items started count reached`.
+
+simulator.run()
+end_tick = m5.curTick()
+# Since we simulated the ROI in details, therefore, simulation is over at this
+# point.
+
+# Simulation is over at this point. We acknowledge that all the simulation
+# events were successful.
+print("All simulation events were successful.")
+
+# We print the final simulation statistics.
+print("Done with the simulation")
+print()
+print("Performance statistics:")
+
+print(
+    f"Simulated time in ROI: {(end_tick - start_tick) / 1000000000000.0:.2f}s"
+)
+print(
+    "Ran a total of", simulator.get_current_tick() / 1e12, "simulated seconds"
+)
+print(
+    "Total wallclock time: %.2fs, %.2f min"
+    % (time.time() - globalStart, (time.time() - globalStart) / 60)
+)
-- 
2.43.0

