{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746609564066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746609564068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  7 11:19:23 2025 " "Processing started: Wed May  7 11:19:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746609564068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609564068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lock -c lockey " "Command: quartus_map --read_settings_files=on --write_settings_files=off lock -c lockey" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609564069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746609564629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746609564629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lockey_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lockey_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lockey_toplevel-behavioral " "Found design unit 1: lockey_toplevel-behavioral" {  } { { "lockey_toplevel.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/lockey_toplevel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577114 ""} { "Info" "ISGN_ENTITY_NAME" "1 lockey_toplevel " "Found entity 1: lockey_toplevel" {  } { { "lockey_toplevel.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/lockey_toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_idle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_idle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_idle-behavioral " "Found design unit 1: clock_idle-behavioral" {  } { { "clock_idle.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/clock_idle.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577121 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_idle " "Found entity 1: clock_idle" {  } { { "clock_idle.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/clock_idle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clock_idle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clock_idle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_idle-tb " "Found design unit 1: tb_clock_idle-tb" {  } { { "tb_clock_idle.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577123 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_idle " "Found entity 1: tb_clock_idle" {  } { { "tb_clock_idle.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writing_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file writing_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writing_code-behavioral " "Found design unit 1: writing_code-behavioral" {  } { { "writing_code.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/writing_code.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577125 ""} { "Info" "ISGN_ENTITY_NAME" "1 writing_code " "Found entity 1: writing_code" {  } { { "writing_code.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/writing_code.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavioral " "Found design unit 1: top_level-behavioral" {  } { { "top_level.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577126 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_writing_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_writing_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_writing_code-tb " "Found design unit 1: tb_writing_code-tb" {  } { { "tb_writing_code.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_writing_code.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577127 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_writing_code " "Found entity 1: tb_writing_code" {  } { { "tb_writing_code.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_writing_code.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "open_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file open_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_state-behavioral " "Found design unit 1: open_state-behavioral" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577129 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_state " "Found entity 1: open_state" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chenillard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chenillard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard-behavioral " "Found design unit 1: chenillard-behavioral" {  } { { "chenillard.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/chenillard.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577130 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard " "Found entity 1: chenillard" {  } { { "chenillard.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/chenillard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746609577130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609577130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "open_state " "Elaborating entity \"open_state\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746609577179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chenillard chenillard:writing_code_inst " "Elaborating entity \"chenillard\" for hierarchy \"chenillard:writing_code_inst\"" {  } { { "open_state.vhd" "writing_code_inst" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746609577223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] VCC " "Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] VCC " "Pin \"hex0\[1\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] VCC " "Pin \"hex0\[2\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] VCC " "Pin \"hex0\[4\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] VCC " "Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] VCC " "Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577730 "|open_state|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] VCC " "Pin \"hex2\[3\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] VCC " "Pin \"hex2\[4\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "open_state.vhd" "" { Text "C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/open_state.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746609577731 "|open_state|hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746609577730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746609577810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746609578104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746609578104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746609578198 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746609578198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746609578198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746609578198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746609578210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  7 11:19:38 2025 " "Processing ended: Wed May  7 11:19:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746609578210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746609578210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746609578210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746609578210 ""}
