blk_mem_mire.v,verilog,xil_defaultlib,../../../../ZyboVGARAMProc.srcs/sources_1/ip/blk_mem_mire/sim/blk_mem_mire.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
