<stg><name>Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="20" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v553, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i20 0, i20 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i10 0, i10 %i3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %j3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc210

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
for.inc210:0 %indvar_flatten19_load = load i20 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="indvar_flatten19_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc210:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc210:2 %icmp_ln98 = icmp_eq  i20 %indvar_flatten19_load, i20 589824

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc210:3 %add_ln98_1 = add i20 %indvar_flatten19_load, i20 1

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc210:4 %br_ln98 = br i1 %icmp_ln98, void %for.inc213, void %l_S_k_4_k.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc213:0 %j3_load = load i10 %j3

]]></Node>
<StgValue><ssdm name="j3_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc213:1 %i3_load = load i10 %i3

]]></Node>
<StgValue><ssdm name="i3_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc213:2 %add_ln98 = add i10 %i3_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc213:5 %icmp_ln99 = icmp_eq  i10 %j3_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc213:6 %select_ln98 = select i1 %icmp_ln99, i10 0, i10 %j3_load

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc213:7 %select_ln98_2 = select i1 %icmp_ln99, i10 %add_ln98, i10 %i3_load

]]></Node>
<StgValue><ssdm name="select_ln98_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc213:63 %add_ln99 = add i10 %select_ln98, i10 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc213:64 %store_ln99 = store i20 %add_ln98_1, i20 %indvar_flatten19

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc213:65 %store_ln99 = store i10 %select_ln98_2, i10 %i3

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc213:66 %store_ln99 = store i10 %add_ln99, i10 %j3

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc213:9 %p_shl9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln98_2, i10 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
for.inc213:10 %tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln98_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="18">
<![CDATA[
for.inc213:11 %zext_ln100 = zext i18 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc213:12 %sub_ln100 = sub i20 %p_shl9, i20 %zext_ln100

]]></Node>
<StgValue><ssdm name="sub_ln100"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="20" op_0_bw="10">
<![CDATA[
for.inc213:16 %zext_ln100_1 = zext i10 %select_ln98

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc213:17 %add_ln100 = add i20 %sub_ln100, i20 %zext_ln100_1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="20">
<![CDATA[
for.inc213:18 %zext_ln100_2 = zext i20 %add_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc213:19 %v553_addr = getelementptr i32 %v553, i64 0, i64 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="v553_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="20">
<![CDATA[
for.inc213:22 %v553_load = load i20 %v553_addr

]]></Node>
<StgValue><ssdm name="v553_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="20">
<![CDATA[
for.inc213:22 %v553_load = load i20 %v553_addr

]]></Node>
<StgValue><ssdm name="v553_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc213:23 %v50 = bitcast i32 %v553_load

]]></Node>
<StgValue><ssdm name="v50"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:24 %v51 = fmul i32 %v50, i32 2047

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:24 %v51 = fmul i32 %v50, i32 2047

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc213:8 %zext_ln98 = zext i10 %select_ln98_2

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc213:13 %max_W_addr = getelementptr i32 %max_W, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="max_W_addr"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
for.inc213:14 %max_W_load = load i10 %max_W_addr

]]></Node>
<StgValue><ssdm name="max_W_load"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:24 %v51 = fmul i32 %v50, i32 2047

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
for.inc213:14 %max_W_load = load i10 %max_W_addr

]]></Node>
<StgValue><ssdm name="max_W_load"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:24 %v51 = fmul i32 %v50, i32 2047

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="76" st_id="13" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="77" st_id="14" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="78" st_id="15" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="79" st_id="16" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="80" st_id="17" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="81" st_id="18" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="82" st_id="19" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="83" st_id="20" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="84" st_id="21" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="85" st_id="22" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="86" st_id="23" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="87" st_id="24" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:25 %v53 = fdiv i32 %v51, i32 %max_W_load

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="88" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc213:26 %reg = bitcast i32 %v53

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="89" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="32">
<![CDATA[
for.inc213:27 %trunc_ln278 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln278"/></StgValue>
</operation>

<operation id="90" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc213:28 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %reg, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="91" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc213:29 %exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reg, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="92" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="8">
<![CDATA[
for.inc213:30 %zext_ln283 = zext i8 %exp

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="93" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32">
<![CDATA[
for.inc213:32 %v54_V = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="v54_V"/></StgValue>
</operation>

<operation id="94" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc213:34 %icmp_ln295 = icmp_eq  i31 %trunc_ln278, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="95" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:35 %sh_amt = sub i9 150, i9 %zext_ln283

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="96" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc213:37 %icmp_ln299 = icmp_eq  i8 %exp, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="97" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="32">
<![CDATA[
for.inc213:31 %trunc_ln287 = trunc i32 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln287"/></StgValue>
</operation>

<operation id="98" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
for.inc213:33 %zext_ln304_1_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln287

]]></Node>
<StgValue><ssdm name="zext_ln304_1_cast"/></StgValue>
</operation>

<operation id="99" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
for.inc213:36 %sext_ln298 = sext i9 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="100" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:38 %icmp_ln301 = icmp_sgt  i9 %sh_amt, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="101" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:39 %icmp_ln302 = icmp_slt  i9 %sh_amt, i9 25

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="102" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:40 %sh_amt_2 = sub i9 0, i9 %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="103" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc213:42 %icmp_ln320 = icmp_slt  i9 %sh_amt_2, i9 12

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="104" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="24">
<![CDATA[
for.inc213:43 %zext_ln304 = zext i24 %zext_ln304_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="105" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc213:44 %lshr_ln304 = lshr i32 %zext_ln304, i32 %sext_ln298

]]></Node>
<StgValue><ssdm name="lshr_ln304"/></StgValue>
</operation>

<operation id="106" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32">
<![CDATA[
for.inc213:45 %v54_V_1 = trunc i32 %lshr_ln304

]]></Node>
<StgValue><ssdm name="v54_V_1"/></StgValue>
</operation>

<operation id="107" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:48 %or_ln299 = or i1 %icmp_ln295, i1 %icmp_ln299

]]></Node>
<StgValue><ssdm name="or_ln299"/></StgValue>
</operation>

<operation id="108" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:49 %xor_ln299 = xor i1 %or_ln299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln299"/></StgValue>
</operation>

<operation id="109" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:50 %and_ln302 = and i1 %icmp_ln302, i1 %xor_ln299

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="110" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:51 %and_ln302_2 = and i1 %and_ln302, i1 %icmp_ln301

]]></Node>
<StgValue><ssdm name="and_ln302_2"/></StgValue>
</operation>

<operation id="111" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc213:52 %v54_V_3 = select i1 %and_ln302_2, i12 %v54_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v54_V_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="112" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
for.inc213:41 %sext_ln298_2 = sext i9 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln298_2"/></StgValue>
</operation>

<operation id="113" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32">
<![CDATA[
for.inc213:46 %sext_ln298_2cast = trunc i32 %sext_ln298_2

]]></Node>
<StgValue><ssdm name="sext_ln298_2cast"/></StgValue>
</operation>

<operation id="114" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc213:47 %shl_ln322 = shl i12 %v54_V, i12 %sext_ln298_2cast

]]></Node>
<StgValue><ssdm name="shl_ln322"/></StgValue>
</operation>

<operation id="115" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:53 %or_ln301 = or i1 %or_ln299, i1 %icmp_ln301

]]></Node>
<StgValue><ssdm name="or_ln301"/></StgValue>
</operation>

<operation id="116" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:54 %xor_ln301 = xor i1 %or_ln301, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln301"/></StgValue>
</operation>

<operation id="117" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:55 %and_ln320 = and i1 %icmp_ln320, i1 %xor_ln301

]]></Node>
<StgValue><ssdm name="and_ln320"/></StgValue>
</operation>

<operation id="118" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc213:56 %v54_V_4 = select i1 %and_ln320, i12 %shl_ln322, i12 %v54_V_3

]]></Node>
<StgValue><ssdm name="v54_V_4"/></StgValue>
</operation>

<operation id="119" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:57 %xor_ln295 = xor i1 %icmp_ln295, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln295"/></StgValue>
</operation>

<operation id="120" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc213:58 %and_ln299 = and i1 %icmp_ln299, i1 %xor_ln295

]]></Node>
<StgValue><ssdm name="and_ln299"/></StgValue>
</operation>

<operation id="121" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc213:59 %v54_V_5 = select i1 %and_ln299, i12 %v54_V, i12 %v54_V_4

]]></Node>
<StgValue><ssdm name="v54_V_5"/></StgValue>
</operation>

<operation id="122" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc213:60 %v54_V_6 = sub i12 0, i12 %v54_V_5

]]></Node>
<StgValue><ssdm name="v54_V_6"/></StgValue>
</operation>

<operation id="123" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc213:61 %v54_V_7 = select i1 %p_Result_s, i12 %v54_V_6, i12 %v54_V_5

]]></Node>
<StgValue><ssdm name="v54_V_7"/></StgValue>
</operation>

<operation id="131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
l_S_k_4_k.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="124" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc213:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_W_to_int_i3_l_j3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc213:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="126" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc213:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc213:20 %q_W_V_addr = getelementptr i12 %q_W_V, i64 0, i64 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="q_W_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc213:21 %specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="129" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="12" op_1_bw="20">
<![CDATA[
for.inc213:62 %store_ln105 = store i12 %v54_V_7, i20 %q_W_V_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="130" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
for.inc213:67 %br_ln99 = br void %for.inc210

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="192" name="max_W" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="max_W"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="193" name="v553" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v553"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="194" name="q_W_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="q_W_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="196" from="StgValue_195" to="j3" fromId="195" toId="30">
</dataflow>
<dataflow id="197" from="StgValue_195" to="i3" fromId="195" toId="31">
</dataflow>
<dataflow id="198" from="StgValue_195" to="indvar_flatten19" fromId="195" toId="32">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="199" toId="33">
</dataflow>
<dataflow id="201" from="v553" to="specinterface_ln0" fromId="193" toId="33">
</dataflow>
<dataflow id="203" from="empty" to="specinterface_ln0" fromId="202" toId="33">
</dataflow>
<dataflow id="205" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="206" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="208" from="empty_0" to="specinterface_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="210" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="211" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="212" from="empty_0" to="specinterface_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="213" from="empty_0" to="specinterface_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="214" from="empty_0" to="specinterface_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="215" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="216" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="217" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="218" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="219" from="empty_0" to="specinterface_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="207" toId="33">
</dataflow>
<dataflow id="221" from="StgValue_209" to="specinterface_ln0" fromId="209" toId="33">
</dataflow>
<dataflow id="222" from="StgValue_204" to="specinterface_ln0" fromId="204" toId="33">
</dataflow>
<dataflow id="224" from="StgValue_223" to="store_ln0" fromId="223" toId="34">
</dataflow>
<dataflow id="225" from="indvar_flatten19" to="store_ln0" fromId="32" toId="34">
</dataflow>
<dataflow id="227" from="StgValue_226" to="store_ln0" fromId="226" toId="35">
</dataflow>
<dataflow id="228" from="i3" to="store_ln0" fromId="31" toId="35">
</dataflow>
<dataflow id="229" from="StgValue_226" to="store_ln0" fromId="226" toId="36">
</dataflow>
<dataflow id="230" from="j3" to="store_ln0" fromId="30" toId="36">
</dataflow>
<dataflow id="231" from="indvar_flatten19" to="indvar_flatten19_load" fromId="32" toId="38">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="232" toId="39">
</dataflow>
<dataflow id="234" from="StgValue_209" to="specpipeline_ln0" fromId="209" toId="39">
</dataflow>
<dataflow id="235" from="StgValue_204" to="specpipeline_ln0" fromId="204" toId="39">
</dataflow>
<dataflow id="236" from="StgValue_195" to="specpipeline_ln0" fromId="195" toId="39">
</dataflow>
<dataflow id="237" from="StgValue_204" to="specpipeline_ln0" fromId="204" toId="39">
</dataflow>
<dataflow id="239" from="p_str" to="specpipeline_ln0" fromId="238" toId="39">
</dataflow>
<dataflow id="240" from="indvar_flatten19_load" to="icmp_ln98" fromId="38" toId="40">
</dataflow>
<dataflow id="242" from="StgValue_241" to="icmp_ln98" fromId="241" toId="40">
</dataflow>
<dataflow id="243" from="indvar_flatten19_load" to="add_ln98_1" fromId="38" toId="41">
</dataflow>
<dataflow id="245" from="StgValue_244" to="add_ln98_1" fromId="244" toId="41">
</dataflow>
<dataflow id="246" from="icmp_ln98" to="br_ln98" fromId="40" toId="42">
</dataflow>
<dataflow id="247" from="j3" to="j3_load" fromId="30" toId="43">
</dataflow>
<dataflow id="248" from="i3" to="i3_load" fromId="31" toId="44">
</dataflow>
<dataflow id="249" from="i3_load" to="add_ln98" fromId="44" toId="45">
</dataflow>
<dataflow id="251" from="StgValue_250" to="add_ln98" fromId="250" toId="45">
</dataflow>
<dataflow id="252" from="j3_load" to="icmp_ln99" fromId="43" toId="46">
</dataflow>
<dataflow id="254" from="StgValue_253" to="icmp_ln99" fromId="253" toId="46">
</dataflow>
<dataflow id="255" from="icmp_ln99" to="select_ln98" fromId="46" toId="47">
</dataflow>
<dataflow id="256" from="StgValue_226" to="select_ln98" fromId="226" toId="47">
</dataflow>
<dataflow id="257" from="j3_load" to="select_ln98" fromId="43" toId="47">
</dataflow>
<dataflow id="258" from="icmp_ln99" to="select_ln98_2" fromId="46" toId="48">
</dataflow>
<dataflow id="259" from="add_ln98" to="select_ln98_2" fromId="45" toId="48">
</dataflow>
<dataflow id="260" from="i3_load" to="select_ln98_2" fromId="44" toId="48">
</dataflow>
<dataflow id="261" from="select_ln98" to="add_ln99" fromId="47" toId="49">
</dataflow>
<dataflow id="262" from="StgValue_250" to="add_ln99" fromId="250" toId="49">
</dataflow>
<dataflow id="263" from="add_ln98_1" to="store_ln99" fromId="41" toId="50">
</dataflow>
<dataflow id="264" from="indvar_flatten19" to="store_ln99" fromId="32" toId="50">
</dataflow>
<dataflow id="265" from="select_ln98_2" to="store_ln99" fromId="48" toId="51">
</dataflow>
<dataflow id="266" from="i3" to="store_ln99" fromId="31" toId="51">
</dataflow>
<dataflow id="267" from="add_ln99" to="store_ln99" fromId="49" toId="52">
</dataflow>
<dataflow id="268" from="j3" to="store_ln99" fromId="30" toId="52">
</dataflow>
<dataflow id="270" from="_ssdm_op_BitConcatenate.i20.i10.i10" to="p_shl9" fromId="269" toId="53">
</dataflow>
<dataflow id="271" from="select_ln98_2" to="p_shl9" fromId="48" toId="53">
</dataflow>
<dataflow id="272" from="StgValue_226" to="p_shl9" fromId="226" toId="53">
</dataflow>
<dataflow id="274" from="_ssdm_op_BitConcatenate.i18.i10.i8" to="tmp" fromId="273" toId="54">
</dataflow>
<dataflow id="275" from="select_ln98_2" to="tmp" fromId="48" toId="54">
</dataflow>
<dataflow id="277" from="StgValue_276" to="tmp" fromId="276" toId="54">
</dataflow>
<dataflow id="278" from="tmp" to="zext_ln100" fromId="54" toId="55">
</dataflow>
<dataflow id="279" from="p_shl9" to="sub_ln100" fromId="53" toId="56">
</dataflow>
<dataflow id="280" from="zext_ln100" to="sub_ln100" fromId="55" toId="56">
</dataflow>
<dataflow id="281" from="select_ln98" to="zext_ln100_1" fromId="47" toId="57">
</dataflow>
<dataflow id="282" from="sub_ln100" to="add_ln100" fromId="56" toId="58">
</dataflow>
<dataflow id="283" from="zext_ln100_1" to="add_ln100" fromId="57" toId="58">
</dataflow>
<dataflow id="284" from="add_ln100" to="zext_ln100_2" fromId="58" toId="59">
</dataflow>
<dataflow id="285" from="v553" to="v553_addr" fromId="193" toId="60">
</dataflow>
<dataflow id="287" from="StgValue_286" to="v553_addr" fromId="286" toId="60">
</dataflow>
<dataflow id="288" from="zext_ln100_2" to="v553_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="289" from="v553_addr" to="v553_load" fromId="60" toId="61">
</dataflow>
<dataflow id="290" from="v553_addr" to="v553_load" fromId="60" toId="62">
</dataflow>
<dataflow id="291" from="v553_load" to="v50" fromId="62" toId="63">
</dataflow>
<dataflow id="292" from="v50" to="v51" fromId="63" toId="64">
</dataflow>
<dataflow id="294" from="StgValue_293" to="v51" fromId="293" toId="64">
</dataflow>
<dataflow id="295" from="v50" to="v51" fromId="63" toId="65">
</dataflow>
<dataflow id="296" from="StgValue_293" to="v51" fromId="293" toId="65">
</dataflow>
<dataflow id="297" from="select_ln98_2" to="zext_ln98" fromId="48" toId="66">
</dataflow>
<dataflow id="298" from="max_W" to="max_W_addr" fromId="192" toId="67">
</dataflow>
<dataflow id="299" from="StgValue_286" to="max_W_addr" fromId="286" toId="67">
</dataflow>
<dataflow id="300" from="zext_ln98" to="max_W_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="301" from="max_W_addr" to="max_W_load" fromId="67" toId="68">
</dataflow>
<dataflow id="302" from="v50" to="v51" fromId="63" toId="69">
</dataflow>
<dataflow id="303" from="StgValue_293" to="v51" fromId="293" toId="69">
</dataflow>
<dataflow id="304" from="max_W_addr" to="max_W_load" fromId="67" toId="70">
</dataflow>
<dataflow id="305" from="v50" to="v51" fromId="63" toId="71">
</dataflow>
<dataflow id="306" from="StgValue_293" to="v51" fromId="293" toId="71">
</dataflow>
<dataflow id="307" from="v51" to="v53" fromId="71" toId="72">
</dataflow>
<dataflow id="308" from="max_W_load" to="v53" fromId="70" toId="72">
</dataflow>
<dataflow id="309" from="v51" to="v53" fromId="71" toId="73">
</dataflow>
<dataflow id="310" from="max_W_load" to="v53" fromId="70" toId="73">
</dataflow>
<dataflow id="311" from="v51" to="v53" fromId="71" toId="74">
</dataflow>
<dataflow id="312" from="max_W_load" to="v53" fromId="70" toId="74">
</dataflow>
<dataflow id="313" from="v51" to="v53" fromId="71" toId="75">
</dataflow>
<dataflow id="314" from="max_W_load" to="v53" fromId="70" toId="75">
</dataflow>
<dataflow id="315" from="v51" to="v53" fromId="71" toId="76">
</dataflow>
<dataflow id="316" from="max_W_load" to="v53" fromId="70" toId="76">
</dataflow>
<dataflow id="317" from="v51" to="v53" fromId="71" toId="77">
</dataflow>
<dataflow id="318" from="max_W_load" to="v53" fromId="70" toId="77">
</dataflow>
<dataflow id="319" from="v51" to="v53" fromId="71" toId="78">
</dataflow>
<dataflow id="320" from="max_W_load" to="v53" fromId="70" toId="78">
</dataflow>
<dataflow id="321" from="v51" to="v53" fromId="71" toId="79">
</dataflow>
<dataflow id="322" from="max_W_load" to="v53" fromId="70" toId="79">
</dataflow>
<dataflow id="323" from="v51" to="v53" fromId="71" toId="80">
</dataflow>
<dataflow id="324" from="max_W_load" to="v53" fromId="70" toId="80">
</dataflow>
<dataflow id="325" from="v51" to="v53" fromId="71" toId="81">
</dataflow>
<dataflow id="326" from="max_W_load" to="v53" fromId="70" toId="81">
</dataflow>
<dataflow id="327" from="v51" to="v53" fromId="71" toId="82">
</dataflow>
<dataflow id="328" from="max_W_load" to="v53" fromId="70" toId="82">
</dataflow>
<dataflow id="329" from="v51" to="v53" fromId="71" toId="83">
</dataflow>
<dataflow id="330" from="max_W_load" to="v53" fromId="70" toId="83">
</dataflow>
<dataflow id="331" from="v51" to="v53" fromId="71" toId="84">
</dataflow>
<dataflow id="332" from="max_W_load" to="v53" fromId="70" toId="84">
</dataflow>
<dataflow id="333" from="v51" to="v53" fromId="71" toId="85">
</dataflow>
<dataflow id="334" from="max_W_load" to="v53" fromId="70" toId="85">
</dataflow>
<dataflow id="335" from="v51" to="v53" fromId="71" toId="86">
</dataflow>
<dataflow id="336" from="max_W_load" to="v53" fromId="70" toId="86">
</dataflow>
<dataflow id="337" from="v51" to="v53" fromId="71" toId="87">
</dataflow>
<dataflow id="338" from="max_W_load" to="v53" fromId="70" toId="87">
</dataflow>
<dataflow id="339" from="v53" to="reg" fromId="87" toId="88">
</dataflow>
<dataflow id="340" from="reg" to="trunc_ln278" fromId="88" toId="89">
</dataflow>
<dataflow id="342" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_s" fromId="341" toId="90">
</dataflow>
<dataflow id="343" from="reg" to="p_Result_s" fromId="88" toId="90">
</dataflow>
<dataflow id="345" from="StgValue_344" to="p_Result_s" fromId="344" toId="90">
</dataflow>
<dataflow id="347" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="exp" fromId="346" toId="91">
</dataflow>
<dataflow id="348" from="reg" to="exp" fromId="88" toId="91">
</dataflow>
<dataflow id="350" from="StgValue_349" to="exp" fromId="349" toId="91">
</dataflow>
<dataflow id="352" from="StgValue_351" to="exp" fromId="351" toId="91">
</dataflow>
<dataflow id="353" from="exp" to="zext_ln283" fromId="91" toId="92">
</dataflow>
<dataflow id="354" from="reg" to="v54_V" fromId="88" toId="93">
</dataflow>
<dataflow id="355" from="trunc_ln278" to="icmp_ln295" fromId="89" toId="94">
</dataflow>
<dataflow id="357" from="StgValue_356" to="icmp_ln295" fromId="356" toId="94">
</dataflow>
<dataflow id="359" from="StgValue_358" to="sh_amt" fromId="358" toId="95">
</dataflow>
<dataflow id="360" from="zext_ln283" to="sh_amt" fromId="92" toId="95">
</dataflow>
<dataflow id="361" from="exp" to="icmp_ln299" fromId="91" toId="96">
</dataflow>
<dataflow id="363" from="StgValue_362" to="icmp_ln299" fromId="362" toId="96">
</dataflow>
<dataflow id="364" from="reg" to="trunc_ln287" fromId="88" toId="97">
</dataflow>
<dataflow id="366" from="_ssdm_op_BitConcatenate.i24.i1.i23" to="zext_ln304_1_cast" fromId="365" toId="98">
</dataflow>
<dataflow id="368" from="StgValue_367" to="zext_ln304_1_cast" fromId="367" toId="98">
</dataflow>
<dataflow id="369" from="trunc_ln287" to="zext_ln304_1_cast" fromId="97" toId="98">
</dataflow>
<dataflow id="370" from="sh_amt" to="sext_ln298" fromId="95" toId="99">
</dataflow>
<dataflow id="371" from="sh_amt" to="icmp_ln301" fromId="95" toId="100">
</dataflow>
<dataflow id="373" from="StgValue_372" to="icmp_ln301" fromId="372" toId="100">
</dataflow>
<dataflow id="374" from="sh_amt" to="icmp_ln302" fromId="95" toId="101">
</dataflow>
<dataflow id="376" from="StgValue_375" to="icmp_ln302" fromId="375" toId="101">
</dataflow>
<dataflow id="377" from="StgValue_372" to="sh_amt_2" fromId="372" toId="102">
</dataflow>
<dataflow id="378" from="sh_amt" to="sh_amt_2" fromId="95" toId="102">
</dataflow>
<dataflow id="379" from="sh_amt_2" to="icmp_ln320" fromId="102" toId="103">
</dataflow>
<dataflow id="381" from="StgValue_380" to="icmp_ln320" fromId="380" toId="103">
</dataflow>
<dataflow id="382" from="zext_ln304_1_cast" to="zext_ln304" fromId="98" toId="104">
</dataflow>
<dataflow id="383" from="zext_ln304" to="lshr_ln304" fromId="104" toId="105">
</dataflow>
<dataflow id="384" from="sext_ln298" to="lshr_ln304" fromId="99" toId="105">
</dataflow>
<dataflow id="385" from="lshr_ln304" to="v54_V_1" fromId="105" toId="106">
</dataflow>
<dataflow id="386" from="icmp_ln295" to="or_ln299" fromId="94" toId="107">
</dataflow>
<dataflow id="387" from="icmp_ln299" to="or_ln299" fromId="96" toId="107">
</dataflow>
<dataflow id="388" from="or_ln299" to="xor_ln299" fromId="107" toId="108">
</dataflow>
<dataflow id="389" from="StgValue_367" to="xor_ln299" fromId="367" toId="108">
</dataflow>
<dataflow id="390" from="icmp_ln302" to="and_ln302" fromId="101" toId="109">
</dataflow>
<dataflow id="391" from="xor_ln299" to="and_ln302" fromId="108" toId="109">
</dataflow>
<dataflow id="392" from="and_ln302" to="and_ln302_2" fromId="109" toId="110">
</dataflow>
<dataflow id="393" from="icmp_ln301" to="and_ln302_2" fromId="100" toId="110">
</dataflow>
<dataflow id="394" from="and_ln302_2" to="v54_V_3" fromId="110" toId="111">
</dataflow>
<dataflow id="395" from="v54_V_1" to="v54_V_3" fromId="106" toId="111">
</dataflow>
<dataflow id="397" from="StgValue_396" to="v54_V_3" fromId="396" toId="111">
</dataflow>
<dataflow id="398" from="sh_amt_2" to="sext_ln298_2" fromId="102" toId="112">
</dataflow>
<dataflow id="399" from="sext_ln298_2" to="sext_ln298_2cast" fromId="112" toId="113">
</dataflow>
<dataflow id="400" from="v54_V" to="shl_ln322" fromId="93" toId="114">
</dataflow>
<dataflow id="401" from="sext_ln298_2cast" to="shl_ln322" fromId="113" toId="114">
</dataflow>
<dataflow id="402" from="or_ln299" to="or_ln301" fromId="107" toId="115">
</dataflow>
<dataflow id="403" from="icmp_ln301" to="or_ln301" fromId="100" toId="115">
</dataflow>
<dataflow id="404" from="or_ln301" to="xor_ln301" fromId="115" toId="116">
</dataflow>
<dataflow id="405" from="StgValue_367" to="xor_ln301" fromId="367" toId="116">
</dataflow>
<dataflow id="406" from="icmp_ln320" to="and_ln320" fromId="103" toId="117">
</dataflow>
<dataflow id="407" from="xor_ln301" to="and_ln320" fromId="116" toId="117">
</dataflow>
<dataflow id="408" from="and_ln320" to="v54_V_4" fromId="117" toId="118">
</dataflow>
<dataflow id="409" from="shl_ln322" to="v54_V_4" fromId="114" toId="118">
</dataflow>
<dataflow id="410" from="v54_V_3" to="v54_V_4" fromId="111" toId="118">
</dataflow>
<dataflow id="411" from="icmp_ln295" to="xor_ln295" fromId="94" toId="119">
</dataflow>
<dataflow id="412" from="StgValue_367" to="xor_ln295" fromId="367" toId="119">
</dataflow>
<dataflow id="413" from="icmp_ln299" to="and_ln299" fromId="96" toId="120">
</dataflow>
<dataflow id="414" from="xor_ln295" to="and_ln299" fromId="119" toId="120">
</dataflow>
<dataflow id="415" from="and_ln299" to="v54_V_5" fromId="120" toId="121">
</dataflow>
<dataflow id="416" from="v54_V" to="v54_V_5" fromId="93" toId="121">
</dataflow>
<dataflow id="417" from="v54_V_4" to="v54_V_5" fromId="118" toId="121">
</dataflow>
<dataflow id="418" from="StgValue_396" to="v54_V_6" fromId="396" toId="122">
</dataflow>
<dataflow id="419" from="v54_V_5" to="v54_V_6" fromId="121" toId="122">
</dataflow>
<dataflow id="420" from="p_Result_s" to="v54_V_7" fromId="90" toId="123">
</dataflow>
<dataflow id="421" from="v54_V_6" to="v54_V_7" fromId="122" toId="123">
</dataflow>
<dataflow id="422" from="v54_V_5" to="v54_V_7" fromId="121" toId="123">
</dataflow>
<dataflow id="424" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="423" toId="124">
</dataflow>
<dataflow id="426" from="l_W_to_int_i3_l_j3_str" to="specloopname_ln0" fromId="425" toId="124">
</dataflow>
<dataflow id="428" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="427" toId="125">
</dataflow>
<dataflow id="430" from="StgValue_429" to="empty" fromId="429" toId="125">
</dataflow>
<dataflow id="431" from="StgValue_429" to="empty" fromId="429" toId="125">
</dataflow>
<dataflow id="432" from="StgValue_429" to="empty" fromId="429" toId="125">
</dataflow>
<dataflow id="433" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="232" toId="126">
</dataflow>
<dataflow id="434" from="StgValue_209" to="specpipeline_ln0" fromId="209" toId="126">
</dataflow>
<dataflow id="435" from="StgValue_204" to="specpipeline_ln0" fromId="204" toId="126">
</dataflow>
<dataflow id="436" from="StgValue_195" to="specpipeline_ln0" fromId="195" toId="126">
</dataflow>
<dataflow id="437" from="StgValue_204" to="specpipeline_ln0" fromId="204" toId="126">
</dataflow>
<dataflow id="438" from="p_str" to="specpipeline_ln0" fromId="238" toId="126">
</dataflow>
<dataflow id="439" from="q_W_V" to="q_W_V_addr" fromId="194" toId="127">
</dataflow>
<dataflow id="440" from="StgValue_286" to="q_W_V_addr" fromId="286" toId="127">
</dataflow>
<dataflow id="441" from="zext_ln100_2" to="q_W_V_addr" fromId="59" toId="127">
</dataflow>
<dataflow id="442" from="_ssdm_op_SpecLoopName" to="specloopname_ln99" fromId="423" toId="128">
</dataflow>
<dataflow id="444" from="empty_35" to="specloopname_ln99" fromId="443" toId="128">
</dataflow>
<dataflow id="445" from="v54_V_7" to="store_ln105" fromId="123" toId="129">
</dataflow>
<dataflow id="446" from="q_W_V_addr" to="store_ln105" fromId="127" toId="129">
</dataflow>
<dataflow id="447" from="icmp_ln98" to="StgValue_2" fromId="40" toId="2">
</dataflow>
<dataflow id="448" from="p_Result_s" to="StgValue_27" fromId="90" toId="27">
</dataflow>
<dataflow id="449" from="icmp_ln98" to="StgValue_27" fromId="40" toId="27">
</dataflow>
</dataflows>


</stg>
