Timing Analyzer report for top
Thu Nov 16 17:57:39 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ec'
 13. Slow 1200mV 85C Model Setup: 'cl'
 14. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'
 15. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'
 16. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'
 17. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'
 18. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'
 19. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'
 20. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'
 21. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'
 22. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'
 23. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'
 24. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'
 25. Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'
 26. Slow 1200mV 85C Model Hold: 'cl'
 27. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'
 28. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'
 29. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'
 30. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'
 31. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'
 32. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'
 33. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'
 34. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'
 35. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'
 36. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'
 37. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'
 38. Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'
 39. Slow 1200mV 85C Model Hold: 'ec'
 40. Slow 1200mV 85C Model Metastability Summary
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'ec'
 48. Slow 1200mV 0C Model Setup: 'cl'
 49. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'
 50. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'
 51. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'
 52. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'
 53. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'
 54. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'
 55. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'
 56. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'
 57. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'
 58. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'
 59. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'
 60. Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'
 61. Slow 1200mV 0C Model Hold: 'cl'
 62. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'
 63. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'
 64. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'
 65. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'
 66. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'
 67. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'
 68. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'
 69. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'
 70. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'
 71. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'
 72. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'
 73. Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'
 74. Slow 1200mV 0C Model Hold: 'ec'
 75. Slow 1200mV 0C Model Metastability Summary
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'ec'
 82. Fast 1200mV 0C Model Setup: 'cl'
 83. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'
 84. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'
 85. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'
 86. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'
 87. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'
 88. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'
 89. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'
 90. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'
 91. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'
 92. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'
 93. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'
 94. Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'
 95. Fast 1200mV 0C Model Hold: 'cl'
 96. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'
 97. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'
 98. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'
 99. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'
100. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'
101. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'
102. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'
103. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'
104. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'
105. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'
106. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'
107. Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'
108. Fast 1200mV 0C Model Hold: 'ec'
109. Fast 1200mV 0C Model Metastability Summary
110. Multicorner Timing Analysis Summary
111. Board Trace Model Assignments
112. Input Transition Times
113. Signal Integrity Metrics (Slow 1200mv 0c Model)
114. Signal Integrity Metrics (Slow 1200mv 85c Model)
115. Signal Integrity Metrics (Fast 1200mv 0c Model)
116. Setup Transfers
117. Hold Transfers
118. Report TCCS
119. Report RSKM
120. Unconstrained Paths Summary
121. Clock Status Summary
122. Unconstrained Input Ports
123. Unconstrained Output Ports
124. Unconstrained Input Ports
125. Unconstrained Output Ports
126. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; top                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE10E22C8                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processors 3-4         ;   0.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; Clock Name                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                  ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+
; cl                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cl }                                                   ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state }  ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state } ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state } ;
; ec                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ec }                                                   ;
+------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 166.33 MHz ; 166.33 MHz      ; cl                                                   ;                                                ;
; 997.01 MHz ; 402.09 MHz      ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; ec                                                   ; -10.551 ; -145.430      ;
; cl                                                   ; -5.012  ; -184.899      ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; -0.730  ; -0.730        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; -0.662  ; -0.662        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; -0.658  ; -0.658        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; -0.657  ; -0.657        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; -0.657  ; -0.657        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; -0.657  ; -0.657        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; -0.650  ; -0.650        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -0.646  ; -0.646        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; -0.591  ; -0.591        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; -0.446  ; -0.446        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; -0.408  ; -0.408        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; -0.003  ; -0.003        ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; cl                                                   ; -0.363 ; -1.452        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.453  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; 0.473  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; 0.496  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; 0.503  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.529  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; 0.529  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; 0.578  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; 0.578  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; 0.582  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; 0.583  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; 0.613  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; 0.642  ; 0.000         ;
; ec                                                   ; 1.999  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; cl                                                   ; -4.000 ; -142.301      ;
; ec                                                   ; -3.000 ; -26.792       ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; -1.487 ; -2.974        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; -1.487 ; -1.487        ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ec'                                                                                                                                                      ;
+---------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.551 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.609      ; 11.651     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.368 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.501     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.500     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.362 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.642      ; 11.495     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.087 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.189     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
; -10.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.611      ; 11.188     ;
+---------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cl'                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.012 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.939      ;
; -4.917 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.844      ;
; -4.867 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.794      ;
; -4.772 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.699      ;
; -4.751 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.678      ;
; -4.729 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.656      ;
; -4.726 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.653      ;
; -4.637 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.564      ;
; -4.629 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.551      ;
; -4.627 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.554      ;
; -4.617 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.073     ; 5.545      ;
; -4.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.542      ;
; -4.605 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.532      ;
; -4.583 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.510      ;
; -4.573 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.500      ;
; -4.571 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.081     ; 5.491      ;
; -4.555 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.477      ;
; -4.534 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.456      ;
; -4.492 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.419      ;
; -4.484 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.406      ;
; -4.481 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.403      ;
; -4.480 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.407      ;
; -4.474 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.980      ;
; -4.470 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.397      ;
; -4.460 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.387      ;
; -4.441 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.363      ;
; -4.438 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.365      ;
; -4.428 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.934      ;
; -4.424 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.930      ;
; -4.409 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.331      ;
; -4.405 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.911      ;
; -4.389 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.311      ;
; -4.386 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.308      ;
; -4.360 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.866      ;
; -4.351 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.278      ;
; -4.343 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.265      ;
; -4.336 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.258      ;
; -4.335 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.262      ;
; -4.329 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.256      ;
; -4.329 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.835      ;
; -4.328 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.834      ;
; -4.314 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.820      ;
; -4.313 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.240      ;
; -4.310 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.816      ;
; -4.296 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.218      ;
; -4.291 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.218      ;
; -4.290 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.076     ; 5.215      ;
; -4.282 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.788      ;
; -4.279 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.785      ;
; -4.264 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.186      ;
; -4.260 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.766      ;
; -4.244 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.073     ; 5.172      ;
; -4.244 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.166      ;
; -4.241 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.081     ; 5.161      ;
; -4.241 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.163      ;
; -4.234 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.078     ; 5.157      ;
; -4.222 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.073     ; 5.150      ;
; -4.215 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.721      ;
; -4.200 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.076     ; 5.125      ;
; -4.198 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.125      ;
; -4.195 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.117      ;
; -4.190 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.112      ;
; -4.184 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.690      ;
; -4.183 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.689      ;
; -4.176 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.103      ;
; -4.169 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.675      ;
; -4.168 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.095      ;
; -4.165 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.671      ;
; -4.155 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.077      ;
; -4.146 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.074     ; 5.073      ;
; -4.138 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.644      ;
; -4.137 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.643      ;
; -4.137 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.643      ;
; -4.124 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cl           ; cl          ; 1.000        ; -0.082     ; 5.043      ;
; -4.119 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.081     ; 5.039      ;
; -4.119 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.625      ;
; -4.117 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.039      ;
; -4.097 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.019      ;
; -4.096 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 5.018      ;
; -4.086 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.078     ; 5.009      ;
; -4.074 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.580      ;
; -4.054 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.076     ; 4.979      ;
; -4.048 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.078     ; 4.971      ;
; -4.045 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.086     ; 4.960      ;
; -4.042 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 4.964      ;
; -4.042 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.548      ;
; -4.040 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.086     ; 4.955      ;
; -4.039 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.545      ;
; -4.036 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.542      ;
; -4.029 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.245     ; 4.536      ;
; -4.028 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.534      ;
; -4.022 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.528      ;
; -4.022 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.076     ; 4.947      ;
; -4.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.526      ;
; -4.010 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.245     ; 4.517      ;
; -4.010 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cl           ; cl          ; 1.000        ; -0.082     ; 4.929      ;
; -4.002 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.079     ; 4.924      ;
; -4.000 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.076     ; 4.925      ;
; -3.994 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.076     ; 4.919      ;
; -3.992 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]              ; cl           ; cl          ; 1.000        ; -0.246     ; 4.498      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.730 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 0.500        ; 1.519      ; 3.031      ;
; -0.217 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 1.000        ; 1.519      ; 3.018      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.662 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 0.500        ; 1.539      ; 2.983      ;
; -0.164 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 1.000        ; 1.539      ; 2.985      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.658 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 0.500        ; 0.972      ; 2.412      ;
; -0.139 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 1.000        ; 0.972      ; 2.393      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.657 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 0.500        ; 0.972      ; 2.411      ;
; -0.138 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 1.000        ; 0.972      ; 2.392      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.657 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 0.500        ; 0.972      ; 2.411      ;
; -0.134 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 1.000        ; 0.972      ; 2.388      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.657 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 0.500        ; 0.975      ; 2.414      ;
; -0.135 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 1.000        ; 0.975      ; 2.392      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.650 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 0.500        ; 1.457      ; 2.889      ;
; -0.130 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 1.000        ; 1.457      ; 2.869      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'                                                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.646 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.500        ; 0.972      ; 2.390      ;
; -0.109 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 1.000        ; 0.972      ; 2.353      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'                                                                                                                                                                                         ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.591 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 0.500        ; 1.502      ; 2.875      ;
; -0.075 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 1.000        ; 1.502      ; 2.859      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.446 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 0.500        ; 1.155      ; 2.383      ;
; 0.013  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 1.000        ; 1.155      ; 2.424      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.408 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 0.500        ; 1.134      ; 2.324      ;
; 0.131  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 1.000        ; 1.134      ; 2.285      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.003 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.081     ; 0.923      ;
; 0.062  ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.081     ; 0.858      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cl'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.363 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 2.591      ; 2.470      ;
; -0.363 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 2.591      ; 2.470      ;
; -0.363 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 2.591      ; 2.470      ;
; -0.363 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 2.591      ; 2.470      ;
; 0.056  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; ec                                                  ; cl          ; -0.500       ; 2.591      ; 2.389      ;
; 0.056  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; ec                                                  ; cl          ; -0.500       ; 2.591      ; 2.389      ;
; 0.057  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; ec                                                  ; cl          ; -0.500       ; 2.591      ; 2.390      ;
; 0.057  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; ec                                                  ; cl          ; -0.500       ; 2.591      ; 2.390      ;
; 0.444  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; cl                                                  ; cl          ; 0.000        ; 0.102      ; 0.758      ;
; 0.490  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 0.784      ;
; 0.743  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.037      ;
; 0.744  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.038      ;
; 0.744  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.037      ;
; 0.744  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.039      ;
; 0.745  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.039      ;
; 0.745  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.039      ;
; 0.745  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.038      ;
; 0.745  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.040      ;
; 0.748  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.042      ;
; 0.758  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.051      ;
; 0.762  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.056      ;
; 0.762  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.056      ;
; 0.765  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.058      ;
; 0.883  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state                      ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state                      ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; cl          ; 0.000        ; 2.594      ; 3.970      ;
; 1.097  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.391      ;
; 1.098  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.392      ;
; 1.098  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.392      ;
; 1.098  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.391      ;
; 1.098  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.391      ;
; 1.100  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.394      ;
; 1.101  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.394      ;
; 1.106  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.400      ;
; 1.106  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.400      ;
; 1.106  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.399      ;
; 1.106  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.399      ;
; 1.106  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.400      ;
; 1.109  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.403      ;
; 1.110  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.403      ;
; 1.115  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.409      ;
; 1.115  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.409      ;
; 1.115  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.409      ;
; 1.115  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.408      ;
; 1.115  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.408      ;
; 1.117  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.411      ;
; 1.118  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.412      ;
; 1.121  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.416      ;
; 1.126  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.419      ;
; 1.128  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]              ; ec                                                  ; cl          ; 0.000        ; 2.465      ; 3.402      ;
; 1.130  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.425      ;
; 1.135  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.428      ;
; 1.151  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]              ; ec                                                  ; cl          ; 0.000        ; 2.465      ; 3.425      ;
; 1.153  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]              ; ec                                                  ; cl          ; 0.000        ; 2.465      ; 3.427      ;
; 1.227  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.522      ;
; 1.228  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.522      ;
; 1.229  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.523      ;
; 1.229  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.522      ;
; 1.229  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.523      ;
; 1.233  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; cl                                                  ; cl          ; 0.000        ; -0.395     ; 1.050      ;
; 1.236  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.531      ;
; 1.237  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.531      ;
; 1.238  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.532      ;
; 1.238  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.532      ;
; 1.238  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.531      ;
; 1.241  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.534      ;
; 1.244  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.539      ;
; 1.246  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.540      ;
; 1.246  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.540      ;
; 1.246  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.539      ;
; 1.246  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.540      ;
; 1.248  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.542      ;
; 1.248  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.541      ;
; 1.250  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.543      ;
; 1.253  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.548      ;
; 1.255  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.549      ;
; 1.255  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.549      ;
; 1.255  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.549      ;
; 1.255  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.548      ;
; 1.257  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.551      ;
; 1.261  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.556      ;
; 1.266  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.559      ;
; 1.270  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.565      ;
; 1.275  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.568      ;
; 1.279  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.572      ;
; 1.280  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.573      ;
; 1.367  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.662      ;
; 1.367  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.083      ; 1.662      ;
; 1.368  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.662      ;
; 1.369  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.663      ;
; 1.369  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.082      ; 1.663      ;
; 1.375  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.081      ; 1.668      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.081      ; 0.758      ;
; 0.511 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.081      ; 0.804      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'                                                                                                                                                                                         ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.473 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 0.000        ; 1.588      ; 2.534      ;
; 1.023 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; -0.500       ; 1.588      ; 2.584      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.496 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 0.000        ; 1.204      ; 2.173      ;
; 1.047 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; -0.500       ; 1.204      ; 2.224      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.503 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 0.000        ; 1.226      ; 2.202      ;
; 1.000 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; -0.500       ; 1.226      ; 2.199      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'                                                                                                                                                                                         ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.529 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.000        ; 1.036      ; 2.048      ;
; 1.103 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -0.500       ; 1.036      ; 2.122      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.529 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 0.000        ; 1.541      ; 2.543      ;
; 1.083 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; -0.500       ; 1.541      ; 2.597      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.578 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 0.000        ; 1.036      ; 2.087      ;
; 1.121 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; -0.500       ; 1.036      ; 2.130      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.578 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 0.000        ; 1.039      ; 2.090      ;
; 1.120 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; -0.500       ; 1.039      ; 2.132      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.582 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 0.000        ; 1.035      ; 2.090      ;
; 1.119 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; -0.500       ; 1.035      ; 2.127      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.583 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 0.000        ; 1.035      ; 2.091      ;
; 1.119 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; -0.500       ; 1.035      ; 2.127      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.613 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 0.000        ; 1.605      ; 2.691      ;
; 1.144 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; -0.500       ; 1.605      ; 2.722      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.642 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 0.000        ; 1.626      ; 2.741      ;
; 1.176 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; -0.500       ; 1.626      ; 2.775      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ec'                                                                                                                                                     ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 1.999 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.611      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.113 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 2.725      ;
; 2.589 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.869      ; 3.200      ;
; 2.589 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.869      ; 3.200      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.761 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.373      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.774 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.870      ; 3.386      ;
; 2.797 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.869      ; 3.408      ;
; 2.797 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.869      ; 3.408      ;
; 2.798 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.869      ; 3.409      ;
; 2.798 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.869      ; 3.409      ;
; 2.823 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; -0.500       ; 0.869      ; 3.434      ;
; 2.823 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; -0.500       ; 0.869      ; 3.434      ;
; 2.913 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; -0.500       ; 0.871      ; 3.526      ;
; 2.913 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; -0.500       ; 0.871      ; 3.526      ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                     ;
+-------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+-------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 179.73 MHz  ; 179.73 MHz      ; cl                                                   ;                                                ;
; 1100.11 MHz ; 402.09 MHz      ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; ec                                                   ; -9.703 ; -133.467      ;
; cl                                                   ; -4.564 ; -165.531      ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; -0.603 ; -0.603        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; -0.564 ; -0.564        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; -0.563 ; -0.563        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; -0.562 ; -0.562        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; -0.559 ; -0.559        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -0.556 ; -0.556        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; -0.546 ; -0.546        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; -0.525 ; -0.525        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; -0.481 ; -0.481        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; -0.357 ; -0.357        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; -0.351 ; -0.351        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.091  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; cl                                                   ; -0.246 ; -0.982        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.402  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; 0.411  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; 0.443  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; 0.451  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; 0.467  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.485  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; 0.527  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; 0.530  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; 0.533  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; 0.535  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; 0.538  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; 0.575  ; 0.000         ;
; ec                                                   ; 1.836  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; cl                                                   ; -4.000 ; -141.739      ;
; ec                                                   ; -3.000 ; -26.792       ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; -1.487 ; -2.974        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; -1.487 ; -1.487        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; -1.487 ; -1.487        ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ec'                                                                                                                                                      ;
+--------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.703 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.540      ; 10.735     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.528 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.593     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.527 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.573      ; 10.592     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.205 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.246     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
; -9.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.549      ; 10.245     ;
+--------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cl'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.564 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.499      ;
; -4.478 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.413      ;
; -4.439 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.374      ;
; -4.353 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.288      ;
; -4.344 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.279      ;
; -4.341 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.276      ;
; -4.318 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.253      ;
; -4.235 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 5.167      ;
; -4.228 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.163      ;
; -4.219 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.154      ;
; -4.218 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.065     ; 5.155      ;
; -4.218 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.153      ;
; -4.216 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.151      ;
; -4.215 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.150      ;
; -4.185 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.072     ; 5.115      ;
; -4.185 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.120      ;
; -4.149 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 5.081      ;
; -4.116 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 5.048      ;
; -4.110 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 5.042      ;
; -4.108 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.637      ;
; -4.100 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.035      ;
; -4.094 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.029      ;
; -4.093 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.028      ;
; -4.091 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.026      ;
; -4.090 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 5.025      ;
; -4.047 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.576      ;
; -4.024 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.956      ;
; -4.023 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.552      ;
; -4.021 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.953      ;
; -3.991 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.923      ;
; -3.990 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.519      ;
; -3.990 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.922      ;
; -3.989 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.921      ;
; -3.983 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.512      ;
; -3.982 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.511      ;
; -3.981 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.072     ; 4.911      ;
; -3.975 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.910      ;
; -3.973 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.908      ;
; -3.970 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.905      ;
; -3.966 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.901      ;
; -3.963 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.898      ;
; -3.961 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.490      ;
; -3.946 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.065     ; 4.883      ;
; -3.943 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.069     ; 4.876      ;
; -3.943 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.065     ; 4.880      ;
; -3.935 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.867      ;
; -3.922 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.451      ;
; -3.904 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.433      ;
; -3.899 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.831      ;
; -3.898 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.427      ;
; -3.897 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.426      ;
; -3.896 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.828      ;
; -3.889 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.068     ; 4.823      ;
; -3.875 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.072     ; 4.805      ;
; -3.866 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.798      ;
; -3.865 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.797      ;
; -3.865 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.394      ;
; -3.860 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.069     ; 4.793      ;
; -3.858 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.387      ;
; -3.857 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.386      ;
; -3.856 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.788      ;
; -3.841 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.776      ;
; -3.840 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.775      ;
; -3.838 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.773      ;
; -3.837 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.067     ; 4.772      ;
; -3.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.365      ;
; -3.810 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.742      ;
; -3.801 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.330      ;
; -3.779 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.308      ;
; -3.775 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.707      ;
; -3.773 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.302      ;
; -3.772 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.301      ;
; -3.771 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.703      ;
; -3.765 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cl           ; cl          ; 1.000        ; -0.074     ; 4.693      ;
; -3.753 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.075     ; 4.680      ;
; -3.745 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.677      ;
; -3.744 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.273      ;
; -3.738 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.670      ;
; -3.737 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.266      ;
; -3.734 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.069     ; 4.667      ;
; -3.730 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.259      ;
; -3.721 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.250      ;
; -3.718 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.068     ; 4.652      ;
; -3.714 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.069     ; 4.647      ;
; -3.711 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.069     ; 4.644      ;
; -3.711 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.240      ;
; -3.710 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.238     ; 4.241      ;
; -3.701 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.238     ; 4.232      ;
; -3.686 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.069     ; 4.619      ;
; -3.685 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.617      ;
; -3.675 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.068     ; 4.609      ;
; -3.668 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.197      ;
; -3.660 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.245     ; 4.184      ;
; -3.654 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.183      ;
; -3.652 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.181      ;
; -3.647 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.075     ; 4.574      ;
; -3.646 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.070     ; 4.578      ;
; -3.645 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.240     ; 4.174      ;
; -3.644 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.238     ; 4.175      ;
; -3.642 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.075     ; 4.569      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.603 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 0.500        ; 1.431      ; 2.796      ;
; -0.089 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 1.000        ; 1.431      ; 2.782      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.564 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 0.500        ; 0.897      ; 2.223      ;
; -0.039 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 1.000        ; 0.897      ; 2.198      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.563 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 0.500        ; 0.897      ; 2.222      ;
; -0.034 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 1.000        ; 0.897      ; 2.193      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.562 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 0.500        ; 0.897      ; 2.221      ;
; -0.039 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 1.000        ; 0.897      ; 2.198      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.559 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 0.500        ; 0.903      ; 2.224      ;
; -0.031 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 1.000        ; 0.903      ; 2.196      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'                                                                                                                                                                                          ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.556 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.500        ; 0.897      ; 2.205      ;
; -0.012 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 1.000        ; 0.897      ; 2.161      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.546 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 0.500        ; 1.451      ; 2.759      ;
; -0.055 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 1.000        ; 1.451      ; 2.768      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.525 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 0.500        ; 1.380      ; 2.667      ;
; 0.002  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 1.000        ; 1.380      ; 2.640      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'                                                                                                                                                                                          ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.481 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 0.500        ; 1.413      ; 2.656      ;
; 0.040  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 1.000        ; 1.413      ; 2.635      ;
+--------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.357 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 0.500        ; 1.084      ; 2.203      ;
; 0.088  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 1.000        ; 1.084      ; 2.258      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.351 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 0.500        ; 1.065      ; 2.178      ;
; 0.217  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 1.000        ; 1.065      ; 2.110      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.091 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.072     ; 0.839      ;
; 0.160 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.072     ; 0.770      ;
; 0.160 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.072     ; 0.770      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cl'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.246 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 2.381      ; 2.360      ;
; -0.246 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 2.381      ; 2.360      ;
; -0.245 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 2.381      ; 2.361      ;
; -0.245 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 2.381      ; 2.361      ;
; 0.070  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; ec                                                  ; cl          ; -0.500       ; 2.381      ; 2.176      ;
; 0.070  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; ec                                                  ; cl          ; -0.500       ; 2.381      ; 2.176      ;
; 0.070  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; ec                                                  ; cl          ; -0.500       ; 2.381      ; 2.176      ;
; 0.070  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; ec                                                  ; cl          ; -0.500       ; 2.381      ; 2.176      ;
; 0.397  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; cl                                                  ; cl          ; 0.000        ; 0.092      ; 0.684      ;
; 0.455  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.724      ;
; 0.690  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.959      ;
; 0.690  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.959      ;
; 0.691  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.960      ;
; 0.691  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.960      ;
; 0.692  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.961      ;
; 0.692  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.961      ;
; 0.692  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.961      ;
; 0.693  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.962      ;
; 0.694  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.963      ;
; 0.694  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.963      ;
; 0.695  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.964      ;
; 0.697  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.966      ;
; 0.705  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.974      ;
; 0.705  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.974      ;
; 0.707  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.976      ;
; 0.707  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.976      ;
; 0.708  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.977      ;
; 0.710  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 0.979      ;
; 0.843  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state                      ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state                      ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; cl          ; 0.000        ; 2.383      ; 3.681      ;
; 1.006  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.275      ;
; 1.010  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.279      ;
; 1.010  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.279      ;
; 1.011  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.280      ;
; 1.013  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.282      ;
; 1.014  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.283      ;
; 1.014  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.283      ;
; 1.014  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.283      ;
; 1.016  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.285      ;
; 1.016  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.285      ;
; 1.016  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.285      ;
; 1.017  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.286      ;
; 1.018  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.287      ;
; 1.022  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.293      ;
; 1.023  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.292      ;
; 1.025  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.294      ;
; 1.025  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.294      ;
; 1.026  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.295      ;
; 1.027  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.296      ;
; 1.028  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.297      ;
; 1.028  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.297      ;
; 1.029  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.298      ;
; 1.031  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.300      ;
; 1.031  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.300      ;
; 1.031  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.300      ;
; 1.037  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.308      ;
; 1.044  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.313      ;
; 1.109  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.380      ;
; 1.111  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.380      ;
; 1.112  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.381      ;
; 1.113  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.382      ;
; 1.113  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.382      ;
; 1.121  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.390      ;
; 1.126  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.395      ;
; 1.126  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.395      ;
; 1.128  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.397      ;
; 1.131  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.402      ;
; 1.132  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.401      ;
; 1.132  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.401      ;
; 1.134  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.405      ;
; 1.135  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.404      ;
; 1.136  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.405      ;
; 1.136  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.405      ;
; 1.138  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.407      ;
; 1.138  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.407      ;
; 1.139  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.408      ;
; 1.144  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.415      ;
; 1.145  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.414      ;
; 1.146  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.417      ;
; 1.147  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.416      ;
; 1.147  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.416      ;
; 1.149  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.418      ;
; 1.150  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.419      ;
; 1.150  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.419      ;
; 1.151  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.420      ;
; 1.153  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.422      ;
; 1.153  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.422      ;
; 1.156  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; cl                                                  ; cl          ; 0.000        ; -0.374     ; 0.977      ;
; 1.159  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.430      ;
; 1.166  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.435      ;
; 1.171  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]              ; ec                                                  ; cl          ; 0.000        ; 2.248      ; 3.248      ;
; 1.196  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]              ; ec                                                  ; cl          ; 0.000        ; 2.248      ; 3.273      ;
; 1.197  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.072      ; 1.464      ;
; 1.199  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.072      ; 1.466      ;
; 1.200  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]              ; ec                                                  ; cl          ; 0.000        ; 2.248      ; 3.277      ;
; 1.231  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.502      ;
; 1.233  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.502      ;
; 1.233  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.076      ; 1.504      ;
; 1.234  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.503      ;
; 1.235  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.504      ;
; 1.248  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.074      ; 1.517      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.072      ; 0.684      ;
; 0.472 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.072      ; 0.739      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'                                                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.411 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 0.000        ; 1.493      ; 2.339      ;
; 0.955 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; -0.500       ; 1.493      ; 2.383      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.443 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 0.000        ; 1.130      ; 2.008      ;
; 1.019 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; -0.500       ; 1.130      ; 2.084      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.451 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 0.000        ; 1.458      ; 2.344      ;
; 1.000 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; -0.500       ; 1.458      ; 2.393      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.467 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 0.000        ; 1.150      ; 2.052      ;
; 0.943 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; -0.500       ; 1.150      ; 2.028      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'                                                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.485 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.000        ; 0.955      ; 1.885      ;
; 1.053 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -0.500       ; 0.955      ; 1.953      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.527 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 0.000        ; 0.961      ; 1.923      ;
; 1.068 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; -0.500       ; 0.961      ; 1.964      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.530 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 0.000        ; 0.955      ; 1.920      ;
; 1.072 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; -0.500       ; 0.955      ; 1.962      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.533 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 0.000        ; 0.955      ; 1.923      ;
; 1.068 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; -0.500       ; 0.955      ; 1.958      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.535 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 0.000        ; 0.955      ; 1.925      ;
; 1.069 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; -0.500       ; 0.955      ; 1.959      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.538 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 0.000        ; 1.511      ; 2.484      ;
; 1.063 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; -0.500       ; 1.511      ; 2.509      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.575 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 0.000        ; 1.531      ; 2.541      ;
; 1.095 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; -0.500       ; 1.531      ; 2.561      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ec'                                                                                                                                                      ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.836 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.333      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 1.941 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 2.438      ;
; 2.348 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.770      ; 2.843      ;
; 2.348 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.770      ; 2.843      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.511 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.008      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.523 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.772      ; 3.020      ;
; 2.536 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.770      ; 3.031      ;
; 2.536 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.770      ; 3.031      ;
; 2.537 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.770      ; 3.032      ;
; 2.537 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.770      ; 3.032      ;
; 2.561 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; -0.500       ; 0.770      ; 3.056      ;
; 2.561 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; -0.500       ; 0.770      ; 3.056      ;
; 2.636 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; -0.500       ; 0.778      ; 3.139      ;
; 2.636 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; -0.500       ; 0.778      ; 3.139      ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; ec                                                   ; -3.799 ; -51.717       ;
; cl                                                   ; -1.629 ; -46.991       ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; -0.009 ; -0.009        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; 0.020  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; 0.023  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.024  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; 0.025  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; 0.026  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; 0.026  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; 0.027  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; 0.037  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; 0.101  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; 0.141  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.563  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; cl                                                   ; -0.255 ; -1.020        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.186  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; 0.203  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.205  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; 0.207  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; 0.210  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; 0.224  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; 0.230  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; 0.230  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; 0.233  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; 0.235  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; 0.250  ; 0.000         ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; 0.261  ; 0.000         ;
; ec                                                   ; 0.697  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; cl                                                   ; -3.000 ; -68.477       ;
; ec                                                   ; -3.000 ; -22.158       ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; -1.000 ; -2.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; -1.000 ; -1.000        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; -1.000 ; -1.000        ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ec'                                                                                                                                                      ;
+--------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.799 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; 0.500        ; 0.674      ; 4.950      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.768 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[2] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.934      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.767 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[3] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.933      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.763 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i18|state[1] ; cl           ; ec          ; 0.500        ; 0.689      ; 4.929      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
; -3.615 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[3] ; cl           ; ec          ; 0.500        ; 0.673      ; 4.765      ;
+--------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cl'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.629 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.585      ;
; -1.583 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.539      ;
; -1.562 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.518      ;
; -1.517 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.473      ;
; -1.512 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.468      ;
; -1.501 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.457      ;
; -1.499 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.455      ;
; -1.486 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.442      ;
; -1.475 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.431      ;
; -1.451 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.407      ;
; -1.446 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.029     ; 2.404      ;
; -1.445 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.401      ;
; -1.436 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.036     ; 2.387      ;
; -1.434 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.390      ;
; -1.426 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.378      ;
; -1.424 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.380      ;
; -1.419 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.375      ;
; -1.408 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.364      ;
; -1.401 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.353      ;
; -1.390 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.342      ;
; -1.382 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.338      ;
; -1.380 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.336      ;
; -1.380 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.332      ;
; -1.376 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.328      ;
; -1.367 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.323      ;
; -1.359 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.311      ;
; -1.356 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.312      ;
; -1.341 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.297      ;
; -1.334 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.286      ;
; -1.333 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.112      ;
; -1.332 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.111      ;
; -1.330 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.282      ;
; -1.329 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.029     ; 2.287      ;
; -1.324 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.103      ;
; -1.323 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.275      ;
; -1.322 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.101      ;
; -1.319 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.036     ; 2.270      ;
; -1.318 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.097      ;
; -1.314 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.266      ;
; -1.313 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.269      ;
; -1.309 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.261      ;
; -1.307 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.263      ;
; -1.307 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.086      ;
; -1.303 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.029     ; 2.261      ;
; -1.297 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.253      ;
; -1.296 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.032     ; 2.251      ;
; -1.296 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.248      ;
; -1.286 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.065      ;
; -1.284 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cl           ; cl          ; 1.000        ; -0.038     ; 2.233      ;
; -1.281 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.237      ;
; -1.278 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.057      ;
; -1.273 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cl           ; cl          ; 1.000        ; -0.038     ; 2.222      ;
; -1.271 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.227      ;
; -1.271 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.223      ;
; -1.266 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.045      ;
; -1.265 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.044      ;
; -1.264 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.216      ;
; -1.257 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.036      ;
; -1.256 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.208      ;
; -1.255 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.034      ;
; -1.251 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.030      ;
; -1.248 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.032     ; 2.203      ;
; -1.248 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.200      ;
; -1.246 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.198      ;
; -1.243 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.033     ; 2.197      ;
; -1.240 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.019      ;
; -1.235 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]              ; cl           ; cl          ; 1.000        ; -0.093     ; 2.014      ;
; -1.230 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.186      ;
; -1.221 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.173      ;
; -1.220 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.999      ;
; -1.218 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.033     ; 2.172      ;
; -1.217 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cl           ; cl          ; 1.000        ; -0.038     ; 2.166      ;
; -1.212 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.991      ;
; -1.208 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.040     ; 2.155      ;
; -1.206 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cl           ; cl          ; 1.000        ; -0.038     ; 2.155      ;
; -1.204 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.031     ; 2.160      ;
; -1.203 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.982      ;
; -1.202 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.981      ;
; -1.198 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.150      ;
; -1.196 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.148      ;
; -1.194 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.973      ;
; -1.193 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.033     ; 2.147      ;
; -1.189 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.968      ;
; -1.188 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.967      ;
; -1.188 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.967      ;
; -1.186 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.965      ;
; -1.186 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.138      ;
; -1.183 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.040     ; 2.130      ;
; -1.180 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.032     ; 2.135      ;
; -1.179 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.032     ; 2.134      ;
; -1.177 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.129      ;
; -1.175 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.954      ;
; -1.173 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.952      ;
; -1.171 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.035     ; 2.123      ;
; -1.168 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.947      ;
; -1.165 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.032     ; 2.120      ;
; -1.157 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.032     ; 2.112      ;
; -1.154 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]              ; cl           ; cl          ; 1.000        ; -0.093     ; 1.933      ;
; -1.154 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]~_Duplicate_1  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]~_Duplicate_1  ; cl           ; cl          ; 1.000        ; -0.038     ; 2.103      ;
; -1.153 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]~_Duplicate_1 ; cl           ; cl          ; 1.000        ; -0.036     ; 2.104      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.009 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 0.500        ; 0.634      ; 1.255      ;
; 0.495  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 1.000        ; 0.634      ; 1.251      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.020 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 0.500        ; 0.608      ; 1.200      ;
; 0.520 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 1.000        ; 0.608      ; 1.200      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.023 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 0.500        ; 0.639      ; 1.228      ;
; 0.519 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 1.000        ; 0.639      ; 1.232      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'                                                                                                                                                                                         ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.024 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.500        ; 0.414      ; 0.992      ;
; 0.533 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 1.000        ; 0.414      ; 0.983      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.025 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 0.500        ; 0.415      ; 1.002      ;
; 0.528 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 1.000        ; 0.415      ; 0.999      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.026 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 0.500        ; 0.415      ; 1.001      ;
; 0.529 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 1.000        ; 0.415      ; 0.998      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.026 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 0.500        ; 0.414      ; 1.000      ;
; 0.530 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 1.000        ; 0.414      ; 0.996      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.027 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 0.500        ; 0.416      ; 1.001      ;
; 0.530 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 1.000        ; 0.416      ; 0.998      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'                                                                                                                                                                                         ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.037 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 0.500        ; 0.617      ; 1.192      ;
; 0.536 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 1.000        ; 0.617      ; 1.193      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.101 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 0.500        ; 0.475      ; 0.986      ;
; 0.592 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 1.000        ; 0.475      ; 0.995      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.141 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 0.500        ; 0.467      ; 0.938      ;
; 0.640 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 1.000        ; 0.467      ; 0.939      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.563 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.037     ; 0.387      ;
; 0.591 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 1.000        ; -0.037     ; 0.359      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cl'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.255 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 1.170      ; 1.029      ;
; -0.255 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 1.170      ; 1.029      ;
; -0.255 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 1.170      ; 1.029      ;
; -0.255 ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; ec                                                  ; cl          ; 0.000        ; 1.170      ; 1.029      ;
; 0.185  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; cl                                                  ; cl          ; 0.000        ; 0.045      ; 0.314      ;
; 0.197  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.318      ;
; 0.296  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.420      ;
; 0.304  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.427      ;
; 0.326  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state                      ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state                      ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; cl          ; 0.000        ; 1.177      ; 1.712      ;
; 0.363  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]              ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.401      ;
; 0.369  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]              ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.407      ;
; 0.370  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]              ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.408      ;
; 0.445  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.566      ;
; 0.446  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.566      ;
; 0.447  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.568      ;
; 0.448  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.568      ;
; 0.448  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.569      ;
; 0.453  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.573      ;
; 0.455  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.576      ;
; 0.457  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.577      ;
; 0.457  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.579      ;
; 0.459  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.579      ;
; 0.459  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.580      ;
; 0.460  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.580      ;
; 0.460  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.581      ;
; 0.461  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.583      ;
; 0.464  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.586      ;
; 0.465  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.585      ;
; 0.468  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.588      ;
; 0.475  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]              ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.513      ;
; 0.493  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; cl                                                  ; cl          ; 0.000        ; -0.157     ; 0.420      ;
; 0.507  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.629      ;
; 0.508  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.629      ;
; 0.509  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.629      ;
; 0.510  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.630      ;
; 0.510  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.631      ;
; 0.510  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.632      ;
; 0.511  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.631      ;
; 0.511  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.632      ;
; 0.511  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.632      ;
; 0.513  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.634      ;
; 0.514  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.634      ;
; 0.514  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.635      ;
; 0.516  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.637      ;
; 0.518  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.638      ;
; 0.518  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.639      ;
; 0.520  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.642      ;
; 0.521  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.642      ;
; 0.522  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.643      ;
; 0.522  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.642      ;
; 0.523  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.645      ;
; 0.523  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.643      ;
; 0.523  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.644      ;
; 0.524  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.645      ;
; 0.525  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.646      ;
; 0.526  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.646      ;
; 0.526  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.647      ;
; 0.527  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.649      ;
; 0.530  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.652      ;
; 0.531  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.651      ;
; 0.534  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]           ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.654      ;
; 0.549  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.669      ;
; 0.551  ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11]~_Duplicate_1 ; cl                                                  ; cl          ; 0.000        ; 0.036      ; 0.671      ;
; 0.564  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]               ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.602      ;
; 0.564  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]               ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.602      ;
; 0.570  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]               ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.608      ;
; 0.572  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]               ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.610      ;
; 0.573  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]           ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12]          ; cl                                                  ; cl          ; 0.000        ; 0.038      ; 0.695      ;
; 0.573  ; ec                                                                       ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]               ; ec                                                  ; cl          ; 0.000        ; 1.131      ; 1.611      ;
; 0.574  ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10]          ; relojC:relojC_i3|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14]          ; cl                                                  ; cl          ; 0.000        ; 0.037      ; 0.695      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state'                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.037      ; 0.314      ;
; 0.206 ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0] ; cntr4:cntr4_i7|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1] ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 0.000        ; 0.037      ; 0.327      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.203 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; 0.000        ; 0.505      ; 0.897      ;
; 0.717 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; -0.500       ; 0.505      ; 0.911      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state'                                                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.205 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 0.000        ; 0.442      ; 0.846      ;
; 0.735 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -0.500       ; 0.442      ; 0.876      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.207 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; 0.000        ; 0.497      ; 0.893      ;
; 0.714 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state ; -0.500       ; 0.497      ; 0.900      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state'                                                                                                                                                                                          ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                         ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.210 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; 0.000        ; 0.653      ; 1.052      ;
; 0.725 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; -0.500       ; 0.653      ; 1.067      ;
+-------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.224 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; 0.000        ; 0.644      ; 1.057      ;
; 0.742 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; -0.500       ; 0.644      ; 1.075      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.230 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; 0.000        ; 0.442      ; 0.861      ;
; 0.745 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state ; -0.500       ; 0.442      ; 0.876      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.230 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; 0.000        ; 0.444      ; 0.863      ;
; 0.744 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state ; -0.500       ; 0.444      ; 0.877      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.233 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; 0.000        ; 0.443      ; 0.865      ;
; 0.744 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; -0.500       ; 0.443      ; 0.876      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.235 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; 0.000        ; 0.443      ; 0.867      ;
; 0.746 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state ; -0.500       ; 0.443      ; 0.878      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.250 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; 0.000        ; 0.671      ; 1.110      ;
; 0.761 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state ; -0.500       ; 0.671      ; 1.121      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.261 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; 0.000        ; 0.676      ; 1.126      ;
; 0.778 ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state ; -0.500       ; 0.676      ; 1.143      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ec'                                                                                                                                                      ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.697 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.109      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.741 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[1] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.153      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.742 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.154      ;
; 0.954 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.796      ; 1.364      ;
; 0.954 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.796      ; 1.364      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.004 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[0] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.416      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[9]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[10] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[11] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[12] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[13] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[14] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[15] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[16] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[17] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[0]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[1]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[2]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[3]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[4]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[5]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[6]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[7]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.020 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[8]  ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.798      ; 1.432      ;
; 1.042 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; -0.500       ; 0.796      ; 1.452      ;
; 1.042 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[1] ; cl           ; ec          ; -0.500       ; 0.796      ; 1.452      ;
; 1.062 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.796      ; 1.472      ;
; 1.062 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[2] ; cl           ; ec          ; -0.500       ; 0.796      ; 1.472      ;
; 1.063 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.796      ; 1.473      ;
; 1.063 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i16|state[3] ; cl           ; ec          ; -0.500       ; 0.796      ; 1.473      ;
; 1.080 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[18] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; -0.500       ; 0.794      ; 1.488      ;
; 1.080 ; cntr:cntr_i2|DIG_Counter_Nbit:DIG_Counter_Nbit_i0|count[19] ; DIG_D_FF_Nbit:DIG_D_FF_Nbit_i15|state[2] ; cl           ; ec          ; -0.500       ; 0.794      ; 1.488      ;
+-------+-------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; -10.551  ; -0.363 ; N/A      ; N/A     ; -4.000              ;
;  cl                                                   ; -5.012   ; -0.363 ; N/A      ; N/A     ; -4.000              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; -0.658   ; 0.235  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -0.646   ; 0.205  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; -0.003   ; 0.186  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; -0.730   ; 0.250  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; -0.657   ; 0.233  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; -0.650   ; 0.224  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; -0.657   ; 0.230  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; -0.662   ; 0.261  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; -0.446   ; 0.203  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; -0.408   ; 0.207  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; -0.657   ; 0.230  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; -0.591   ; 0.210  ; N/A      ; N/A     ; -1.487              ;
;  ec                                                   ; -10.551  ; 0.697  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                       ; -337.094 ; -1.452 ; 0.0      ; 0.0     ; -188.424            ;
;  cl                                                   ; -184.899 ; -1.452 ; N/A      ; N/A     ; -142.301            ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; -0.658   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; -0.646   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; -0.003   ; 0.000  ; N/A      ; N/A     ; -2.974              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; -0.730   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; -0.657   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; -0.650   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; -0.657   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; -0.662   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; -0.446   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; -0.408   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; -0.657   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; -0.591   ; 0.000  ; N/A      ; N/A     ; -1.487              ;
;  ec                                                   ; -145.430 ; 0.000  ; N/A      ; N/A     ; -26.792             ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Tri           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_4           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_3           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VCC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GND           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_8           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_7           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_6           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_5           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bell          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lec           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ec                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cl                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tri           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; L_4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; L_3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; L_2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; L_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; H             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; d[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; d[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; d[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; d[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; d[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VCC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; GND           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; L_8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; L_7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; L_6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; L_5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bell          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lec           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tri           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; L_4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; L_3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; L_2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; L_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; H             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; d[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; d[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; d[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; d[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; d[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VCC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GND           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; L_8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; L_7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; L_6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; L_5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bell          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lec           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tri           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; L_4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; L_3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; L_2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; L_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; H             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; d[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; d[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; d[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VCC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GND           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; L_8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; L_7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; L_6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; L_5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bell          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lec           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; cl                                                   ; cl                                                   ; 630      ; 0        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; cl                                                   ; 1        ; 1        ; 0        ; 0        ;
; ec                                                   ; cl                                                   ; 40       ; 40       ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 3        ; 0        ; 0        ; 0        ;
; cl                                                   ; ec                                                   ; 0        ; 0        ; 691224   ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; cl                                                   ; cl                                                   ; 630      ; 0        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; cl                                                   ; 1        ; 1        ; 0        ; 0        ;
; ec                                                   ; cl                                                   ; 40       ; 40       ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; 1        ; 1        ; 0        ; 0        ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; 3        ; 0        ; 0        ; 0        ;
; cl                                                   ; ec                                                   ; 0        ; 0        ; 691224   ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 329   ; 329  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+
; Target                                               ; Clock                                                ; Type ; Status      ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+
; cl                                                   ; cl                                                   ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state  ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state ; Base ; Constrained ;
; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state ; Base ; Constrained ;
; ec                                                   ; ec                                                   ; Base ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ec         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_4         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tri         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lec         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ec         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_4         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tri         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lec         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Nov 16 17:57:38 2023
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cl cl
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state
    Info (332105): create_clock -period 1.000 -name divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state
    Info (332105): create_clock -period 1.000 -name ec ec
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.551            -145.430 ec 
    Info (332119):    -5.012            -184.899 cl 
    Info (332119):    -0.730              -0.730 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):    -0.662              -0.662 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):    -0.658              -0.658 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):    -0.657              -0.657 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):    -0.657              -0.657 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):    -0.657              -0.657 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):    -0.650              -0.650 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):    -0.646              -0.646 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):    -0.591              -0.591 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
    Info (332119):    -0.446              -0.446 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):    -0.408              -0.408 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):    -0.003              -0.003 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
Info (332146): Worst-case hold slack is -0.363
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.363              -1.452 cl 
    Info (332119):     0.453               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
    Info (332119):     0.473               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
    Info (332119):     0.496               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):     0.503               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):     0.529               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):     0.529               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):     0.578               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):     0.578               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):     0.582               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):     0.583               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):     0.613               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):     0.642               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):     1.999               0.000 ec 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -142.301 cl 
    Info (332119):    -3.000             -26.792 ec 
    Info (332119):    -1.487              -2.974 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.703
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.703            -133.467 ec 
    Info (332119):    -4.564            -165.531 cl 
    Info (332119):    -0.603              -0.603 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):    -0.564              -0.564 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):    -0.563              -0.563 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):    -0.562              -0.562 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):    -0.559              -0.559 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):    -0.556              -0.556 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):    -0.546              -0.546 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):    -0.525              -0.525 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):    -0.481              -0.481 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
    Info (332119):    -0.357              -0.357 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):    -0.351              -0.351 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):     0.091               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
Info (332146): Worst-case hold slack is -0.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.246              -0.982 cl 
    Info (332119):     0.402               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
    Info (332119):     0.411               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
    Info (332119):     0.443               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):     0.451               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):     0.467               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):     0.485               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):     0.527               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):     0.530               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):     0.533               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):     0.535               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):     0.538               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):     0.575               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):     1.836               0.000 ec 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -141.739 cl 
    Info (332119):    -3.000             -26.792 ec 
    Info (332119):    -1.487              -2.974 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):    -1.487              -1.487 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.799             -51.717 ec 
    Info (332119):    -1.629             -46.991 cl 
    Info (332119):    -0.009              -0.009 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):     0.020               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):     0.023               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):     0.024               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):     0.025               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):     0.026               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):     0.026               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):     0.027               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):     0.037               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
    Info (332119):     0.101               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):     0.141               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):     0.563               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
Info (332146): Worst-case hold slack is -0.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.255              -1.020 cl 
    Info (332119):     0.186               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
    Info (332119):     0.203               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):     0.205               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):     0.207               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):     0.210               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
    Info (332119):     0.224               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):     0.230               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):     0.230               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):     0.233               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):     0.235               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):     0.250               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):     0.261               0.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):     0.697               0.000 ec 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -68.477 cl 
    Info (332119):    -3.000             -22.158 ec 
    Info (332119):    -1.000              -2.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i11|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i0|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i10|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i1|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i2|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i3|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i4|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i5|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i6|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i7|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i8|state 
    Info (332119):    -1.000              -1.000 divFl:divFl_i4|DIG_D_FF_1bit:DIG_D_FF_1bit_i9|state 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 470 megabytes
    Info: Processing ended: Thu Nov 16 17:57:39 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


