# RISCV ZWERG CPU #

RISCV-Zwerg CPU supports currently only riscv32-i instruction set architecture and is implemented with 3-stage pipeline.

## Dhrystone Benchmark ##
| Cycles | Dhrystone/s/MHz | DMIPS/s/MHz |
| ------ | --------------- | ----------- |
|    673 |            1485 |        0.85 |

## Coremark Benchmark ##
| Cycles | Iteration/s/MHz |
| ------ | --------------- |
| 971093 |            1.02 |

Documentation will be expanded in the future.
