Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: NERP_demo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NERP_demo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NERP_demo_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : NERP_demo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\space_invaders\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\152\Desktop\space_invaders\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\152\Desktop\space_invaders\NERP_demo_top.v" into library work
Parsing module <NERP_demo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <NERP_demo_top>.

Elaborating module <clockdiv>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\space_invaders\clockdiv.v" Line 51: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\space_invaders\clockdiv.v" Line 52: Result of 24-bit expression is truncated to fit in 23-bit target.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\space_invaders\vga640x480.v" Line 54: Using initial value of playerPosY since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\space_invaders\vga640x480.v" Line 58: Using initial value of alienPosX since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\space_invaders\vga640x480.v" Line 113: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\space_invaders\vga640x480.v" Line 122: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\space_invaders\vga640x480.v" Line 165: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\space_invaders\vga640x480.v" Line 166: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NERP_demo_top>.
    Related source file is "C:\Users\152\Desktop\space_invaders\NERP_demo_top.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <rst_ff>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <NERP_demo_top> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\152\Desktop\space_invaders\clockdiv.v".
    Found 23-bit register for signal <s>.
    Found 1-bit register for signal <game>.
    Found 2-bit register for signal <q>.
    Found 2-bit adder for signal <q[1]_GND_2_o_add_2_OUT> created at line 51.
    Found 23-bit adder for signal <s[22]_GND_2_o_add_3_OUT> created at line 52.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\152\Desktop\space_invaders\vga640x480.v".
        hpixels = 800
        vlines = 521
        hpulse = 96
        vpulse = 2
        hbp = 144
        hfp = 784
        vbp = 31
        vfp = 511
        bottomBarY = 486
    Found 32-bit register for signal <bulletPosY>.
    Found 1-bit register for signal <movingLeft>.
    Found 1-bit register for signal <spawnBullet>.
    Found 10-bit register for signal <hc>.
    Found 10-bit register for signal <vc>.
    Found 32-bit register for signal <playerPosX>.
    Found 32-bit register for signal <alienPosY>.
    Found 1-bit register for signal <movingRight>.
    Found 32-bit subtractor for signal <playerPosX[31]_GND_3_o_sub_19_OUT> created at line 140.
    Found 32-bit subtractor for signal <bulletPosY[31]_GND_3_o_sub_24_OUT> created at line 145.
    Found 32-bit subtractor for signal <bulletPosY[31]_GND_3_o_sub_46_OUT> created at line 183.
    Found 32-bit subtractor for signal <alienPosY[31]_GND_3_o_sub_51_OUT> created at line 191.
    Found 10-bit adder for signal <hc[9]_GND_3_o_add_5_OUT> created at line 113.
    Found 10-bit adder for signal <vc[9]_GND_3_o_add_7_OUT> created at line 122.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_17_OUT> created at line 134.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_20_OUT> created at line 142.
    Found 32-bit adder for signal <bulletPosX[31]_GND_3_o_add_43_OUT> created at line 182.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_54_OUT> created at line 198.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_58_OUT> created at line 205.
    Found 32-bit adder for signal <playerPosX[31]_GND_3_o_add_60_OUT> created at line 205.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bulletPosX<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <bulletPosX[31]_GND_3_o_LessThan_2_o> created at line 95
    Found 10-bit comparator greater for signal <hc[9]_PWR_3_o_LessThan_5_o> created at line 112
    Found 10-bit comparator lessequal for signal <vc[9]_PWR_3_o_LessThan_7_o> created at line 121
    Found 32-bit comparator greater for signal <n0028> created at line 144
    Found 32-bit comparator greater for signal <bulletPosX[31]_GND_3_o_LessThan_26_o> created at line 148
    Found 32-bit comparator lessequal for signal <n0033> created at line 148
    Found 32-bit comparator lessequal for signal <n0036> created at line 149
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_37_o> created at line 165
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_39_o> created at line 166
    Found 10-bit comparator lessequal for signal <n0081> created at line 179
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_42_o> created at line 179
    Found 32-bit comparator lessequal for signal <n0085> created at line 182
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosX[31]_LessThan_45_o> created at line 182
    Found 32-bit comparator lessequal for signal <n0091> created at line 183
    Found 32-bit comparator greater for signal <GND_3_o_bulletPosY[31]_LessThan_48_o> created at line 183
    Found 10-bit comparator lessequal for signal <n0096> created at line 190
    Found 10-bit comparator greater for signal <hc[9]_GND_3_o_LessThan_50_o> created at line 190
    Found 32-bit comparator lessequal for signal <n0101> created at line 191
    Found 32-bit comparator greater for signal <GND_3_o_alienPosY[31]_LessThan_53_o> created at line 191
    Found 32-bit comparator lessequal for signal <n0106> created at line 198
    Found 32-bit comparator greater for signal <GND_3_o_playerPosX[31]_LessThan_56_o> created at line 198
    Found 10-bit comparator greater for signal <n0111> created at line 199
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_58_o> created at line 199
    Found 32-bit comparator lessequal for signal <n0117> created at line 205
    Found 32-bit comparator greater for signal <GND_3_o_playerPosX[31]_LessThan_62_o> created at line 205
    Found 10-bit comparator lessequal for signal <n0122> created at line 206
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 119 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred  26 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <vga640x480> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 2
 2-bit adder                                           : 1
 23-bit adder                                          : 1
 32-bit adder                                          : 5
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 3
# Registers                                            : 13
 1-bit register                                        : 6
 10-bit register                                       : 2
 2-bit register                                        : 1
 23-bit register                                       : 1
 32-bit register                                       : 3
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 26
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 4
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 7
# Multiplexers                                         : 11
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <alienPosY_31> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_30> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_29> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_28> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_27> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_26> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_25> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_24> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_23> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_22> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_21> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_20> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_19> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_18> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_17> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_16> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_15> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_14> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_13> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_12> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_11> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_10> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_9> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_7> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_6> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_5> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <alienPosY_4> has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
The following registers are absorbed into counter <s>: 1 register on signal <s>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <playerPosX>: 1 register on signal <playerPosX>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <bulletPosY>: 1 register on signal <bulletPosY>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 5
 32-bit subtractor                                     : 2
# Counters                                             : 6
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
 32-bit down counter                                   : 1
 32-bit updown counter                                 : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 26
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 4
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 7
# Multiplexers                                         : 10
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <alienPosY_31> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_30> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_29> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_28> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_27> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_26> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_25> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_24> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_23> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_22> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_21> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_20> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_19> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_18> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_17> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_16> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_15> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_14> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_13> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_12> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_11> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_10> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_9> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_7> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_6> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_5> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <alienPosY_4> has a constant value of 0 in block <vga640x480>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    bulletPosY_8 in unit <vga640x480>
    bulletPosY_7 in unit <vga640x480>
    bulletPosY_4 in unit <vga640x480>
    bulletPosY_6 in unit <vga640x480>
    bulletPosY_1 in unit <vga640x480>
    bulletPosY_3 in unit <vga640x480>


Optimizing unit <NERP_demo_top> ...

Optimizing unit <vga640x480> ...
WARNING:Xst:1710 - FF/Latch <U1/s_22> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/s_20> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/s_21> (without init value) has a constant value of 0 in block <NERP_demo_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U3/bulletPosY_24> in Unit <NERP_demo_top> is equivalent to the following FF/Latch, which will be removed : <U3/bulletPosY_25> 
INFO:Xst:2261 - The FF/Latch <U3/alienPosY_8> in Unit <NERP_demo_top> is equivalent to the following 4 FFs/Latches, which will be removed : <U3/alienPosY_3> <U3/alienPosY_2> <U3/alienPosY_1> <U3/alienPosY_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NERP_demo_top, actual ratio is 6.
WARNING:Xst:1426 - The value init of the FF/Latch U3/bulletPosY_8_LD hinder the constant cleaning in the block NERP_demo_top.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NERP_demo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1163
#      GND                         : 1
#      INV                         : 48
#      LUT1                        : 181
#      LUT2                        : 42
#      LUT3                        : 15
#      LUT4                        : 103
#      LUT5                        : 77
#      LUT6                        : 23
#      MUXCY                       : 385
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 286
# FlipFlops/Latches                : 151
#      FD                          : 1
#      FDCE                        : 25
#      FDE                         : 38
#      FDP                         : 2
#      FDPE                        : 6
#      FDR                         : 25
#      FDRE                        : 21
#      LD                          : 33
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 4
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             151  out of  18224     0%  
 Number of Slice LUTs:                  489  out of   9112     5%  
    Number used as Logic:               489  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    497
   Number with an unused Flip Flop:     346  out of    497    69%  
   Number with an unused LUT:             8  out of    497     1%  
   Number of fully used LUT-FF pairs:   143  out of    497    28%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
U1/game                            | BUFG                   | 70    |
U3/spawnBullet                     | BUFG                   | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.998ns (Maximum Frequency: 166.734MHz)
   Minimum input arrival time before clock: 2.268ns
   Maximum output required time after clock: 10.331ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.157ns (frequency: 193.922MHz)
  Total number of paths / destination ports: 1262 / 112
-------------------------------------------------------------------------
Delay:               5.157ns (Levels of Logic = 3)
  Source:            U3/hc_2 (FF)
  Destination:       U3/vc_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U3/hc_2 to U3/vc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.447   1.322  U3/hc_2 (U3/hc_2)
     LUT6:I0->O            1   0.203   0.580  U3/Mcount_vc_val2_SW0 (N6)
     LUT6:I5->O           12   0.205   0.909  U3/Mcount_vc_val2 (U3/Mcount_vc_val2)
     LUT2:I1->O           10   0.205   0.856  U3/Mcount_hc_val1 (U3/Mcount_hc_val)
     FDRE:R                    0.430          U3/hc_0
    ----------------------------------------
    Total                      5.157ns (1.490ns logic, 3.667ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/game'
  Clock period: 5.998ns (frequency: 166.734MHz)
  Total number of paths / destination ports: 34825 / 107
-------------------------------------------------------------------------
Delay:               5.998ns (Levels of Logic = 9)
  Source:            U3/bulletPosY_6_C_6 (FF)
  Destination:       U3/bulletPosY_31 (FF)
  Source Clock:      U1/game rising
  Destination Clock: U1/game rising

  Data Path: U3/bulletPosY_6_C_6 to U3/bulletPosY_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.755  U3/bulletPosY_6_C_6 (U3/bulletPosY_6_C_6)
     LUT3:I1->O            3   0.203   0.898  U3/bulletPosY_61 (U3/bulletPosY_6)
     LUT5:I1->O            1   0.203   0.000  U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_lut<2> (U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<2> (U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<3> (U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<4> (U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<5> (U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<6> (U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<6>)
     MUXCY:CI->O          35   0.019   1.335  U3/Mcompar_alienPosY[31]_bulletPosY[31]_LessThan_28_o_cy<7> (U3/alienPosY[31]_bulletPosY[31]_LessThan_28_o)
     LUT4:I3->O           37   0.205   1.362  U3/_n0244_inv1 (U3/Mcount_bulletPosY_lut<31>)
     FDCE:CE                   0.322          U3/bulletPosY_0
    ----------------------------------------
    Total                      5.998ns (1.647ns logic, 4.351ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       rst_ff (FF)
  Destination Clock: clk rising

  Data Path: clr to rst_ff
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.430          rst_ff
    ----------------------------------------
    Total                      2.268ns (1.652ns logic, 0.616ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2334 / 10
-------------------------------------------------------------------------
Offset:              9.105ns (Levels of Logic = 6)
  Source:            U3/hc_9 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      clk rising

  Data Path: U3/hc_9 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.447   1.369  U3/hc_9 (U3/hc_9)
     LUT6:I0->O            1   0.203   0.684  U3/blue<1>11 (U3/blue<1>12)
     LUT2:I0->O            1   0.203   0.944  U3/blue<1>12 (U3/blue<1>13)
     LUT6:I0->O            1   0.203   0.580  U3/blue<1>15 (U3/blue<1>16)
     LUT6:I5->O            2   0.205   0.721  U3/blue<1>111 (U3/blue<1>1)
     LUT4:I2->O            7   0.203   0.773  U3/blue<1>2 (blue_0_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                      9.105ns (4.035ns logic, 5.070ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/game'
  Total number of paths / destination ports: 31240 / 8
-------------------------------------------------------------------------
Offset:              10.331ns (Levels of Logic = 34)
  Source:            U3/playerPosX_2 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      U1/game rising

  Data Path: U3/playerPosX_2 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   0.802  U3/playerPosX_2 (U3/playerPosX_2)
     INV:I->O              1   0.206   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_lut<2>_INV_0 (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_lut<2>)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<2> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<3> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<4> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<5> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<6> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<7> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<8> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<9> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<10> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<11> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<12> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<13> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<14> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<15> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<16> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<17> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<18> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<19> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<20> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<21> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<22> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<23> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<24> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<25> (U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Madd_playerPosX[31]_GND_3_o_add_60_OUT_xor<26> (U3/playerPosX[31]_GND_3_o_add_60_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_GND_3_o_playerPosX[31]_LessThan_62_o_lut<8> (U3/Mcompar_GND_3_o_playerPosX[31]_LessThan_62_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_GND_3_o_playerPosX[31]_LessThan_62_o_cy<8> (U3/Mcompar_GND_3_o_playerPosX[31]_LessThan_62_o_cy<8>)
     MUXCY:CI->O           2   0.213   0.961  U3/Mcompar_GND_3_o_playerPosX[31]_LessThan_62_o_cy<9> (U3/Mcompar_GND_3_o_playerPosX[31]_LessThan_62_o_cy<9>)
     LUT5:I0->O            1   0.203   0.000  U3/blue<1>19_F (N12)
     MUXF7:I0->O           1   0.131   0.808  U3/blue<1>19 (U3/blue<1>110)
     LUT6:I3->O            2   0.205   0.721  U3/blue<1>111 (U3/blue<1>1)
     LUT4:I2->O            7   0.203   0.773  U3/blue<1>2 (blue_0_OBUF)
     OBUF:I->O                 2.571          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                     10.331ns (5.343ns logic, 4.988ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/spawnBullet'
  Total number of paths / destination ports: 6464 / 8
-------------------------------------------------------------------------
Offset:              10.223ns (Levels of Logic = 34)
  Source:            U3/bulletPosY_8_LD (LATCH)
  Destination:       green<2> (PAD)
  Source Clock:      U3/spawnBullet falling

  Data Path: U3/bulletPosY_8_LD to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              21   0.498   1.342  U3/bulletPosY_8_LD (U3/bulletPosY_8_LD)
     LUT3:I0->O            3   0.205   0.651  U3/bulletPosY_110 (U3/bulletPosY_1)
     LUT1:I0->O            1   0.205   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<1>_rt (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<1> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<2> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<3> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<4> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<5> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<6> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<7> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<8> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<9> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<10> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<11> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<12> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<13> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<14> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<15> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<16> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<17> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<18> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<19> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<20> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<21> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<22> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<23> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<24> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<25> (U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_cy<25>)
     XORCY:CI->O           1   0.180   0.924  U3/Msub_bulletPosY[31]_GND_3_o_sub_46_OUT_xor<26> (U3/bulletPosY[31]_GND_3_o_sub_46_OUT<26>)
     LUT5:I0->O            1   0.203   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_47_o_lut<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_47_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_47_o_cy<8> (U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_47_o_cy<8>)
     MUXCY:CI->O           1   0.213   0.580  U3/Mcompar_bulletPosY[31]_GND_3_o_LessThan_47_o_cy<9> (U3/bulletPosY[31]_GND_3_o_LessThan_47_o)
     LUT4:I3->O            2   0.205   0.864  U3/Mmux_green311 (U3/Mmux_green31)
     LUT4:I0->O            1   0.203   0.579  U3/Mmux_green32 (green_2_OBUF)
     OBUF:I->O                 2.571          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.223ns (5.283ns logic, 4.940ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/game
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |    5.998|         |         |         |
U3/spawnBullet |         |    6.637|         |         |
clk            |    3.814|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U3/spawnBullet
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/game        |         |         |    2.468|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U3/spawnBullet |         |    3.395|         |         |
clk            |    5.157|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.47 secs
 
--> 

Total memory usage is 258632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  100 (   0 filtered)
Number of infos    :    2 (   0 filtered)

