{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605106745815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605106745815 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO_SOC_ADC 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"DE0_NANO_SOC_ADC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605106745896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605106745948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605106745949 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1605106746081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605106746493 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605106746565 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605106747486 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605106747714 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1605106755200 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1605106755398 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1605106755398 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2464 global CLKCTRL_G2 " "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2464 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1605106755562 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 133 global CLKCTRL_G6 " "DE0_NANO_SOC_QSYS:u0\|DE0_NANO_SOC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 133 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1605106755562 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1605106755562 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 292 global CLKCTRL_G5 " "FPGA_CLK1_50~inputCLKENA0 with 292 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1605106755562 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1605106755562 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605106755563 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605106757180 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1605106757180 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605106757253 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605106757264 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE0_NANO_SOC_QSYS/synthesis/submodules/DE0_NANO_SOC_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605106757266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[1\] FPGA_CLK1_50 " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|tick\[1\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605106757296 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605106757296 "|DE0_nano_SoC_ADC|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[3\] is being clocked by DE0_NANO_SOC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605106757296 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605106757296 "|DE0_nano_SoC_ADC|DE0_NANO_SOC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605106757389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605106757390 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1605106757404 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1605106757404 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605106757405 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605106757406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605106757406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605106757406 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605106757406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605106757672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605106757681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605106757701 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605106757716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605106757744 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605106757752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605106758300 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605106758310 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605106758310 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1605106758310 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605106758310 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605106758705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605106761840 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1605106763127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605106799142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605106837980 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605106841812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605106841812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605106844459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605106851825 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605106851825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605106872307 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605106872307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605106872313 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.73 " "Total time spent on timing analysis during the Fitter is 3.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605106878811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605106878930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605106881545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605106881551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605106883658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605106893331 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1605106893841 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mypc/quartus/quartus/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mypc/quartus/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_nano_SoC_ADC.vhd" "" { Text "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_nano_SoC_ADC.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605106893880 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1605106893880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_ADC.fit.smsg " "Generated suppressed messages file D:/S7/archi_de_processeur/mini_projet/DE0_NANO_SOC_ADC_Source/DE0_NANO_SOC_ADC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605106894247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6678 " "Peak virtual memory: 6678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605106896251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 16:01:36 2020 " "Processing ended: Wed Nov 11 16:01:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605106896251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605106896251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:29 " "Total CPU time (on all processors): 00:11:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605106896251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605106896251 ""}
