0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x05
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x002a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x002e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0033: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x05
0x003c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x003f: mov_imm:
	regs[5] = 0xf3c48406, opcode= 0x01
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x05
0x004b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x004e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0051: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0054: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0066: mov_imm:
	regs[5] = 0x832dd8a9, opcode= 0x01
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x05
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0091: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x00a8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x00ab: mov_imm:
	regs[5] = 0xb9f8d850, opcode= 0x01
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x00ba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x00c0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x00c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00d5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x00e1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x00e4: mov_imm:
	regs[5] = 0x35490148, opcode= 0x01
0x00ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00f3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x00f6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x00fd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0102: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x05
0x010e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0111: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x05
0x011a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x011d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0120: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0123: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0126: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0129: mov_imm:
	regs[5] = 0x1137a9b6, opcode= 0x01
0x012f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0138: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0141: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0144: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0147: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0150: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0153: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0156: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0159: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x015c: mov_imm:
	regs[5] = 0xdd431c88, opcode= 0x01
0x0162: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x05
0x016b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x016e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0174: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x017a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x017d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0180: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0189: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x018c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x018f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0198: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x019b: mov_imm:
	regs[5] = 0x659d1e, opcode= 0x01
0x01a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01a4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x01a7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x01aa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x01ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01b3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x01bf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x01c2: mov_imm:
	regs[5] = 0x422c9d4, opcode= 0x01
0x01c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01cb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x01ce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x01d4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x01da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x01dd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x01e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x01e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01e6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x01ec: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x01ef: mov_imm:
	regs[5] = 0x23a30ae4, opcode= 0x01
0x01f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01f8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0201: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0204: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x05
0x020d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0213: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x021f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0228: mov_imm:
	regs[5] = 0x9bd4e0e1, opcode= 0x01
0x022e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0231: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0234: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0240: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0246: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0249: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0252: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x05
0x025b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x025f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0264: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0267: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x026a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x026d: mov_imm:
	regs[5] = 0xf7a249d9, opcode= 0x01
0x0273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0276: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0279: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x027c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x05
0x028e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0292: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0297: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x029a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x029d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x02a0: mov_imm:
	regs[5] = 0x7b420674, opcode= 0x01
0x02a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02af: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x02b2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x02b9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02be: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02ca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x02cd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x02d1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x02d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x02dc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x02e2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x02e5: mov_imm:
	regs[5] = 0x4b1f3aa4, opcode= 0x01
0x02eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x02ee: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x02f1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02fa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0309: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x030c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0310: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0315: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0318: mov_imm:
	regs[5] = 0xa97451d3, opcode= 0x01
0x031e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0321: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0324: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0330: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x05
0x033c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x033f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x034b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0354: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0360: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0363: mov_imm:
	regs[5] = 0xfd5a2635, opcode= 0x01
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x036f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0372: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0376: jmp_imm:
	pc += 0x1, opcode= 0x05
0x037b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0384: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x038a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x038d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0390: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0394: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0399: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x039d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03a2: mov_imm:
	regs[5] = 0xfd4f29d6, opcode= 0x01
0x03a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x03ab: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x03ae: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x03b4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x03ba: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x03bd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x03c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03c6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03d2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x03d5: mov_imm:
	regs[5] = 0x7023f3db, opcode= 0x01
0x03db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x03de: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x03e1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x03e4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x03e8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x03f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03f3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03f7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x03ff: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0402: mov_imm:
	regs[5] = 0xde361f7f, opcode= 0x01
0x0408: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0411: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0414: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x041a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0420: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0423: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x05
0x042c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x042f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0432: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0435: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0438: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x043b: mov_imm:
	regs[5] = 0xadca234c, opcode= 0x01
0x0441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x05
0x044a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x044d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0450: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x045c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x045f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0462: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0465: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0468: mov_imm:
	regs[5] = 0xe8d84e53, opcode= 0x01
0x046e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0471: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0474: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x047a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0480: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0483: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0486: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0489: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x048c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x048f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0492: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0495: mov_imm:
	regs[5] = 0x4101e578, opcode= 0x01
0x049b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x049e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x04a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x04a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x04a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04b3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x04b9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x04bc: mov_imm:
	regs[5] = 0x2b554cd9, opcode= 0x01
0x04c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x04c5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04ce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x04d4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x04e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x04e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04ed: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04f2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x04f8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x04fb: mov_imm:
	regs[5] = 0x1643219c, opcode= 0x01
0x0501: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x05
0x050a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x050d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0516: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0519: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x051c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x051f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0522: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0525: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0528: mov_imm:
	regs[5] = 0x928084a8, opcode= 0x01
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0538: jmp_imm:
	pc += 0x1, opcode= 0x05
0x053d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0540: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0546: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x054c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x054f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0552: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0555: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0558: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x055b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x055e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0561: mov_imm:
	regs[5] = 0xe0d76a89, opcode= 0x01
0x0567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x056a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0573: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0576: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x057f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0585: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0588: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x058b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x058e: mov_imm:
	regs[5] = 0x8d0db439, opcode= 0x01
0x0594: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0597: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x059a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x05a0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x05a6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x05a9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x05ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05b2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x05be: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05c7: mov_imm:
	regs[5] = 0x44ec0963, opcode= 0x01
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05dc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05e5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x05e8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x05eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05f7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x05fd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0600: mov_imm:
	regs[5] = 0x15ee4368, opcode= 0x01
0x0606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0609: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0618: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0624: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0627: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0634: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x063c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x063f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x05
0x064b: mov_imm:
	regs[5] = 0x38f21cf7, opcode= 0x01
0x0651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0654: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0657: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x065a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0661: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x05
0x067b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x067e: mov_imm:
	regs[5] = 0xbd452ce1, opcode= 0x01
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x05
0x068a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x068d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0690: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x05
0x069c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x06a2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x06a5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x06a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06b4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x06ba: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x06bd: mov_imm:
	regs[5] = 0xc965097d, opcode= 0x01
0x06c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x06c6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x06c9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x06cc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x06d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x06d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06db: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x06e1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x06e4: mov_imm:
	regs[5] = 0xb8272b9a, opcode= 0x01
0x06ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x06ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06f3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06fc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0703: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0708: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x070e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0711: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0714: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0717: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x071a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x071d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0720: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0729: mov_imm:
	regs[5] = 0x313cae67, opcode= 0x01
0x0730: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0735: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0738: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x073c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0741: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x05
0x074a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x074d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0750: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0759: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x075c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x075f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0762: mov_imm:
	regs[5] = 0x11f7067b, opcode= 0x01
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x05
0x076e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0777: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x077a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0780: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0786: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0789: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0792: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0795: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x05
0x079e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x07a4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x07a7: mov_imm:
	regs[5] = 0x418d4704, opcode= 0x01
0x07ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07b6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x07b9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x07bc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x07bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x07c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x07c5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07d7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x07da: mov_imm:
	regs[5] = 0xb8cf9ef2, opcode= 0x01
0x07e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x07e3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07ec: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x07f2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x07f8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0801: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x05
0x080a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x080d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0810: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0813: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0816: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x081a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x081f: mov_imm:
	regs[5] = 0x785d4e78, opcode= 0x01
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x05
0x082b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0834: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0837: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x083a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x083d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0840: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0843: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0846: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0849: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0852: mov_imm:
	regs[5] = 0xb9c0bdb1, opcode= 0x01
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x05
0x085e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0861: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0864: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x086a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0870: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0873: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0876: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x087a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x087f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0882: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0886: jmp_imm:
	pc += 0x1, opcode= 0x05
0x088b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0894: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x05
0x089d: mov_imm:
	regs[5] = 0xfe72feb0, opcode= 0x01
0x08a4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x08ac: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x08af: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08b8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x08bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08c1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x08c7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x08ca: mov_imm:
	regs[5] = 0xda7b898b, opcode= 0x01
0x08d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x08d3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x08d6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x08dc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x08e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08eb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x08ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x08f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08f5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08fa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0906: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0909: mov_imm:
	regs[5] = 0x954faba6, opcode= 0x01
0x090f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0912: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0915: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0918: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x091b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x091e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0922: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0927: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x092a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x092e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0933: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0936: mov_imm:
	regs[5] = 0xfc02f323, opcode= 0x01
0x093c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x093f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0942: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0948: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x094e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0957: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x095a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x095d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0960: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0963: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x05
0x096c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x096f: mov_imm:
	regs[5] = 0x562c1b04, opcode= 0x01
0x0975: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0978: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x097b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x097e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0981: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0984: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x05
0x098d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0990: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0999: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x099c: mov_imm:
	regs[5] = 0xd72cdf28, opcode= 0x01
0x09a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x09a5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x09a8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09b4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x09ba: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x09bd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x09c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09c4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09cc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x09d8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x09db: mov_imm:
	regs[5] = 0xc6988232, opcode= 0x01
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x09ea: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x09ed: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x09f0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x09f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x09f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09f9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a05: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0a08: mov_imm:
	regs[5] = 0xe82c19d5, opcode= 0x01
0x0a0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a11: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0a14: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0a1a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0a20: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a23: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a2c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a38: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0a3b: mov_imm:
	regs[5] = 0x4f32c9c0, opcode= 0x01
0x0a41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a4a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a53: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a5c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0a69: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a71: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a77: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a80: mov_imm:
	regs[5] = 0xcf0dfba4, opcode= 0x01
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a8f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a98: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0a9e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0aa4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0aa7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0aaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ab3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ab6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ab9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0abc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0abf: mov_imm:
	regs[5] = 0x621d6b9b, opcode= 0x01
0x0ac5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ace: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ad7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0ada: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0add: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ae0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ae3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ae6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ae9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0af2: mov_imm:
	regs[5] = 0x8cacd2db, opcode= 0x01
0x0af8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0afb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0afe: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b0a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0b10: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b19: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b28: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b34: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0b38: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b3d: mov_imm:
	regs[5] = 0x90da7077, opcode= 0x01
0x0b44: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b52: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0b55: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b58: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b61: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b67: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0b6a: mov_imm:
	regs[5] = 0xe354f121, opcode= 0x01
0x0b70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b73: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0b76: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b82: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0b88: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b91: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0b9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ba0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ba3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ba6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0ba9: mov_imm:
	regs[5] = 0x4d14a8a9, opcode= 0x01
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bbe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bc7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0bca: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0bcd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0bd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0bd3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0bd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0bd9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0bdc: mov_imm:
	regs[5] = 0xce77b29d, opcode= 0x01
0x0be2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bf4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0bfa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c06: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c09: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c12: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c18: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0c1b: mov_imm:
	regs[5] = 0x76bc5b98, opcode= 0x01
0x0c22: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c2a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0c2d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c30: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c34: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c3f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c45: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0c48: mov_imm:
	regs[5] = 0x5b921b10, opcode= 0x01
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c57: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0c5a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0c60: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0c66: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c69: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c72: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c78: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0c7b: mov_imm:
	regs[5] = 0x3ab1f7b0, opcode= 0x01
0x0c81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c84: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0c87: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c8a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0c96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c99: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ca5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0ca8: mov_imm:
	regs[5] = 0xce06b542, opcode= 0x01
0x0cae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0cb1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0cb4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0cba: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0cc0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0cc3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0cc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0cc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ccc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0cd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0cd8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0cdb: mov_imm:
	regs[5] = 0x6cb5320e, opcode= 0x01
0x0ce1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ce4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ce7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0cea: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0ced: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0cff: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0d02: mov_imm:
	regs[5] = 0x5d8b7416, opcode= 0x01
0x0d09: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d11: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0d14: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d1a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d20: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d23: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d32: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d38: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0d3b: mov_imm:
	regs[5] = 0x78d6650b, opcode= 0x01
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d4a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0d4d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d56: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d65: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d71: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0d74: mov_imm:
	regs[5] = 0xafbec1db, opcode= 0x01
0x0d7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d7d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0d80: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d86: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d8c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d8f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0da1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0da4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0da7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0daa: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0dad: mov_imm:
	regs[5] = 0x26b4afe0, opcode= 0x01
0x0db3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0db6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0db9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0dbc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0dbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0dc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0dcc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0dd1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0dd4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ddd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0de0: mov_imm:
	regs[5] = 0xd89f9a04, opcode= 0x01
0x0de6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0de9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0df2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0df8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0dfe: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e07: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e10: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e16: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0e19: mov_imm:
	regs[5] = 0xb7e61da4, opcode= 0x01
0x0e1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e22: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e25: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e28: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e37: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e3d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e46: mov_imm:
	regs[5] = 0x22c5fb3a, opcode= 0x01
0x0e4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e4f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e58: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0e5e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0e65: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e6a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e6d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e7c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e82: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0e85: mov_imm:
	regs[5] = 0xbfd722ac, opcode= 0x01
0x0e8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e8e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e91: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e94: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0e9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e9d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ea0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ea3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0ea6: mov_imm:
	regs[5] = 0xa8e302a4, opcode= 0x01
0x0eac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0eb5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0eb8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0ebe: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0eca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0ecd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ed0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ed9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0edc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0edf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ee2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0ee5: mov_imm:
	regs[5] = 0xce1957d8, opcode= 0x01
0x0eeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0eee: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ef1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0ef4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0ef7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0efa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0efd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f03: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f06: mov_imm:
	regs[5] = 0x8ea6b7cf, opcode= 0x01
0x0f0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f0f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0f12: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0f18: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0f1e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f27: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f30: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f36: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0f39: mov_imm:
	regs[5] = 0xdfe527ec, opcode= 0x01
0x0f3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f42: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0f45: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f48: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f52: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f57: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f63: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f6c: mov_imm:
	regs[5] = 0xa4a4df9d, opcode= 0x01
0x0f72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f75: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0f78: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f84: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0f8a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f8d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0f93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f9c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fa8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fb1: mov_imm:
	regs[5] = 0x4d432d, opcode= 0x01
0x0fb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0fba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fc3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0fc6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fcf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x0fd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fd5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0fdb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0fdf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fe4: mov_imm:
	regs[5] = 0x6383975a, opcode= 0x01
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1002: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x05
0x100b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x100f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1014: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1018: jmp_imm:
	pc += 0x1, opcode= 0x05
0x101d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1020: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1024: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1029: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x102d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1032: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1035: mov_imm:
	regs[5] = 0xd5c847fa, opcode= 0x01
0x103b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x103e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1041: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x05
0x104a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x104d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1051: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1056: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1059: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x105c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x105f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1062: mov_imm:
	regs[5] = 0x85e6cea, opcode= 0x01
0x1068: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x106b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x106e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1074: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x107a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x107d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1080: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1089: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x108c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x108f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1092: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1095: mov_imm:
	regs[5] = 0xbd903858, opcode= 0x01
0x109b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x109e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x10a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x10a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10b4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10b9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x10bf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x10c2: mov_imm:
	regs[5] = 0xb693590f, opcode= 0x01
0x10c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x10cb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x10ce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10da: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x10e0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x10e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10f8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1101: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x05
0x110a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x110e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1113: mov_imm:
	regs[5] = 0xd44c534e, opcode= 0x01
0x111a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x111f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1122: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1125: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1128: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1131: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1134: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1137: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x113a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1143: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x05
0x114c: mov_imm:
	regs[5] = 0x484936dc, opcode= 0x01
0x1152: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1155: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x05
0x115e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1164: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x116a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1173: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x05
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x05
0x118b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1194: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1197: mov_imm:
	regs[5] = 0x8b46192e, opcode= 0x01
0x119d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x11a0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x11a3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x11a6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x11a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11af: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x11b5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x11b8: mov_imm:
	regs[5] = 0xa88987f3, opcode= 0x01
0x11be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x11c1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11ca: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11d6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x11dc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x11df: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x11e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x11e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11e8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11f7: mov_imm:
	regs[5] = 0xe6dbc5f, opcode= 0x01
0x11fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1200: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1203: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1206: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1209: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x120c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x120f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1218: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x121b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1224: mov_imm:
	regs[5] = 0x71e83058, opcode= 0x01
0x122a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x122d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1236: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x123c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1242: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1245: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x05
0x124e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1251: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1254: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1257: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x125a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x125d: mov_imm:
	regs[5] = 0x2c0623bf, opcode= 0x01
0x1263: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x05
0x126c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x126f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1272: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1275: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1278: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x127b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x127e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1281: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1284: mov_imm:
	regs[5] = 0xa713b9e5, opcode= 0x01
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1290: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1299: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12a2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x12a8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x12ae: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x12b1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x12b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12ba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x12c0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x12c3: mov_imm:
	regs[5] = 0x9a35c8ca, opcode= 0x01
0x12c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x12cc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x12d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12d5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12de: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x12e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x12e5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12f3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x12f9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x12fc: mov_imm:
	regs[5] = 0xf60e3686, opcode= 0x01
0x1302: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1306: jmp_imm:
	pc += 0x1, opcode= 0x05
0x130b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1314: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x05
0x132c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1335: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1338: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x133b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x133f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1344: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1347: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1350: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1353: mov_imm:
	regs[5] = 0xc44831c6, opcode= 0x01
0x1359: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x135c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x135f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1362: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x05
0x136b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x136e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1371: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1374: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1377: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x137a: mov_imm:
	regs[5] = 0x1ebd5875, opcode= 0x01
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1386: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1389: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1392: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1398: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x139e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x13a1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x13a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13aa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x13b0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x13b3: mov_imm:
	regs[5] = 0x17a818c9, opcode= 0x01
0x13b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13c2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13cb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x13ce: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13e3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x13e9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x13ec: mov_imm:
	regs[5] = 0x4dec82c3, opcode= 0x01
0x13f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13fb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x13fe: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1404: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x140a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x140d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1410: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1413: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1416: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x141f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1422: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1425: mov_imm:
	regs[5] = 0xfda7e4d8, opcode= 0x01
0x142b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x142e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1431: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1434: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1437: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x143a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x143d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1440: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1443: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1446: mov_imm:
	regs[5] = 0x9e813f8e, opcode= 0x01
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1452: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1455: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1458: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x145e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1464: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1467: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x146a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x146d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1476: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x147f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1482: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1485: mov_imm:
	regs[5] = 0x7dcac955, opcode= 0x01
0x148b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1494: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1497: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x149a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x149d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x14a4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14a9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x14af: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14b8: mov_imm:
	regs[5] = 0x2d15d561, opcode= 0x01
0x14be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14d0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14dc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x14e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x14e5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x14e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x14eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14f4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x14fa: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x14fd: mov_imm:
	regs[5] = 0x152c97b5, opcode= 0x01
0x1504: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x150f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x151b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x151e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1521: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1524: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1527: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x152a: mov_imm:
	regs[5] = 0x4102eaf, opcode= 0x01
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1545: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x05
0x154e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1551: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x05
0x155a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x155e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1563: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1566: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x156a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x156f: mov_imm:
	regs[5] = 0xc980cc8e, opcode= 0x01
0x1575: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1578: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x157e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1581: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1587: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x158a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x158d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1591: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1596: mov_imm:
	regs[5] = 0xd5f3c13a, opcode= 0x01
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x159f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x15a2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15ae: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15ba: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x15bd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x15c6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15d2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x15d5: mov_imm:
	regs[5] = 0xdcba335f, opcode= 0x01
0x15db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x15df: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15e4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x15e7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x15eb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15f0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x15fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x15ff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1608: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x160b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x160e: mov_imm:
	regs[5] = 0xc3e63d04, opcode= 0x01
0x1614: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1617: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x161a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1620: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1626: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x162f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1638: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x163b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x163e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1641: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1644: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1647: mov_imm:
	regs[5] = 0x4dad1ab7, opcode= 0x01
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1653: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1656: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1659: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x165c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x165f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1662: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1666: jmp_imm:
	pc += 0x1, opcode= 0x05
0x166b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x166e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1677: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1680: mov_imm:
	regs[5] = 0x5d91470, opcode= 0x01
0x1686: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1689: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x168c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1692: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1698: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x169c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16a1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x16a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x16b0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x16b6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16bf: mov_imm:
	regs[5] = 0x4f1047be, opcode= 0x01
0x16c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16ce: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x16d2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16d7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x16da: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x16dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x16f5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x16f8: mov_imm:
	regs[5] = 0xcb608ae6, opcode= 0x01
0x16fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1701: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x05
0x170a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1716: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x171c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1725: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1728: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x172b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1734: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1737: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x173a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x173d: mov_imm:
	regs[5] = 0xbe86a7f3, opcode= 0x01
0x1743: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1746: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x174a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x174f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1752: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1755: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1758: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x175b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x175e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1761: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x05
0x176a: mov_imm:
	regs[5] = 0xbfa3b6f2, opcode= 0x01
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1776: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1779: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x177c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1782: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1788: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x178b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1794: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1797: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x179a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x179d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x17a0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x17a3: mov_imm:
	regs[5] = 0x376462d7, opcode= 0x01
0x17a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x17ac: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x17af: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x17b3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17b8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x17bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x17be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x17c1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x17cd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x17d0: mov_imm:
	regs[5] = 0x1125afe0, opcode= 0x01
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x17df: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x17e2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17ee: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17fd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1800: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1803: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1806: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x180f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1812: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1815: mov_imm:
	regs[5] = 0x89596c97, opcode= 0x01
0x181b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x181e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1821: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1824: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1827: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x182a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x182d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1830: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1833: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x05
0x183c: mov_imm:
	regs[5] = 0xa0da4374, opcode= 0x01
0x1842: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1845: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1848: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x184e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x05
0x185a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1863: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1866: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1869: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x186c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1870: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1878: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1881: mov_imm:
	regs[5] = 0x18e85d56, opcode= 0x01
0x1887: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x188a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x188d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1890: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1893: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1896: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x189f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x18a6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18ab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x18ae: mov_imm:
	regs[5] = 0x4d306eb8, opcode= 0x01
0x18b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x18b7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x18ba: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x18c0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x18c6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x18c9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x18cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18de: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x18ea: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x18ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18f3: mov_imm:
	regs[5] = 0xecba1314, opcode= 0x01
0x18f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1902: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1905: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1908: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x190b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x190e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1920: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1923: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1926: mov_imm:
	regs[5] = 0x8567ed72, opcode= 0x01
0x192c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x192f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1938: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x193e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1944: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1947: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1950: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1953: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x05
0x195c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x195f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x05
0x196b: mov_imm:
	regs[5] = 0xa1553384, opcode= 0x01
0x1971: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1974: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1977: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x197a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x197d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1986: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1989: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x198c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x198f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1992: mov_imm:
	regs[5] = 0xadca89b9, opcode= 0x01
0x1998: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x199e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x19a4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x19aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x19ad: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x19b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x19bc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x19c2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x19c5: mov_imm:
	regs[5] = 0x8d552a41, opcode= 0x01
0x19cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x19ce: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x19d1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x19d4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x19d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x19da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x19dd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x19e9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x19ec: mov_imm:
	regs[5] = 0xb899c2d8, opcode= 0x01
0x19f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x19f5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19fe: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1a04: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1a0b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a19: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a28: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a2e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1a31: mov_imm:
	regs[5] = 0x38eb057a, opcode= 0x01
0x1a37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a40: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1a43: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a4c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a59: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a6d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1a70: mov_imm:
	regs[5] = 0x65ee27ab, opcode= 0x01
0x1a76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a7f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1a82: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1a88: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1a8e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a92: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a97: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1a9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1aa1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1aa6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1aaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ab2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ab5: mov_imm:
	regs[5] = 0xab71b4b8, opcode= 0x01
0x1abb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1abe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ac7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1aca: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1acd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ad0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ad3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1adc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1adf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ae2: mov_imm:
	regs[5] = 0xa09daf98, opcode= 0x01
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1aee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1af1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1af4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b00: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b06: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1b09: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b18: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b1c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b24: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1b27: mov_imm:
	regs[5] = 0xa08ed764, opcode= 0x01
0x1b2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b30: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b36: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b45: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b4b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1b4e: mov_imm:
	regs[5] = 0xa8b12a11, opcode= 0x01
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b5d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1b60: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b66: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b6c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1b70: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b75: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b8a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b8e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b96: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b9f: mov_imm:
	regs[5] = 0xe0cfb659, opcode= 0x01
0x1ba6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1bae: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1bb1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1bb4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1bc3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1bc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1bc9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1bcc: mov_imm:
	regs[5] = 0xb9ef67b3, opcode= 0x01
0x1bd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1bd5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1bd8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1bde: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1be4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1bf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1bfc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c08: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1c0b: mov_imm:
	regs[5] = 0x2fe97d80, opcode= 0x01
0x1c11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c15: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c1a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c1d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c20: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c29: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c3b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1c3e: mov_imm:
	regs[5] = 0xc4590921, opcode= 0x01
0x1c44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c47: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1c4a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1c50: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c5c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c5f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c6e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c74: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1c77: mov_imm:
	regs[5] = 0x6c9693d8, opcode= 0x01
0x1c7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c80: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c84: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c89: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c92: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1c98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c9b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ca7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1caa: mov_imm:
	regs[5] = 0xe193b7cb, opcode= 0x01
0x1cb1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1cb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1cb9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1cbc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1cc8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1cce: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1cd1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1cd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1cd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1cda: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ce6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ce9: mov_imm:
	regs[5] = 0x3e9d668a, opcode= 0x01
0x1cef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1cf2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1cf5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1cf8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1cfc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d07: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d0d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d16: mov_imm:
	regs[5] = 0xf8500208, opcode= 0x01
0x1d1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d20: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d25: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1d28: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1d2f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d34: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d40: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d43: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d5e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1d61: mov_imm:
	regs[5] = 0xf15792bd, opcode= 0x01
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d70: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1d73: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1d88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d8b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d92: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d97: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1da0: mov_imm:
	regs[5] = 0x6cdc2a0b, opcode= 0x01
0x1da6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1daa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1daf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1db8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1dbe: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1dc4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1dc7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1dcb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1dd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1dd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ddc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1de0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1de5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1dee: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1df1: mov_imm:
	regs[5] = 0xe751398c, opcode= 0x01
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1dfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e00: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1e03: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e06: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e10: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e15: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e1b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1e1e: mov_imm:
	regs[5] = 0xdeaf771b, opcode= 0x01
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e2e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e33: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1e36: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e42: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1e48: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e4b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e54: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e5a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1e5d: mov_imm:
	regs[5] = 0x4cf140c3, opcode= 0x01
0x1e64: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e72: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1e75: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e78: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1e7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e87: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e93: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1e96: mov_imm:
	regs[5] = 0x415e189f, opcode= 0x01
0x1e9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e9f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1ea2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1eae: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1eb4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1eb7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1eba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ebd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ec0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ec3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ec6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ec9: mov_imm:
	regs[5] = 0xd66487f7, opcode= 0x01
0x1ecf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ed2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1ed5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1ed8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1edb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1ede: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ee1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1eea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1eed: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ef0: mov_imm:
	regs[5] = 0xe8df4298, opcode= 0x01
0x1ef6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1eff: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1f02: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f08: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f0f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f14: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f1d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f26: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f2c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1f2f: mov_imm:
	regs[5] = 0x84a32058, opcode= 0x01
0x1f35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f38: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1f3b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f3e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f53: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f5f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1f62: mov_imm:
	regs[5] = 0xa3349df, opcode= 0x01
0x1f68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f6b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1f6e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f74: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f80: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f83: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1f89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f92: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f9e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1fa1: mov_imm:
	regs[5] = 0x142c185c, opcode= 0x01
0x1fa8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1fb0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1fb3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1fb6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1fcb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fd7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1fda: mov_imm:
	regs[5] = 0x4347e6c0, opcode= 0x01
0x1fe0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1fe3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1fe6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1fed: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ff2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ffe: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2001: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2004: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2007: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2010: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2013: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2016: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2019: mov_imm:
	regs[5] = 0xa2daf312, opcode= 0x01
0x201f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2028: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x202b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x202f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2034: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2037: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2040: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2043: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2046: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2049: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2052: mov_imm:
	regs[5] = 0xc94a5d2b, opcode= 0x01
0x2058: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2061: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2064: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x206a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2070: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2073: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2076: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2079: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x207c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x207f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2082: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2085: mov_imm:
	regs[5] = 0x14b79afe, opcode= 0x01
0x208c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2091: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2095: jmp_imm:
	pc += 0x1, opcode= 0x05
0x209a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x209d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x20a0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x20a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20b5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20c7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x20ca: mov_imm:
	regs[5] = 0xf4d6ffce, opcode= 0x01
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20df: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x20e2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x20e8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x20ee: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x20f1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2106: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2109: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2112: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x05
0x211b: mov_imm:
	regs[5] = 0x534e84a0, opcode= 0x01
0x2121: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2124: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2127: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x212b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2130: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2133: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2136: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2139: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x213c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x213f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2142: mov_imm:
	regs[5] = 0xffe8f08a, opcode= 0x01
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x05
0x214e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2151: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2160: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x05
0x216c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x216f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2172: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2175: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x05
0x217e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2181: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2187: mov_imm:
	regs[5] = 0x1c323fe7, opcode= 0x01
0x218d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2190: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2193: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2196: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2199: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x219c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x219f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x21a5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x21a8: mov_imm:
	regs[5] = 0xf0babd0f, opcode= 0x01
0x21ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x21b1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x21b4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x21ba: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x21c0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x21c3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x21c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21cc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21d8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x21db: mov_imm:
	regs[5] = 0xeb6ed8c6, opcode= 0x01
0x21e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x21e4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21ed: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x21f0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x21f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x21f7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21ff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2202: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2205: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x05
0x220e: mov_imm:
	regs[5] = 0x366bfa3d, opcode= 0x01
0x2214: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2217: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x221a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2220: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x05
0x222c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x222f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2235: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2238: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x223b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x223e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2241: mov_imm:
	regs[5] = 0xd1987b17, opcode= 0x01
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x05
0x224d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2250: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2254: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2259: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2262: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x05
0x226b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2274: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x05
0x227d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2286: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2289: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2292: mov_imm:
	regs[5] = 0xf96f39c7, opcode= 0x01
0x2298: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x229b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x229e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x22a4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x22aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x22ad: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x22b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22bc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x22c2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x22c5: mov_imm:
	regs[5] = 0x8d5fbc8c, opcode= 0x01
0x22cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22d4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x22d7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22e0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x22e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x22e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22e9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x22f5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x22f8: mov_imm:
	regs[5] = 0xa27871b6, opcode= 0x01
0x22fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2301: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2304: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x230a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2310: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2313: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2316: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2319: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x231c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2325: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2328: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x232b: mov_imm:
	regs[5] = 0x764f2f3b, opcode= 0x01
0x2332: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2337: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x233a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x233e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2343: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2346: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x234f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2352: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x05
0x235b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x235e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2361: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2364: mov_imm:
	regs[5] = 0x81f7b2a4, opcode= 0x01
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2370: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2373: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2376: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x237c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2382: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2385: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2388: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x238b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2394: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x05
0x239d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x23a0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x23a3: mov_imm:
	regs[5] = 0x46b6453f, opcode= 0x01
0x23a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x23ac: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x23b0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23b5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x23b8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x23c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23cd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23d1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x23d9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x23dc: mov_imm:
	regs[5] = 0x2aff2e6e, opcode= 0x01
0x23e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23eb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x23ee: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x23f4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2400: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2404: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2409: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x240c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x240f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2418: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x241b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2424: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2427: mov_imm:
	regs[5] = 0xc797ec5e, opcode= 0x01
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2433: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x05
0x243c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x243f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2442: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2445: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2448: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x244b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x244e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2451: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2454: mov_imm:
	regs[5] = 0x8a5ff82f, opcode= 0x01
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2460: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2463: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2467: jmp_imm:
	pc += 0x1, opcode= 0x05
0x246c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2472: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x05
0x247e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2481: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2484: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x05
0x248d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2490: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2494: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2499: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x249c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x249f: mov_imm:
	regs[5] = 0x2f0aa9ac, opcode= 0x01
0x24a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24ae: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x24b1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x24b4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x24b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24c3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x24c9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x24cc: mov_imm:
	regs[5] = 0x535636c, opcode= 0x01
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x24db: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x24de: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x24e4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x24ea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x24ed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x24f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x24f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2502: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2505: mov_imm:
	regs[5] = 0x4c9437ba, opcode= 0x01
0x250b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x250e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2511: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2514: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x05
0x251d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2520: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2523: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2526: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2529: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x252c: mov_imm:
	regs[5] = 0xd05f30f3, opcode= 0x01
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2538: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x253b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x253e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x05
0x254a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2559: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2562: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2566: jmp_imm:
	pc += 0x1, opcode= 0x05
0x256b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x256e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2577: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x257a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x257d: mov_imm:
	regs[5] = 0x4e18b9ff, opcode= 0x01
0x2583: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2586: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2589: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x258c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x258f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2598: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x259b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x25a7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25b0: mov_imm:
	regs[5] = 0xb4e5cc0a, opcode= 0x01
0x25b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25bf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x25c2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x25c8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25d4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x25d7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x25da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x25e6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x25f2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x25f5: mov_imm:
	regs[5] = 0xf2cd6514, opcode= 0x01
0x25fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x25fe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2601: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2604: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2607: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x260a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x260e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2613: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2616: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2619: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x261c: mov_imm:
	regs[5] = 0x2bd85167, opcode= 0x01
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2628: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x262b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x262e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x05
0x263a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2640: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2643: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2646: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2649: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2652: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2655: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2658: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x265b: mov_imm:
	regs[5] = 0xf2c2d6a1, opcode= 0x01
0x2662: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2667: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x266a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x266d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2670: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2679: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2682: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2685: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2688: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x268b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x268e: mov_imm:
	regs[5] = 0x7f09a875, opcode= 0x01
0x2695: jmp_imm:
	pc += 0x1, opcode= 0x05
0x269a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26a3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x26a6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x26ac: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x26b2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x26b5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x26b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x26be: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x26c4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26cd: mov_imm:
	regs[5] = 0xf087bd66, opcode= 0x01
0x26d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x26d6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x26d9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x26dc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x26df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x26e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x26e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x26ec: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26f1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x26f4: mov_imm:
	regs[5] = 0xbe521e14, opcode= 0x01
0x26fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x26fe: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2703: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2706: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x270c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2718: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x271b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x271e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2721: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2724: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2727: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x272a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x272d: mov_imm:
	regs[5] = 0xf75876a3, opcode= 0x01
0x2733: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x05
0x273c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x273f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2742: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2745: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2748: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x274b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x274e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2751: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2754: mov_imm:
	regs[5] = 0xe2415580, opcode= 0x01
0x275a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x275d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2760: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2766: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2772: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2775: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x05
0x277e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2781: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x05
0x278a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x278d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2790: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2793: mov_imm:
	regs[5] = 0xbf1bc633, opcode= 0x01
0x279a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x279f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x27a2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x27a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x27a8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x27ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27b1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27bd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x27c0: mov_imm:
	regs[5] = 0x13b2842a, opcode= 0x01
0x27c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x27c9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27d2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27de: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x27e4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x27e7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x27ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x27ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27f0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x27f6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x27f9: mov_imm:
	regs[5] = 0x92822680, opcode= 0x01
0x27ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2808: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2811: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x05
0x281a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x281d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2820: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2829: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2832: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2835: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2838: mov_imm:
	regs[5] = 0x345d8460, opcode= 0x01
0x283e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2841: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2844: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x284a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2850: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2853: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x05
0x285c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2865: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2868: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2871: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2874: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2877: mov_imm:
	regs[5] = 0xb6ca93d8, opcode= 0x01
0x287e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2883: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2886: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2889: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x288c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2895: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x05
0x289e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28a7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28b3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x28b6: mov_imm:
	regs[5] = 0xbc67c807, opcode= 0x01
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x28bf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x28c2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x28c8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x28ce: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x28d1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x28d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x28d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x28da: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x28e9: mov_imm:
	regs[5] = 0xcd245256, opcode= 0x01
0x28ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28f8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x28fb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2904: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2907: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x290a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2913: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2916: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2919: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x291c: mov_imm:
	regs[5] = 0xc0fae37c, opcode= 0x01
0x2923: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2928: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x292b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x292e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x05
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2940: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2944: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2949: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x294c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x294f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2958: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x295b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x295f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2964: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2967: mov_imm:
	regs[5] = 0x5bfaa78d, opcode= 0x01
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2973: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2976: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x297f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2988: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x298c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2991: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2994: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2997: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x29a3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x29a6: mov_imm:
	regs[5] = 0xc65d72c6, opcode= 0x01
0x29ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x29af: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x29b2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x29b8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x29be: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x29c1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29d0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x29d6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29df: mov_imm:
	regs[5] = 0xe68f16b8, opcode= 0x01
0x29e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x29e8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x29eb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x29ee: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x29f2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a03: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a09: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2a0c: mov_imm:
	regs[5] = 0x61733a2, opcode= 0x01
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a1b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2a1e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a2a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2a30: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a33: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a3c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a48: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2a4b: mov_imm:
	regs[5] = 0xc3cfc7c6, opcode= 0x01
0x2a51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a54: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2a57: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a60: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a6f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a7b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2a7e: mov_imm:
	regs[5] = 0x169bfed, opcode= 0x01
0x2a84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a87: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a90: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a9c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2aa2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2aa5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2aa8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2aab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2aae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ab2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ab7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2aba: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ac3: mov_imm:
	regs[5] = 0xab86b92e, opcode= 0x01
0x2ac9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2acc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2acf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2ad2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ad5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ad8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2adb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ade: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ae1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ae4: mov_imm:
	regs[5] = 0xef00a2af, opcode= 0x01
0x2aea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2aed: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2af0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2af6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2afd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b02: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b05: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b0e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b14: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2b17: mov_imm:
	regs[5] = 0x6254c1c4, opcode= 0x01
0x2b1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b26: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2b29: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b32: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b3b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b41: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2b44: mov_imm:
	regs[5] = 0xd1f5f0bc, opcode= 0x01
0x2b4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b4d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2b51: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b56: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2b5c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b68: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b6b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b7a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b80: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2b83: mov_imm:
	regs[5] = 0x5de5f291, opcode= 0x01
0x2b89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b8c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2b8f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b92: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2b98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b9b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ba1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2baa: mov_imm:
	regs[5] = 0x7a55acba, opcode= 0x01
0x2bb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2bb3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2bb6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2bbc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2bc2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2bc6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bcb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2bcf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2bd8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bdd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2be0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2be3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2be6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2be9: mov_imm:
	regs[5] = 0x75708599, opcode= 0x01
0x2bef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2bf2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2bf5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bfe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c07: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c0d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2c10: mov_imm:
	regs[5] = 0xbabd36b5, opcode= 0x01
0x2c16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c19: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2c1c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2c22: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2c28: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c2b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c40: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c49: mov_imm:
	regs[5] = 0xd5c02564, opcode= 0x01
0x2c4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c52: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2c55: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c5e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2c64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c6d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c79: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2c7c: mov_imm:
	regs[5] = 0x69edc7e5, opcode= 0x01
0x2c82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c85: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2c88: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2c8e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2c95: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c9a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c9d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ca6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ca9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cac: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2caf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2cb2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2cb5: mov_imm:
	regs[5] = 0x5f777397, opcode= 0x01
0x2cbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2cbe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2cca: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ccd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2cd1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2cd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cd9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2cdf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ce2: mov_imm:
	regs[5] = 0x2c343087, opcode= 0x01
0x2ce8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ceb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2cee: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2cf4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2cfb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d00: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d03: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d18: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2d21: mov_imm:
	regs[5] = 0x383bbfa1, opcode= 0x01
0x2d27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d30: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d39: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d42: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d51: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d57: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2d5a: mov_imm:
	regs[5] = 0x75f78a25, opcode= 0x01
0x2d60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d63: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2d66: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d72: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2d78: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d7b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2d81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d84: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d8a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2d8d: mov_imm:
	regs[5] = 0x7187677c, opcode= 0x01
0x2d93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d96: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2d99: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d9c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2da2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2da5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2da8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2dab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2dae: mov_imm:
	regs[5] = 0x4914dda0, opcode= 0x01
0x2db5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2dba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2dbd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2dc0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2dc6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2dcc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2dcf: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2dd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2dd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2dd8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ddb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2dde: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2de7: mov_imm:
	regs[5] = 0xd3393bbc, opcode= 0x01
0x2ded: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2df0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2df9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2dfc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2dff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e05: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e11: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e15: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e1a: mov_imm:
	regs[5] = 0x252749c7, opcode= 0x01
0x2e20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e23: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2e26: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2e2c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2e32: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e35: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e3e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e4a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2e4d: mov_imm:
	regs[5] = 0x47281284, opcode= 0x01
0x2e53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e56: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e5f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e63: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e68: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2e6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e71: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e75: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e83: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e86: mov_imm:
	regs[5] = 0x38e86765, opcode= 0x01
0x2e8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e8f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2e93: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e98: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2eae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2eb3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2eb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2eb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ebc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ec5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ec8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2ecc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ed1: mov_imm:
	regs[5] = 0x551c7015, opcode= 0x01
0x2ed7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2eda: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2edd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2ee0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ee3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2ee6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2eef: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ef2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2efb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2efe: mov_imm:
	regs[5] = 0x545b5fe8, opcode= 0x01
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f13: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f1c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f22: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f28: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f31: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f35: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f40: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f46: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2f49: mov_imm:
	regs[5] = 0x5a92d718, opcode= 0x01
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f58: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2f5b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f5e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2f64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f67: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f6d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2f70: mov_imm:
	regs[5] = 0x242dff59, opcode= 0x01
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f7f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f88: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f94: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f9a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f9d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2fa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2fa6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2faf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2fb2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fbb: mov_imm:
	regs[5] = 0x683daf90, opcode= 0x01
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fd0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2fd3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fdc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ff4: mov_imm:
	regs[5] = 0xa023f171, opcode= 0x01
0x2ffa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ffd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3000: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3006: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x300c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3015: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x301b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x301e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3030: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3039: mov_imm:
	regs[5] = 0xb3f07f1d, opcode= 0x01
0x303f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3042: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3045: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3048: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x304b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x304f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3057: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3064: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3069: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3072: mov_imm:
	regs[5] = 0xa9a62df1, opcode= 0x01
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x05
0x307e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3081: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3084: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x308a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3097: jmp_imm:
	pc += 0x1, opcode= 0x05
0x309c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x30a8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30b4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x30b7: mov_imm:
	regs[5] = 0x4c55c89b, opcode= 0x01
0x30bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x30c0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x30c3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30cc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x30e2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30e7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x30ed: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x30f0: mov_imm:
	regs[5] = 0x754d100d, opcode= 0x01
0x30f7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3100: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3105: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3108: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3114: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x311a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x311d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3120: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3123: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3126: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3129: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x312c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3135: mov_imm:
	regs[5] = 0x8413bc81, opcode= 0x01
0x313b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x313e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3141: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3144: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3147: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x314a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x314e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3153: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3156: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3159: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3162: mov_imm:
	regs[5] = 0x3bede689, opcode= 0x01
0x3168: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x316b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3174: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x317a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3180: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3183: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3186: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x318f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3192: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3195: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3198: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x319b: mov_imm:
	regs[5] = 0x691d516a, opcode= 0x01
0x31a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x31a4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x31a7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x31aa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x31ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31b1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31b9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x31bf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x31c2: mov_imm:
	regs[5] = 0x9cb559a5, opcode= 0x01
0x31c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x31cb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x31ce: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x31d4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x31da: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x31e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x31e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31ec: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x31f8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x31fb: mov_imm:
	regs[5] = 0x6b56c4e6, opcode= 0x01
0x3201: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3204: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3207: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x320a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x320d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3213: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3219: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x321c: mov_imm:
	regs[5] = 0x6a49ade9, opcode= 0x01
0x3222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3225: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3228: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x322e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3234: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3237: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x323a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x323d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3246: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x324d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3252: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x05
0x325b: mov_imm:
	regs[5] = 0x5ad5d3ed, opcode= 0x01
0x3261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3264: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3267: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x326a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x326d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3270: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3279: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x327c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x327f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3288: mov_imm:
	regs[5] = 0x207478ad, opcode= 0x01
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3297: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32a0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32ac: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x32b2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x32b5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x32b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32be: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x32c4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x32c7: mov_imm:
	regs[5] = 0x8b4d87a2, opcode= 0x01
0x32ce: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32dc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x32df: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32e8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x32f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32fd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x330a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x330f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3312: mov_imm:
	regs[5] = 0x2f8e0ab3, opcode= 0x01
0x3318: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3321: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3324: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3330: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3336: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3339: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x333c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x333f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3342: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3345: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3348: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x334b: mov_imm:
	regs[5] = 0x5e3b6815, opcode= 0x01
0x3351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3354: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3357: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x335a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x335d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3360: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3363: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3366: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3369: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x336c: mov_imm:
	regs[5] = 0x7e83e0e2, opcode= 0x01
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3378: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3381: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3384: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x338a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3390: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3393: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3396: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3399: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x339c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x339f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x33a2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x33a6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33ab: mov_imm:
	regs[5] = 0x6c82693a, opcode= 0x01
0x33b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x33b4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x33b7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x33ba: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x33be: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x33cf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x33db: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x33de: mov_imm:
	regs[5] = 0x91a8ffaa, opcode= 0x01
0x33e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x33e7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x33ea: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x33f0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x33f6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33ff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3408: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x340b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3414: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3417: mov_imm:
	regs[5] = 0x2cf05333, opcode= 0x01
0x341d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3420: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3429: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x342c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x342f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3436: jmp_imm:
	pc += 0x1, opcode= 0x05
0x343b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x343e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3441: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x05
0x344a: mov_imm:
	regs[5] = 0xb11d554c, opcode= 0x01
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3456: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3459: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x345c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3462: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3468: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x346b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x346e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3475: jmp_imm:
	pc += 0x1, opcode= 0x05
0x347a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x347d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3480: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3483: mov_imm:
	regs[5] = 0xe64377a4, opcode= 0x01
0x3489: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x348c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x348f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3498: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34a7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x34ad: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x34b0: mov_imm:
	regs[5] = 0xe9c90e88, opcode= 0x01
0x34b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x34b9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x34bc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x34c2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x34c8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x34cc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34d1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x34d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x34d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34da: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x34e0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x34e3: mov_imm:
	regs[5] = 0x4cb075fd, opcode= 0x01
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34f8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x34fb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x34fe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3507: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x350a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x350d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3513: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3516: mov_imm:
	regs[5] = 0x70d110b6, opcode= 0x01
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3528: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x352e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x05
0x353a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x353d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3546: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x354c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x354f: mov_imm:
	regs[5] = 0x1bc50c87, opcode= 0x01
0x3555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x05
0x355e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3561: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3564: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3567: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x356a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x356d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3574: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3579: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x357c: mov_imm:
	regs[5] = 0xbc7500f7, opcode= 0x01
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x358b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x358e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3594: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x359a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35a3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x35a7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35b2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x35b9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35be: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35c7: mov_imm:
	regs[5] = 0xb59c101c, opcode= 0x01
0x35cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x35d0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x35d3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x35d6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x35d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x35dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35e0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x35eb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35f4: mov_imm:
	regs[5] = 0xb830615d, opcode= 0x01
0x35fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x35fd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3600: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3606: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x360c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x360f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x05
0x361b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x361e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x05
0x362a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x362d: mov_imm:
	regs[5] = 0xd3552bc8, opcode= 0x01
0x3633: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3636: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3639: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x363c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x363f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3648: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x364b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x364e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3651: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3654: mov_imm:
	regs[5] = 0x86432a5b, opcode= 0x01
0x365a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3663: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3666: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x366c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3672: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3675: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3678: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x367b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x367f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3684: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3687: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x368a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x368d: mov_imm:
	regs[5] = 0xe9374a89, opcode= 0x01
0x3693: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3696: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3699: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36a2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x36a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x36a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36ab: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x36b1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x36b4: mov_imm:
	regs[5] = 0x842a2d2e, opcode= 0x01
0x36ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x36bd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x36c0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36cc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x36d2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x36d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x36e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36e4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x36f0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x36f3: mov_imm:
	regs[5] = 0x8ec26677, opcode= 0x01
0x36f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x36fc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x36ff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3708: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x370b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x370e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3711: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3714: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3717: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x371a: mov_imm:
	regs[5] = 0x441aa446, opcode= 0x01
0x3720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3723: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x05
0x372c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3732: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3738: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x373b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x373f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3744: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x3747: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3750: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3756: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x375a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x375f: mov_imm:
	regs[5] = 0xc84b6f1, opcode= 0x01
0x3766: jmp_imm:
	pc += 0x1, opcode= 0x05
0x376b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x376e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3771: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3774: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3777: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0b
0x377a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x377d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3783: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3786: mov_imm:
	regs[5] = 0x4db60564, opcode= 0x01
0x378c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3795: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3799: jmp_imm:
	pc += 0x1, opcode= 0x05
0x379e: mov_imm:
	regs[30] = 0xd6114b3b, opcode= 0x01
0x37a4: mov_imm:
	regs[31] = 0xe9eca8f2, opcode= 0x01
0x37aa: xor_regs:
	regs[0] ^= regs[30], opcode= 0x04
0x37ad: xor_regs:
	regs[1] ^= regs[31], opcode= 0x04
max register index:31
