{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542011407621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542011407629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 16:30:07 2018 " "Processing started: Mon Nov 12 16:30:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542011407629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542011407629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off H200_CPLD_Motor12 -c H200_CPLD_Motor12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off H200_CPLD_Motor12 -c H200_CPLD_Motor12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542011407629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542011408047 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "H200_CPLD_Motor12.v(457) " "Verilog HDL information at H200_CPLD_Motor12.v(457): always construct contains both blocking and non-blocking assignments" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 457 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1542011417400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h200_cpld_motor12.v 3 3 " "Found 3 design units, including 3 entities, in source file h200_cpld_motor12.v" { { "Info" "ISGN_ENTITY_NAME" "1 H200_CPLD_Motor12 " "Found entity 1: H200_CPLD_Motor12" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542011417402 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSMC_Interface " "Found entity 2: FSMC_Interface" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542011417402 ""} { "Info" "ISGN_ENTITY_NAME" "3 StepMotorWithDAcc " "Found entity 3: StepMotorWithDAcc" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542011417402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542011417402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "H200_CPLD_Motor12 " "Elaborating entity \"H200_CPLD_Motor12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542011417440 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int0 H200_CPLD_Motor12.v(8) " "Output port \"int0\" at H200_CPLD_Motor12.v(8) has no driver" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1542011417444 "|H200_CPLD_Motor12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int2 H200_CPLD_Motor12.v(10) " "Output port \"int2\" at H200_CPLD_Motor12.v(10) has no driver" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1542011417444 "|H200_CPLD_Motor12"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "int3 H200_CPLD_Motor12.v(11) " "Output port \"int3\" at H200_CPLD_Motor12.v(11) has no driver" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1542011417444 "|H200_CPLD_Motor12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StepMotorWithDAcc StepMotorWithDAcc:stepMotor1 " "Elaborating entity \"StepMotorWithDAcc\" for hierarchy \"StepMotorWithDAcc:stepMotor1\"" {  } { { "H200_CPLD_Motor12.v" "stepMotor1" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542011417471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMC_Interface FSMC_Interface:FSMC_InterfaceImplement " "Elaborating entity \"FSMC_Interface\" for hierarchy \"FSMC_Interface:FSMC_InterfaceImplement\"" {  } { { "H200_CPLD_Motor12.v" "FSMC_InterfaceImplement" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542011417493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "int0 GND " "Pin \"int0\" is stuck at GND" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542011418582 "|H200_CPLD_Motor12|int0"} { "Warning" "WMLS_MLS_STUCK_PIN" "int2 GND " "Pin \"int2\" is stuck at GND" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542011418582 "|H200_CPLD_Motor12|int2"} { "Warning" "WMLS_MLS_STUCK_PIN" "int3 GND " "Pin \"int3\" is stuck at GND" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542011418582 "|H200_CPLD_Motor12|int3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542011418582 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 491 -1 0 } } { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1542011418591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmcClk " "No output dependent on input pin \"fsmcClk\"" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542011418840 "|H200_CPLD_Motor12|fsmcClk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1542011418840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1404 " "Implemented 1404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542011418842 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542011418842 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1542011418842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1292 " "Implemented 1292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542011418842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542011418842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/output_files/H200_CPLD_Motor12.map.smsg " "Generated suppressed messages file D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/output_files/H200_CPLD_Motor12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1542011418941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542011419018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 16:30:19 2018 " "Processing ended: Mon Nov 12 16:30:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542011419018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542011419018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542011419018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542011419018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542011421497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542011421506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 16:30:21 2018 " "Processing started: Mon Nov 12 16:30:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542011421506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542011421506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off H200_CPLD_Motor12 -c H200_CPLD_Motor12 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off H200_CPLD_Motor12 -c H200_CPLD_Motor12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542011421506 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542011421649 ""}
{ "Info" "0" "" "Project  = H200_CPLD_Motor12" {  } {  } 0 0 "Project  = H200_CPLD_Motor12" 0 0 "Fitter" 0 0 1542011421650 ""}
{ "Info" "0" "" "Revision = H200_CPLD_Motor12" {  } {  } 0 0 "Revision = H200_CPLD_Motor12" 0 0 "Fitter" 0 0 1542011421650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1542011421727 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "H200_CPLD_Motor12 EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"H200_CPLD_Motor12\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542011421758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542011421808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542011421808 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542011421855 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542011421975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542011421975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542011421975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542011421975 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542011421975 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542011421975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "H200_CPLD_Motor12.sdc " "Synopsys Design Constraints File file not found: 'H200_CPLD_Motor12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542011422090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542011422091 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1542011422116 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1542011422116 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      mainClk " "   1.000      mainClk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor1\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor1\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor2\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor2\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor3\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor3\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor4\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor4\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor5\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor5\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor6\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor6\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor7\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor7\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor8\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor8\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor9\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor9\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor10\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor10\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor11\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor11\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 StepMotorWithDAcc:stepMotor12\|register_need_write " "   1.000 StepMotorWithDAcc:stepMotor12\|register_need_write" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542011422119 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542011422119 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542011422145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542011422145 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1542011422162 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mainClk Global clock in PIN 18 " "Automatically promoted signal \"mainClk\" to use Global clock in PIN 18" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 13 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542011422204 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_n Global clock " "Automatically promoted some destinations of signal \"reset_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor1\|register_act\[15\] " "Destination \"StepMotorWithDAcc:stepMotor1\|register_act\[15\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor1\|register_act\[14\] " "Destination \"StepMotorWithDAcc:stepMotor1\|register_act\[14\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor2\|register_act\[15\] " "Destination \"StepMotorWithDAcc:stepMotor2\|register_act\[15\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor2\|register_act\[14\] " "Destination \"StepMotorWithDAcc:stepMotor2\|register_act\[14\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor3\|register_act\[15\] " "Destination \"StepMotorWithDAcc:stepMotor3\|register_act\[15\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor3\|register_act\[14\] " "Destination \"StepMotorWithDAcc:stepMotor3\|register_act\[14\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor4\|register_act\[15\] " "Destination \"StepMotorWithDAcc:stepMotor4\|register_act\[15\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor4\|register_act\[14\] " "Destination \"StepMotorWithDAcc:stepMotor4\|register_act\[14\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor5\|register_act\[15\] " "Destination \"StepMotorWithDAcc:stepMotor5\|register_act\[15\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "StepMotorWithDAcc:stepMotor5\|register_act\[14\] " "Destination \"StepMotorWithDAcc:stepMotor5\|register_act\[14\]\" may be non-global or may not use global clock" {  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 689 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542011422204 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1542011422204 ""}  } { { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542011422204 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset_n " "Pin \"reset_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { reset_n } } } { "d:/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "H200_CPLD_Motor12.v" "" { Text "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/H200_CPLD_Motor12.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/" { { 0 { 0 ""} 0 1407 9698 10655 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1542011422204 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1542011422205 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1542011422215 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1542011422314 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1542011422440 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1542011422442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1542011422442 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542011422442 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542011422496 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542011422507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542011422646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542011423353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542011423361 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542011425569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542011425570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542011425692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+02 ns 2.3% " "2e+02 ns of routing delay (approximately 2.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1542011425994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542011426083 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542011426083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542011426576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1542011426576 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542011426611 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542011426618 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542011426702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/output_files/H200_CPLD_Motor12.fit.smsg " "Generated suppressed messages file D:/LiHe/H360H200/02-Development/Software/H200/embedded/CPLD_Motor/output_files/H200_CPLD_Motor12.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542011426790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5545 " "Peak virtual memory: 5545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542011426892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 16:30:26 2018 " "Processing ended: Mon Nov 12 16:30:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542011426892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542011426892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542011426892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542011426892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542011429224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542011429232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 16:30:29 2018 " "Processing started: Mon Nov 12 16:30:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542011429232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542011429232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off H200_CPLD_Motor12 -c H200_CPLD_Motor12 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off H200_CPLD_Motor12 -c H200_CPLD_Motor12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542011429232 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542011429666 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542011429680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542011429840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 16:30:29 2018 " "Processing ended: Mon Nov 12 16:30:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542011429840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542011429840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542011429840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542011429840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542011430518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542011432317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542011432326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 16:30:31 2018 " "Processing started: Mon Nov 12 16:30:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542011432326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542011432326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta H200_CPLD_Motor12 -c H200_CPLD_Motor12 " "Command: quartus_sta H200_CPLD_Motor12 -c H200_CPLD_Motor12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542011432327 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1542011432477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542011432634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542011432684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542011432684 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542011432752 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542011433671 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "H200_CPLD_Motor12.sdc " "Synopsys Design Constraints File file not found: 'H200_CPLD_Motor12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542011433788 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542011433789 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mainClk mainClk " "create_clock -period 1.000 -name mainClk mainClk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor1\|register_need_write StepMotorWithDAcc:stepMotor1\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor1\|register_need_write StepMotorWithDAcc:stepMotor1\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor2\|register_need_write StepMotorWithDAcc:stepMotor2\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor2\|register_need_write StepMotorWithDAcc:stepMotor2\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor3\|register_need_write StepMotorWithDAcc:stepMotor3\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor3\|register_need_write StepMotorWithDAcc:stepMotor3\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor4\|register_need_write StepMotorWithDAcc:stepMotor4\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor4\|register_need_write StepMotorWithDAcc:stepMotor4\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor5\|register_need_write StepMotorWithDAcc:stepMotor5\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor5\|register_need_write StepMotorWithDAcc:stepMotor5\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor6\|register_need_write StepMotorWithDAcc:stepMotor6\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor6\|register_need_write StepMotorWithDAcc:stepMotor6\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor7\|register_need_write StepMotorWithDAcc:stepMotor7\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor7\|register_need_write StepMotorWithDAcc:stepMotor7\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor8\|register_need_write StepMotorWithDAcc:stepMotor8\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor8\|register_need_write StepMotorWithDAcc:stepMotor8\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor9\|register_need_write StepMotorWithDAcc:stepMotor9\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor9\|register_need_write StepMotorWithDAcc:stepMotor9\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor10\|register_need_write StepMotorWithDAcc:stepMotor10\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor10\|register_need_write StepMotorWithDAcc:stepMotor10\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor11\|register_need_write StepMotorWithDAcc:stepMotor11\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor11\|register_need_write StepMotorWithDAcc:stepMotor11\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor12\|register_need_write StepMotorWithDAcc:stepMotor12\|register_need_write " "create_clock -period 1.000 -name StepMotorWithDAcc:stepMotor12\|register_need_write StepMotorWithDAcc:stepMotor12\|register_need_write" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433796 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542011433811 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1542011433840 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542011433847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.029 " "Worst-case setup slack is -10.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.029           -3768.032 mainClk  " "  -10.029           -3768.032 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542011433854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.639 " "Worst-case hold slack is 1.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 mainClk  " "    1.639               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542011433869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542011433877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542011433885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 mainClk  " "   -2.289              -2.289 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor10\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor10\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor11\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor11\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor12\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor12\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor1\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor1\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor2\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor2\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor3\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor3\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor4\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor4\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor5\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor5\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor6\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor6\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor7\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor7\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor8\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor8\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 StepMotorWithDAcc:stepMotor9\|register_need_write  " "    0.234               0.000 StepMotorWithDAcc:stepMotor9\|register_need_write " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542011433895 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542011434105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542011434148 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542011434154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542011434278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 16:30:34 2018 " "Processing ended: Mon Nov 12 16:30:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542011434278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542011434278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542011434278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542011434278 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542011434975 ""}
