read_verilog ../top_mem.v

memory
proc
write_firrtl firrtl.firrtl
write_verilog synth.v
