{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572471373831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572471373836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 21:36:13 2019 " "Processing started: Wed Oct 30 21:36:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572471373836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471373836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PopCount32_Serial -c PopCount32_Serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off PopCount32_Serial -c PopCount32_Serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471373836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572471374383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder1bit-logicalFunction " "Found design unit 1: halfAdder1bit-logicalFunction" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/arithmetic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387398 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfAdder5bit-structural " "Found design unit 2: halfAdder5bit-structural" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/arithmetic.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387398 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder1bit " "Found entity 1: halfAdder1bit" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/arithmetic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387398 ""} { "Info" "ISGN_ENTITY_NAME" "2 halfAdder5bit " "Found entity 2: halfAdder5bit" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/arithmetic.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471387398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "popcount32_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file popcount32_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 popCount32_Serial-structural " "Found design unit 1: popCount32_Serial-structural" {  } { { "PopCount32_Serial.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387404 ""} { "Info" "ISGN_ENTITY_NAME" "1 popCount32_Serial " "Found entity 1: popCount32_Serial" {  } { { "PopCount32_Serial.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471387404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdpet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopdpet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "flipFlopDPET.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/flipFlopDPET.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387410 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "flipFlopDPET.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/flipFlopDPET.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471387410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 4 2 " "Found 4 design units, including 2 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg5Bits-structural " "Found design unit 1: reg5Bits-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/registers.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387415 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg6Bits-structural " "Found design unit 2: reg6Bits-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/registers.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387415 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg5Bits " "Found entity 1: reg5Bits" {  } { { "registers.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/registers.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387415 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg6Bits " "Found entity 2: reg6Bits" {  } { { "registers.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/registers.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572471387415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471387415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PopCount32_Serial " "Elaborating entity \"PopCount32_Serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572471387453 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nSet PopCount32_Serial.vhd(50) " "VHDL Signal Declaration warning at PopCount32_Serial.vhd(50): used implicit default value for signal \"nSet\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PopCount32_Serial.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572471387454 "|PopCount32_Serial"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nRst PopCount32_Serial.vhd(50) " "VHDL Signal Declaration warning at PopCount32_Serial.vhd(50): used implicit default value for signal \"nRst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PopCount32_Serial.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572471387454 "|PopCount32_Serial"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk1 PopCount32_Serial.vhd(51) " "VHDL Signal Declaration warning at PopCount32_Serial.vhd(51): used implicit default value for signal \"clk1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PopCount32_Serial.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572471387454 "|PopCount32_Serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET flipFlopDPET:datapath_flipFlopD " "Elaborating entity \"flipFlopDPET\" for hierarchy \"flipFlopDPET:datapath_flipFlopD\"" {  } { { "PopCount32_Serial.vhd" "datapath_flipFlopD" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471387490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder5bit halfAdder5bit:datapath_halfAdder " "Elaborating entity \"halfAdder5bit\" for hierarchy \"halfAdder5bit:datapath_halfAdder\"" {  } { { "PopCount32_Serial.vhd" "datapath_halfAdder" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471387521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder1bit halfAdder5bit:datapath_halfAdder\|halfAdder1bit:adder0 " "Elaborating entity \"halfAdder1bit\" for hierarchy \"halfAdder5bit:datapath_halfAdder\|halfAdder1bit:adder0\"" {  } { { "arithmetic.vhd" "adder0" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/arithmetic.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471387548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5Bits reg5Bits:datapath_reg5 " "Elaborating entity \"reg5Bits\" for hierarchy \"reg5Bits:datapath_reg5\"" {  } { { "PopCount32_Serial.vhd" "datapath_reg5" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471387573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6Bits reg6Bits:datapath_reg6 " "Elaborating entity \"reg6Bits\" for hierarchy \"reg6Bits:datapath_reg6\"" {  } { { "PopCount32_Serial.vhd" "datapath_reg6" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/PopCount32_Serial.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572471387601 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Q\[5\] registers.vhd(50) " "Using initial value X (don't care) for net \"Q\[5\]\" at registers.vhd(50)" {  } { { "registers.vhd" "" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/registers.vhd" 50 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471387602 "|PopCount32_Serial|reg6Bits:datapath_reg6"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "reg6Bits:datapath_reg6\|Q\[4\] reg6Bits:datapath_reg6\|Q\[4\] " "Net \"reg6Bits:datapath_reg6\|Q\[4\]\", which fans out to \"reg6Bits:datapath_reg6\|Q\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg6Bits:datapath_reg6\|flipFlopDPET:flipFlopDPET_4\|Q " "Net is fed by \"reg6Bits:datapath_reg6\|flipFlopDPET:flipFlopDPET_4\|Q\"" {  } { { "flipFlopDPET.vhd" "Q" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/flipFlopDPET.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1572471387734 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "reg6Bits:datapath_reg6\|flipFlopDPET:flipFlopDPET_5\|Q " "Net is fed by \"reg6Bits:datapath_reg6\|flipFlopDPET:flipFlopDPET_5\|Q\"" {  } { { "flipFlopDPET.vhd" "Q" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/flipFlopDPET.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1572471387734 ""}  } { { "registers.vhd" "Q\[4\]" { Text "C:/Users/Pedro/Documents/UA/ACA/ACA/G06-Simulation-2/PopCount32_Serial/registers.vhd" 50 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1572471387734 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572471387910 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 30 21:36:27 2019 " "Processing ended: Wed Oct 30 21:36:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572471387910 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572471387910 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572471387910 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471387910 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572471388559 ""}
