INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/Bilkent/Year 2 Semester 1/CS223/Project/Project_Vivado/CS223_Project.srcs/sources_1/new/signal_delayer_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_delayer_1bit
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [D:/Documents/Bilkent/Year 2 Semester 1/CS223/Project/Project_Vivado/CS223_Project.srcs/sources_1/new/signal_delayer_1bit.sv:48]
WARNING: [VRFC 10-756] identifier counting is used before its declaration [D:/Documents/Bilkent/Year 2 Semester 1/CS223/Project/Project_Vivado/CS223_Project.srcs/sources_1/new/signal_delayer_1bit.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/Bilkent/Year 2 Semester 1/CS223/Project/Project_Vivado/CS223_Project.srcs/sim_1/new/signal_delayer_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_delayer_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Bilkent/Year 2 Semester 1/CS223/Project/Project_Vivado/CS223_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
