

================================================================
== Vitis HLS Report for 'sha2561_ver'
================================================================
* Date:           Fri Jul 28 01:18:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shav2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sha2561_ver_Pipeline_VITIS_LOOP_36_2_fu_636  |sha2561_ver_Pipeline_VITIS_LOOP_36_2  |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_sha2561_ver_Pipeline_VITIS_LOOP_90_1_fu_769  |sha2561_ver_Pipeline_VITIS_LOOP_90_1  |     3330|     3330|  33.300 us|  33.300 us|  3330|  3330|       no|
        |grp_sha256_final_fu_849                          |sha256_final                          |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |        ?|        ?|  2 ~ 3400|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      430|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|    20472|   108994|    -|
|Memory               |        0|     -|        8|        9|    0|
|Multiplexer          |        -|     -|        -|      262|    -|
|Register             |        -|     -|     2924|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    23404|   109695|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        2|       25|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        8|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |grp_sha2561_ver_Pipeline_VITIS_LOOP_36_2_fu_636  |sha2561_ver_Pipeline_VITIS_LOOP_36_2  |        0|   0|    521|   2805|    0|
    |grp_sha2561_ver_Pipeline_VITIS_LOOP_90_1_fu_769  |sha2561_ver_Pipeline_VITIS_LOOP_90_1  |        0|   0|   9432|  52136|    0|
    |grp_sha256_final_fu_849                          |sha256_final                          |        0|   0|  10519|  54053|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+-------+-----+
    |Total                                            |                                      |        0|   0|  20472| 108994|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sha256ctx_data_U  |sha2561_ver_sha256ctx_data_RAM_AUTO_1R1W  |        0|  8|   9|    0|    64|    8|     1|          512|
    +------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                          |        0|  8|   9|    0|    64|    8|     1|          512|
    +------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |ap_block_state5_on_subcall_done  |       and|   0|  0|    2|           1|           1|
    |select_ln62_fu_2286_p3           |    select|   0|  0|  428|           1|         512|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  430|           2|         513|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  43|          8|    1|          8|
    |ap_return_0                 |   9|          2|  256|        512|
    |ap_return_1                 |   9|          2|  512|       1024|
    |input_r_TDATA_blk_n         |   9|          2|    1|          2|
    |sha256ctx_bitlen_0_fu_62    |   9|          2|   32|         64|
    |sha256ctx_bitlen_1_fu_66    |   9|          2|   32|         64|
    |sha256ctx_data_address0     |  14|          3|    6|         18|
    |sha256ctx_data_address1     |  14|          3|    6|         18|
    |sha256ctx_data_ce0          |  14|          3|    1|          3|
    |sha256ctx_data_ce1          |  14|          3|    1|          3|
    |sha256ctx_data_d0           |  14|          3|    8|         24|
    |sha256ctx_data_we0          |  14|          3|    1|          3|
    |sha256ctx_data_we1          |   9|          2|    1|          2|
    |sha256ctx_datalen_fu_326    |   9|          2|   32|         64|
    |sha256ctx_state_0_0_fu_346  |   9|          2|   32|         64|
    |sha256ctx_state_1_0_fu_350  |   9|          2|   32|         64|
    |sha256ctx_state_2_0_fu_354  |   9|          2|   32|         64|
    |sha256ctx_state_3_0_fu_358  |   9|          2|   32|         64|
    |sha256ctx_state_4_0_fu_362  |   9|          2|   32|         64|
    |sha256ctx_state_5_0_fu_366  |   9|          2|   32|         64|
    |sha256ctx_state_6_0_fu_342  |   9|          2|   32|         64|
    |sha256ctx_state_7_0_fu_338  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 262|         56| 1146|       2321|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                     |    7|   0|    7|          0|
    |ap_return_0_preg                                              |  256|   0|  512|        256|
    |ap_return_1_preg                                              |  512|   0|  512|          0|
    |grp_sha2561_ver_Pipeline_VITIS_LOOP_36_2_fu_636_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha2561_ver_Pipeline_VITIS_LOOP_90_1_fu_769_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha256_final_fu_849_ap_start_reg                          |    1|   0|    1|          0|
    |lastPacket_tdata_05_fu_330                                    |  512|   0|  512|          0|
    |reg_1057                                                      |    8|   0|    8|          0|
    |reg_1063                                                      |    8|   0|    8|          0|
    |reg_1069                                                      |    8|   0|    8|          0|
    |reg_1075                                                      |    8|   0|    8|          0|
    |reg_1081                                                      |    8|   0|    8|          0|
    |reg_1087                                                      |    8|   0|    8|          0|
    |reg_1093                                                      |    8|   0|    8|          0|
    |reg_1099                                                      |    8|   0|    8|          0|
    |reg_1105                                                      |    8|   0|    8|          0|
    |reg_1111                                                      |    8|   0|    8|          0|
    |reg_1117                                                      |    8|   0|    8|          0|
    |reg_1123                                                      |    8|   0|    8|          0|
    |reg_1129                                                      |    8|   0|    8|          0|
    |reg_1135                                                      |    8|   0|    8|          0|
    |reg_1141                                                      |    8|   0|    8|          0|
    |reg_1147                                                      |    8|   0|    8|          0|
    |reg_1153                                                      |    8|   0|    8|          0|
    |reg_1159                                                      |    8|   0|    8|          0|
    |reg_1165                                                      |    8|   0|    8|          0|
    |reg_1171                                                      |    8|   0|    8|          0|
    |reg_1177                                                      |    8|   0|    8|          0|
    |reg_1183                                                      |    8|   0|    8|          0|
    |reg_1189                                                      |    8|   0|    8|          0|
    |reg_1195                                                      |    8|   0|    8|          0|
    |reg_1201                                                      |    8|   0|    8|          0|
    |reg_1207                                                      |    8|   0|    8|          0|
    |reg_1213                                                      |    8|   0|    8|          0|
    |reg_1219                                                      |    8|   0|    8|          0|
    |reg_1225                                                      |    8|   0|    8|          0|
    |reg_1231                                                      |    8|   0|    8|          0|
    |reg_1237                                                      |    8|   0|    8|          0|
    |reg_1243                                                      |    8|   0|    8|          0|
    |seg_buf_100_fu_210                                            |    8|   0|    8|          0|
    |seg_buf_101_fu_214                                            |    8|   0|    8|          0|
    |seg_buf_102_fu_218                                            |    8|   0|    8|          0|
    |seg_buf_103_fu_222                                            |    8|   0|    8|          0|
    |seg_buf_104_fu_226                                            |    8|   0|    8|          0|
    |seg_buf_105_fu_230                                            |    8|   0|    8|          0|
    |seg_buf_106_fu_234                                            |    8|   0|    8|          0|
    |seg_buf_107_fu_238                                            |    8|   0|    8|          0|
    |seg_buf_108_fu_242                                            |    8|   0|    8|          0|
    |seg_buf_109_fu_246                                            |    8|   0|    8|          0|
    |seg_buf_10_fu_110                                             |    8|   0|    8|          0|
    |seg_buf_110_fu_250                                            |    8|   0|    8|          0|
    |seg_buf_111_fu_254                                            |    8|   0|    8|          0|
    |seg_buf_112_fu_258                                            |    8|   0|    8|          0|
    |seg_buf_113_fu_262                                            |    8|   0|    8|          0|
    |seg_buf_114_fu_266                                            |    8|   0|    8|          0|
    |seg_buf_115_fu_270                                            |    8|   0|    8|          0|
    |seg_buf_116_fu_274                                            |    8|   0|    8|          0|
    |seg_buf_117_fu_278                                            |    8|   0|    8|          0|
    |seg_buf_118_fu_282                                            |    8|   0|    8|          0|
    |seg_buf_119_fu_286                                            |    8|   0|    8|          0|
    |seg_buf_11_fu_114                                             |    8|   0|    8|          0|
    |seg_buf_120_fu_290                                            |    8|   0|    8|          0|
    |seg_buf_121_fu_294                                            |    8|   0|    8|          0|
    |seg_buf_122_fu_298                                            |    8|   0|    8|          0|
    |seg_buf_123_fu_302                                            |    8|   0|    8|          0|
    |seg_buf_124_fu_306                                            |    8|   0|    8|          0|
    |seg_buf_125_fu_310                                            |    8|   0|    8|          0|
    |seg_buf_126_fu_314                                            |    8|   0|    8|          0|
    |seg_buf_127_fu_318                                            |    8|   0|    8|          0|
    |seg_buf_128_fu_322                                            |    8|   0|    8|          0|
    |seg_buf_12_fu_118                                             |    8|   0|    8|          0|
    |seg_buf_13_fu_122                                             |    8|   0|    8|          0|
    |seg_buf_14_fu_126                                             |    8|   0|    8|          0|
    |seg_buf_15_fu_130                                             |    8|   0|    8|          0|
    |seg_buf_16_fu_134                                             |    8|   0|    8|          0|
    |seg_buf_17_fu_138                                             |    8|   0|    8|          0|
    |seg_buf_18_fu_142                                             |    8|   0|    8|          0|
    |seg_buf_19_fu_146                                             |    8|   0|    8|          0|
    |seg_buf_1_fu_74                                               |    8|   0|    8|          0|
    |seg_buf_20_fu_150                                             |    8|   0|    8|          0|
    |seg_buf_21_fu_154                                             |    8|   0|    8|          0|
    |seg_buf_22_fu_158                                             |    8|   0|    8|          0|
    |seg_buf_23_fu_162                                             |    8|   0|    8|          0|
    |seg_buf_24_fu_166                                             |    8|   0|    8|          0|
    |seg_buf_25_fu_170                                             |    8|   0|    8|          0|
    |seg_buf_26_fu_174                                             |    8|   0|    8|          0|
    |seg_buf_27_fu_178                                             |    8|   0|    8|          0|
    |seg_buf_28_fu_182                                             |    8|   0|    8|          0|
    |seg_buf_29_fu_186                                             |    8|   0|    8|          0|
    |seg_buf_2_fu_78                                               |    8|   0|    8|          0|
    |seg_buf_30_fu_190                                             |    8|   0|    8|          0|
    |seg_buf_31_fu_194                                             |    8|   0|    8|          0|
    |seg_buf_3_fu_82                                               |    8|   0|    8|          0|
    |seg_buf_4_fu_86                                               |    8|   0|    8|          0|
    |seg_buf_5_fu_90                                               |    8|   0|    8|          0|
    |seg_buf_6_fu_94                                               |    8|   0|    8|          0|
    |seg_buf_7_fu_98                                               |    8|   0|    8|          0|
    |seg_buf_8_fu_102                                              |    8|   0|    8|          0|
    |seg_buf_97_fu_198                                             |    8|   0|    8|          0|
    |seg_buf_98_fu_202                                             |    8|   0|    8|          0|
    |seg_buf_99_fu_206                                             |    8|   0|    8|          0|
    |seg_buf_9_fu_106                                              |    8|   0|    8|          0|
    |seg_buf_fu_70                                                 |    8|   0|    8|          0|
    |sha256ctx_bitlen_0_fu_62                                      |   32|   0|   32|          0|
    |sha256ctx_bitlen_1_fu_66                                      |   32|   0|   32|          0|
    |sha256ctx_datalen_fu_326                                      |   32|   0|   32|          0|
    |sha256ctx_state_0_0_fu_346                                    |   32|   0|   32|          0|
    |sha256ctx_state_1_0_fu_350                                    |   32|   0|   32|          0|
    |sha256ctx_state_2_0_fu_354                                    |   32|   0|   32|          0|
    |sha256ctx_state_3_0_fu_358                                    |   32|   0|   32|          0|
    |sha256ctx_state_4_0_fu_362                                    |   32|   0|   32|          0|
    |sha256ctx_state_5_0_fu_366                                    |   32|   0|   32|          0|
    |sha256ctx_state_6_0_fu_342                                    |   32|   0|   32|          0|
    |sha256ctx_state_7_0_fu_338                                    |   32|   0|   32|          0|
    |tmp_reg_3169                                                  |    1|   0|    1|          0|
    |trunc_ln145_reg_3164                                          |  512|   0|  512|          0|
    |write_flag12_0_fu_334                                         |    1|   0|    1|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         | 2924|   0| 3180|        256|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_none|   sha2561_ver|  return value|
|ap_rst          |   in|    1|  ap_ctrl_none|   sha2561_ver|  return value|
|ap_start        |   in|    1|  ap_ctrl_none|   sha2561_ver|  return value|
|ap_done         |  out|    1|  ap_ctrl_none|   sha2561_ver|  return value|
|ap_idle         |  out|    1|  ap_ctrl_none|   sha2561_ver|  return value|
|ap_ready        |  out|    1|  ap_ctrl_none|   sha2561_ver|  return value|
|ap_return_0     |  out|  512|  ap_ctrl_none|   sha2561_ver|  return value|
|ap_return_1     |  out|  512|  ap_ctrl_none|   sha2561_ver|  return value|
|input_r_TDATA   |   in|  584|          axis|       input_r|       pointer|
|input_r_TVALID  |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY  |  out|    1|          axis|       input_r|       pointer|
+----------------+-----+-----+--------------+--------------+--------------+

