ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccKxYcc5.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_biquad_cascade_df1_init_q31.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c"
  20              		.section	.text.arm_biquad_cascade_df1_init_q31,"ax",%progbits
  21              		.align	1
  22              		.global	arm_biquad_cascade_df1_init_q31
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_biquad_cascade_df1_init_q31:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * Title:        arm_biquad_cascade_df1_init_q31.c
   4:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * Description:  Q31 Biquad cascade DirectFormI(DF1) filter initialization function
   5:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
   6:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
   9:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** /*
  12:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
  14:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
  16:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
  20:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
  22:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  */
  28:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  29:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccKxYcc5.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  31:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** /**
  32:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  */
  34:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  35:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** /**
  36:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @addtogroup BiquadCascadeDF1
  37:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  */
  39:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  40:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** /**
  41:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @details
  42:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
  43:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @param[in,out] *S           points to an instance of the Q31 Biquad cascade structure.
  44:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @param[in]     numStages    number of 2nd order stages in the filter.
  45:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @param[in]     *pCoeffs     points to the filter coefficients buffer.
  46:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @param[in]     *pState      points to the state buffer.
  47:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @param[in]     postShift    Shift to be applied after the accumulator.  Varies according to the 
  48:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * @return        none
  49:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
  50:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * <b>Coefficient and State Ordering:</b>
  51:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
  52:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * \par
  53:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * The coefficients are stored in the array <code>pCoeffs</code> in the following order:
  54:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * <pre>
  55:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *     {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
  56:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * </pre>
  57:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
  58:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
  59:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * and so on.  The <code>pCoeffs</code> array contains a total of <code>5*numStages</code> values.
  60:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *
  61:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * \par
  62:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * The <code>pState</code> points to state variables array.
  63:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and <code>y[n-2]</c
  64:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * The state variables are arranged in the <code>pState</code> array as:
  65:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * <pre>
  66:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  *     {x[n-1], x[n-2], y[n-1], y[n-2]}
  67:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * </pre>
  68:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on.
  69:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * The state array has a total length of <code>4*numStages</code> values.
  70:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  * The state variables are updated after each block of data is processed; the coefficients are unto
  71:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****  */
  72:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  73:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** void arm_biquad_cascade_df1_init_q31(
  74:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   arm_biquad_casd_df1_inst_q31 * S,
  75:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   uint8_t numStages,
  76:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   q31_t * pCoeffs,
  77:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   q31_t * pState,
  78:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   int8_t postShift)
  79:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** {
  30              		.loc 1 79 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 79 1 is_stmt 0 view .LVU1
  35 0000 38B5     		push	{r3, r4, r5, lr}
  36              	.LCFI0:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccKxYcc5.s 			page 3


  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 3, -16
  39              		.cfi_offset 4, -12
  40              		.cfi_offset 5, -8
  41              		.cfi_offset 14, -4
  42 0002 0446     		mov	r4, r0
  43 0004 1D46     		mov	r5, r3
  80:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   /* Assign filter stages */
  81:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   S->numStages = numStages;
  44              		.loc 1 81 3 is_stmt 1 view .LVU2
  45              		.loc 1 81 16 is_stmt 0 view .LVU3
  46 0006 0160     		str	r1, [r0]
  82:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  83:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   /* Assign postShift to be applied to the output */
  84:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   S->postShift = postShift;
  47              		.loc 1 84 3 is_stmt 1 view .LVU4
  48              		.loc 1 84 16 is_stmt 0 view .LVU5
  49 0008 9DF91030 		ldrsb	r3, [sp, #16]
  50              	.LVL1:
  51              		.loc 1 84 16 view .LVU6
  52 000c 0373     		strb	r3, [r0, #12]
  85:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  86:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   /* Assign coefficient pointer */
  87:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   S->pCoeffs = pCoeffs;
  53              		.loc 1 87 3 is_stmt 1 view .LVU7
  54              		.loc 1 87 14 is_stmt 0 view .LVU8
  55 000e 8260     		str	r2, [r0, #8]
  88:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  89:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   /* Clear state buffer and size is always 4 * numStages */
  90:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(q31_t));
  56              		.loc 1 90 3 is_stmt 1 view .LVU9
  57 0010 0A01     		lsls	r2, r1, #4
  58              	.LVL2:
  59              		.loc 1 90 3 is_stmt 0 view .LVU10
  60 0012 0021     		movs	r1, #0
  61              	.LVL3:
  62              		.loc 1 90 3 view .LVU11
  63 0014 2846     		mov	r0, r5
  64              	.LVL4:
  65              		.loc 1 90 3 view .LVU12
  66 0016 FFF7FEFF 		bl	memset
  67              	.LVL5:
  91:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** 
  92:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   /* Assign state pointer */
  93:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c ****   S->pState = pState;
  68              		.loc 1 93 3 is_stmt 1 view .LVU13
  69              		.loc 1 93 13 is_stmt 0 view .LVU14
  70 001a 6560     		str	r5, [r4, #4]
  94:DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c **** }
  71              		.loc 1 94 1 view .LVU15
  72 001c 38BD     		pop	{r3, r4, r5, pc}
  73              		.loc 1 94 1 view .LVU16
  74              		.cfi_endproc
  75              	.LFE139:
  77              		.text
  78              	.Letext0:
  79              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccKxYcc5.s 			page 4


  80              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
  81              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/lib/gcc/a
  82              		.file 5 "DSP/Inc/arm_math.h"
  83              		.file 6 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
  84              		.file 7 "<built-in>"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccKxYcc5.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 arm_biquad_cascade_df1_init_q31.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccKxYcc5.s:21     .text.arm_biquad_cascade_df1_init_q31:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccKxYcc5.s:27     .text.arm_biquad_cascade_df1_init_q31:00000000 arm_biquad_cascade_df1_init_q31

UNDEFINED SYMBOLS
memset
