#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Thu Apr 28 09:30:40 2016
# Process ID: 360
# Current directory: C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Uni_SDU/1. Semester Project - Gokart/EMP/ip_cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_three_phase_pwm_0_0

add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 306.320 ; gain = 101.633
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/design_1.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 392.238 ; gain = 220.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:48]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1346' bound to instance 'design_1_i' of component 'design_1' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:83]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1384]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1696]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_encoder_rm28md_0_0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_encoder_rm28md_0_0/synth/design_1_encoder_rm28md_0_0.vhd:56' bound to instance 'encoder_rm28md_0' of component 'design_1_encoder_rm28md_0_0' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1722]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_rm28md_0_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_encoder_rm28md_0_0/synth/design_1_encoder_rm28md_0_0.vhd:84]
INFO: [Synth 8-3491] module 'encoder_rm28md_v1_0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0.vhd:5' bound to instance 'U0' of component 'encoder_rm28md_v1_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_encoder_rm28md_0_0/synth/design_1_encoder_rm28md_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'encoder_rm28md_v1_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0.vhd:50]
INFO: [Synth 8-3491] module 'encoder_rm28md_v1_0_S00_AXI' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:5' bound to instance 'encoder_rm28md_v1_0_S00_AXI_inst' of component 'encoder_rm28md_v1_0_S00_AXI' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'encoder_rm28md_v1_0_S00_AXI' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-226] default block is never used [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-226] default block is never used [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:359]
WARNING: [Synth 8-614] signal 'encoder_position' is read in the process but is not in the sensitivity list [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-3491] module 'rmb28md_ssi' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/src/rmb28md_ssi.vhd:34' bound to instance 'rmb28md_ssi_ip' of component 'rmb28md_ssi' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:393]
INFO: [Synth 8-638] synthesizing module 'rmb28md_ssi' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/src/rmb28md_ssi.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'rmb28md_ssi' (9#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/src/rmb28md_ssi.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'encoder_rm28md_v1_0_S00_AXI' (10#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'encoder_rm28md_v1_0' (11#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/sdu.dk/encoder_rm28md_v1_0/hdl/encoder_rm28md_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_encoder_rm28md_0_0' (12#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_encoder_rm28md_0_0/synth/design_1_encoder_rm28md_0_0.vhd:84]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1748]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (13#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (14#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (15#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (16#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (17#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:319]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (18#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:749]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (19#1) [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (20#1) [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (21#1) [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:263]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:393]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:576]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (22#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (23#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (24#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (25#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (26#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (27#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (27#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (28#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (29#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (30#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (30#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (30#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (31#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (32#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (33#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (33#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (33#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (33#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (34#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (35#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (36#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (37#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (38#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (39#1) [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:393]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1262]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (40#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (41#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (41#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (41#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (42#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (43#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (44#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (45#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (45#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (46#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (46#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (46#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (46#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (46#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (46#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (47#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (48#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (49#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (50#1) [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:749]
INFO: [Synth 8-3491] module 'design_1_rst_processing_system7_0_100M_0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:59' bound to instance 'rst_processing_system7_0_100M' of component 'design_1_rst_processing_system7_0_100M_0' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1924]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (51#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (51#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (51#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (52#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (53#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (54#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (55#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (56#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_three_phase_pwm_0_0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/synth/design_1_three_phase_pwm_0_0.v:56' bound to instance 'three_phase_pwm_0' of component 'design_1_three_phase_pwm_0_0' [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1937]
INFO: [Synth 8-638] synthesizing module 'design_1_three_phase_pwm_0_0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/synth/design_1_three_phase_pwm_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:537]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_axi_lite_interface' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:448]
INFO: [Synth 8-3491] module 'three_phase_pwm_axi_lite_interface_verilog' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:38' bound to instance 'inst' of component 'three_phase_pwm_axi_lite_interface_verilog' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:481]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_axi_lite_interface_verilog' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:38]
WARNING: [Synth 8-567] referenced signal 'slv_wire_array' should be on the sensitivity list [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:285]
WARNING: [Synth 8-567] referenced signal 'dec_r' should be on the sensitivity list [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:285]
WARNING: [Synth 8-3848] Net blk_next_write in module/entity three_phase_pwm_axi_lite_interface_verilog does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:94]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_axi_lite_interface_verilog' (57#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_axi_lite_interface_verilog.v:38]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_axi_lite_interface' (58#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:448]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_default_clock_driver' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:489]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init' (59#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init' (60#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (61#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_default_clock_driver' (62#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:489]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_struct' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:24]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xladdsub' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:604]
INFO: [Synth 8-3491] module 'three_phase_pwm_c_addsub_v12_0_i0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/synth/three_phase_pwm_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'three_phase_pwm_c_addsub_v12_0_i0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:689]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_c_addsub_v12_0_i0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/synth/three_phase_pwm_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:116' bound to instance 'U0' of component 'c_addsub_v12_0_8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/synth/three_phase_pwm_c_addsub_v12_0_i0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:163]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6457' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_8_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1039]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1042]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1048]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1051]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1054]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1057]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1061]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1065]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1068]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1071]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1074]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1077]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1080]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1084]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1089]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1091]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1093]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1101]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1106]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1108]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1110]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1112]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1114]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1840]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1843]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1847]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1850]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1853]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1856]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1859]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1862]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1865]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1868]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1871]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1874]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1877]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1880]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1883]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1886]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1889]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1892]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1895]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1898]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1901]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1904]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1907]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1910]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1913]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1916]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1919]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1922]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1925]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1928]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1931]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1934]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1939]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1944]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1947]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1956]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1961]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1965]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2008]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2386]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2390]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:377]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:378]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:379]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:380]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:381]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:382]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:383]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv' (63#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy' (64#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy' (65#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy' (66#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv' (67#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8' (68#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_c_addsub_v12_0_i0' (69#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/synth/three_phase_pwm_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xladdsub' (70#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:604]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xladdsub__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:604]
INFO: [Synth 8-3491] module 'three_phase_pwm_c_addsub_v12_0_i1' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i1/synth/three_phase_pwm_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'three_phase_pwm_c_addsub_v12_0_i1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:700]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_c_addsub_v12_0_i1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i1/synth/three_phase_pwm_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:116' bound to instance 'U0' of component 'c_addsub_v12_0_8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i1/synth/three_phase_pwm_c_addsub_v12_0_i1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:163]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6457' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_8_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1039]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1042]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1048]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1051]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1054]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1057]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1065]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1068]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1071]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1074]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1077]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1080]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1084]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1089]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:1091]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_8_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6636]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized1' (70#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized1' (70#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized1' (70#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized1' (70#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_viv__parameterized1' (70#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:6515]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8__parameterized1' (70#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_c_addsub_v12_0_i1' (71#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i1/synth/three_phase_pwm_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xladdsub__parameterized0' (71#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:604]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_0770f498dd' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_0770f498dd' (72#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_f64dc28183' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_f64dc28183' (73#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_48599ff0b7' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_48599ff0b7' (74#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:88]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xlcounter_free' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:816]
INFO: [Synth 8-3491] module 'three_phase_pwm_c_counter_binary_v12_0_i0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/synth/three_phase_pwm_c_counter_binary_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'three_phase_pwm_c_counter_binary_v12_0_i0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:848]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_c_counter_binary_v12_0_i0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/synth/three_phase_pwm_c_counter_binary_v12_0_i0.vhd:69]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:116' bound to instance 'U0' of component 'c_counter_binary_v12_0_8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/synth/three_phase_pwm_c_counter_binary_v12_0_i0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1866' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_8_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:333' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_8_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5542' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_fabric_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5278' bound to instance 'the_addsub' of component 'c_addsub_v12_0_8_fabric_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5909]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_8_lut6_legacy' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2291' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_8_lut6_legacy' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5347]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:331' bound to instance 'qreg' of component 'c_reg_fd_v12_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2940]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_1_viv__parameterized3' (74#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_lut6_legacy__parameterized3' (74#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:2343]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_fabric_legacy__parameterized3' (74#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_8_legacy__parameterized3' (74#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd:5618]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_legacy' (75#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:390]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_viv' (76#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8' (77#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_c_counter_binary_v12_0_i0' (78#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_counter_binary_v12_0_i0/synth/three_phase_pwm_c_counter_binary_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xlcounter_free' (79#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:816]
INFO: [Synth 8-638] synthesizing module 'xldivider_generator_f23fad49a91fef030be21da83423d236' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:882]
INFO: [Synth 8-3491] module 'three_phase_pwm_div_gen_v5_1_i0' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/synth/three_phase_pwm_div_gen_v5_1_i0.vhd:59' bound to instance 'three_phase_pwm_div_gen_v5_1_i0_instance' of component 'three_phase_pwm_div_gen_v5_1_i0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:902]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_div_gen_v5_1_i0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/synth/three_phase_pwm_div_gen_v5_1_i0.vhd:71]
INFO: [Synth 8-3491] module 'div_gen_v5_1_9' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:119' bound to instance 'U0' of component 'div_gen_v5_1_9' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/synth/three_phase_pwm_div_gen_v5_1_i0.vhd:138]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_9' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:177]
INFO: [Synth 8-3491] module 'div_gen_v5_1_9_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13147' bound to instance 'i_synth' of component 'div_gen_v5_1_9_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:183]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_9_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13218]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_nd_to_rdy' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13546]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (80#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:12813]
INFO: [Synth 8-638] synthesizing module 'bip_sdivider_synth' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:8531]
INFO: [Synth 8-638] synthesizing module 'dividervdc_v' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6935]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (80#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (80#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-3491] module 'c_addsub_lut6' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3680' bound to instance 'the_addsub' of component 'c_addsub_lut6' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5346]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'q_c_outreg' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:4151]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (80#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'q_ovflreg' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:4218]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (80#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'qreg' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:4273]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (80#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6' (81#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv' (82#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7328]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7370]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_1_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:7704]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized153' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized153' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized155' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized155' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized157' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized157' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized159' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized159' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized161' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized161' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized163' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized163' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized165' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized165' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized167' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized167' (83#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6927]
INFO: [Synth 8-256] done synthesizing module 'dividervdc_v' (84#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6935]
INFO: [Synth 8-256] done synthesizing module 'bip_sdivider_synth' (85#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:8531]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth' (86#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:12813]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_9_viv' (87#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13218]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_9' (88#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_div_gen_v5_1_i0' (89#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/synth/three_phase_pwm_div_gen_v5_1_i0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xldivider_generator_f23fad49a91fef030be21da83423d236' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:882]
INFO: [Synth 8-638] synthesizing module 'xldivider_generator_e06f885059213901f7ecbc1502756aa9' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:934]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_div_gen_v5_1_i1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i1/synth/three_phase_pwm_div_gen_v5_1_i1.vhd:71]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_9__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_9_viv__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13218]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized169' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized169' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:12813]
INFO: [Synth 8-638] synthesizing module 'bip_sdivider_synth__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:8531]
INFO: [Synth 8-638] synthesizing module 'dividervdc_v__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6935]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized171' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized171' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized173' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized173' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized175' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized175' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized177' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized177' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized179' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized179' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized1 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized1' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized0' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized0' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized181' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized181' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized183' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized183' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized185' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized185' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized187' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized187' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized189' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized189' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized3 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized3' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized1' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized1' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized191' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized191' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized193' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized193' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized195' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized195' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized2' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized2' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized5' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized197' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized197' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized199' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized199' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized201' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized201' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized5 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized5' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized2' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized2' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized203' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized203' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized205' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized205' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized207' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized207' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized7' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized209' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized209' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized211' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized211' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized213' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized213' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized7 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized7' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized3' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized3' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized215' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized215' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized217' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized217' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized219' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized219' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized4' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized4' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized9' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized221' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized221' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized223' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized223' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized225' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized225' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized9 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized9' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized4' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized4' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized227' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized227' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized229' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized229' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized231' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized231' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized5' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized5' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized11' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized233' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized233' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized235' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized235' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized237' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized237' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized11 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized11' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized5' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized5' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized239' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized239' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized241' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized241' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized243' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized243' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized6' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized6' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized13' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized245' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized245' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized247' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized247' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized249' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized249' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized13 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized13' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized6' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized6' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized251' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized251' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized253' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized253' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized255' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized255' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized7' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized7' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized15' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized257' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized257' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized259' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized259' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized261' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized261' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized15 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized15' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized7' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized7' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized263' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized263' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized265' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized265' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized267' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized267' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized17' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized269' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized271' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized273' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized17 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized17' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized8' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized8' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized275' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized277' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized279' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized9' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized9' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized19' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized281' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized283' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized285' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized19 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized19' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized9' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized9' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized287' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized289' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized291' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized10' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized10' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized21' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized293' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized295' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized297' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized21 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized21' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized10' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized10' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized299' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized301' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized303' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized11' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized11' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized23' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized305' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized307' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized309' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized23 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized23' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized11' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized11' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized311' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized313' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized315' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized12' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized12' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized25' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized317' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized319' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized321' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized25 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized25' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized12' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized12' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized323' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized325' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized327' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized13' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized13' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized27' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized329' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized331' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized333' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized27 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized27' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized13' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized13' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized335' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized337' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized339' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized14' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized14' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized29' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized341' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized343' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized345' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized29 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized29' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized14' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized14' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized347' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized349' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized351' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized15' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized15' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized31' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized353' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized355' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized357' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized31 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized31' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized15' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized15' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized359' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized361' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized363' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized16' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized16' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized33' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized365' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized367' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized369' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized33 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized33' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized16' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized16' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized371' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized373' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized375' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized17' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized17' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized35' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized377' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized379' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized381' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized35 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized35' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized17' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized17' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized383' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized385' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized387' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized18' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized18' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized37' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized389' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized391' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized393' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized37 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized37' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized18' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized18' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized395' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized397' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized399' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized19' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized19' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized39' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized401' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized403' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized405' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized39 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized39' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized19' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized19' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized407' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized409' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized409' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized411' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized411' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized20' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized20' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized41' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized413' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized413' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized415' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized415' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized417' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized417' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized41 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized41' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized20' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized20' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized419' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized419' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized421' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized421' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized423' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized423' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized21' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized21' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized43' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized425' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized425' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized427' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized427' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized429' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized429' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized43 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized43' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized21' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized21' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized431' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized431' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized433' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized433' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized435' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized435' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized22' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized22' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized45' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized437' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized437' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized439' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized439' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized441' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized441' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized45 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized45' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized22' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized22' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized443' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized443' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized445' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized445' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized447' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized447' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized23' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized23' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized47' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized449' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized449' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized451' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized451' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized453' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized453' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized47 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized47' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized23' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized23' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized455' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized455' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized457' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized457' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized459' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized459' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized24' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized24' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized49' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized461' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized461' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized463' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized463' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized465' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized465' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized49 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized49' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized24' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized24' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized467' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized467' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized469' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized469' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized471' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized471' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized25' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized25' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized51' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized473' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized473' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized475' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized475' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized477' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized477' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized51 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized51' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized25' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized25' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized479' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized479' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized481' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized481' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized483' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized483' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized26' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized26' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized53' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized485' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized485' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized487' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized487' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized489' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized489' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized53 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized53' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized26' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized26' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized491' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized491' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized493' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized493' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized495' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized495' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized27' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized27' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized55' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized497' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized497' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized499' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized499' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized501' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized501' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized55 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized55' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized27' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized27' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized503' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized503' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized505' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized505' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized507' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized507' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized28' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized28' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized57' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized509' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized509' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized511' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized511' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized513' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized513' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized57 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized57' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized28' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized28' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized515' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized515' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized517' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized517' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized519' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized519' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized29' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized29' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized59' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized521' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized521' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized523' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized523' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized525' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized525' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized59 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized59' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized29' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized29' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized527' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized527' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized529' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized529' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized531' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized531' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized30' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized30' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized61' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized533' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized533' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized535' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized535' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized537' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized537' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized61 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized61' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized30' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized30' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized539' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized539' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized541' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized541' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized543' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized543' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized31' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized31' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized63' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized545' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized545' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized547' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized547' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized549' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized549' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized63 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized63' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized31' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized31' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized551' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized551' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized553' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized553' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized32' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized32' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized65' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized555' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized555' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized557' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized557' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized559' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized559' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized65 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized65' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized32' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized32' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized561' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized561' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized563' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized563' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized33' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized33' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized67' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized565' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized565' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized567' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized567' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized569' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized569' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized67 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3724]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized67' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:3732]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized33' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:5141]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized33' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6719]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized571' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized571' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized573' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized573' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized575' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized575' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_c_addsub_v12_0_i0/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v__parameterized0 does not have driver. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6927]
INFO: [Synth 8-256] done synthesizing module 'dividervdc_v__parameterized0' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:6935]
INFO: [Synth 8-256] done synthesizing module 'bip_sdivider_synth__parameterized0' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:8531]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth__parameterized0' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:12813]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_9_viv__parameterized1' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1_vh_rfs.vhd:13218]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_9__parameterized1' (90#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/div_gen_v5_1_9/hdl/div_gen_v5_1.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_div_gen_v5_1_i1' (91#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i1/synth/three_phase_pwm_div_gen_v5_1_i1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xldivider_generator_e06f885059213901f7ecbc1502756aa9' (92#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:934]
INFO: [Synth 8-638] synthesizing module 'sysgen_mcode_block_42ff848af5' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mcode_block_42ff848af5' (93#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:109]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xlmult' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:1056]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_mult_gen_v12_0_i0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i0/synth/three_phase_pwm_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i0/synth/three_phase_pwm_mult_gen_v12_0_i0.vhd:74]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i0/synth/three_phase_pwm_mult_gen_v12_0_i0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-638] synthesizing module 'dsp' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (94#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized5' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized5' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized6' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized6' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized7' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized7' (95#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (96#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv' (97#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10' (98#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_mult_gen_v12_0_i0' (99#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i0/synth/three_phase_pwm_mult_gen_v12_0_i0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xlmult' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:1056]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xlmult__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:1056]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_mult_gen_v12_0_i1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i1/synth/three_phase_pwm_mult_gen_v12_0_i1.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i1/synth/three_phase_pwm_mult_gen_v12_0_i1.vhd:74]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i1/synth/three_phase_pwm_mult_gen_v12_0_i1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv__parameterized1' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized8' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized8' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized9' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized9' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized10' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized10' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized11' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized11' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized12' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized12' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized13' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized13' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized14' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized14' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized15' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized15' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv__parameterized1' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10__parameterized1' (100#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_div_gen_v5_1_i0/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_mult_gen_v12_0_i1' (101#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/three_phase_pwm_mult_gen_v12_0_i1/synth/three_phase_pwm_mult_gen_v12_0_i1.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xlmult__parameterized0' (101#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:1056]
INFO: [Synth 8-638] synthesizing module 'three_phase_pwm_xlregister' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:210]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_single_reg_w_init__parameterized0' (101#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_synth_reg_w_init__parameterized0' (101#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_xlregister' (102#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:210]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_b5262e1d25' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_b5262e1d25' (103#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:265]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_3698c4d206' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_3698c4d206' (104#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:311]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_b23e631d65' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:359]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_b23e631d65' (105#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:359]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a87fcca1e3' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:405]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a87fcca1e3' (106#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm_entity_declarations.vhd:405]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm_struct' (107#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'three_phase_pwm' (108#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/user_company/three_phase_pwm_v1_0/hdl/three_phase_pwm.vhd:537]
INFO: [Synth 8-256] done synthesizing module 'design_1_three_phase_pwm_0_0' (109#1) [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/synth/design_1_three_phase_pwm_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (110#1) [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1384]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (111#1) [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:43 ; elapsed = 00:05:07 . Memory (MB): peak = 635.273 ; gain = 463.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:46 ; elapsed = 00:05:10 . Memory (MB): peak = 635.273 ; gain = 463.793
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/constrs/three_phase_pwm.xdc] for cell 'design_1_i/three_phase_pwm_0/inst'
Finished Parsing XDC File [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ip/design_1_three_phase_pwm_0_0/constrs/three_phase_pwm.xdc] for cell 'design_1_i/three_phase_pwm_0/inst'
Parsing XDC File [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 205 instances were transformed.
  FDR => FDRE: 204 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 810.383 ; gain = 0.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:40 ; elapsed = 00:06:10 . Memory (MB): peak = 811.281 ; gain = 639.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:40 ; elapsed = 00:06:10 . Memory (MB): peak = 811.281 ; gain = 639.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  {C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1/dont_touch.xdc}, line 55).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  {C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1/dont_touch.xdc}, line 58).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst. (constraint file  {C:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.runs/synth_1/dont_touch.xdc}, line 88).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_rm28md_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/counter/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide/three_phase_pwm_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide1/three_phase_pwm_div_gen_v5_1_i1_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide2/three_phase_pwm_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/divide3/three_phase_pwm_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/mult3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:41 ; elapsed = 00:06:11 . Memory (MB): peak = 811.281 ; gain = 639.801
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ssi_clk_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5587] ROM size for "dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dec_r" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:10 ; elapsed = 00:06:45 . Memory (MB): peak = 811.281 ; gain = 639.801
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant2' (sysgen_constant_f64dc28183) to 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant6'
INFO: [Synth 8-223] decloning instance 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant2' (sysgen_constant_f64dc28183) to 'design_1_i/three_phase_pwm_0/inst/three_phase_pwm_struct/constant8'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:11 ; elapsed = 00:06:46 . Memory (MB): peak = 811.281 ; gain = 639.801
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-5546] ROM "U0/encoder_rm28md_v1_0_S00_AXI_inst/rmb28md_ssi_ip/ssi_clk_buf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Uni_SDU/1. Semester Project - Gokart/Xilinx/small_motor2/small_motor2.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:19 ; elapsed = 00:06:54 . Memory (MB): peak = 811.281 ; gain = 639.801
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:06:19 ; elapsed = 00:06:54 . Memory (MB): peak = 811.281 ; gain = 639.801

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (three_phase_pwm_mult_gen_v12_0_i0:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_10_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/three_phase_pwm_0/inst/\three_phase_pwm_struct/mult1/comp1.core_instance1 /U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_10_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:36 ; elapsed = 00:07:20 . Memory (MB): peak = 811.281 ; gain = 639.801
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:06:36 ; elapsed = 00:07:20 . Memory (MB): peak = 811.281 ; gain = 639.801

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:10 ; elapsed = 00:07:55 . Memory (MB): peak = 976.922 ; gain = 805.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:17 ; elapsed = 00:08:03 . Memory (MB): peak = 1007.453 ; gain = 835.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] ) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (\U0/encoder_rm28md_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module design_1_encoder_rm28md_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/encoder_rm28md_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module design_1_encoder_rm28md_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/encoder_rm28md_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module design_1_encoder_rm28md_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/encoder_rm28md_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module design_1_encoder_rm28md_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module design_1_auto_pc_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:46 ; elapsed = 00:08:43 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:07:46 ; elapsed = 00:08:43 . Memory (MB): peak = 1038.973 ; gain = 867.492

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:07:46 ; elapsed = 00:08:43 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:52 ; elapsed = 00:08:50 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:53 ; elapsed = 00:08:51 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:04 ; elapsed = 00:09:02 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:04 ; elapsed = 00:09:03 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:07 ; elapsed = 00:09:05 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:07 ; elapsed = 00:09:05 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |    52|
|4     |DSP48E1   |     4|
|5     |DSP48E1_1 |     4|
|6     |DSP48E1_2 |     4|
|7     |DSP48E1_3 |     4|
|8     |LUT1      |   541|
|9     |LUT2      |   595|
|10    |LUT3      |  3847|
|11    |LUT4      |   228|
|12    |LUT5      |   384|
|13    |LUT6      |   298|
|14    |MUXCY     |  3939|
|15    |PS7       |     1|
|16    |SRL16     |     1|
|17    |SRL16E    |    22|
|18    |SRLC32E   |    52|
|19    |XORCY     |  3942|
|20    |FDR       |   136|
|21    |FDRE      | 12723|
|22    |FDSE      |   174|
|23    |IBUF      |     1|
|24    |OBUF      |    10|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:07 ; elapsed = 00:09:05 . Memory (MB): peak = 1038.973 ; gain = 867.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:35 ; elapsed = 00:07:41 . Memory (MB): peak = 1038.973 ; gain = 556.645
Synthesis Optimization Complete : Time (s): cpu = 00:08:07 ; elapsed = 00:09:06 . Memory (MB): peak = 1038.973 ; gain = 867.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8087 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1222 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1084 instances
  FDR => FDRE: 136 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1514 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:23 ; elapsed = 00:09:15 . Memory (MB): peak = 1038.973 ; gain = 732.652
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1038.973 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1038.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 09:40:29 2016...
