module counter_system (
input wire clk,
input wire reset,
output reg [3:0] A, 
output reg [3:0] B );
    
always @(posedge clk or posedge reset)
begin
if (reset)
begin
A <= 4'b0000;
B <= 4'b1111;
end 
else 
begin
A <= A + 1;  
if (A == 4'd12)
B <= B - 1;
end
end
endmodule
