# Prova Finale di Reti Logiche 2021
## Description

This is my submission for the "Progetto di Reti Logiche 2021/22" at Politecnico di Milano.

The component had to interface with a memory, read a continuous sequence of bit, serialize it, apply the Viterbi Algorithm to it, deserialize the result and write it back in the memory. 
More info about the specific can be found in "Specifica.pdf".