

================================================================
== Vitis HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s'
================================================================
* Date:           Mon Oct 21 14:06:49 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.213 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   11|   11|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    466|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     300|      8|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     248|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    4|     548|    557|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+----+----+-----+
    |mul_18s_17ns_26_2_1_U429  |mul_18s_17ns_26_2_1  |        0|   1|  75|   2|    0|
    |mul_18s_17ns_26_2_1_U430  |mul_18s_17ns_26_2_1  |        0|   1|  75|   2|    0|
    |mul_18s_17ns_26_2_1_U431  |mul_18s_17ns_26_2_1  |        0|   1|  75|   2|    0|
    |mul_18s_17ns_26_2_1_U432  |mul_18s_17ns_26_2_1  |        0|   1|  75|   2|    0|
    +--------------------------+---------------------+---------+----+----+----+-----+
    |Total                     |                     |        0|   4| 300|   8|    0|
    +--------------------------+---------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_exp_table    |        3|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s_invert_tBew  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        4|  0|   0|    0|  2048|   35|     2|        35840|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln746_1_fu_661_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln746_fu_631_p2       |         +|   0|  0|  24|          17|          17|
    |p_Val2_10_fu_685_p2       |         +|   0|  0|  25|          18|          18|
    |p_Val2_8_fu_625_p2        |         +|   0|  0|  25|          18|          18|
    |p_Val2_9_fu_655_p2        |         +|   0|  0|  25|          18|          18|
    |ret_V_1_fu_367_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_2_fu_410_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_3_fu_453_p2         |         -|   0|  0|  24|          17|          17|
    |ret_V_fu_324_p2           |         -|   0|  0|  24|          17|          17|
    |overflow_1_fu_395_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_2_fu_438_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_3_fu_481_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_fu_352_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_274_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_300_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_fu_270_p2     |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |lhs_fu_643_p3             |    select|   0|  0|  17|           1|           2|
    |rhs_fu_673_p3             |    select|   0|  0|  17|           1|           2|
    |select_ln384_1_fu_519_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_2_fu_545_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_3_fu_571_p3  |    select|   0|  0|  11|           1|           9|
    |select_ln384_fu_493_p3    |    select|   0|  0|  11|           1|           9|
    |select_ln65_1_fu_294_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_283_p3     |    select|   0|  0|  16|           1|          16|
    |x_max_V_fu_311_p3         |    select|   0|  0|  16|           1|          16|
    |y_1_fu_537_p3             |    select|   0|  0|  10|           1|          10|
    |y_2_fu_563_p3             |    select|   0|  0|  10|           1|          10|
    |y_3_fu_589_p3             |    select|   0|  0|  10|           1|          10|
    |y_4_fu_709_p3             |    select|   0|  0|  10|           1|           9|
    |y_fu_511_p3               |    select|   0|  0|  10|           1|          10|
    |xor_ln1496_1_fu_289_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_2_fu_306_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_fu_278_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln340_1_fu_401_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_2_fu_444_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_3_fu_487_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_fu_358_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln785_1_fu_389_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln785_2_fu_432_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln785_3_fu_475_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln785_fu_346_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 466|         234|         364|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  65|         13|    1|         13|
    |data_blk_n                 |   9|          2|    1|          2|
    |layer28_out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  83|         17|    3|         17|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  12|   0|   12|          0|
    |exp_res_V_0_reg_889    |  17|   0|   17|          0|
    |exp_res_V_1_reg_896    |  17|   0|   17|          0|
    |exp_res_V_2_reg_903    |  17|   0|   17|          0|
    |exp_res_V_3_reg_910    |  17|   0|   17|          0|
    |icmp_ln1496_1_reg_829  |   1|   0|    1|          0|
    |icmp_ln1496_2_reg_844  |   1|   0|    1|          0|
    |icmp_ln1496_reg_824    |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_932  |  18|   0|   18|          0|
    |p_Result_17_reg_917    |   1|   0|    1|          0|
    |select_ln65_1_reg_839  |  16|   0|   16|          0|
    |select_ln65_reg_834    |  16|   0|   16|          0|
    |tmp_1_reg_803          |  16|   0|   16|          0|
    |tmp_2_reg_810          |  16|   0|   16|          0|
    |tmp_3_reg_817          |  16|   0|   16|          0|
    |tmp_8_reg_922          |  10|   0|   10|          0|
    |tmp_reg_796            |  16|   0|   16|          0|
    |y_1_reg_854            |  10|   0|   10|          0|
    |y_2_reg_859            |  10|   0|   10|          0|
    |y_3_reg_864            |  10|   0|   10|          0|
    |y_reg_849              |  10|   0|   10|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 248|   0|  248|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28>|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28>|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28>|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28>|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28>|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28>|  return value|
|data_dout             |   in|   64|     ap_fifo|                                                                   data|       pointer|
|data_empty_n          |   in|    1|     ap_fifo|                                                                   data|       pointer|
|data_read             |  out|    1|     ap_fifo|                                                                   data|       pointer|
|layer28_out_V_TDATA   |  out|   64|        axis|                                                          layer28_out_V|       pointer|
|layer28_out_V_TVALID  |  out|    1|        axis|                                                          layer28_out_V|       pointer|
|layer28_out_V_TREADY  |   in|    1|        axis|                                                          layer28_out_V|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 13 [1/1] (2.18ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'data_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 32, i32 47" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 48, i32 63" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 18 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp_slt  i16 %tmp, i16 %tmp_1"   --->   Operation 18 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.42ns)   --->   "%icmp_ln1496_1 = icmp_slt  i16 %tmp_2, i16 %tmp_3"   --->   Operation 19 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1496 = xor i1 %icmp_ln1496, i1 1"   --->   Operation 20 'xor' 'xor_ln1496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1496, i16 %tmp, i16 %tmp_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 21 'select' 'select_ln65' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1496_1 = xor i1 %icmp_ln1496_1, i1 1"   --->   Operation 22 'xor' 'xor_ln1496_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1496_1, i16 %tmp_2, i16 %tmp_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 23 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln1496_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 24 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.03>
ST_4 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1496_2 = xor i1 %icmp_ln1496_2, i1 1"   --->   Operation 25 'xor' 'xor_ln1496_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1496_2, i16 %select_ln65, i16 %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 26 'select' 'x_max_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i16 %tmp"   --->   Operation 27 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i16 %x_max_V"   --->   Operation 28 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (2.07ns)   --->   "%ret_V = sub i17 %sext_ln1193, i17 %sext_ln1193_1"   --->   Operation 29 'sub' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 30 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 31 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln785 = xor i1 %p_Result_8, i1 1"   --->   Operation 32 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%overflow = and i1 %p_Result_9, i1 %xor_ln785"   --->   Operation 33 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%xor_ln340 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 34 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i16 %tmp_1"   --->   Operation 35 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.07ns)   --->   "%ret_V_1 = sub i17 %sext_ln1193_2, i17 %sext_ln1193_1"   --->   Operation 36 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 37 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 38 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln785_1 = xor i1 %p_Result_10, i1 1"   --->   Operation 39 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%overflow_1 = and i1 %p_Result_11, i1 %xor_ln785_1"   --->   Operation 40 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_10, i1 %p_Result_11"   --->   Operation 41 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i16 %tmp_2"   --->   Operation 42 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.07ns)   --->   "%ret_V_2 = sub i17 %sext_ln1193_3, i17 %sext_ln1193_1"   --->   Operation 43 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 44 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 45 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln785_2 = xor i1 %p_Result_12, i1 1"   --->   Operation 46 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%overflow_2 = and i1 %p_Result_13, i1 %xor_ln785_2"   --->   Operation 47 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln340_2 = xor i1 %p_Result_12, i1 %p_Result_13"   --->   Operation 48 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i16 %tmp_3"   --->   Operation 49 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i17 %sext_ln1193_4, i17 %sext_ln1193_1"   --->   Operation 50 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 51 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 52 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln785_3 = xor i1 %p_Result_14, i1 1"   --->   Operation 53 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%overflow_3 = and i1 %p_Result_15, i1 %xor_ln785_3"   --->   Operation 54 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln340_3 = xor i1 %p_Result_14, i1 %p_Result_15"   --->   Operation 55 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%select_ln384 = select i1 %overflow, i10 511, i10 512"   --->   Operation 56 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 57 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%y = select i1 %xor_ln340, i10 %select_ln384, i10 %tmp_4"   --->   Operation 58 'select' 'y' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 59 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 60 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_1 = select i1 %xor_ln340_1, i10 %select_ln384_1, i10 %tmp_5"   --->   Operation 61 'select' 'y_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln384_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 62 'select' 'select_ln384_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 63 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_2 = select i1 %xor_ln340_2, i10 %select_ln384_2, i10 %tmp_6"   --->   Operation 64 'select' 'y_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%select_ln384_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 65 'select' 'select_ln384_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 66 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_3 = select i1 %xor_ln340_3, i10 %select_ln384_3, i10 %tmp_7"   --->   Operation 67 'select' 'y_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %y" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 68 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 69 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%exp_res_V_0 = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 70 'load' 'exp_res_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %y_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 71 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 72 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%exp_res_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 73 'load' 'exp_res_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %y_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 74 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 75 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%exp_res_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 76 'load' 'exp_res_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %y_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 77 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 78 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (3.25ns)   --->   "%exp_res_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 79 'load' 'exp_res_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 80 [1/2] (3.25ns)   --->   "%exp_res_V_0 = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 80 'load' 'exp_res_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%exp_res_V_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 81 'load' 'exp_res_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%exp_res_V_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 82 'load' 'exp_res_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_6 : Operation 83 [1/2] (3.25ns)   --->   "%exp_res_V_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 83 'load' 'exp_res_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%exp_res_V_0_cast40 = zext i17 %exp_res_V_0" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 84 'zext' 'exp_res_V_0_cast40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%exp_res_V_1_cast41 = zext i17 %exp_res_V_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 85 'zext' 'exp_res_V_1_cast41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%exp_res_V_2_cast42 = zext i17 %exp_res_V_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 86 'zext' 'exp_res_V_2_cast42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%exp_res_V_3_cast43 = zext i17 %exp_res_V_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 87 'zext' 'exp_res_V_3_cast43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.10ns)   --->   "%p_Val2_8 = add i18 %exp_res_V_1_cast41, i18 %exp_res_V_0_cast40"   --->   Operation 88 'add' 'p_Val2_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (2.10ns)   --->   "%add_ln746 = add i17 %exp_res_V_1, i17 %exp_res_V_0"   --->   Operation 89 'add' 'add_ln746' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_8, i32 17"   --->   Operation 90 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%lhs = select i1 %p_Result_s, i17 131071, i17 %add_ln746"   --->   Operation 91 'select' 'lhs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln703 = zext i17 %lhs"   --->   Operation 92 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (2.10ns)   --->   "%p_Val2_9 = add i18 %exp_res_V_3_cast43, i18 %exp_res_V_2_cast42"   --->   Operation 93 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (2.10ns)   --->   "%add_ln746_1 = add i17 %exp_res_V_3, i17 %exp_res_V_2"   --->   Operation 94 'add' 'add_ln746_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_9, i32 17"   --->   Operation 95 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%rhs = select i1 %p_Result_16, i17 131071, i17 %add_ln746_1"   --->   Operation 96 'select' 'rhs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln703_1 = zext i17 %rhs"   --->   Operation 97 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.10ns) (out node of the LUT)   --->   "%p_Val2_10 = add i18 %zext_ln703_1, i18 %zext_ln703"   --->   Operation 98 'add' 'p_Val2_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_Val2_10, i32 17"   --->   Operation 99 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %p_Val2_10, i32 8, i32 17"   --->   Operation 100 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.94>
ST_8 : Operation 101 [1/1] (0.68ns)   --->   "%y_4 = select i1 %p_Result_17, i10 511, i10 %tmp_8"   --->   Operation 101 'select' 'y_4' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %y_4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 102 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 103 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 104 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 105 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 105 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_V_0"   --->   Operation 106 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %inv_exp_sum_V"   --->   Operation 107 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [2/2] (3.34ns)   --->   "%mul_ln708 = mul i26 %sext_ln1118, i26 %zext_ln1118"   --->   Operation 108 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_V_1"   --->   Operation 109 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [2/2] (3.34ns)   --->   "%mul_ln708_1 = mul i26 %sext_ln1118, i26 %zext_ln1118_1"   --->   Operation 110 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_V_2"   --->   Operation 111 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (3.34ns)   --->   "%mul_ln708_2 = mul i26 %sext_ln1118, i26 %zext_ln1118_2"   --->   Operation 112 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_V_3"   --->   Operation 113 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [2/2] (3.34ns)   --->   "%mul_ln708_3 = mul i26 %sext_ln1118, i26 %zext_ln1118_3"   --->   Operation 114 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 115 [1/2] (3.34ns)   --->   "%mul_ln708 = mul i26 %sext_ln1118, i26 %zext_ln1118"   --->   Operation 115 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708, i32 10, i32 25"   --->   Operation 116 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/2] (3.34ns)   --->   "%mul_ln708_1 = mul i26 %sext_ln1118, i26 %zext_ln1118_1"   --->   Operation 117 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_1, i32 10, i32 25"   --->   Operation 118 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/2] (3.34ns)   --->   "%mul_ln708_2 = mul i26 %sext_ln1118, i26 %zext_ln1118_2"   --->   Operation 119 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_2, i32 10, i32 25"   --->   Operation 120 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/2] (3.34ns)   --->   "%mul_ln708_3 = mul i26 %sext_ln1118, i26 %zext_ln1118_3"   --->   Operation 121 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln708_3, i32 10, i32 25"   --->   Operation 122 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %trunc_ln708_3, i16 %trunc_ln708_2, i16 %trunc_ln708_1, i16 %trunc_ln" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %layer28_out_V, i64 %p_0" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer28_out_V, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 127 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 128 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%rend_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 129 'specregionend' 'rend_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%rbegin_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 130 'specregionbegin' 'rbegin_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 131 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%rend_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_1" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 132 'specregionend' 'rend_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%rbegin_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 133 'specregionbegin' 'rbegin_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 134 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%rend_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_2" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 135 'specregionend' 'rend_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%rbegin_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 136 'specregionbegin' 'rbegin_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_3, void @empty_3, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 137 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%rend_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_3" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 138 'specregionend' 'rend_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 139 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer28_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_read               (read             ) [ 0000000000000]
tmp                     (trunc            ) [ 0011100000000]
tmp_1                   (partselect       ) [ 0011100000000]
tmp_2                   (partselect       ) [ 0011100000000]
tmp_3                   (partselect       ) [ 0011100000000]
icmp_ln1496             (icmp             ) [ 0001000000000]
icmp_ln1496_1           (icmp             ) [ 0001000000000]
xor_ln1496              (xor              ) [ 0000000000000]
select_ln65             (select           ) [ 0000100000000]
xor_ln1496_1            (xor              ) [ 0000000000000]
select_ln65_1           (select           ) [ 0000100000000]
icmp_ln1496_2           (icmp             ) [ 0000100000000]
xor_ln1496_2            (xor              ) [ 0000000000000]
x_max_V                 (select           ) [ 0000000000000]
sext_ln1193             (sext             ) [ 0000000000000]
sext_ln1193_1           (sext             ) [ 0000000000000]
ret_V                   (sub              ) [ 0000000000000]
p_Result_8              (bitselect        ) [ 0000000000000]
p_Result_9              (bitselect        ) [ 0000000000000]
xor_ln785               (xor              ) [ 0000000000000]
overflow                (and              ) [ 0000000000000]
xor_ln340               (xor              ) [ 0000000000000]
sext_ln1193_2           (sext             ) [ 0000000000000]
ret_V_1                 (sub              ) [ 0000000000000]
p_Result_10             (bitselect        ) [ 0000000000000]
p_Result_11             (bitselect        ) [ 0000000000000]
xor_ln785_1             (xor              ) [ 0000000000000]
overflow_1              (and              ) [ 0000000000000]
xor_ln340_1             (xor              ) [ 0000000000000]
sext_ln1193_3           (sext             ) [ 0000000000000]
ret_V_2                 (sub              ) [ 0000000000000]
p_Result_12             (bitselect        ) [ 0000000000000]
p_Result_13             (bitselect        ) [ 0000000000000]
xor_ln785_2             (xor              ) [ 0000000000000]
overflow_2              (and              ) [ 0000000000000]
xor_ln340_2             (xor              ) [ 0000000000000]
sext_ln1193_4           (sext             ) [ 0000000000000]
ret_V_3                 (sub              ) [ 0000000000000]
p_Result_14             (bitselect        ) [ 0000000000000]
p_Result_15             (bitselect        ) [ 0000000000000]
xor_ln785_3             (xor              ) [ 0000000000000]
overflow_3              (and              ) [ 0000000000000]
xor_ln340_3             (xor              ) [ 0000000000000]
select_ln384            (select           ) [ 0000000000000]
tmp_4                   (partselect       ) [ 0000000000000]
y                       (select           ) [ 0000010000000]
select_ln384_1          (select           ) [ 0000000000000]
tmp_5                   (partselect       ) [ 0000000000000]
y_1                     (select           ) [ 0000010000000]
select_ln384_2          (select           ) [ 0000000000000]
tmp_6                   (partselect       ) [ 0000000000000]
y_2                     (select           ) [ 0000010000000]
select_ln384_3          (select           ) [ 0000000000000]
tmp_7                   (partselect       ) [ 0000000000000]
y_3                     (select           ) [ 0000010000000]
zext_ln225              (zext             ) [ 0000000000000]
exp_table_addr          (getelementptr    ) [ 0000001000000]
zext_ln225_1            (zext             ) [ 0000000000000]
exp_table_addr_1        (getelementptr    ) [ 0000001000000]
zext_ln225_2            (zext             ) [ 0000000000000]
exp_table_addr_2        (getelementptr    ) [ 0000001000000]
zext_ln225_3            (zext             ) [ 0000000000000]
exp_table_addr_3        (getelementptr    ) [ 0000001000000]
exp_res_V_0             (load             ) [ 0000000111100]
exp_res_V_1             (load             ) [ 0000000111100]
exp_res_V_2             (load             ) [ 0000000111100]
exp_res_V_3             (load             ) [ 0000000111100]
exp_res_V_0_cast40      (zext             ) [ 0000000000000]
exp_res_V_1_cast41      (zext             ) [ 0000000000000]
exp_res_V_2_cast42      (zext             ) [ 0000000000000]
exp_res_V_3_cast43      (zext             ) [ 0000000000000]
p_Val2_8                (add              ) [ 0000000000000]
add_ln746               (add              ) [ 0000000000000]
p_Result_s              (bitselect        ) [ 0000000000000]
lhs                     (select           ) [ 0000000000000]
zext_ln703              (zext             ) [ 0000000000000]
p_Val2_9                (add              ) [ 0000000000000]
add_ln746_1             (add              ) [ 0000000000000]
p_Result_16             (bitselect        ) [ 0000000000000]
rhs                     (select           ) [ 0000000000000]
zext_ln703_1            (zext             ) [ 0000000000000]
p_Val2_10               (add              ) [ 0000000000000]
p_Result_17             (bitselect        ) [ 0000000010000]
tmp_8                   (partselect       ) [ 0000000010000]
y_4                     (select           ) [ 0000000000000]
zext_ln235              (zext             ) [ 0000000000000]
invert_table_addr       (getelementptr    ) [ 0000000001000]
inv_exp_sum_V           (load             ) [ 0000000000100]
zext_ln1118             (zext             ) [ 0000000000010]
sext_ln1118             (sext             ) [ 0000000000010]
zext_ln1118_1           (zext             ) [ 0000000000010]
zext_ln1118_2           (zext             ) [ 0000000000010]
zext_ln1118_3           (zext             ) [ 0000000000010]
mul_ln708               (mul              ) [ 0000000000000]
trunc_ln                (partselect       ) [ 0000000000000]
mul_ln708_1             (mul              ) [ 0000000000000]
trunc_ln708_1           (partselect       ) [ 0000000000000]
mul_ln708_2             (mul              ) [ 0000000000000]
trunc_ln708_2           (partselect       ) [ 0000000000000]
mul_ln708_3             (mul              ) [ 0000000000000]
trunc_ln708_3           (partselect       ) [ 0000000000000]
p_0                     (bitconcatenate   ) [ 0000000000000]
write_ln174             (write            ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
rbegin                  (specregionbegin  ) [ 0000000000000]
specresourcelimit_ln245 (specresourcelimit) [ 0000000000000]
rend_0                  (specregionend    ) [ 0000000000000]
rbegin_1                (specregionbegin  ) [ 0000000000000]
specresourcelimit_ln245 (specresourcelimit) [ 0000000000000]
rend_1                  (specregionend    ) [ 0000000000000]
rbegin_2                (specregionbegin  ) [ 0000000000000]
specresourcelimit_ln245 (specresourcelimit) [ 0000000000000]
rend_2                  (specregionend    ) [ 0000000000000]
rbegin_3                (specregionbegin  ) [ 0000000000000]
specresourcelimit_ln245 (specresourcelimit) [ 0000000000000]
rend_3                  (specregionend    ) [ 0000000000000]
ret_ln248               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer28_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer28_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="invert_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="data_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln174_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exp_table_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="17" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="17" slack="0"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="8" bw="10" slack="0"/>
<pin id="114" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="115" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="118" dir="0" index="13" bw="17" slack="2147483647"/>
<pin id="119" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="17" slack="1"/>
<pin id="112" dir="1" index="7" bw="17" slack="1"/>
<pin id="116" dir="1" index="11" bw="17" slack="1"/>
<pin id="120" dir="1" index="15" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_V_0/5 exp_res_V_1/5 exp_res_V_2/5 exp_res_V_3/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="exp_table_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="exp_table_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_2/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exp_table_addr_3_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_3/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="invert_table_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="18" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="217" dir="0" index="0" bw="18" slack="0"/>
<pin id="218" dir="0" index="1" bw="17" slack="0"/>
<pin id="219" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_2/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="0"/>
<pin id="212" dir="0" index="1" bw="17" slack="0"/>
<pin id="213" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/10 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="0"/>
<pin id="221" dir="0" index="1" bw="17" slack="0"/>
<pin id="222" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_3/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="214" dir="0" index="0" bw="18" slack="0"/>
<pin id="215" dir="0" index="1" bw="17" slack="0"/>
<pin id="216" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_1/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln1496_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="0" index="1" bw="16" slack="1"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln1496_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln1496_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln65_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="2"/>
<pin id="286" dir="0" index="2" bw="16" slack="2"/>
<pin id="287" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xor_ln1496_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln65_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="2"/>
<pin id="297" dir="0" index="2" bw="16" slack="2"/>
<pin id="298" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln1496_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln1496_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_2/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="x_max_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="1"/>
<pin id="314" dir="0" index="2" bw="16" slack="1"/>
<pin id="315" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln1193_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="3"/>
<pin id="319" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln1193_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="ret_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="17" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Result_9_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="17" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln785_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="overflow_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="xor_ln340_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln1193_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="3"/>
<pin id="366" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="ret_V_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_10_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="17" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Result_11_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="17" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="xor_ln785_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="overflow_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln340_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln1193_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="3"/>
<pin id="409" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="ret_V_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_12_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="17" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Result_13_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="17" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln785_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="overflow_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln340_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln1193_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="3"/>
<pin id="452" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_4/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="ret_V_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Result_14_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="17" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Result_15_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="17" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="xor_ln785_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="overflow_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="xor_ln340_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln384_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="10" slack="0"/>
<pin id="496" dir="0" index="2" bw="10" slack="0"/>
<pin id="497" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="17" slack="0"/>
<pin id="504" dir="0" index="2" bw="4" slack="0"/>
<pin id="505" dir="0" index="3" bw="5" slack="0"/>
<pin id="506" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="y_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="10" slack="0"/>
<pin id="514" dir="0" index="2" bw="10" slack="0"/>
<pin id="515" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln384_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="10" slack="0"/>
<pin id="522" dir="0" index="2" bw="10" slack="0"/>
<pin id="523" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_1/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="0" index="1" bw="17" slack="0"/>
<pin id="530" dir="0" index="2" bw="4" slack="0"/>
<pin id="531" dir="0" index="3" bw="5" slack="0"/>
<pin id="532" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="y_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="0" index="2" bw="10" slack="0"/>
<pin id="541" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln384_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="10" slack="0"/>
<pin id="548" dir="0" index="2" bw="10" slack="0"/>
<pin id="549" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_2/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="0" index="1" bw="17" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="0" index="3" bw="5" slack="0"/>
<pin id="558" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="y_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="10" slack="0"/>
<pin id="566" dir="0" index="2" bw="10" slack="0"/>
<pin id="567" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln384_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="10" slack="0"/>
<pin id="574" dir="0" index="2" bw="10" slack="0"/>
<pin id="575" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_3/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="0" index="1" bw="17" slack="0"/>
<pin id="582" dir="0" index="2" bw="4" slack="0"/>
<pin id="583" dir="0" index="3" bw="5" slack="0"/>
<pin id="584" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="y_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="10" slack="0"/>
<pin id="592" dir="0" index="2" bw="10" slack="0"/>
<pin id="593" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_3/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln225_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln225_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln225_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln225_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="1"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_3/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exp_res_V_0_cast40_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="17" slack="1"/>
<pin id="615" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_res_V_0_cast40/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="exp_res_V_1_cast41_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="17" slack="1"/>
<pin id="618" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_res_V_1_cast41/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="exp_res_V_2_cast42_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="17" slack="1"/>
<pin id="621" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_res_V_2_cast42/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="exp_res_V_3_cast43_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="17" slack="1"/>
<pin id="624" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_res_V_3_cast43/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_Val2_8_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="17" slack="0"/>
<pin id="627" dir="0" index="1" bw="17" slack="0"/>
<pin id="628" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln746_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="17" slack="1"/>
<pin id="633" dir="0" index="1" bw="17" slack="1"/>
<pin id="634" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_Result_s_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="18" slack="0"/>
<pin id="638" dir="0" index="2" bw="6" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="lhs_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="17" slack="0"/>
<pin id="646" dir="0" index="2" bw="17" slack="0"/>
<pin id="647" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln703_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="17" slack="0"/>
<pin id="653" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_Val2_9_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="17" slack="0"/>
<pin id="657" dir="0" index="1" bw="17" slack="0"/>
<pin id="658" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln746_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="17" slack="1"/>
<pin id="663" dir="0" index="1" bw="17" slack="1"/>
<pin id="664" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746_1/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_Result_16_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="18" slack="0"/>
<pin id="668" dir="0" index="2" bw="6" slack="0"/>
<pin id="669" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="rhs_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="17" slack="0"/>
<pin id="676" dir="0" index="2" bw="17" slack="0"/>
<pin id="677" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln703_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="17" slack="0"/>
<pin id="683" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_Val2_10_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="17" slack="0"/>
<pin id="687" dir="0" index="1" bw="17" slack="0"/>
<pin id="688" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Result_17_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="18" slack="0"/>
<pin id="694" dir="0" index="2" bw="6" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_8_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="0" index="1" bw="18" slack="0"/>
<pin id="702" dir="0" index="2" bw="5" slack="0"/>
<pin id="703" dir="0" index="3" bw="6" slack="0"/>
<pin id="704" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="y_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="0" index="1" bw="10" slack="0"/>
<pin id="712" dir="0" index="2" bw="10" slack="1"/>
<pin id="713" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_4/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln235_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln1118_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="17" slack="4"/>
<pin id="722" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sext_ln1118_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="18" slack="1"/>
<pin id="726" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln1118_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="17" slack="4"/>
<pin id="733" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/10 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln1118_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="17" slack="4"/>
<pin id="737" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/10 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln1118_3_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="17" slack="4"/>
<pin id="741" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/10 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="0" index="1" bw="26" slack="0"/>
<pin id="746" dir="0" index="2" bw="5" slack="0"/>
<pin id="747" dir="0" index="3" bw="6" slack="0"/>
<pin id="748" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln708_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="0"/>
<pin id="755" dir="0" index="1" bw="26" slack="0"/>
<pin id="756" dir="0" index="2" bw="5" slack="0"/>
<pin id="757" dir="0" index="3" bw="6" slack="0"/>
<pin id="758" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/11 "/>
</bind>
</comp>

<comp id="763" class="1004" name="trunc_ln708_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="0" index="1" bw="26" slack="0"/>
<pin id="766" dir="0" index="2" bw="5" slack="0"/>
<pin id="767" dir="0" index="3" bw="6" slack="0"/>
<pin id="768" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln708_3_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="0" index="1" bw="26" slack="0"/>
<pin id="776" dir="0" index="2" bw="5" slack="0"/>
<pin id="777" dir="0" index="3" bw="6" slack="0"/>
<pin id="778" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/11 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_0_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="0"/>
<pin id="786" dir="0" index="2" bw="16" slack="0"/>
<pin id="787" dir="0" index="3" bw="16" slack="0"/>
<pin id="788" dir="0" index="4" bw="16" slack="0"/>
<pin id="789" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/11 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="1"/>
<pin id="798" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="1"/>
<pin id="805" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_3_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="1"/>
<pin id="819" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln1496_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="829" class="1005" name="icmp_ln1496_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="select_ln65_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="1"/>
<pin id="836" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="839" class="1005" name="select_ln65_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="icmp_ln1496_2_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_2 "/>
</bind>
</comp>

<comp id="849" class="1005" name="y_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="1"/>
<pin id="851" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="854" class="1005" name="y_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="1"/>
<pin id="856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="y_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="1"/>
<pin id="861" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="y_3_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="1"/>
<pin id="866" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="869" class="1005" name="exp_table_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="1"/>
<pin id="871" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="exp_table_addr_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="1"/>
<pin id="876" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="exp_table_addr_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="1"/>
<pin id="881" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="exp_table_addr_3_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="10" slack="1"/>
<pin id="886" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_3 "/>
</bind>
</comp>

<comp id="889" class="1005" name="exp_res_V_0_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="17" slack="1"/>
<pin id="891" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_V_0 "/>
</bind>
</comp>

<comp id="896" class="1005" name="exp_res_V_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="17" slack="1"/>
<pin id="898" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_V_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="exp_res_V_2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="17" slack="1"/>
<pin id="905" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_V_2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="exp_res_V_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="17" slack="1"/>
<pin id="912" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_V_3 "/>
</bind>
</comp>

<comp id="917" class="1005" name="p_Result_17_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_8_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="10" slack="1"/>
<pin id="924" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="927" class="1005" name="invert_table_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="10" slack="1"/>
<pin id="929" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="inv_exp_sum_V_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="18" slack="1"/>
<pin id="934" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="937" class="1005" name="zext_ln1118_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="26" slack="1"/>
<pin id="939" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="942" class="1005" name="sext_ln1118_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="26" slack="1"/>
<pin id="944" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="950" class="1005" name="zext_ln1118_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="26" slack="1"/>
<pin id="952" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="zext_ln1118_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="26" slack="1"/>
<pin id="957" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_2 "/>
</bind>
</comp>

<comp id="960" class="1005" name="zext_ln1118_3_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="26" slack="1"/>
<pin id="962" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="121"><net_src comp="97" pin="3"/><net_sink comp="104" pin=8"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="104" pin=5"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="239"><net_src comp="84" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="84" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="84" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="84" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="283" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="317" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="12" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="324" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="330" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="338" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="330" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="338" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="320" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="12" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="367" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="28" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="373" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="381" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="373" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="381" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="320" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="26" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="12" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="26" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="410" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="416" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="24" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="424" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="416" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="424" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="320" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="26" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="26" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="453" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="28" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="459" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="24" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="467" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="459" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="467" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="352" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="32" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="324" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="36" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="28" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="516"><net_src comp="358" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="493" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="501" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="395" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="30" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="32" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="533"><net_src comp="34" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="367" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="36" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="28" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="542"><net_src comp="401" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="519" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="527" pin="4"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="438" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="559"><net_src comp="34" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="410" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="36" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="28" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="568"><net_src comp="444" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="545" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="553" pin="4"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="481" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="30" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="32" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="585"><net_src comp="34" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="453" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="36" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="28" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="594"><net_src comp="487" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="571" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="579" pin="4"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="604"><net_src comp="601" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="608"><net_src comp="605" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="612"><net_src comp="609" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="629"><net_src comp="616" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="613" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="640"><net_src comp="40" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="625" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="42" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="648"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="44" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="631" pin="2"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="622" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="619" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="670"><net_src comp="40" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="655" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="42" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="44" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="661" pin="2"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="651" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="40" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="42" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="705"><net_src comp="46" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="685" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="48" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="42" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="714"><net_src comp="30" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="738"><net_src comp="735" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="742"><net_src comp="739" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="749"><net_src comp="50" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="160" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="52" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="54" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="759"><net_src comp="50" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="162" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="52" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="762"><net_src comp="54" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="769"><net_src comp="50" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="159" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="52" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="54" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="779"><net_src comp="50" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="161" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="52" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="54" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="790"><net_src comp="56" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="773" pin="4"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="763" pin="4"/><net_sink comp="783" pin=2"/></net>

<net id="793"><net_src comp="753" pin="4"/><net_sink comp="783" pin=3"/></net>

<net id="794"><net_src comp="743" pin="4"/><net_sink comp="783" pin=4"/></net>

<net id="795"><net_src comp="783" pin="5"/><net_sink comp="90" pin=2"/></net>

<net id="799"><net_src comp="236" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="806"><net_src comp="240" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="813"><net_src comp="250" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="820"><net_src comp="260" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="827"><net_src comp="270" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="832"><net_src comp="274" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="837"><net_src comp="283" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="842"><net_src comp="294" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="847"><net_src comp="300" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="852"><net_src comp="511" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="857"><net_src comp="537" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="862"><net_src comp="563" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="867"><net_src comp="589" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="872"><net_src comp="97" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="104" pin=8"/></net>

<net id="877"><net_src comp="122" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="882"><net_src comp="130" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="887"><net_src comp="138" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="892"><net_src comp="104" pin="15"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="899"><net_src comp="104" pin="11"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="906"><net_src comp="104" pin="7"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="913"><net_src comp="104" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="920"><net_src comp="691" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="925"><net_src comp="699" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="930"><net_src comp="146" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="935"><net_src comp="153" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="940"><net_src comp="720" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="945"><net_src comp="724" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="953"><net_src comp="731" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="958"><net_src comp="735" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="963"><net_src comp="739" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="161" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {}
	Port: layer28_out_V | {11 }
	Port: exp_table | {}
	Port: invert_table | {}
 - Input state : 
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28> : data | {1 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28> : layer28_out_V | {}
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28> : exp_table | {5 6 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,4u>,softmax_config28> : invert_table | {8 9 }
  - Chain level:
	State 1
	State 2
	State 3
		icmp_ln1496_2 : 1
	State 4
		sext_ln1193_1 : 1
		ret_V : 2
		p_Result_8 : 3
		p_Result_9 : 3
		xor_ln785 : 4
		overflow : 4
		xor_ln340 : 4
		ret_V_1 : 2
		p_Result_10 : 3
		p_Result_11 : 3
		xor_ln785_1 : 4
		overflow_1 : 4
		xor_ln340_1 : 4
		ret_V_2 : 2
		p_Result_12 : 3
		p_Result_13 : 3
		xor_ln785_2 : 4
		overflow_2 : 4
		xor_ln340_2 : 4
		ret_V_3 : 2
		p_Result_14 : 3
		p_Result_15 : 3
		xor_ln785_3 : 4
		overflow_3 : 4
		xor_ln340_3 : 4
		select_ln384 : 4
		tmp_4 : 3
		y : 5
		select_ln384_1 : 4
		tmp_5 : 3
		y_1 : 5
		select_ln384_2 : 4
		tmp_6 : 3
		y_2 : 5
		select_ln384_3 : 4
		tmp_7 : 3
		y_3 : 5
	State 5
		exp_table_addr : 1
		exp_res_V_0 : 2
		exp_table_addr_1 : 1
		exp_res_V_1 : 2
		exp_table_addr_2 : 1
		exp_res_V_2 : 2
		exp_table_addr_3 : 1
		exp_res_V_3 : 2
	State 6
	State 7
		p_Val2_8 : 1
		p_Result_s : 2
		lhs : 3
		zext_ln703 : 4
		p_Val2_9 : 1
		p_Result_16 : 2
		rhs : 3
		zext_ln703_1 : 4
		p_Val2_10 : 5
		p_Result_17 : 6
		tmp_8 : 6
	State 8
		zext_ln235 : 1
		invert_table_addr : 2
		inv_exp_sum_V : 3
	State 9
	State 10
		mul_ln708 : 1
		mul_ln708_1 : 1
		mul_ln708_2 : 1
		mul_ln708_3 : 1
	State 11
		trunc_ln : 1
		trunc_ln708_1 : 1
		trunc_ln708_2 : 1
		trunc_ln708_3 : 1
		p_0 : 2
		write_ln174 : 3
	State 12
		rend_0 : 1
		rend_1 : 1
		rend_2 : 1
		rend_3 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_159        |    1    |    75   |    2    |
|    mul   |         grp_fu_160        |    1    |    75   |    2    |
|          |         grp_fu_161        |    1    |    75   |    2    |
|          |         grp_fu_162        |    1    |    75   |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln65_fu_283    |    0    |    0    |    16   |
|          |    select_ln65_1_fu_294   |    0    |    0    |    16   |
|          |       x_max_V_fu_311      |    0    |    0    |    16   |
|          |    select_ln384_fu_493    |    0    |    0    |    10   |
|          |          y_fu_511         |    0    |    0    |    10   |
|          |   select_ln384_1_fu_519   |    0    |    0    |    10   |
|  select  |         y_1_fu_537        |    0    |    0    |    10   |
|          |   select_ln384_2_fu_545   |    0    |    0    |    10   |
|          |         y_2_fu_563        |    0    |    0    |    10   |
|          |   select_ln384_3_fu_571   |    0    |    0    |    10   |
|          |         y_3_fu_589        |    0    |    0    |    10   |
|          |         lhs_fu_643        |    0    |    0    |    17   |
|          |         rhs_fu_673        |    0    |    0    |    17   |
|          |         y_4_fu_709        |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_8_fu_625      |    0    |    0    |    24   |
|          |      add_ln746_fu_631     |    0    |    0    |    24   |
|    add   |      p_Val2_9_fu_655      |    0    |    0    |    24   |
|          |     add_ln746_1_fu_661    |    0    |    0    |    24   |
|          |      p_Val2_10_fu_685     |    0    |    0    |    24   |
|----------|---------------------------|---------|---------|---------|
|          |        ret_V_fu_324       |    0    |    0    |    23   |
|    sub   |       ret_V_1_fu_367      |    0    |    0    |    23   |
|          |       ret_V_2_fu_410      |    0    |    0    |    23   |
|          |       ret_V_3_fu_453      |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln1496_fu_270    |    0    |    0    |    13   |
|   icmp   |    icmp_ln1496_1_fu_274   |    0    |    0    |    13   |
|          |    icmp_ln1496_2_fu_300   |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |     xor_ln1496_fu_278     |    0    |    0    |    2    |
|          |    xor_ln1496_1_fu_289    |    0    |    0    |    2    |
|          |    xor_ln1496_2_fu_306    |    0    |    0    |    2    |
|          |      xor_ln785_fu_346     |    0    |    0    |    2    |
|          |      xor_ln340_fu_358     |    0    |    0    |    2    |
|    xor   |     xor_ln785_1_fu_389    |    0    |    0    |    2    |
|          |     xor_ln340_1_fu_401    |    0    |    0    |    2    |
|          |     xor_ln785_2_fu_432    |    0    |    0    |    2    |
|          |     xor_ln340_2_fu_444    |    0    |    0    |    2    |
|          |     xor_ln785_3_fu_475    |    0    |    0    |    2    |
|          |     xor_ln340_3_fu_487    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      overflow_fu_352      |    0    |    0    |    2    |
|    and   |     overflow_1_fu_395     |    0    |    0    |    2    |
|          |     overflow_2_fu_438     |    0    |    0    |    2    |
|          |     overflow_3_fu_481     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |    data_read_read_fu_84   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  write_ln174_write_fu_90  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_236        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_240       |    0    |    0    |    0    |
|          |        tmp_2_fu_250       |    0    |    0    |    0    |
|          |        tmp_3_fu_260       |    0    |    0    |    0    |
|          |        tmp_4_fu_501       |    0    |    0    |    0    |
|          |        tmp_5_fu_527       |    0    |    0    |    0    |
|partselect|        tmp_6_fu_553       |    0    |    0    |    0    |
|          |        tmp_7_fu_579       |    0    |    0    |    0    |
|          |        tmp_8_fu_699       |    0    |    0    |    0    |
|          |      trunc_ln_fu_743      |    0    |    0    |    0    |
|          |    trunc_ln708_1_fu_753   |    0    |    0    |    0    |
|          |    trunc_ln708_2_fu_763   |    0    |    0    |    0    |
|          |    trunc_ln708_3_fu_773   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln1193_fu_317    |    0    |    0    |    0    |
|          |    sext_ln1193_1_fu_320   |    0    |    0    |    0    |
|   sext   |    sext_ln1193_2_fu_364   |    0    |    0    |    0    |
|          |    sext_ln1193_3_fu_407   |    0    |    0    |    0    |
|          |    sext_ln1193_4_fu_450   |    0    |    0    |    0    |
|          |     sext_ln1118_fu_724    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_8_fu_330     |    0    |    0    |    0    |
|          |     p_Result_9_fu_338     |    0    |    0    |    0    |
|          |     p_Result_10_fu_373    |    0    |    0    |    0    |
|          |     p_Result_11_fu_381    |    0    |    0    |    0    |
|          |     p_Result_12_fu_416    |    0    |    0    |    0    |
| bitselect|     p_Result_13_fu_424    |    0    |    0    |    0    |
|          |     p_Result_14_fu_459    |    0    |    0    |    0    |
|          |     p_Result_15_fu_467    |    0    |    0    |    0    |
|          |     p_Result_s_fu_635     |    0    |    0    |    0    |
|          |     p_Result_16_fu_665    |    0    |    0    |    0    |
|          |     p_Result_17_fu_691    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln225_fu_597     |    0    |    0    |    0    |
|          |    zext_ln225_1_fu_601    |    0    |    0    |    0    |
|          |    zext_ln225_2_fu_605    |    0    |    0    |    0    |
|          |    zext_ln225_3_fu_609    |    0    |    0    |    0    |
|          | exp_res_V_0_cast40_fu_613 |    0    |    0    |    0    |
|          | exp_res_V_1_cast41_fu_616 |    0    |    0    |    0    |
|          | exp_res_V_2_cast42_fu_619 |    0    |    0    |    0    |
|   zext   | exp_res_V_3_cast43_fu_622 |    0    |    0    |    0    |
|          |     zext_ln703_fu_651     |    0    |    0    |    0    |
|          |    zext_ln703_1_fu_681    |    0    |    0    |    0    |
|          |     zext_ln235_fu_715     |    0    |    0    |    0    |
|          |     zext_ln1118_fu_720    |    0    |    0    |    0    |
|          |    zext_ln1118_1_fu_731   |    0    |    0    |    0    |
|          |    zext_ln1118_2_fu_735   |    0    |    0    |    0    |
|          |    zext_ln1118_3_fu_739   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|         p_0_fu_783        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |   300   |   461   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   exp_res_V_0_reg_889   |   17   |
|   exp_res_V_1_reg_896   |   17   |
|   exp_res_V_2_reg_903   |   17   |
|   exp_res_V_3_reg_910   |   17   |
| exp_table_addr_1_reg_874|   10   |
| exp_table_addr_2_reg_879|   10   |
| exp_table_addr_3_reg_884|   10   |
|  exp_table_addr_reg_869 |   10   |
|  icmp_ln1496_1_reg_829  |    1   |
|  icmp_ln1496_2_reg_844  |    1   |
|   icmp_ln1496_reg_824   |    1   |
|  inv_exp_sum_V_reg_932  |   18   |
|invert_table_addr_reg_927|   10   |
|   p_Result_17_reg_917   |    1   |
|  select_ln65_1_reg_839  |   16   |
|   select_ln65_reg_834   |   16   |
|   sext_ln1118_reg_942   |   26   |
|      tmp_1_reg_803      |   16   |
|      tmp_2_reg_810      |   16   |
|      tmp_3_reg_817      |   16   |
|      tmp_8_reg_922      |   10   |
|       tmp_reg_796       |   16   |
|       y_1_reg_854       |   10   |
|       y_2_reg_859       |   10   |
|       y_3_reg_864       |   10   |
|        y_reg_849        |   10   |
|  zext_ln1118_1_reg_950  |   26   |
|  zext_ln1118_2_reg_955  |   26   |
|  zext_ln1118_3_reg_960  |   26   |
|   zext_ln1118_reg_937   |   26   |
+-------------------------+--------+
|          Total          |   416  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_104 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_104 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_153 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_159    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_159    |  p1  |   2  |  17  |   34   ||    9    |
|     grp_fu_160    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_160    |  p1  |   2  |  17  |   34   ||    9    |
|     grp_fu_161    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_161    |  p1  |   2  |  17  |   34   ||    9    |
|     grp_fu_162    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_162    |  p1  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   374  ||  20.644 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   300  |   461  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   117  |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   20   |   716  |   578  |
+-----------+--------+--------+--------+--------+
