# ğŸš€ Week 0: VSD Program Foundation & Tool Setup

<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-System%20Design-blue?style=for-the-badge&logo=RISCV)
![Week](https://img.shields.io/badge/Week-0-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)

</div>

Welcome to the log of my first week in the **VLSI System Design (VSD) Program**! This initial phase was dedicated to building a solid development environment from the ground up, ensuring all essential open-source EDA tools for the RTL-to-GDSII journey are correctly installed and verified.

---

## ğŸ¯ **System Environment Setup**

For a portable and high-performance workflow, I configured a native Linux environment on an external SSD.

<div align="center">

| **Specification** ğŸ’» | **Details** ğŸ“‹ |
|:---|:---|
| **Operating System** ğŸ§ | Ubuntu 24.04.03 LTS |
| **Setup Type** ğŸ› ï¸ | Native install on External SSD |
| **RAM** ğŸ’¾ | 12GiB |
| **Processor** ğŸ’» | IntelÂ® Coreâ„¢ i5-8250U Ã— 8 |
| **Storage** ğŸ’¿ | 480 GB+ |


</div>

> ğŸ’¡ **Note:** This native setup provides superior performance for compilation and simulation compared to a virtual machine.

---

## âš™ï¸ **Toolchain Installation & Verification**

The following open-source EDA tools were installed to cover the entire VLSI design flow, from simulation and synthesis to final layout.

<div align="center">

  ```bash
ğŸ§  Yosys â†’ ğŸ“Ÿ Icarus Verilog â†’ ğŸ“Š GTKWave â†’ âš¡ ngspice â†’ ğŸ¨ Magic VLSI
  ```
</div>

---

### ğŸ§  **1. Yosys â€“ RTL Synthesis**

<details>
<summary><b>Purpose:</b> To transform the Verilog RTL code into a gate-level netlist.</summary>
Yosys is a powerful framework for Verilog RTL synthesis, essential for converting abstract hardware descriptions into optimized logic gate representations for a given standard cell library.
</details>

#### âœ… **Installation Steps**
```bash
# Clone the Yosys repository and navigate into it
git clone [https://github.com/YosysHQ/yosys.git](https://github.com/YosysHQ/yosys.git)
cd yosys

# Install all required dependencies
sudo apt-get install build-essential clang bison flex \
  libreadline-dev gawk tcl-dev libffi-dev git \
  graphviz xdot pkg-config python3 libboost-system-dev \
  libboost-python-dev libboost-filesystem-dev zlib1g-dev

# Configure, build, and install Yosys
make config-gcc
make
sudo make install
```
ğŸ“· Verification

<p align="center">
<img width="856" height="690" alt="yosys verification" src="https://github.com/user-attachments/assets/9cede18f-3679-49ac-9d8e-02095f5acaed" />
<br>âœ… Yosys Successfully Installed
</p>

### ğŸ“Ÿ 2. Icarus Verilog â€“ Verilog Simulator

<details>
<summary><b>Purpose:</b> To compile and simulate Verilog code for functional verification.</summary>
Icarus Verilog is a compiler that implements the IEEE-1364 Verilog hardware description language, crucial for testing the logical correctness of the RTL design before synthesis.
</details>
âœ… Installation Steps

```bash
sudo apt-get update
sudo apt-get install iverilog
```
ğŸ“· Verification

<p align="center">
<img width="856" height="690" alt="iverilog verification" src="https://github.com/user-attachments/assets/f3587775-70a3-4a4f-857d-fda5c797019d" />
<br>âœ… Icarus Verilog Successfully Installed
</p>

### ğŸ“Š 3. GTKWave â€“ Waveform Viewer

<details>
<summary><b>Purpose:</b> To visualize and analyze simulation output waveforms.</summary>
GTKWave is a waveform viewer that reads VCD (Value Change Dump) files generated by simulators like Icarus Verilog, allowing for graphical debugging of the design's behavior over time.
</details>

âœ… Installation Steps

```bash
sudo apt-get update
sudo apt install gtkwave
```
ğŸ“· Verification

<p align="center">
<img width="856" height="690" alt="gtkwave verification 1" src="https://github.com/user-attachments/assets/5a9a6260-9468-4c5e-b775-efca3020a90c" />
<img width="1052" height="699" alt="gtkwave verification 2" src="https://github.com/user-attachments/assets/002d7967-6d95-4893-b976-702f9525ebf5" />
<br>âœ… GTKWave Successfully Installed
</p>

### âš¡ 4. ngspice â€“ Circuit Simulator

<details>
<summary><b>Purpose:</b> To perform analog and mixed-signal circuit simulations.</summary>
ngspice is a powerful open-source simulator essential for detailed analysis of circuit-level behavior, especially for custom cells or analog components.
</details>

âœ… Installation Steps

```bash
# Assumes ngspice-37.tar.gz is downloaded
tar -zxvf ngspice-37.tar.gz
cd ngspice-37
mkdir release && cd release

# Configure, build, and install
../configure --with-x --with-readline=yes --disable-debug
make
sudo make install
```
ğŸ“· Verification

<p align="center">
<img width="856" height="690" alt="ngspice verification" src="https://github.com/user-attachments/assets/0e42e9d3-aff0-4c5c-8ecf-97f433f1ee4d" />
<br>âœ… Ngspice Successfully Installed
</p>

### ğŸ¨ 5. Magic VLSI â€“ Layout Tool

<details>
<summary><b>Purpose:</b> To create, edit, and verify physical VLSI layouts.</summary>
Magic is a venerable VLSI layout editor that provides powerful tools for designing integrated circuits and performing Design Rule Checking (DRC).
</details>

âœ… Installation Steps

```bash
# Install required dependencies
sudo apt-get install m4 tcsh csh libx11-dev tcl-dev tk-dev \
  libcairo2-dev mesa-common-dev libglu1-mesa-dev libncurses-dev

# Clone, configure, build, and install Magic
git clone [https://github.com/RTimothyEdwards/magic](https://github.com/RTimothyEdwards/magic)
cd magic
./configure
make
sudo make install
```
ğŸ“· Verification

<p align="center">
<img width="812" height="941" alt="magic verification" src="https://github.com/user-attachments/assets/c1adafa9-bbb1-44e6-bea5-15de4a7f6000" />
<br>âœ… Magic VLSI Successfully Installed
</p>

<div align="center">
<br>
  
#### ğŸ‰ Installation Summary

| Tool	| Status	| Primary Use |
|:---|:---|:---|
ğŸ§  Yosys	| âœ… Complete |	RTL Synthesis |
ğŸ“Ÿ Iverilog	| âœ… Complete	| Verilog Simulation |
ğŸ“Š GTKWave	| âœ… Complete	| Waveform Analysis |
âš¡ ngspice	| âœ… Complete	| Circuit Simulation |
ğŸ¨ Magic VLSI	| âœ… Complete	| Layout Design |

ğŸš€ Environment is now fully configured and ready for the VLSI Design Journey!

</div>

---

<div align="center">

**ğŸ“‚ Repository:** [RISCV Reference SoC Tapeout VSD](https://github.com/dhyey-hingarajiya/RISCV-Reference-SoC-Tapeout-VSD) <br>
**ğŸ‘¨â€ğŸ’» Author:** [Dhyey Hingarajiya](https://github.com/dhyey-hingarajiya)  <br>
**ğŸ“š Program:** VLSI System Design (VSD)

</div>

---
