
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_var_lvt and Circuit 2 cell sky130_fd_pr__cap_var_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_var_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_var_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_var_lvt       |Circuit 2: sky130_fd_pr__cap_var_lvt       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_var_lvt and sky130_fd_pr__cap_var_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1      |Circuit 2: sky130_fd_pr__cap_mim_m3_1      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.

Subcircuit summary:
Circuit 1: adc_noise_decoup_cell1          |Circuit 2: adc_noise_decoup_cell1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__cap_var_lvt (1)              |sky130_fd_pr__cap_var_lvt (1)              
sky130_fd_pr__cap_mim_m3_1 (1)             |sky130_fd_pr__cap_mim_m3_1 (1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: adc_noise_decoup_cell1          |Circuit 2: adc_noise_decoup_cell1          
-------------------------------------------|-------------------------------------------
mimcap_top                                 |mimcap_top                                 
mimcap_bot                                 |mimcap_bot                                 
nmoscap_bot                                |nmoscap_bot                                
pwell                                      |pwell                                      
nmoscap_top                                |nmoscap_top                                
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes adc_noise_decoup_cell1 and adc_noise_decoup_cell1 are equivalent.
Flattening unmatched subcell adc_array_wafflecap_dummy in circuit adc_array_matrix_12bit (0)(78 instances)
Flattening unmatched subcell adc_array_wafflecap_1 in circuit adc_array_matrix_12bit (0)(2 instances)
Flattening unmatched subcell adc_array_wafflecap_drv in circuit adc_array_matrix_12bit (0)(18 instances)
Flattening unmatched subcell adc_array_wafflecap_8 in circuit adc_array_matrix_12bit (0)(511 instances)
Flattening unmatched subcell adc_array_wafflecap_4 in circuit adc_array_matrix_12bit (0)(1 instance)
Flattening unmatched subcell adc_array_wafflecap_2 in circuit adc_array_matrix_12bit (0)(1 instance)
Flattening unmatched subcell adc_array_wafflecap_gate in circuit adc_array_matrix_12bit (0)(1 instance)
Flattening unmatched subcell adc_array_wafflecap_8_8 in circuit adc_array_matrix_12bit (1)(511 instances)
Flattening unmatched subcell adc_array_circuit_8 in circuit adc_array_matrix_12bit (1)(511 instances)
Flattening unmatched subcell adc_array_wafflecap_8_drv in circuit adc_array_matrix_12bit (1)(18 instances)
Flattening unmatched subcell adc_array_circuit_drv in circuit adc_array_matrix_12bit (1)(18 instances)
Flattening unmatched subcell adc_array_wafflecap_8_dummy in circuit adc_array_matrix_12bit (1)(78 instances)
Flattening unmatched subcell adc_array_circuit_8 in circuit adc_array_matrix_12bit (1)(78 instances)
Flattening unmatched subcell adc_array_wafflecap_8_4 in circuit adc_array_matrix_12bit (1)(1 instance)
Flattening unmatched subcell adc_array_circuit_4 in circuit adc_array_matrix_12bit (1)(1 instance)
Flattening unmatched subcell adc_array_wafflecap_8_2 in circuit adc_array_matrix_12bit (1)(1 instance)
Flattening unmatched subcell adc_array_circuit_2 in circuit adc_array_matrix_12bit (1)(1 instance)
Flattening unmatched subcell adc_array_wafflecap_8_1 in circuit adc_array_matrix_12bit (1)(2 instances)
Flattening unmatched subcell adc_array_circuit_1 in circuit adc_array_matrix_12bit (1)(2 instances)
Flattening unmatched subcell adc_array_wafflecap_8_gate in circuit adc_array_matrix_12bit (1)(1 instance)
Flattening unmatched subcell adc_array_circuit_gate in circuit adc_array_matrix_12bit (1)(1 instance)
Flattening unmatched subcell adc_gate_switch in circuit adc_array_matrix_12bit (1)(1 instance)

Cell adc_array_matrix_12bit (0) disconnected node: sample_n
Cell adc_array_matrix_12bit (0) disconnected node: col[0]
Cell adc_array_matrix_12bit (0) disconnected node: col[1]
Cell adc_array_matrix_12bit (0) disconnected node: col[2]
Cell adc_array_matrix_12bit (0) disconnected node: col[3]
Cell adc_array_matrix_12bit (0) disconnected node: col[4]
Cell adc_array_matrix_12bit (0) disconnected node: col[5]
Cell adc_array_matrix_12bit (0) disconnected node: col[6]
Cell adc_array_matrix_12bit (0) disconnected node: col[7]
Cell adc_array_matrix_12bit (0) disconnected node: col[8]
Cell adc_array_matrix_12bit (0) disconnected node: col[9]
Cell adc_array_matrix_12bit (0) disconnected node: col[10]
Cell adc_array_matrix_12bit (0) disconnected node: col[11]
Cell adc_array_matrix_12bit (0) disconnected node: col[12]
Cell adc_array_matrix_12bit (0) disconnected node: col[13]
Cell adc_array_matrix_12bit (0) disconnected node: col[14]
Cell adc_array_matrix_12bit (0) disconnected node: col[15]
Cell adc_array_matrix_12bit (0) disconnected node: col[16]
Cell adc_array_matrix_12bit (0) disconnected node: col[17]
Cell adc_array_matrix_12bit (0) disconnected node: col[18]
Cell adc_array_matrix_12bit (0) disconnected node: col[19]
Cell adc_array_matrix_12bit (0) disconnected node: col[20]
Cell adc_array_matrix_12bit (0) disconnected node: col[21]
Cell adc_array_matrix_12bit (0) disconnected node: col[22]
Cell adc_array_matrix_12bit (0) disconnected node: col[23]
Cell adc_array_matrix_12bit (0) disconnected node: col[24]
Cell adc_array_matrix_12bit (0) disconnected node: col[25]
Cell adc_array_matrix_12bit (0) disconnected node: col[26]
Cell adc_array_matrix_12bit (0) disconnected node: col[27]
Cell adc_array_matrix_12bit (0) disconnected node: col[28]
Cell adc_array_matrix_12bit (0) disconnected node: col[29]
Cell adc_array_matrix_12bit (0) disconnected node: col[30]
Cell adc_array_matrix_12bit (0) disconnected node: col[31]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[0]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[1]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[2]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[3]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[4]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[5]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[6]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[7]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[8]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[9]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[10]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[11]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[12]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[13]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[14]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[15]
Cell adc_array_matrix_12bit (1) disconnected node: sample_n
Cell adc_array_matrix_12bit (1) disconnected node: col[0]
Cell adc_array_matrix_12bit (1) disconnected node: col[1]
Cell adc_array_matrix_12bit (1) disconnected node: col[2]
Cell adc_array_matrix_12bit (1) disconnected node: col[3]
Cell adc_array_matrix_12bit (1) disconnected node: col[4]
Cell adc_array_matrix_12bit (1) disconnected node: col[5]
Cell adc_array_matrix_12bit (1) disconnected node: col[6]
Cell adc_array_matrix_12bit (1) disconnected node: col[7]
Cell adc_array_matrix_12bit (1) disconnected node: col[8]
Cell adc_array_matrix_12bit (1) disconnected node: col[9]
Cell adc_array_matrix_12bit (1) disconnected node: col[10]
Cell adc_array_matrix_12bit (1) disconnected node: col[11]
Cell adc_array_matrix_12bit (1) disconnected node: col[12]
Cell adc_array_matrix_12bit (1) disconnected node: col[13]
Cell adc_array_matrix_12bit (1) disconnected node: col[14]
Cell adc_array_matrix_12bit (1) disconnected node: col[15]
Cell adc_array_matrix_12bit (1) disconnected node: col[16]
Cell adc_array_matrix_12bit (1) disconnected node: col[17]
Cell adc_array_matrix_12bit (1) disconnected node: col[18]
Cell adc_array_matrix_12bit (1) disconnected node: col[19]
Cell adc_array_matrix_12bit (1) disconnected node: col[20]
Cell adc_array_matrix_12bit (1) disconnected node: col[21]
Cell adc_array_matrix_12bit (1) disconnected node: col[22]
Cell adc_array_matrix_12bit (1) disconnected node: col[23]
Cell adc_array_matrix_12bit (1) disconnected node: col[24]
Cell adc_array_matrix_12bit (1) disconnected node: col[25]
Cell adc_array_matrix_12bit (1) disconnected node: col[26]
Cell adc_array_matrix_12bit (1) disconnected node: col[27]
Cell adc_array_matrix_12bit (1) disconnected node: col[28]
Cell adc_array_matrix_12bit (1) disconnected node: col[29]
Cell adc_array_matrix_12bit (1) disconnected node: col[30]
Cell adc_array_matrix_12bit (1) disconnected node: col[31]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[0]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[1]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[2]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[3]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[4]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[5]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[6]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[7]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[8]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[9]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[10]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[11]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[12]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[13]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[14]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[15]
Class adc_array_matrix_12bit (0):  Merged 14 parallel devices.
Class adc_array_matrix_12bit (1):  Merged 6 parallel devices.
Cell adc_array_matrix_12bit (0) disconnected node: sample_n
Cell adc_array_matrix_12bit (0) disconnected node: col[0]
Cell adc_array_matrix_12bit (0) disconnected node: col[1]
Cell adc_array_matrix_12bit (0) disconnected node: col[2]
Cell adc_array_matrix_12bit (0) disconnected node: col[3]
Cell adc_array_matrix_12bit (0) disconnected node: col[4]
Cell adc_array_matrix_12bit (0) disconnected node: col[5]
Cell adc_array_matrix_12bit (0) disconnected node: col[6]
Cell adc_array_matrix_12bit (0) disconnected node: col[7]
Cell adc_array_matrix_12bit (0) disconnected node: col[8]
Cell adc_array_matrix_12bit (0) disconnected node: col[9]
Cell adc_array_matrix_12bit (0) disconnected node: col[10]
Cell adc_array_matrix_12bit (0) disconnected node: col[11]
Cell adc_array_matrix_12bit (0) disconnected node: col[12]
Cell adc_array_matrix_12bit (0) disconnected node: col[13]
Cell adc_array_matrix_12bit (0) disconnected node: col[14]
Cell adc_array_matrix_12bit (0) disconnected node: col[15]
Cell adc_array_matrix_12bit (0) disconnected node: col[16]
Cell adc_array_matrix_12bit (0) disconnected node: col[17]
Cell adc_array_matrix_12bit (0) disconnected node: col[18]
Cell adc_array_matrix_12bit (0) disconnected node: col[19]
Cell adc_array_matrix_12bit (0) disconnected node: col[20]
Cell adc_array_matrix_12bit (0) disconnected node: col[21]
Cell adc_array_matrix_12bit (0) disconnected node: col[22]
Cell adc_array_matrix_12bit (0) disconnected node: col[23]
Cell adc_array_matrix_12bit (0) disconnected node: col[24]
Cell adc_array_matrix_12bit (0) disconnected node: col[25]
Cell adc_array_matrix_12bit (0) disconnected node: col[26]
Cell adc_array_matrix_12bit (0) disconnected node: col[27]
Cell adc_array_matrix_12bit (0) disconnected node: col[28]
Cell adc_array_matrix_12bit (0) disconnected node: col[29]
Cell adc_array_matrix_12bit (0) disconnected node: col[30]
Cell adc_array_matrix_12bit (0) disconnected node: col[31]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[0]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[1]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[2]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[3]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[4]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[5]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[6]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[7]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[8]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[9]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[10]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[11]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[12]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[13]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[14]
Cell adc_array_matrix_12bit (0) disconnected node: rowoff_n[15]
Cell adc_array_matrix_12bit (1) disconnected node: sample_n
Cell adc_array_matrix_12bit (1) disconnected node: col[0]
Cell adc_array_matrix_12bit (1) disconnected node: col[1]
Cell adc_array_matrix_12bit (1) disconnected node: col[2]
Cell adc_array_matrix_12bit (1) disconnected node: col[3]
Cell adc_array_matrix_12bit (1) disconnected node: col[4]
Cell adc_array_matrix_12bit (1) disconnected node: col[5]
Cell adc_array_matrix_12bit (1) disconnected node: col[6]
Cell adc_array_matrix_12bit (1) disconnected node: col[7]
Cell adc_array_matrix_12bit (1) disconnected node: col[8]
Cell adc_array_matrix_12bit (1) disconnected node: col[9]
Cell adc_array_matrix_12bit (1) disconnected node: col[10]
Cell adc_array_matrix_12bit (1) disconnected node: col[11]
Cell adc_array_matrix_12bit (1) disconnected node: col[12]
Cell adc_array_matrix_12bit (1) disconnected node: col[13]
Cell adc_array_matrix_12bit (1) disconnected node: col[14]
Cell adc_array_matrix_12bit (1) disconnected node: col[15]
Cell adc_array_matrix_12bit (1) disconnected node: col[16]
Cell adc_array_matrix_12bit (1) disconnected node: col[17]
Cell adc_array_matrix_12bit (1) disconnected node: col[18]
Cell adc_array_matrix_12bit (1) disconnected node: col[19]
Cell adc_array_matrix_12bit (1) disconnected node: col[20]
Cell adc_array_matrix_12bit (1) disconnected node: col[21]
Cell adc_array_matrix_12bit (1) disconnected node: col[22]
Cell adc_array_matrix_12bit (1) disconnected node: col[23]
Cell adc_array_matrix_12bit (1) disconnected node: col[24]
Cell adc_array_matrix_12bit (1) disconnected node: col[25]
Cell adc_array_matrix_12bit (1) disconnected node: col[26]
Cell adc_array_matrix_12bit (1) disconnected node: col[27]
Cell adc_array_matrix_12bit (1) disconnected node: col[28]
Cell adc_array_matrix_12bit (1) disconnected node: col[29]
Cell adc_array_matrix_12bit (1) disconnected node: col[30]
Cell adc_array_matrix_12bit (1) disconnected node: col[31]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[0]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[1]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[2]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[3]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[4]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[5]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[6]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[7]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[8]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[9]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[10]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[11]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[12]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[13]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[14]
Cell adc_array_matrix_12bit (1) disconnected node: rowoff_n[15]
Subcircuit summary:
Circuit 1: adc_array_matrix_12bit          |Circuit 2: adc_array_matrix_12bit          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (3043->3039)       |sky130_fd_pr__pfet_01v8 (3039)             
sky130_fd_pr__nfet_01v8 (3043->3033)       |sky130_fd_pr__nfet_01v8 (3039->3033)       
c (515)                                    |c (515)                                    
adc_noise_decoup_cell1 (15)                |adc_noise_decoup_cell1 (15)                
Number of devices: 6602                    |Number of devices: 6602                    
Number of nets: 2520                       |Number of nets: 2520                       
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match with 1 symmetry.

Subcircuit pins:
Circuit 1: adc_array_matrix_12bit          |Circuit 2: adc_array_matrix_12bit          
-------------------------------------------|-------------------------------------------
sw                                         |sw                                         
analog_in                                  |analog_in                                  
sw_n                                       |sw_n                                       
sample                                     |sample                                     
col_n[31]                                  |col_n[31]                                  
col_n[16]                                  |col_n[16]                                  
col_n[15]                                  |col_n[15]                                  
col_n[1]                                   |col_n[1]                                   
col_n[17]                                  |col_n[17]                                  
en_bit_n[2]                                |en_bit_n[2]                                
en_bit_n[1]                                |en_bit_n[1]                                
en_C0_n                                    |en_C0_n                                    
en_bit_n[0]                                |en_bit_n[0]                                
ctop                                       |ctop                                       
col_n[0]                                   |col_n[0]                                   
col_n[30]                                  |col_n[30]                                  
col_n[29]                                  |col_n[29]                                  
col_n[28]                                  |col_n[28]                                  
col_n[27]                                  |col_n[27]                                  
col_n[26]                                  |col_n[26]                                  
col_n[25]                                  |col_n[25]                                  
col_n[24]                                  |col_n[24]                                  
col_n[23]                                  |col_n[23]                                  
col_n[22]                                  |col_n[22]                                  
col_n[21]                                  |col_n[21]                                  
col_n[20]                                  |col_n[20]                                  
col_n[19]                                  |col_n[19]                                  
col_n[18]                                  |col_n[18]                                  
col_n[14]                                  |col_n[14]                                  
col_n[13]                                  |col_n[13]                                  
col_n[12]                                  |col_n[12]                                  
col_n[11]                                  |col_n[11]                                  
col_n[10]                                  |col_n[10]                                  
col_n[9]                                   |col_n[9]                                   
col_n[8]                                   |col_n[8]                                   
col_n[7]                                   |col_n[7]                                   
col_n[6]                                   |col_n[6]                                   
col_n[5]                                   |col_n[5]                                   
col_n[4]                                   |col_n[4]                                   
col_n[3]                                   |col_n[3]                                   
col_n[2]                                   |col_n[2]                                   
VDD                                        |VDD                                        
row_n[15]                                  |row_n[15]                                  
row_n[14]                                  |row_n[14]                                  
row_n[13]                                  |row_n[13]                                  
row_n[12]                                  |row_n[12]                                  
row_n[11]                                  |row_n[11]                                  
row_n[10]                                  |row_n[10]                                  
row_n[9]                                   |row_n[9]                                   
row_n[8]                                   |row_n[8]                                   
row_n[7]                                   |row_n[7]                                   
row_n[6]                                   |row_n[6]                                   
row_n[5]                                   |row_n[5]                                   
row_n[4]                                   |row_n[4]                                   
row_n[3]                                   |row_n[3]                                   
row_n[2]                                   |row_n[2]                                   
row_n[1]                                   |row_n[1]                                   
row_n[0]                                   |row_n[0]                                   
rowon_n[15]                                |rowon_n[15]                                
rowon_n[14]                                |rowon_n[14]                                
rowon_n[13]                                |rowon_n[13]                                
rowon_n[12]                                |rowon_n[12]                                
rowon_n[11]                                |rowon_n[11]                                
rowon_n[10]                                |rowon_n[10]                                
rowon_n[9]                                 |rowon_n[9]                                 
rowon_n[8]                                 |rowon_n[8]                                 
rowon_n[7]                                 |rowon_n[7]                                 
rowon_n[6]                                 |rowon_n[6]                                 
rowon_n[5]                                 |rowon_n[5]                                 
rowon_n[4]                                 |rowon_n[4]                                 
rowon_n[3]                                 |rowon_n[3]                                 
rowon_n[2]                                 |rowon_n[2]                                 
rowon_n[1]                                 |rowon_n[1]                                 
rowon_n[0]                                 |rowon_n[0]                                 
VSS                                        |VSS                                        
vcm                                        |vcm                                        
sample_n                                   |sample_n                                   
col[0]                                     |col[0]                                     
col[1]                                     |col[1]                                     
col[2]                                     |col[2]                                     
col[3]                                     |col[3]                                     
col[4]                                     |col[4]                                     
col[5]                                     |col[5]                                     
col[6]                                     |col[6]                                     
col[7]                                     |col[7]                                     
col[8]                                     |col[8]                                     
col[9]                                     |col[9]                                     
col[10]                                    |col[10]                                    
col[11]                                    |col[11]                                    
col[12]                                    |col[12]                                    
col[13]                                    |col[13]                                    
col[14]                                    |col[14]                                    
col[15]                                    |col[15]                                    
col[16]                                    |col[16]                                    
col[17]                                    |col[17]                                    
col[18]                                    |col[18]                                    
col[19]                                    |col[19]                                    
col[20]                                    |col[20]                                    
col[21]                                    |col[21]                                    
col[22]                                    |col[22]                                    
col[23]                                    |col[23]                                    
col[24]                                    |col[24]                                    
col[25]                                    |col[25]                                    
col[26]                                    |col[26]                                    
col[27]                                    |col[27]                                    
col[28]                                    |col[28]                                    
col[29]                                    |col[29]                                    
col[30]                                    |col[30]                                    
col[31]                                    |col[31]                                    
rowoff_n[0]                                |rowoff_n[0]                                
rowoff_n[1]                                |rowoff_n[1]                                
rowoff_n[2]                                |rowoff_n[2]                                
rowoff_n[3]                                |rowoff_n[3]                                
rowoff_n[4]                                |rowoff_n[4]                                
rowoff_n[5]                                |rowoff_n[5]                                
rowoff_n[6]                                |rowoff_n[6]                                
rowoff_n[7]                                |rowoff_n[7]                                
rowoff_n[8]                                |rowoff_n[8]                                
rowoff_n[9]                                |rowoff_n[9]                                
rowoff_n[10]                               |rowoff_n[10]                               
rowoff_n[11]                               |rowoff_n[11]                               
rowoff_n[12]                               |rowoff_n[12]                               
rowoff_n[13]                               |rowoff_n[13]                               
rowoff_n[14]                               |rowoff_n[14]                               
rowoff_n[15]                               |rowoff_n[15]                               
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes adc_array_matrix_12bit and adc_array_matrix_12bit are equivalent.

Final result: Circuits match uniquely.
.
