#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x5555808ac640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5555808b0910 .scope module, "tb_spi_master_core" "tb_spi_master_core" 3 3;
 .timescale -9 -12;
L_0x7de0039865b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555808fc5b0_0 .net/2u *"_ivl_0", 0 0, L_0x7de0039865b8;  1 drivers
v0x5555808fc6b0_0 .net "busy", 0 0, L_0x5555808b42d0;  1 drivers
v0x5555808fc7a0_0 .var "clk", 0 0;
v0x5555808fc870_0 .var "clk_div", 7 0;
v0x5555808fc940_0 .var "cpha", 0 0;
v0x5555808fca30_0 .var "cpol", 0 0;
v0x5555808fcb00_0 .net "done_intr", 0 0, v0x5555808fa5a0_0;  1 drivers
v0x5555808fcbd0_0 .var "enable", 0 0;
v0x5555808fcca0_0 .var "loopback", 0 0;
v0x5555808fcd70_0 .var "lsb_first", 0 0;
v0x5555808fce40_0 .net "miso", 0 0, L_0x55558090fac0;  1 drivers
v0x5555808fcf10_0 .net "mosi", 0 0, L_0x5555808b5480;  1 drivers
v0x5555808fcfe0_0 .var "rst_n", 0 0;
v0x5555808fd080_0 .net "rx_data", 31 0, L_0x5555808bf130;  1 drivers
v0x5555808fd120_0 .net "rx_empty", 0 0, L_0x55558090f250;  1 drivers
v0x5555808fd210_0 .var "rx_pop", 0 0;
v0x5555808fd300_0 .net "sclk", 0 0, L_0x5555808fdb20;  1 drivers
v0x5555808fd3a0_0 .var "tx_data", 31 0;
v0x5555808fd490_0 .net "tx_full", 0 0, L_0x55558090e290;  1 drivers
v0x5555808fd580_0 .var "tx_push", 0 0;
v0x5555808fd670_0 .var "word_len", 5 0;
L_0x55558090fac0 .functor MUXZ 1, L_0x7de0039865b8, L_0x5555808b5480, v0x5555808fcca0_0, C4<>;
S_0x5555808b1d80 .scope module, "dut" "spi_master_core" 3 24, 4 7 0, S_0x5555808b0910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "mosi";
    .port_info 4 /INPUT 1 "miso";
    .port_info 5 /INPUT 32 "tx_data";
    .port_info 6 /INPUT 1 "tx_push";
    .port_info 7 /OUTPUT 1 "tx_full";
    .port_info 8 /OUTPUT 1 "tx_almost_full";
    .port_info 9 /OUTPUT 32 "rx_data";
    .port_info 10 /INPUT 1 "rx_pop";
    .port_info 11 /OUTPUT 1 "rx_empty";
    .port_info 12 /OUTPUT 1 "rx_almost_empty";
    .port_info 13 /INPUT 1 "cpol";
    .port_info 14 /INPUT 1 "cpha";
    .port_info 15 /INPUT 8 "clk_div";
    .port_info 16 /INPUT 6 "word_len";
    .port_info 17 /INPUT 1 "lsb_first";
    .port_info 18 /INPUT 1 "loopback";
    .port_info 19 /INPUT 1 "enable";
    .port_info 20 /OUTPUT 1 "busy";
    .port_info 21 /OUTPUT 1 "done_intr";
P_0x5555808ad150 .param/l "FIFO_DEPTH" 0 4 8, +C4<00000000000000000000000000000100>;
enum0x5555808584e0 .enum4 (2)
   "IDLE" 2'b00,
   "LOAD" 2'b01,
   "TRANSFER" 2'b10,
   "DONE" 2'b11
 ;
L_0x5555808b42d0 .functor OR 1, L_0x5555808fd710, L_0x5555808fd800, C4<0>, C4<0>;
L_0x5555808b5480 .functor BUFZ 1, v0x5555808fab30_0, C4<0>, C4<0>, C4<0>;
L_0x7de003986018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555808f9b30_0 .net/2u *"_ivl_0", 1 0, L_0x7de003986018;  1 drivers
v0x5555808f9c30_0 .net *"_ivl_10", 0 0, L_0x5555808fd9e0;  1 drivers
v0x5555808f9cf0_0 .net *"_ivl_2", 0 0, L_0x5555808fd710;  1 drivers
v0x5555808f9dc0_0 .net *"_ivl_5", 0 0, L_0x5555808fd800;  1 drivers
L_0x7de003986060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555808f9e80_0 .net/2u *"_ivl_8", 1 0, L_0x7de003986060;  1 drivers
v0x5555808f9f60_0 .net "active_miso", 0 0, L_0x5555808fdd30;  1 drivers
v0x5555808fa020_0 .var "bit_cnt", 5 0;
v0x5555808fa100_0 .net "busy", 0 0, L_0x5555808b42d0;  alias, 1 drivers
v0x5555808fa1c0_0 .net "clk", 0 0, v0x5555808fc7a0_0;  1 drivers
v0x5555808fa260_0 .var "clk_cnt", 7 0;
v0x5555808fa340_0 .net "clk_div", 7 0, v0x5555808fc870_0;  1 drivers
v0x5555808fa420_0 .net "cpha", 0 0, v0x5555808fc940_0;  1 drivers
v0x5555808fa4e0_0 .net "cpol", 0 0, v0x5555808fca30_0;  1 drivers
v0x5555808fa5a0_0 .var "done_intr", 0 0;
v0x5555808fa660_0 .net "enable", 0 0, v0x5555808fcbd0_0;  1 drivers
v0x5555808fa720_0 .net "loopback", 0 0, v0x5555808fcca0_0;  1 drivers
v0x5555808fa7e0_0 .net "lsb_first", 0 0, v0x5555808fcd70_0;  1 drivers
v0x5555808fa9b0_0 .net "miso", 0 0, L_0x55558090fac0;  alias, 1 drivers
v0x5555808faa70_0 .net "mosi", 0 0, L_0x5555808b5480;  alias, 1 drivers
v0x5555808fab30_0 .var "mosi_reg", 0 0;
v0x5555808fabf0_0 .net "rst_n", 0 0, v0x5555808fcfe0_0;  1 drivers
v0x5555808face0_0 .net "rx_almost_empty", 0 0, L_0x55558090f840;  1 drivers
v0x5555808fad80_0 .net "rx_data", 31 0, L_0x5555808bf130;  alias, 1 drivers
v0x5555808fae20_0 .net "rx_empty", 0 0, L_0x55558090f250;  alias, 1 drivers
v0x5555808faec0_0 .var "rx_fifo_in", 31 0;
v0x5555808faf90_0 .var "rx_fifo_push", 0 0;
v0x5555808fb060_0 .net "rx_pop", 0 0, v0x5555808fd210_0;  1 drivers
v0x5555808fb130_0 .net "sclk", 0 0, L_0x5555808fdb20;  alias, 1 drivers
v0x5555808fb1d0_0 .var "sclk_reg", 0 0;
v0x5555808fb270_0 .var "shift_reg", 31 0;
v0x5555808fb310_0 .var "state", 1 0;
v0x5555808fb3f0_0 .net "tx_almost_full", 0 0, L_0x55558090e780;  1 drivers
v0x5555808fb4c0_0 .net "tx_data", 31 0, v0x5555808fd3a0_0;  1 drivers
v0x5555808fb7a0_0 .net "tx_fifo_empty", 0 0, L_0x55558090e510;  1 drivers
v0x5555808fb870_0 .net "tx_fifo_out", 31 0, L_0x5555808b70c0;  1 drivers
v0x5555808fb940_0 .var "tx_fifo_pop", 0 0;
v0x5555808fba10_0 .net "tx_full", 0 0, L_0x55558090e290;  alias, 1 drivers
v0x5555808fbae0_0 .net "tx_push", 0 0, v0x5555808fd580_0;  1 drivers
v0x5555808fbbb0_0 .net "word_len", 5 0, v0x5555808fd670_0;  1 drivers
L_0x5555808fd710 .cmp/ne 2, v0x5555808fb310_0, L_0x7de003986018;
L_0x5555808fd800 .reduce/nor L_0x55558090e510;
L_0x5555808fd9e0 .cmp/eq 2, v0x5555808fb310_0, L_0x7de003986060;
L_0x5555808fdb20 .functor MUXZ 1, v0x5555808fca30_0, v0x5555808fb1d0_0, L_0x5555808fd9e0, C4<>;
L_0x5555808fdd30 .functor MUXZ 1, L_0x55558090fac0, v0x5555808fab30_0, v0x5555808fcca0_0, C4<>;
L_0x55558090eb80 .reduce/nor v0x5555808fcbd0_0;
L_0x55558090fa20 .reduce/nor v0x5555808fcbd0_0;
S_0x5555808b2e10 .scope module, "rx_fifo_inst" "sync_fifo" 4 95, 5 9 0, S_0x5555808b1d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 3 "level";
    .port_info 14 /OUTPUT 3 "max_level";
P_0x5555808af890 .param/l "ALMOST_EMPTY_THRESH" 0 5 14, +C4<00000000000000000000000000000001>;
P_0x5555808af8d0 .param/l "ALMOST_FULL_THRESH" 0 5 13, +C4<00000000000000000000000000000011>;
P_0x5555808af910 .param/l "DEPTH" 0 5 11, +C4<00000000000000000000000000000100>;
P_0x5555808af950 .param/l "FWFT_MODE" 0 5 12, C4<1>;
P_0x5555808af990 .param/l "PTR_MAX" 1 5 46, C4<11>;
P_0x5555808af9d0 .param/l "WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x555580881950 .functor BUFZ 3, v0x5555808e6210_0, C4<000>, C4<000>, C4<000>;
v0x5555808be0d0_0 .net *"_ivl_0", 31 0, L_0x55558090eee0;  1 drivers
L_0x7de003986408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808be170_0 .net *"_ivl_11", 28 0, L_0x7de003986408;  1 drivers
L_0x7de003986450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808bf280_0 .net/2u *"_ivl_12", 31 0, L_0x7de003986450;  1 drivers
v0x5555808bf350_0 .net *"_ivl_18", 31 0, L_0x55558090f390;  1 drivers
L_0x7de003986498 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808e5880_0 .net *"_ivl_21", 28 0, L_0x7de003986498;  1 drivers
L_0x7de0039864e0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555808e59b0_0 .net/2u *"_ivl_22", 31 0, L_0x7de0039864e0;  1 drivers
v0x5555808e5a90_0 .net *"_ivl_26", 31 0, L_0x55558090f750;  1 drivers
L_0x7de003986528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808e5b70_0 .net *"_ivl_29", 28 0, L_0x7de003986528;  1 drivers
L_0x7de003986378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808e5c50_0 .net *"_ivl_3", 28 0, L_0x7de003986378;  1 drivers
L_0x7de003986570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555808e5d30_0 .net/2u *"_ivl_30", 31 0, L_0x7de003986570;  1 drivers
L_0x7de0039863c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555808e5e10_0 .net/2u *"_ivl_4", 31 0, L_0x7de0039863c0;  1 drivers
v0x5555808e5ef0_0 .net *"_ivl_8", 31 0, L_0x55558090f110;  1 drivers
v0x5555808e5fd0_0 .net "almost_empty", 0 0, L_0x55558090f840;  alias, 1 drivers
v0x5555808e6090_0 .net "almost_full", 0 0, L_0x55558090f5d0;  1 drivers
v0x5555808e6150_0 .net "clk", 0 0, v0x5555808fc7a0_0;  alias, 1 drivers
v0x5555808e6210_0 .var "count", 2 0;
v0x5555808e62f0_0 .net "data_in", 31 0, v0x5555808faec0_0;  1 drivers
v0x5555808e63d0_0 .net "data_out", 31 0, L_0x5555808bf130;  alias, 1 drivers
v0x5555808e64b0_0 .net "empty", 0 0, L_0x55558090f250;  alias, 1 drivers
v0x5555808e6570_0 .net "flush", 0 0, L_0x55558090fa20;  1 drivers
v0x5555808e6630_0 .net "full", 0 0, L_0x55558090efd0;  1 drivers
v0x5555808e66f0_0 .net "level", 2 0, L_0x555580881950;  1 drivers
v0x5555808e67d0_0 .var "max_level", 2 0;
v0x5555808e68b0 .array "mem", 0 3, 31 0;
v0x5555808f6a50_0 .var "next_count", 2 0;
v0x5555808f6b30_0 .var "overflow", 0 0;
v0x5555808f6bf0_0 .net "pop", 0 0, v0x5555808fd210_0;  alias, 1 drivers
v0x5555808f6cb0_0 .net "push", 0 0, v0x5555808faf90_0;  1 drivers
v0x5555808f6d70_0 .var "rd_ptr", 1 0;
v0x5555808f6e50_0 .net "rst_n", 0 0, v0x5555808fcfe0_0;  alias, 1 drivers
v0x5555808f6f10_0 .var "underflow", 0 0;
v0x5555808f6fd0_0 .var "wr_ptr", 1 0;
E_0x555580881910/0 .event negedge, v0x5555808f6e50_0;
E_0x555580881910/1 .event posedge, v0x5555808e6150_0;
E_0x555580881910 .event/or E_0x555580881910/0, E_0x555580881910/1;
E_0x5555808818d0/0 .event anyedge, v0x5555808e6210_0, v0x5555808f6cb0_0, v0x5555808e6630_0, v0x5555808f6bf0_0;
E_0x5555808818d0/1 .event anyedge, v0x5555808e64b0_0;
E_0x5555808818d0 .event/or E_0x5555808818d0/0, E_0x5555808818d0/1;
L_0x55558090eee0 .concat [ 3 29 0 0], v0x5555808e6210_0, L_0x7de003986378;
L_0x55558090efd0 .cmp/eq 32, L_0x55558090eee0, L_0x7de0039863c0;
L_0x55558090f110 .concat [ 3 29 0 0], v0x5555808e6210_0, L_0x7de003986408;
L_0x55558090f250 .cmp/eq 32, L_0x55558090f110, L_0x7de003986450;
L_0x55558090f390 .concat [ 3 29 0 0], v0x5555808e6210_0, L_0x7de003986498;
L_0x55558090f5d0 .cmp/ge 32, L_0x55558090f390, L_0x7de0039864e0;
L_0x55558090f750 .concat [ 3 29 0 0], v0x5555808e6210_0, L_0x7de003986528;
L_0x55558090f840 .cmp/ge 32, L_0x7de003986570, L_0x55558090f750;
S_0x555580890f50 .scope generate, "gen_fwft" "gen_fwft" 5 98, 5 98 0, S_0x5555808b2e10;
 .timescale -12 -12;
L_0x5555808bf130 .functor BUFZ 32, L_0x55558090ecb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555808b56a0_0 .net *"_ivl_0", 31 0, L_0x55558090ecb0;  1 drivers
v0x5555808b71d0_0 .net *"_ivl_2", 3 0, L_0x55558090ed50;  1 drivers
L_0x7de003986330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555808b7270_0 .net *"_ivl_5", 1 0, L_0x7de003986330;  1 drivers
L_0x55558090ecb0 .array/port v0x5555808e68b0, L_0x55558090ed50;
L_0x55558090ed50 .concat [ 2 2 0 0], v0x5555808f6d70_0, L_0x7de003986330;
S_0x5555808f7290 .scope module, "tx_fifo_inst" "sync_fifo" 4 77, 5 9 0, S_0x5555808b1d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 3 "level";
    .port_info 14 /OUTPUT 3 "max_level";
P_0x5555808f7440 .param/l "ALMOST_EMPTY_THRESH" 0 5 14, +C4<00000000000000000000000000000001>;
P_0x5555808f7480 .param/l "ALMOST_FULL_THRESH" 0 5 13, +C4<00000000000000000000000000000011>;
P_0x5555808f74c0 .param/l "DEPTH" 0 5 11, +C4<00000000000000000000000000000100>;
P_0x5555808f7500 .param/l "FWFT_MODE" 0 5 12, C4<1>;
P_0x5555808f7540 .param/l "PTR_MAX" 1 5 46, C4<11>;
P_0x5555808f7580 .param/l "WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x5555808bdf80 .functor BUFZ 3, v0x5555808f8ba0_0, C4<000>, C4<000>, C4<000>;
v0x5555808f7eb0_0 .net *"_ivl_0", 31 0, L_0x5555808fe140;  1 drivers
L_0x7de003986180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808f7fb0_0 .net *"_ivl_11", 28 0, L_0x7de003986180;  1 drivers
L_0x7de0039861c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808f8090_0 .net/2u *"_ivl_12", 31 0, L_0x7de0039861c8;  1 drivers
v0x5555808f8150_0 .net *"_ivl_18", 31 0, L_0x55558090e650;  1 drivers
L_0x7de003986210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808f8230_0 .net *"_ivl_21", 28 0, L_0x7de003986210;  1 drivers
L_0x7de003986258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555808f8360_0 .net/2u *"_ivl_22", 31 0, L_0x7de003986258;  1 drivers
v0x5555808f8440_0 .net *"_ivl_26", 31 0, L_0x55558090e900;  1 drivers
L_0x7de0039862a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808f8520_0 .net *"_ivl_29", 28 0, L_0x7de0039862a0;  1 drivers
L_0x7de0039860f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555808f8600_0 .net *"_ivl_3", 28 0, L_0x7de0039860f0;  1 drivers
L_0x7de0039862e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555808f86e0_0 .net/2u *"_ivl_30", 31 0, L_0x7de0039862e8;  1 drivers
L_0x7de003986138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555808f87c0_0 .net/2u *"_ivl_4", 31 0, L_0x7de003986138;  1 drivers
v0x5555808f88a0_0 .net *"_ivl_8", 31 0, L_0x55558090e3d0;  1 drivers
v0x5555808f8980_0 .net "almost_empty", 0 0, L_0x55558090e9f0;  1 drivers
v0x5555808f8a40_0 .net "almost_full", 0 0, L_0x55558090e780;  alias, 1 drivers
v0x5555808f8b00_0 .net "clk", 0 0, v0x5555808fc7a0_0;  alias, 1 drivers
v0x5555808f8ba0_0 .var "count", 2 0;
v0x5555808f8c60_0 .net "data_in", 31 0, v0x5555808fd3a0_0;  alias, 1 drivers
v0x5555808f8d40_0 .net "data_out", 31 0, L_0x5555808b70c0;  alias, 1 drivers
v0x5555808f8e20_0 .net "empty", 0 0, L_0x55558090e510;  alias, 1 drivers
v0x5555808f8ee0_0 .net "flush", 0 0, L_0x55558090eb80;  1 drivers
v0x5555808f8fa0_0 .net "full", 0 0, L_0x55558090e290;  alias, 1 drivers
v0x5555808f9060_0 .net "level", 2 0, L_0x5555808bdf80;  1 drivers
v0x5555808f9140_0 .var "max_level", 2 0;
v0x5555808f9220 .array "mem", 0 3, 31 0;
v0x5555808f9300_0 .var "next_count", 2 0;
v0x5555808f93e0_0 .var "overflow", 0 0;
v0x5555808f94a0_0 .net "pop", 0 0, v0x5555808fb940_0;  1 drivers
v0x5555808f9560_0 .net "push", 0 0, v0x5555808fd580_0;  alias, 1 drivers
v0x5555808f9620_0 .var "rd_ptr", 1 0;
v0x5555808f9700_0 .net "rst_n", 0 0, v0x5555808fcfe0_0;  alias, 1 drivers
v0x5555808f97d0_0 .var "underflow", 0 0;
v0x5555808f9870_0 .var "wr_ptr", 1 0;
E_0x555580881890/0 .event anyedge, v0x5555808f8ba0_0, v0x5555808f9560_0, v0x5555808f8fa0_0, v0x5555808f94a0_0;
E_0x555580881890/1 .event anyedge, v0x5555808f8e20_0;
E_0x555580881890 .event/or E_0x555580881890/0, E_0x555580881890/1;
L_0x5555808fe140 .concat [ 3 29 0 0], v0x5555808f8ba0_0, L_0x7de0039860f0;
L_0x55558090e290 .cmp/eq 32, L_0x5555808fe140, L_0x7de003986138;
L_0x55558090e3d0 .concat [ 3 29 0 0], v0x5555808f8ba0_0, L_0x7de003986180;
L_0x55558090e510 .cmp/eq 32, L_0x55558090e3d0, L_0x7de0039861c8;
L_0x55558090e650 .concat [ 3 29 0 0], v0x5555808f8ba0_0, L_0x7de003986210;
L_0x55558090e780 .cmp/ge 32, L_0x55558090e650, L_0x7de003986258;
L_0x55558090e900 .concat [ 3 29 0 0], v0x5555808f8ba0_0, L_0x7de0039862a0;
L_0x55558090e9f0 .cmp/ge 32, L_0x7de0039862e8, L_0x55558090e900;
S_0x5555808f7a10 .scope generate, "gen_fwft" "gen_fwft" 5 98, 5 98 0, S_0x5555808f7290;
 .timescale -12 -12;
L_0x5555808b70c0 .functor BUFZ 32, L_0x5555808fdec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555808f7c10_0 .net *"_ivl_0", 31 0, L_0x5555808fdec0;  1 drivers
v0x5555808f7d10_0 .net *"_ivl_2", 3 0, L_0x5555808fdf60;  1 drivers
L_0x7de0039860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555808f7df0_0 .net *"_ivl_5", 1 0, L_0x7de0039860a8;  1 drivers
L_0x5555808fdec0 .array/port v0x5555808f9220, L_0x5555808fdf60;
L_0x5555808fdf60 .concat [ 2 2 0 0], v0x5555808f9620_0, L_0x7de0039860a8;
S_0x5555808fbeb0 .scope task, "reset_dut" "reset_dut" 3 39, 3 39 0, S_0x5555808b0910;
 .timescale -9 -12;
TD_tb_spi_master_core.reset_dut ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fcfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fd580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fd210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fcbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fc940_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5555808fc870_0, 0, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5555808fd670_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fcd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555808fcca0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555808fcfe0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555808fcbd0_0, 0, 1;
    %delay 20000, 0;
    %end;
S_0x5555808fc0b0 .scope task, "test_transfer" "test_transfer" 3 56, 3 56 0, S_0x5555808b0910;
 .timescale -9 -12;
v0x5555808fc320_0 .var "data", 31 0;
v0x5555808fc400_0 .var "len", 5 0;
v0x5555808fc4e0_0 .var "lsb", 0 0;
E_0x555580881830 .event posedge, v0x5555808e6150_0;
E_0x5555808560d0 .event anyedge, v0x5555808e64b0_0;
E_0x5555808c9100 .event anyedge, v0x5555808fa5a0_0;
TD_tb_spi_master_core.test_transfer ;
    %vpi_call/w 3 57 "$display", "--- Starting transfer: len=%0d, lsb=%b, data=%h ---", v0x5555808fc400_0, v0x5555808fc4e0_0, v0x5555808fc320_0 {0 0 0};
    %load/vec4 v0x5555808fc400_0;
    %store/vec4 v0x5555808fd670_0, 0, 6;
    %load/vec4 v0x5555808fc4e0_0;
    %store/vec4 v0x5555808fcd70_0, 0, 1;
    %load/vec4 v0x5555808fc320_0;
    %store/vec4 v0x5555808fd3a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808fd580_0, 0;
    %wait E_0x555580881830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808fd580_0, 0;
T_1.0 ;
    %load/vec4 v0x5555808fcb00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.1, 6;
    %wait E_0x5555808c9100;
    %jmp T_1.0;
T_1.1 ;
T_1.2 ;
    %load/vec4 v0x5555808fd120_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x5555808560d0;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x555580881830;
    %delay 1000, 0;
    %vpi_call/w 3 74 "$display", "Test Result: sent=%h, received=%h", v0x5555808fc320_0, v0x5555808fd080_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808fd210_0, 0;
    %wait E_0x555580881830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808fd210_0, 0;
    %wait E_0x555580881830;
    %end;
    .scope S_0x5555808f7290;
T_2 ;
    %wait E_0x555580881910;
    %load/vec4 v0x5555808f9700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f9870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808f93e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5555808f8ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f9870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808f93e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5555808f9560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x5555808f8fa0_0;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808f93e0_0, 0;
T_2.4 ;
    %load/vec4 v0x5555808f9560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v0x5555808f8fa0_0;
    %nor/r;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x5555808f8c60_0;
    %load/vec4 v0x5555808f9870_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555808f9220, 0, 4;
    %load/vec4 v0x5555808f9870_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f9870_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5555808f9870_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555808f9870_0, 0;
T_2.11 ;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555808f7290;
T_3 ;
    %wait E_0x555580881910;
    %load/vec4 v0x5555808f9700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f9620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808f97d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5555808f8ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f9620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808f97d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5555808f94a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x5555808f8e20_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808f97d0_0, 0;
T_3.4 ;
    %load/vec4 v0x5555808f94a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x5555808f8e20_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x5555808f9620_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f9620_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5555808f9620_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555808f9620_0, 0;
T_3.11 ;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5555808f7290;
T_4 ;
Ewait_0 .event/or E_0x555580881890, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5555808f8ba0_0;
    %store/vec4 v0x5555808f9300_0, 0, 3;
    %load/vec4 v0x5555808f9560_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x5555808f8fa0_0;
    %nor/r;
    %and;
T_4.4;
    %load/vec4 v0x5555808f94a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.5, 8;
    %load/vec4 v0x5555808f8e20_0;
    %nor/r;
    %and;
T_4.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x5555808f8ba0_0;
    %store/vec4 v0x5555808f9300_0, 0, 3;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5555808f8ba0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5555808f9300_0, 0, 3;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5555808f8ba0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5555808f9300_0, 0, 3;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5555808f7290;
T_5 ;
    %wait E_0x555580881910;
    %load/vec4 v0x5555808f9700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555808f8ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555808f9140_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5555808f8ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555808f8ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555808f9140_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5555808f9300_0;
    %assign/vec4 v0x5555808f8ba0_0, 0;
    %load/vec4 v0x5555808f9140_0;
    %load/vec4 v0x5555808f9300_0;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x5555808f9300_0;
    %assign/vec4 v0x5555808f9140_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5555808f7290;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x5555808b2e10;
T_7 ;
    %wait E_0x555580881910;
    %load/vec4 v0x5555808f6e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808f6b30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555808e6570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808f6b30_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5555808f6cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5555808e6630_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808f6b30_0, 0;
T_7.4 ;
    %load/vec4 v0x5555808f6cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x5555808e6630_0;
    %nor/r;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x5555808e62f0_0;
    %load/vec4 v0x5555808f6fd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555808e68b0, 0, 4;
    %load/vec4 v0x5555808f6fd0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f6fd0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x5555808f6fd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555808f6fd0_0, 0;
T_7.11 ;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555808b2e10;
T_8 ;
    %wait E_0x555580881910;
    %load/vec4 v0x5555808f6e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f6d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808f6f10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555808e6570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f6d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808f6f10_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5555808f6bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x5555808e64b0_0;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808f6f10_0, 0;
T_8.4 ;
    %load/vec4 v0x5555808f6bf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v0x5555808e64b0_0;
    %nor/r;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x5555808f6d70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808f6d70_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x5555808f6d70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555808f6d70_0, 0;
T_8.11 ;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555808b2e10;
T_9 ;
Ewait_1 .event/or E_0x5555808818d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5555808e6210_0;
    %store/vec4 v0x5555808f6a50_0, 0, 3;
    %load/vec4 v0x5555808f6cb0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x5555808e6630_0;
    %nor/r;
    %and;
T_9.4;
    %load/vec4 v0x5555808f6bf0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.5, 8;
    %load/vec4 v0x5555808e64b0_0;
    %nor/r;
    %and;
T_9.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v0x5555808e6210_0;
    %store/vec4 v0x5555808f6a50_0, 0, 3;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x5555808e6210_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5555808f6a50_0, 0, 3;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x5555808e6210_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5555808f6a50_0, 0, 3;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5555808b2e10;
T_10 ;
    %wait E_0x555580881910;
    %load/vec4 v0x5555808f6e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555808e6210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555808e67d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5555808e6570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555808e6210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555808e67d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5555808f6a50_0;
    %assign/vec4 v0x5555808e6210_0, 0;
    %load/vec4 v0x5555808e67d0_0;
    %load/vec4 v0x5555808f6a50_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x5555808f6a50_0;
    %assign/vec4 v0x5555808e67d0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555808b2e10;
T_11 ;
    %end;
    .thread T_11;
    .scope S_0x5555808b1d80;
T_12 ;
    %wait E_0x555580881910;
    %load/vec4 v0x5555808fabf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808fb310_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555808fa020_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555808fa260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808fb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808fab30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555808fb270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808fb940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808faf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555808faec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808fa5a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808fb940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808faf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555808fa5a0_0, 0;
    %load/vec4 v0x5555808fb310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x5555808fa660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v0x5555808fb7a0_0;
    %nor/r;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555808fb310_0, 0;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808fab30_0, 0;
    %load/vec4 v0x5555808fa4e0_0;
    %assign/vec4 v0x5555808fb1d0_0, 0;
T_12.8 ;
    %jmp T_12.6;
T_12.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555808fb310_0, 0;
    %load/vec4 v0x5555808fb870_0;
    %assign/vec4 v0x5555808fb270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808fb940_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555808fa020_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5555808fa260_0, 0;
    %load/vec4 v0x5555808fa4e0_0;
    %assign/vec4 v0x5555808fb1d0_0, 0;
    %load/vec4 v0x5555808fa7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x5555808fb870_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5555808fab30_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x5555808fb870_0;
    %load/vec4 v0x5555808fbbb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x5555808fab30_0, 0;
T_12.11 ;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x5555808fa340_0;
    %load/vec4 v0x5555808fa260_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_12.12, 5;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5555808fa260_0, 0;
    %load/vec4 v0x5555808fb1d0_0;
    %inv;
    %assign/vec4 v0x5555808fb1d0_0, 0;
    %load/vec4 v0x5555808fb1d0_0;
    %load/vec4 v0x5555808fa4e0_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x5555808fa420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0x5555808fa7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x5555808f9f60_0;
    %load/vec4 v0x5555808fb270_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555808fb270_0, 0;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x5555808fb270_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x5555808f9f60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555808fb270_0, 0;
T_12.19 ;
T_12.16 ;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x5555808fa020_0;
    %pad/u 32;
    %load/vec4 v0x5555808fbbb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_12.20, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555808fb310_0, 0;
    %jmp T_12.21;
T_12.20 ;
    %load/vec4 v0x5555808fa020_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5555808fa020_0, 0;
    %load/vec4 v0x5555808fa420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.22, 4;
    %load/vec4 v0x5555808fa7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %load/vec4 v0x5555808fb270_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5555808fab30_0, 0;
    %jmp T_12.25;
T_12.24 ;
    %load/vec4 v0x5555808fb270_0;
    %load/vec4 v0x5555808fbbb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x5555808fab30_0, 0;
T_12.25 ;
T_12.22 ;
T_12.21 ;
T_12.15 ;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x5555808fa260_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555808fa260_0, 0;
T_12.13 ;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x5555808fa7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.26, 8;
    %load/vec4 v0x5555808fb270_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5555808fbbb0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x5555808fbbb0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %assign/vec4 v0x5555808faec0_0, 0;
    %jmp T_12.27;
T_12.26 ;
    %load/vec4 v0x5555808fb270_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x5555808fbbb0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %assign/vec4 v0x5555808faec0_0, 0;
T_12.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808faf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808fa5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555808fab30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555808fb310_0, 0;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5555808b0910;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fc7a0_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5555808fc7a0_0;
    %inv;
    %store/vec4 v0x5555808fc7a0_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x5555808b0910;
T_14 ;
    %fork TD_tb_spi_master_core.reset_dut, S_0x5555808fbeb0;
    %join;
    %pushi/vec4 165, 0, 32;
    %store/vec4 v0x5555808fc320_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5555808fc400_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fc4e0_0, 0, 1;
    %fork TD_tb_spi_master_core.test_transfer, S_0x5555808fc0b0;
    %join;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x5555808fc320_0, 0, 32;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5555808fc400_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fc4e0_0, 0, 1;
    %fork TD_tb_spi_master_core.test_transfer, S_0x5555808fc0b0;
    %join;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5555808fc320_0, 0, 32;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5555808fc400_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555808fc4e0_0, 0, 1;
    %fork TD_tb_spi_master_core.test_transfer, S_0x5555808fc0b0;
    %join;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x5555808fc320_0, 0, 32;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5555808fc400_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555808fc4e0_0, 0, 1;
    %fork TD_tb_spi_master_core.test_transfer, S_0x5555808fc0b0;
    %join;
    %vpi_call/w 3 96 "$display", "Enhanced SPI Core Test Complete" {0 0 0};
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/tb/tb_spi_master_core.sv";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv";
    "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv";
