// Seed: 1410328152
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1._id_2 = 0;
  input wire id_1;
  assign id_4 = id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    input  wire id_0
    , id_5,
    input  tri0 id_1,
    input  tri1 _id_2,
    output wire id_3
);
  wire [1 : id_2] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = 1'd0;
endmodule
