<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a786b9fd8cf2b5fe29d9dc87be29681bd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4c71f08b4e59267173763a96dc97671f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad435d65cf326ba304cd22d2a7d6dc2b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:ad435d65cf326ba304cd22d2a7d6dc2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784e19850871af9baf1ff14f1f2f2df5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a784e19850871af9baf1ff14f1f2f2df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a784e19850871af9baf1ff14f1f2f2df5">More...</a><br /></td></tr>
<tr class="separator:a784e19850871af9baf1ff14f1f2f2df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c15f77af6d16db00d22e8001fbfd0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ab4c15f77af6d16db00d22e8001fbfd0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#ab4c15f77af6d16db00d22e8001fbfd0b">More...</a><br /></td></tr>
<tr class="separator:ab4c15f77af6d16db00d22e8001fbfd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dbfa2a18b39a489af13c21078459383"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a1dbfa2a18b39a489af13c21078459383"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a1dbfa2a18b39a489af13c21078459383">More...</a><br /></td></tr>
<tr class="separator:a1dbfa2a18b39a489af13c21078459383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4b54f0d10210135af84d4dd40dad7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a8f4b54f0d10210135af84d4dd40dad7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a8f4b54f0d10210135af84d4dd40dad7e">More...</a><br /></td></tr>
<tr class="separator:a8f4b54f0d10210135af84d4dd40dad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f40d3cbcdc1aca67645a33f0ef06f33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a8f40d3cbcdc1aca67645a33f0ef06f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a8f40d3cbcdc1aca67645a33f0ef06f33">More...</a><br /></td></tr>
<tr class="separator:a8f40d3cbcdc1aca67645a33f0ef06f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e8aadf493e2c05b96df92c60094da1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a87e8aadf493e2c05b96df92c60094da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a87e8aadf493e2c05b96df92c60094da1">More...</a><br /></td></tr>
<tr class="separator:a87e8aadf493e2c05b96df92c60094da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add116707d8aaa70ae626d27635c08ce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:add116707d8aaa70ae626d27635c08ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#add116707d8aaa70ae626d27635c08ce4">More...</a><br /></td></tr>
<tr class="separator:add116707d8aaa70ae626d27635c08ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac3b59db2152ecfd05280dee1ea1b5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a8ac3b59db2152ecfd05280dee1ea1b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a8ac3b59db2152ecfd05280dee1ea1b5b">More...</a><br /></td></tr>
<tr class="separator:a8ac3b59db2152ecfd05280dee1ea1b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35107ae7b0634f2cbbed085e8610031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:ac35107ae7b0634f2cbbed085e8610031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#ac35107ae7b0634f2cbbed085e8610031">More...</a><br /></td></tr>
<tr class="separator:ac35107ae7b0634f2cbbed085e8610031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45e54d5e064f6087e853c02466c37f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:ab45e54d5e064f6087e853c02466c37f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#ab45e54d5e064f6087e853c02466c37f4">More...</a><br /></td></tr>
<tr class="separator:ab45e54d5e064f6087e853c02466c37f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1566607d89d5f05b5c04b54926ea05a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:af1566607d89d5f05b5c04b54926ea05a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#af1566607d89d5f05b5c04b54926ea05a">More...</a><br /></td></tr>
<tr class="separator:af1566607d89d5f05b5c04b54926ea05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17cd6b88fdb0ae8fe8daee3c6533b777"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a17cd6b88fdb0ae8fe8daee3c6533b777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a17cd6b88fdb0ae8fe8daee3c6533b777">More...</a><br /></td></tr>
<tr class="separator:a17cd6b88fdb0ae8fe8daee3c6533b777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be30f9e340300dd7c68810202f4f465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a5be30f9e340300dd7c68810202f4f465"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a5be30f9e340300dd7c68810202f4f465">More...</a><br /></td></tr>
<tr class="separator:a5be30f9e340300dd7c68810202f4f465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28aaa53138f46b981006033d9bdd1964"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a28aaa53138f46b981006033d9bdd1964"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a28aaa53138f46b981006033d9bdd1964">More...</a><br /></td></tr>
<tr class="separator:a28aaa53138f46b981006033d9bdd1964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51eae04fb265e3b536b03ab35205591f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a51eae04fb265e3b536b03ab35205591f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a51eae04fb265e3b536b03ab35205591f">More...</a><br /></td></tr>
<tr class="separator:a51eae04fb265e3b536b03ab35205591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0ee461c123baa82321ba303de499f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:ade0ee461c123baa82321ba303de499f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#ade0ee461c123baa82321ba303de499f7">More...</a><br /></td></tr>
<tr class="separator:ade0ee461c123baa82321ba303de499f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90021df15def4b464884e9576dd9e939"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a90021df15def4b464884e9576dd9e939"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a90021df15def4b464884e9576dd9e939">More...</a><br /></td></tr>
<tr class="separator:a90021df15def4b464884e9576dd9e939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ae763d5cc5b542371189b7a8b5b121"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:aa3ae763d5cc5b542371189b7a8b5b121"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#aa3ae763d5cc5b542371189b7a8b5b121">More...</a><br /></td></tr>
<tr class="separator:aa3ae763d5cc5b542371189b7a8b5b121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8327ea60b1a036b48b011b638ec34670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a8327ea60b1a036b48b011b638ec34670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#a8327ea60b1a036b48b011b638ec34670">More...</a><br /></td></tr>
<tr class="separator:a8327ea60b1a036b48b011b638ec34670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd0e53180b9390887dde9ecbce88b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:acbd0e53180b9390887dde9ecbce88b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#acbd0e53180b9390887dde9ecbce88b77">More...</a><br /></td></tr>
<tr class="separator:acbd0e53180b9390887dde9ecbce88b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f6be083eb488d9a782150e7ba28e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ad9f6be083eb488d9a782150e7ba28e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d4/dd1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d492_1_1_0d504.html#ad9f6be083eb488d9a782150e7ba28e01">More...</a><br /></td></tr>
<tr class="separator:ad9f6be083eb488d9a782150e7ba28e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c71f08b4e59267173763a96dc97671f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4c71f08b4e59267173763a96dc97671f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd9ec6a6aa87bd6dd13d534583a696c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aafd9ec6a6aa87bd6dd13d534583a696c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786b9fd8cf2b5fe29d9dc87be29681bd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a786b9fd8cf2b5fe29d9dc87be29681bd">EAX</a></td></tr>
<tr class="separator:a786b9fd8cf2b5fe29d9dc87be29681bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa967277903e24c3e382437778c017446"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a22c68aaff16fc0d8a3172b6c10b20472"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa63f2a10d2c3150efae94104dece3efd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:aa63f2a10d2c3150efae94104dece3efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d9/d9f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d499_1_1_0d536.html#aa63f2a10d2c3150efae94104dece3efd">More...</a><br /></td></tr>
<tr class="separator:aa63f2a10d2c3150efae94104dece3efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6eae84baa35d93dd13f5cc5ab81aa7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:af6eae84baa35d93dd13f5cc5ab81aa7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d9f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d499_1_1_0d536.html#af6eae84baa35d93dd13f5cc5ab81aa7c">More...</a><br /></td></tr>
<tr class="separator:af6eae84baa35d93dd13f5cc5ab81aa7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c68aaff16fc0d8a3172b6c10b20472"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a22c68aaff16fc0d8a3172b6c10b20472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250340db057f0584bbd69201adea8d8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a250340db057f0584bbd69201adea8d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa967277903e24c3e382437778c017446"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa967277903e24c3e382437778c017446">EBX</a></td></tr>
<tr class="separator:aa967277903e24c3e382437778c017446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a6935e1bb9d06b4f9db1a20699ab47"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1a74a1bd5e09831afa1a09ce2dd5d518"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5b45afe88042634c2655c452ba53506f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a5b45afe88042634c2655c452ba53506f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d9a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d500_1_1_0d542.html#a5b45afe88042634c2655c452ba53506f">More...</a><br /></td></tr>
<tr class="separator:a5b45afe88042634c2655c452ba53506f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a74a1bd5e09831afa1a09ce2dd5d518"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1a74a1bd5e09831afa1a09ce2dd5d518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512449b943385c2af2ad621992e94103"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a512449b943385c2af2ad621992e94103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a6935e1bb9d06b4f9db1a20699ab47"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a36a6935e1bb9d06b4f9db1a20699ab47">ECX</a></td></tr>
<tr class="separator:a36a6935e1bb9d06b4f9db1a20699ab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45f2ef835e0caca1829f6f9e92118bd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae0f2debd8b6a2d84fcf27d038b5759ea"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af44b91c2ac9114e36dcc688c51629862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:af44b91c2ac9114e36dcc688c51629862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d501_1_1_0d545.html#af44b91c2ac9114e36dcc688c51629862">More...</a><br /></td></tr>
<tr class="separator:af44b91c2ac9114e36dcc688c51629862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14daf497a596a7ca2ce06c54f34fde1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:ad14daf497a596a7ca2ce06c54f34fde1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d2/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d501_1_1_0d545.html#ad14daf497a596a7ca2ce06c54f34fde1">More...</a><br /></td></tr>
<tr class="separator:ad14daf497a596a7ca2ce06c54f34fde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe75e2fcf2ef27ea2e504ddeb48b29fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:afe75e2fcf2ef27ea2e504ddeb48b29fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d2/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d501_1_1_0d545.html#afe75e2fcf2ef27ea2e504ddeb48b29fc">More...</a><br /></td></tr>
<tr class="separator:afe75e2fcf2ef27ea2e504ddeb48b29fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9df202439e94139e4c15e6d0d5e111"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a5d9df202439e94139e4c15e6d0d5e111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d501_1_1_0d545.html#a5d9df202439e94139e4c15e6d0d5e111">More...</a><br /></td></tr>
<tr class="separator:a5d9df202439e94139e4c15e6d0d5e111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e635f84618ced2af8dadebfc08a9ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a70e635f84618ced2af8dadebfc08a9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d2/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d501_1_1_0d545.html#a70e635f84618ced2af8dadebfc08a9ca">More...</a><br /></td></tr>
<tr class="separator:a70e635f84618ced2af8dadebfc08a9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1ce5bb32330e21cf86bff357eafbbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a1d1ce5bb32330e21cf86bff357eafbbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d501_1_1_0d545.html#a1d1ce5bb32330e21cf86bff357eafbbe">More...</a><br /></td></tr>
<tr class="separator:a1d1ce5bb32330e21cf86bff357eafbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f2debd8b6a2d84fcf27d038b5759ea"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae0f2debd8b6a2d84fcf27d038b5759ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3f856acffa7270fe1c336cb51393eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a7c3f856acffa7270fe1c336cb51393eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45f2ef835e0caca1829f6f9e92118bd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae45f2ef835e0caca1829f6f9e92118bd">EDX</a></td></tr>
<tr class="separator:ae45f2ef835e0caca1829f6f9e92118bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a786b9fd8cf2b5fe29d9dc87be29681bd">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa967277903e24c3e382437778c017446">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a36a6935e1bb9d06b4f9db1a20699ab47">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae45f2ef835e0caca1829f6f9e92118bd">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a36a6935e1bb9d06b4f9db1a20699ab47"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a36a6935e1bb9d06b4f9db1a20699ab47">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@500 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a786b9fd8cf2b5fe29d9dc87be29681bd"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a786b9fd8cf2b5fe29d9dc87be29681bd">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@492 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aa967277903e24c3e382437778c017446"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa967277903e24c3e382437778c017446">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@499 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae45f2ef835e0caca1829f6f9e92118bd"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae45f2ef835e0caca1829f6f9e92118bd">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@501 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a786b9fd8cf2b5fe29d9dc87be29681bd">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa967277903e24c3e382437778c017446">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a36a6935e1bb9d06b4f9db1a20699ab47">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae45f2ef835e0caca1829f6f9e92118bd">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a786b9fd8cf2b5fe29d9dc87be29681bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786b9fd8cf2b5fe29d9dc87be29681bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aa967277903e24c3e382437778c017446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa967277903e24c3e382437778c017446">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a36a6935e1bb9d06b4f9db1a20699ab47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a6935e1bb9d06b4f9db1a20699ab47">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ae45f2ef835e0caca1829f6f9e92118bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45f2ef835e0caca1829f6f9e92118bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
