Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jun 22 15:35:14 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                 Logical Path                                                                 | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
| Path #1   | 10.000      | 9.525      | 3.119(33%)  | 6.406(67%) | -0.045     | 0.314 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][31]/D |
| Path #2   | 10.000      | 9.535      | 3.119(33%)  | 6.416(67%) | -0.045     | 0.323 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][31]/D  |
| Path #3   | 10.000      | 9.523      | 3.119(33%)  | 6.404(67%) | -0.045     | 0.352 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][31]/D |
| Path #4   | 10.000      | 9.509      | 3.119(33%)  | 6.390(67%) | -0.043     | 0.370 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][31]/D  |
| Path #5   | 10.000      | 9.434      | 3.119(34%)  | 6.315(66%) | -0.046     | 0.427 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][31]/D  |
| Path #6   | 10.000      | 9.426      | 3.119(34%)  | 6.307(66%) | -0.042     | 0.439 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][31]/D |
| Path #7   | 10.000      | 9.388      | 3.119(34%)  | 6.269(66%) | -0.045     | 0.451 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][31]/D  |
| Path #8   | 10.000      | 9.408      | 3.119(34%)  | 6.289(66%) | -0.048     | 0.464 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][31]/D  |
| Path #9   | 10.000      | 9.357      | 2.658(29%)  | 6.699(71%) | -0.034     | 0.471 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][13]/D |
| Path #10  | 10.000      | 9.385      | 3.119(34%)  | 6.266(66%) | -0.045     | 0.474 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][31]/D |
| Path #11  | 10.000      | 9.366      | 3.119(34%)  | 6.247(66%) | -0.048     | 0.484 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][31]/D |
| Path #12  | 10.000      | 9.356      | 2.737(30%)  | 6.619(70%) | -0.031     | 0.519 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][9]/D  |
| Path #13  | 10.000      | 9.337      | 2.737(30%)  | 6.600(70%) | -0.015     | 0.532 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][9]/D  |
| Path #14  | 10.000      | 9.421      | 3.343(36%)  | 6.078(64%) | -0.048     | 0.572 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(161)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_zero_flag_reg/D        |
| Path #15  | 10.000      | 9.275      | 3.119(34%)  | 6.156(66%) | -0.046     | 0.577 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][31]/D  |
| Path #16  | 10.000      | 9.265      | 2.737(30%)  | 6.528(70%) | -0.031     | 0.588 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][9]/D   |
| Path #17  | 10.000      | 9.251      | 2.737(30%)  | 6.514(70%) | -0.032     | 0.601 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][9]/D   |
| Path #18  | 10.000      | 9.242      | 2.737(30%)  | 6.505(70%) | -0.032     | 0.610 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][9]/D  |
| Path #19  | 10.000      | 9.248      | 3.119(34%)  | 6.129(66%) | -0.045     | 0.611 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][31]/D  |
| Path #20  | 10.000      | 9.232      | 3.119(34%)  | 6.113(66%) | -0.048     | 0.617 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][31]/D  |
| Path #21  | 10.000      | 9.238      | 3.119(34%)  | 6.119(66%) | -0.046     | 0.622 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][31]/D  |
| Path #22  | 10.000      | 9.237      | 3.119(34%)  | 6.118(66%) | -0.045     | 0.625 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT4-(15)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][31]/D  |
| Path #23  | 10.000      | 9.203      | 2.737(30%)  | 6.466(70%) | -0.031     | 0.650 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][9]/D   |
| Path #24  | 10.000      | 9.217      | 2.737(30%)  | 6.480(70%) | -0.031     | 0.659 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][9]/D   |
| Path #25  | 10.000      | 9.229      | 2.737(30%)  | 6.492(70%) | -0.014     | 0.674 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][9]/D   |
| Path #26  | 10.000      | 9.192      | 2.737(30%)  | 6.455(70%) | -0.031     | 0.680 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][9]/D   |
| Path #27  | 10.000      | 9.173      | 2.737(30%)  | 6.436(70%) | -0.016     | 0.695 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][9]/D   |
| Path #28  | 10.000      | 9.161      | 2.737(30%)  | 6.424(70%) | -0.015     | 0.708 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][9]/D  |
| Path #29  | 10.000      | 9.207      | 2.439(27%)  | 6.768(73%) | -0.016     | 0.711 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT5-(2)-FDRE/D                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][9]/D  |
| Path #30  | 10.000      | 9.199      | 2.439(27%)  | 6.760(73%) | -0.016     | 0.722 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT5-(2)-FDRE/D                                              | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][9]/D  |
| Path #31  | 10.000      | 9.131      | 2.657(30%)  | 6.474(70%) | -0.045     | 0.722 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][21]/D  |
| Path #32  | 10.000      | 9.130      | 2.658(30%)  | 6.472(70%) | -0.035     | 0.733 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][13]/D |
| Path #33  | 10.000      | 9.164      | 2.737(30%)  | 6.427(70%) | -0.015     | 0.757 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][9]/D   |
| Path #34  | 10.000      | 9.106      | 2.658(30%)  | 6.448(70%) | -0.034     | 0.758 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][13]/D |
| Path #35  | 10.000      | 9.083      | 2.657(30%)  | 6.426(70%) | -0.043     | 0.758 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][21]/D  |
| Path #36  | 10.000      | 9.095      | 2.648(30%)  | 6.447(70%) | -0.033     | 0.770 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][10]/D  |
| Path #37  | 10.000      | 9.093      | 3.126(35%)  | 5.967(65%) | -0.044     | 0.783 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][29]/D |
| Path #38  | 10.000      | 9.089      | 2.658(30%)  | 6.431(70%) | -0.035     | 0.783 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][13]/D  |
| Path #39  | 10.000      | 9.086      | 2.658(30%)  | 6.428(70%) | -0.034     | 0.783 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][13]/D |
| Path #40  | 10.000      | 9.102      | 2.737(31%)  | 6.365(69%) | -0.016     | 0.786 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][9]/D   |
| Path #41  | 10.000      | 9.069      | 2.658(30%)  | 6.411(70%) | -0.035     | 0.799 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][13]/D |
| Path #42  | 10.000      | 9.054      | 2.657(30%)  | 6.397(70%) | -0.043     | 0.800 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][21]/D  |
| Path #43  | 10.000      | 9.095      | 2.648(30%)  | 6.447(70%) | -0.033     | 0.806 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][10]/D |
| Path #44  | 10.000      | 9.046      | 2.657(30%)  | 6.389(70%) | -0.042     | 0.815 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][21]/D  |
| Path #45  | 10.000      | 9.037      | 2.648(30%)  | 6.389(70%) | -0.031     | 0.826 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][10]/D  |
| Path #46  | 10.000      | 9.026      | 2.657(30%)  | 6.369(70%) | -0.044     | 0.828 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][21]/D  |
| Path #47  | 10.000      | 9.069      | 2.658(30%)  | 6.411(70%) | -0.035     | 0.829 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][13]/D  |
| Path #48  | 10.000      | 9.033      | 2.657(30%)  | 6.376(70%) | -0.039     | 0.832 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][21]/D  |
| Path #49  | 10.000      | 9.023      | 3.126(35%)  | 5.897(65%) | -0.042     | 0.833 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][29]/D  |
| Path #50  | 10.000      | 9.008      | 3.126(35%)  | 5.882(65%) | -0.042     | 0.868 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][29]/D |
| Path #51  | 10.000      | 8.989      | 3.126(35%)  | 5.863(65%) | -0.041     | 0.868 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][29]/D  |
| Path #52  | 10.000      | 9.053      | 2.737(31%)  | 6.316(69%) | -0.014     | 0.870 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][9]/D   |
| Path #53  | 10.000      | 8.995      | 2.648(30%)  | 6.347(70%) | -0.032     | 0.870 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][10]/D |
| Path #54  | 10.000      | 8.991      | 2.158(25%)  | 6.833(75%) | -0.031     | 0.876 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][11]/D  |
| Path #55  | 10.000      | 8.965      | 3.126(35%)  | 5.839(65%) | -0.046     | 0.893 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][29]/D  |
| Path #56  | 10.000      | 8.970      | 2.658(30%)  | 6.312(70%) | -0.034     | 0.894 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][13]/D  |
| Path #57  | 10.000      | 8.948      | 3.126(35%)  | 5.822(65%) | -0.041     | 0.895 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][29]/D |
| Path #58  | 10.000      | 8.967      | 3.126(35%)  | 5.841(65%) | -0.043     | 0.897 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][29]/D  |
| Path #59  | 10.000      | 8.943      | 3.126(35%)  | 5.817(65%) | -0.042     | 0.899 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][29]/D  |
| Path #60  | 10.000      | 8.962      | 2.658(30%)  | 6.304(70%) | -0.035     | 0.901 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][13]/D  |
| Path #61  | 10.000      | 9.001      | 2.158(24%)  | 6.843(76%) | -0.031     | 0.902 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][11]/D |
| Path #62  | 10.000      | 8.948      | 2.657(30%)  | 6.291(70%) | -0.045     | 0.905 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][21]/D |
| Path #63  | 10.000      | 8.941      | 2.657(30%)  | 6.284(70%) | -0.046     | 0.911 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][21]/D |
| Path #64  | 10.000      | 8.949      | 2.658(30%)  | 6.291(70%) | -0.036     | 0.913 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][13]/D |
| Path #65  | 10.000      | 8.951      | 2.648(30%)  | 6.303(70%) | -0.033     | 0.914 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][10]/D  |
| Path #66  | 10.000      | 8.924      | 3.126(36%)  | 5.798(64%) | -0.045     | 0.915 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][29]/D  |
| Path #67  | 10.000      | 8.948      | 2.648(30%)  | 6.300(70%) | -0.032     | 0.918 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][10]/D  |
| Path #68  | 10.000      | 8.981      | 2.658(30%)  | 6.323(70%) | -0.034     | 0.919 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][13]/D  |
| Path #69  | 10.000      | 8.930      | 2.657(30%)  | 6.273(70%) | -0.046     | 0.922 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][21]/D |
| Path #70  | 10.000      | 8.938      | 2.658(30%)  | 6.280(70%) | -0.035     | 0.924 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][13]/D  |
| Path #71  | 10.000      | 8.937      | 2.658(30%)  | 6.279(70%) | -0.035     | 0.925 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][13]/D  |
| Path #72  | 10.000      | 8.962      | 2.657(30%)  | 6.305(70%) | -0.046     | 0.926 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][21]/D  |
| Path #73  | 10.000      | 8.933      | 3.126(35%)  | 5.807(65%) | -0.044     | 0.927 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][29]/D |
| Path #74  | 10.000      | 8.974      | 2.648(30%)  | 6.326(70%) | -0.032     | 0.927 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][10]/D  |
| Path #75  | 10.000      | 8.959      | 2.490(28%)  | 6.469(72%) | -0.044     | 0.931 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][27]/D  |
| Path #76  | 10.000      | 8.924      | 3.126(36%)  | 5.798(64%) | -0.043     | 0.936 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][29]/D  |
| Path #77  | 10.000      | 8.920      | 2.658(30%)  | 6.262(70%) | -0.036     | 0.942 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][13]/D  |
| Path #78  | 10.000      | 8.898      | 2.657(30%)  | 6.241(70%) | -0.046     | 0.954 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][21]/D |
| Path #79  | 10.000      | 8.873      | 2.770(32%)  | 6.103(68%) | -0.042     | 0.954 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][24]/D |
| Path #80  | 10.000      | 8.883      | 2.885(33%)  | 5.998(67%) | -0.046     | 0.955 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][25]/D  |
| Path #81  | 10.000      | 8.947      | 2.648(30%)  | 6.299(70%) | -0.032     | 0.957 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT4-(2)-LUT6-(1)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][10]/D  |
| Path #82  | 10.000      | 8.937      | 2.658(30%)  | 6.279(70%) | -0.035     | 0.961 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][13]/D  |
| Path #83  | 10.000      | 8.888      | 2.657(30%)  | 6.231(70%) | -0.046     | 0.964 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][21]/D  |
| Path #84  | 10.000      | 8.881      | 2.158(25%)  | 6.723(75%) | -0.032     | 0.970 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT4-(2)-FDRE/D                                                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][11]/D |
| Path #85  | 10.000      | 8.877      | 2.885(33%)  | 5.992(67%) | -0.046     | 0.974 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][25]/D  |
| Path #86  | 10.000      | 8.886      | 2.158(25%)  | 6.728(75%) | -0.032     | 0.980 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][11]/D  |
| Path #87  | 10.000      | 8.883      | 2.158(25%)  | 6.725(75%) | -0.031     | 0.983 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][11]/D  |
| Path #88  | 10.000      | 8.844      | 2.457(28%)  | 6.387(72%) | -0.034     | 0.983 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(16)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][14]/D |
| Path #89  | 10.000      | 8.858      | 2.789(32%)  | 6.069(68%) | -0.042     | 0.983 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][30]/D  |
| Path #90  | 10.000      | 8.880      | 2.158(25%)  | 6.722(75%) | -0.032     | 0.986 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][11]/D |
| Path #91  | 10.000      | 8.870      | 2.885(33%)  | 5.985(67%) | -0.041     | 0.987 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][25]/D |
| Path #92  | 10.000      | 8.849      | 2.885(33%)  | 5.964(67%) | -0.044     | 0.991 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][25]/D |
| Path #93  | 10.000      | 8.901      | 2.657(30%)  | 6.244(70%) | -0.044     | 0.991 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][21]/D  |
| Path #94  | 10.000      | 8.858      | 2.490(29%)  | 6.368(71%) | -0.043     | 0.996 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][27]/D  |
| Path #95  | 10.000      | 8.855      | 2.490(29%)  | 6.365(71%) | -0.044     | 0.998 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][27]/D |
| Path #96  | 10.000      | 8.863      | 2.490(29%)  | 6.373(71%) | -0.044     | 0.999 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][27]/D |
| Path #97  | 10.000      | 8.849      | 2.885(33%)  | 5.964(67%) | -0.045     | 1.003 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(161)-LUT6-(2)-LUT6-(31)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][25]/D  |
| Path #98  | 10.000      | 6.116      | 1.076(18%)  | 5.040(82%) | -2.461     | 1.008 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(19)-LUT2-(25)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 25          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][6]/CE  |
| Path #99  | 10.000      | 8.844      | 2.490(29%)  | 6.354(71%) | -0.043     | 1.010 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][27]/D |
| Path #100 | 10.000      | 8.838      | 2.490(29%)  | 6.348(71%) | -0.043     | 1.016 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(161)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][27]/D |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+----+----+-----+-----+----+----+----+----+-----+-----+----+----+----+----+
|  End Point Clock  | Requirement | 0 |  1 |  3 |  4  |  5  |  6 |  7 |  8 |  9 |  10 |  11 | 12 | 13 | 14 | 15 |
+-------------------+-------------+---+----+----+-----+-----+----+----+----+----+-----+-----+----+----+----+----+
| (none)            | 5.000ns     | 1 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 11 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 |  0 | 41 | 240 | 158 | 42 | 42 | 66 | 46 | 126 | 112 | 16 | 48 | 19 | 32 |
+-------------------+-------------+---+----+----+-----+-----+----+----+----+----+-----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


