--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GAUNTLET_TOP.twx GAUNTLET_TOP.ncd -o GAUNTLET_TOP.twr
GAUNTLET_TOP.pcf

Design file:              GAUNTLET_TOP.ncd
Physical constraint file: GAUNTLET_TOP.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_IN = PERIOD TIMEGRP "CLK_IN" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_IN = PERIOD TIMEGRP "CLK_IN" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.644ns (period - min period limit)
  Period: 7.143ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_clks/gen_pll.PLL_BASE_inst/PLL_ADV/CLKOUT3
  Logical resource: u_clks/gen_pll.PLL_BASE_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: clk_dvi_p
--------------------------------------------------------------------------------
Slack: 4.644ns (period - min period limit)
  Period: 7.143ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_clks/gen_pll.PLL_BASE_inst/PLL_ADV/CLKOUT4
  Logical resource: u_clks/gen_pll.PLL_BASE_inst/PLL_ADV/CLKOUT4
  Location pin: PLL_ADV_X0Y1.CLKOUT4
  Clock network: clk_dvi_n
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_clks/gen_pll.PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: u_clks/gen_pll.PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: u_clks/gen_pll.PLL_BASE_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_dvi_p = PERIOD TIMEGRP "clk_dvi_p" TS_CLK_IN / 2.8 
PHASE 3.57142857 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 372 paths analyzed, 102 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.808ns.
--------------------------------------------------------------------------------

Paths for end point u_dvid/shift_red_2 (SLICE_X11Y25.C1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_8 (FF)
  Destination:          u_dvid/shift_red_2 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.685ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.233 - 0.248)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_8 to u_dvid/shift_red_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.391   u_dvid/shift_clk<9>
                                                       u_dvid/shift_clk_8
    SLICE_X18Y22.A2      net (fanout=2)        1.035   u_dvid/shift_clk<8>
    SLICE_X18Y22.A       Tilo                  0.203   u_dvid/shift_clk<3>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>_SW0
    SLICE_X18Y23.A6      net (fanout=1)        0.279   N504
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X11Y25.C1      net (fanout=15)       1.252   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X11Y25.CLK     Tas                   0.322   u_dvid/shift_red<5>
                                                       u_dvid/Mmux_GND_538_o_latched_red[9]_mux_5_OUT31
                                                       u_dvid/shift_red_2
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (1.119ns logic, 2.566ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_4 (FF)
  Destination:          u_dvid/shift_red_2 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.203ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.233 - 0.246)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_4 to u_dvid/shift_red_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.AQ      Tcko                  0.391   u_dvid/shift_clk<7>
                                                       u_dvid/shift_clk_4
    SLICE_X18Y23.A2      net (fanout=2)        1.035   u_dvid/shift_clk<4>
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X11Y25.C1      net (fanout=15)       1.252   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X11Y25.CLK     Tas                   0.322   u_dvid/shift_red<5>
                                                       u_dvid/Mmux_GND_538_o_latched_red[9]_mux_5_OUT31
                                                       u_dvid/shift_red_2
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (0.916ns logic, 2.287ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_1 (FF)
  Destination:          u_dvid/shift_red_2 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.233 - 0.248)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_1 to u_dvid/shift_red_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.447   u_dvid/shift_clk<3>
                                                       u_dvid/shift_clk_1
    SLICE_X18Y22.A3      net (fanout=3)        0.480   u_dvid/shift_clk<1>
    SLICE_X18Y22.A       Tilo                  0.203   u_dvid/shift_clk<3>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>_SW0
    SLICE_X18Y23.A6      net (fanout=1)        0.279   N504
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X11Y25.C1      net (fanout=15)       1.252   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X11Y25.CLK     Tas                   0.322   u_dvid/shift_red<5>
                                                       u_dvid/Mmux_GND_538_o_latched_red[9]_mux_5_OUT31
                                                       u_dvid/shift_red_2
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (1.175ns logic, 2.011ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point u_dvid/shift_grn_0 (SLICE_X10Y24.A2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_8 (FF)
  Destination:          u_dvid/shift_grn_0 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_8 to u_dvid/shift_grn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.391   u_dvid/shift_clk<9>
                                                       u_dvid/shift_clk_8
    SLICE_X18Y22.A2      net (fanout=2)        1.035   u_dvid/shift_clk<8>
    SLICE_X18Y22.A       Tilo                  0.203   u_dvid/shift_clk<3>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>_SW0
    SLICE_X18Y23.A6      net (fanout=1)        0.279   N504
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X10Y24.A2      net (fanout=15)       1.211   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X10Y24.CLK     Tas                   0.289   u_dvid/shift_grn<5>
                                                       u_dvid/Mmux_GND_538_o_latched_grn[9]_mux_6_OUT11
                                                       u_dvid/shift_grn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.086ns logic, 2.525ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_4 (FF)
  Destination:          u_dvid/shift_grn_0 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.231 - 0.246)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_4 to u_dvid/shift_grn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.AQ      Tcko                  0.391   u_dvid/shift_clk<7>
                                                       u_dvid/shift_clk_4
    SLICE_X18Y23.A2      net (fanout=2)        1.035   u_dvid/shift_clk<4>
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X10Y24.A2      net (fanout=15)       1.211   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X10Y24.CLK     Tas                   0.289   u_dvid/shift_grn<5>
                                                       u_dvid/Mmux_GND_538_o_latched_grn[9]_mux_6_OUT11
                                                       u_dvid/shift_grn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.883ns logic, 2.246ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_1 (FF)
  Destination:          u_dvid/shift_grn_0 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_1 to u_dvid/shift_grn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.447   u_dvid/shift_clk<3>
                                                       u_dvid/shift_clk_1
    SLICE_X18Y22.A3      net (fanout=3)        0.480   u_dvid/shift_clk<1>
    SLICE_X18Y22.A       Tilo                  0.203   u_dvid/shift_clk<3>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>_SW0
    SLICE_X18Y23.A6      net (fanout=1)        0.279   N504
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X10Y24.A2      net (fanout=15)       1.211   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X10Y24.CLK     Tas                   0.289   u_dvid/shift_grn<5>
                                                       u_dvid/Mmux_GND_538_o_latched_grn[9]_mux_6_OUT11
                                                       u_dvid/shift_grn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.142ns logic, 1.970ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point u_dvid/shift_red_9 (SLICE_X11Y25.C1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_8 (FF)
  Destination:          u_dvid/shift_red_9 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.233 - 0.248)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_8 to u_dvid/shift_red_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.391   u_dvid/shift_clk<9>
                                                       u_dvid/shift_clk_8
    SLICE_X18Y22.A2      net (fanout=2)        1.035   u_dvid/shift_clk<8>
    SLICE_X18Y22.A       Tilo                  0.203   u_dvid/shift_clk<3>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>_SW0
    SLICE_X18Y23.A6      net (fanout=1)        0.279   N504
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X11Y25.C1      net (fanout=15)       1.252   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X11Y25.CLK     Tas                   0.227   u_dvid/shift_red<5>
                                                       u_dvid/Mmux_GND_538_o_latched_red[9]_mux_5_OUT101
                                                       u_dvid/shift_red_9
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.024ns logic, 2.566ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_4 (FF)
  Destination:          u_dvid/shift_red_9 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.108ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.233 - 0.246)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_4 to u_dvid/shift_red_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.AQ      Tcko                  0.391   u_dvid/shift_clk<7>
                                                       u_dvid/shift_clk_4
    SLICE_X18Y23.A2      net (fanout=2)        1.035   u_dvid/shift_clk<4>
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X11Y25.C1      net (fanout=15)       1.252   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X11Y25.CLK     Tas                   0.227   u_dvid/shift_red<5>
                                                       u_dvid/Mmux_GND_538_o_latched_red[9]_mux_5_OUT101
                                                       u_dvid/shift_red_9
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (0.821ns logic, 2.287ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dvid/shift_clk_1 (FF)
  Destination:          u_dvid/shift_red_9 (FF)
  Requirement:          7.142ns
  Data Path Delay:      3.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.233 - 0.248)
  Source Clock:         gclk_dvi_p rising at 3.571ns
  Destination Clock:    gclk_dvi_p rising at 10.713ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dvid/shift_clk_1 to u_dvid/shift_red_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.447   u_dvid/shift_clk<3>
                                                       u_dvid/shift_clk_1
    SLICE_X18Y22.A3      net (fanout=3)        0.480   u_dvid/shift_clk<1>
    SLICE_X18Y22.A       Tilo                  0.203   u_dvid/shift_clk<3>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>_SW0
    SLICE_X18Y23.A6      net (fanout=1)        0.279   N504
    SLICE_X18Y23.A       Tilo                  0.203   u_dvid/shift_blu<4>
                                                       u_dvid/GND_538_o_shift_clk[9]_equal_5_o<9>
    SLICE_X11Y25.C1      net (fanout=15)       1.252   u_dvid/GND_538_o_shift_clk[9]_equal_5_o
    SLICE_X11Y25.CLK     Tas                   0.227   u_dvid/shift_red<5>
                                                       u_dvid/Mmux_GND_538_o_latched_red[9]_mux_5_OUT101
                                                       u_dvid/shift_red_9
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (1.080ns logic, 2.011ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_dvi_p = PERIOD TIMEGRP "clk_dvi_p" TS_CLK_IN / 2.8 PHASE 3.57142857 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_dvid/shift_blu_6 (SLICE_X13Y26.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dvid/latched_blu_6 (FF)
  Destination:          u_dvid/shift_blu_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.920 - 0.880)
  Source Clock:         gclk_28M rising at 17.857ns
  Destination Clock:    gclk_dvi_p rising at 17.857ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dvid/latched_blu_6 to u_dvid/shift_blu_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.BQ      Tcko                  0.200   u_dvid/latched_blu<8>
                                                       u_dvid/latched_blu_6
    SLICE_X13Y26.A5      net (fanout=1)        0.072   u_dvid/latched_blu<6>
    SLICE_X13Y26.CLK     Tah         (-Th)    -0.215   u_dvid/shift_blu<8>
                                                       u_dvid/Mmux_GND_538_o_latched_blu[9]_mux_7_OUT71
                                                       u_dvid/shift_blu_6
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.415ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point u_dvid/shift_blu_9 (SLICE_X13Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dvid/latched_blu_9 (FF)
  Destination:          u_dvid/shift_blu_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.920 - 0.883)
  Source Clock:         gclk_28M rising at 17.857ns
  Destination Clock:    gclk_dvi_p rising at 17.857ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dvid/latched_blu_9 to u_dvid/shift_blu_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.200   u_dvid/latched_blu<9>
                                                       u_dvid/latched_blu_9
    SLICE_X13Y26.B5      net (fanout=1)        0.163   u_dvid/latched_blu<9>
    SLICE_X13Y26.CLK     Tah         (-Th)    -0.155   u_dvid/shift_blu<8>
                                                       u_dvid/Mmux_GND_538_o_latched_blu[9]_mux_7_OUT101
                                                       u_dvid/shift_blu_9
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.355ns logic, 0.163ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point u_dvid/shift_grn_8 (SLICE_X11Y24.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dvid/latched_grn_8 (FF)
  Destination:          u_dvid/shift_grn_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.916 - 0.877)
  Source Clock:         gclk_28M rising at 17.857ns
  Destination Clock:    gclk_dvi_p rising at 17.857ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dvid/latched_grn_8 to u_dvid/shift_grn_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.200   u_dvid/latched_grn<9>
                                                       u_dvid/latched_grn_8
    SLICE_X11Y24.C5      net (fanout=1)        0.185   u_dvid/latched_grn<8>
    SLICE_X11Y24.CLK     Tah         (-Th)    -0.155   u_dvid/shift_grn<7>
                                                       u_dvid/Mmux_GND_538_o_latched_grn[9]_mux_6_OUT91
                                                       u_dvid/shift_grn_8
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.355ns logic, 0.185ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_dvi_p = PERIOD TIMEGRP "clk_dvi_p" TS_CLK_IN / 2.8 PHASE 3.57142857 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.412ns (period - min period limit)
  Period: 7.142ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk3_bufg/I0
  Logical resource: clk3_bufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_dvi_p
--------------------------------------------------------------------------------
Slack: 5.503ns (period - min period limit)
  Period: 7.142ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: u_dvid/blu_s/CLK0
  Logical resource: u_dvid/ODDR2_blu/CK0
  Location pin: OLOGIC_X10Y3.CLK0
  Clock network: gclk_dvi_p
--------------------------------------------------------------------------------
Slack: 5.503ns (period - min period limit)
  Period: 7.142ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: u_dvid/grn_s/CLK0
  Logical resource: u_dvid/ODDR2_grn/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: gclk_dvi_p
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_14M = PERIOD TIMEGRP "clk_14M" TS_CLK_IN / 0.28 PHASE 
35.7142857 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15435 paths analyzed, 308 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.812ns.
--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_main/sl_68KBUF (SLICE_X32Y84.B2), 803 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/sl_68KBUF (FF)
  Requirement:          35.714ns
  Data Path Delay:      13.438ns (Levels of Logic = 9)
  Clock Path Skew:      -0.166ns (1.752 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/sl_68KBUF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C1      net (fanout=20)       1.557   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X32Y84.B2      net (fanout=5)        2.025   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X32Y84.CLK     Tas                   0.341   u_gauntlet/u_main/sl_68KBUF
                                                       u_gauntlet/u_main/sl_68KBUF_rstpot
                                                       u_gauntlet/u_main/sl_68KBUF
    -------------------------------------------------  ---------------------------
    Total                                     13.438ns (2.413ns logic, 11.025ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/sl_68KBUF (FF)
  Requirement:          35.714ns
  Data Path Delay:      13.364ns (Levels of Logic = 8)
  Clock Path Skew:      -0.166ns (1.752 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/sl_68KBUF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.C4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.C       Tilo                  0.204   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile13/SP
    SLICE_X40Y60.A2      net (fanout=12)       2.442   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<12>
    SLICE_X40Y60.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<12>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C1      net (fanout=20)       1.557   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X32Y84.B2      net (fanout=5)        2.025   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X32Y84.CLK     Tas                   0.341   u_gauntlet/u_main/sl_68KBUF
                                                       u_gauntlet/u_main/sl_68KBUF_rstpot
                                                       u_gauntlet/u_main/sl_68KBUF
    -------------------------------------------------  ---------------------------
    Total                                     13.364ns (2.473ns logic, 10.891ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/sl_68KBUF (FF)
  Requirement:          35.714ns
  Data Path Delay:      13.327ns (Levels of Logic = 9)
  Clock Path Skew:      -0.166ns (1.752 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/sl_68KBUF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.AMUX    Tcina                 0.177   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C5      net (fanout=37)       1.541   u_gauntlet/u_main/slv_cpu_ad<20>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X32Y84.B2      net (fanout=5)        2.025   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X32Y84.CLK     Tas                   0.341   u_gauntlet/u_main/sl_68KBUF
                                                       u_gauntlet/u_main/sl_68KBUF_rstpot
                                                       u_gauntlet/u_main/sl_68KBUF
    -------------------------------------------------  ---------------------------
    Total                                     13.327ns (2.318ns logic, 11.009ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_main/O_SBD_7 (SLICE_X40Y56.CE), 803 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/O_SBD_7 (FF)
  Requirement:          35.714ns
  Data Path Delay:      12.888ns (Levels of Logic = 8)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/O_SBD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C1      net (fanout=20)       1.557   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X40Y56.CE      net (fanout=5)        1.502   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X40Y56.CLK     Tceck                 0.314   u_gauntlet/u_main/O_SBD<7>
                                                       u_gauntlet/u_main/O_SBD_7
    -------------------------------------------------  ---------------------------
    Total                                     12.888ns (2.386ns logic, 10.502ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/O_SBD_7 (FF)
  Requirement:          35.714ns
  Data Path Delay:      12.814ns (Levels of Logic = 7)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/O_SBD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.C4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.C       Tilo                  0.204   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile13/SP
    SLICE_X40Y60.A2      net (fanout=12)       2.442   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<12>
    SLICE_X40Y60.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<12>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C1      net (fanout=20)       1.557   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X40Y56.CE      net (fanout=5)        1.502   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X40Y56.CLK     Tceck                 0.314   u_gauntlet/u_main/O_SBD<7>
                                                       u_gauntlet/u_main/O_SBD_7
    -------------------------------------------------  ---------------------------
    Total                                     12.814ns (2.446ns logic, 10.368ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/O_SBD_7 (FF)
  Requirement:          35.714ns
  Data Path Delay:      12.777ns (Levels of Logic = 8)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/O_SBD_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.AMUX    Tcina                 0.177   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C5      net (fanout=37)       1.541   u_gauntlet/u_main/slv_cpu_ad<20>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X40Y56.CE      net (fanout=5)        1.502   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X40Y56.CLK     Tceck                 0.314   u_gauntlet/u_main/O_SBD<7>
                                                       u_gauntlet/u_main/O_SBD_7
    -------------------------------------------------  ---------------------------
    Total                                     12.777ns (2.291ns logic, 10.486ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_main/O_SBD_6 (SLICE_X40Y56.CE), 803 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/O_SBD_6 (FF)
  Requirement:          35.714ns
  Data Path Delay:      12.870ns (Levels of Logic = 8)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/O_SBD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C1      net (fanout=20)       1.557   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X40Y56.CE      net (fanout=5)        1.502   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X40Y56.CLK     Tceck                 0.296   u_gauntlet/u_main/O_SBD<7>
                                                       u_gauntlet/u_main/O_SBD_6
    -------------------------------------------------  ---------------------------
    Total                                     12.870ns (2.368ns logic, 10.502ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/O_SBD_6 (FF)
  Requirement:          35.714ns
  Data Path Delay:      12.796ns (Levels of Logic = 7)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/O_SBD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.C4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.C       Tilo                  0.204   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile13/SP
    SLICE_X40Y60.A2      net (fanout=12)       2.442   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<12>
    SLICE_X40Y60.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<12>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C1      net (fanout=20)       1.557   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X40Y56.CE      net (fanout=5)        1.502   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X40Y56.CLK     Tceck                 0.296   u_gauntlet/u_main/O_SBD<7>
                                                       u_gauntlet/u_main/O_SBD_6
    -------------------------------------------------  ---------------------------
    Total                                     12.796ns (2.428ns logic, 10.368ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          u_gauntlet/u_main/O_SBD_6 (FF)
  Requirement:          35.714ns
  Data Path Delay:      12.759ns (Levels of Logic = 8)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to u_gauntlet/u_main/O_SBD_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.AMUX    Tcina                 0.177   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X36Y73.C5      net (fanout=37)       1.541   u_gauntlet/u_main/slv_cpu_ad<20>
    SLICE_X36Y73.C       Tilo                  0.205   u_gauntlet/u_main/sl_WR68K_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o11
    SLICE_X45Y70.A2      net (fanout=3)        1.305   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o1
    SLICE_X45Y70.A       Tilo                  0.259   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o2
    SLICE_X45Y70.D4      net (fanout=9)        0.954   u_gauntlet/u_main/sl_13M_Y3_slv_cpu_ad[8]_OR_65_o
    SLICE_X45Y70.DMUX    Tilo                  0.313   u_gauntlet/u_main/sl_SNDWRn_last
                                                       u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o1
    SLICE_X40Y56.CE      net (fanout=5)        1.502   u_gauntlet/u_main/sl_SNDWRn_last_sl_SNDWRn_AND_342_o
    SLICE_X40Y56.CLK     Tceck                 0.296   u_gauntlet/u_main/O_SBD<7>
                                                       u_gauntlet/u_main/O_SBD_6
    -------------------------------------------------  ---------------------------
    Total                                     12.759ns (2.273ns logic, 10.486ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_14M = PERIOD TIMEGRP "clk_14M" TS_CLK_IN / 0.28 PHASE 35.7142857 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_scan/hpos_o_8 (SLICE_X2Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_scan/hpos_o_8 (FF)
  Destination:          u_scan/hpos_o_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk_14M rising at 35.714ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_scan/hpos_o_8 to u_scan/hpos_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.AQ       Tcko                  0.234   u_scan/hpos_o<8>
                                                       u_scan/hpos_o_8
    SLICE_X2Y52.A6       net (fanout=2)        0.023   u_scan/hpos_o<8>
    SLICE_X2Y52.CLK      Tah         (-Th)    -0.243   u_scan/hpos_o<8>
                                                       u_scan/hpos_o<8>_rt
                                                       u_scan/Mcount_hpos_o_xor<8>
                                                       u_scan/hpos_o_8
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.477ns logic, 0.023ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------

Paths for end point u_scan/ovsync (SLICE_X13Y30.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_scan/vcnto_1 (FF)
  Destination:          u_scan/ovsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         gclk_14M rising at 35.714ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_scan/vcnto_1 to u_scan/ovsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.200   u_scan/vcnto<3>
                                                       u_scan/vcnto_1
    SLICE_X13Y30.A5      net (fanout=4)        0.092   u_scan/vcnto<1>
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   u_scan/ovsync
                                                       u_scan/GND_491_o_INV_1348_o
                                                       u_scan/ovsync
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.415ns logic, 0.092ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point u_scan/vcnto_9 (SLICE_X12Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_scan/vcnto_9 (FF)
  Destination:          u_scan/vcnto_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk_14M rising at 35.714ns
  Destination Clock:    gclk_14M rising at 35.714ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_scan/vcnto_9 to u_scan/vcnto_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.200   u_scan/vcnto<9>
                                                       u_scan/vcnto_9
    SLICE_X12Y32.B5      net (fanout=4)        0.084   u_scan/vcnto<9>
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.234   u_scan/vcnto<9>
                                                       u_scan/vcnto<9>_rt
                                                       u_scan/Mcount_vcnto_xor<9>
                                                       u_scan/vcnto_9
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.434ns logic, 0.084ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_14M = PERIOD TIMEGRP "clk_14M" TS_CLK_IN / 0.28 PHASE 35.7142857 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 68.304ns (period - min period limit)
  Period: 71.428ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: u_scan/u_ram/ramb_st.ramb18_sdp_st.ram18_st/CLKA
  Logical resource: u_scan/u_ram/ramb_st.ramb18_sdp_st.ram18_st/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: gclk_14M
--------------------------------------------------------------------------------
Slack: 68.304ns (period - min period limit)
  Period: 71.428ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: u_scan/u_ram/ramb_st.ramb18_sdp_st.ram18_st/CLKB
  Logical resource: u_scan/u_ram/ramb_st.ramb18_sdp_st.ram18_st/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: gclk_14M
--------------------------------------------------------------------------------
Slack: 68.304ns (period - min period limit)
  Period: 71.428ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: u_gauntlet/u_main/p_EEP_14A/Mram_RAM/CLKAWRCLK
  Logical resource: u_gauntlet/u_main/p_EEP_14A/Mram_RAM/CLKAWRCLK
  Location pin: RAMB8_X2Y30.CLKAWRCLK
  Clock network: gclk_14M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_28M = PERIOD TIMEGRP "clk_28M" TS_CLK_IN / 0.56 PHASE 
17.8571429 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29079 paths analyzed, 1279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.172ns.
--------------------------------------------------------------------------------

Paths for end point user_AD_9 (SLICE_X54Y55.C1), 972 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          user_AD_9 (FF)
  Requirement:          17.857ns
  Data Path Delay:      11.135ns (Levels of Logic = 8)
  Clock Path Skew:      -0.149ns (1.769 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to user_AD_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X54Y55.C1      net (fanout=12)       1.059   s_MP_ADDR<17>
    SLICE_X54Y55.CLK     Tas                   0.341   user_AD<9>
                                                       Mmux__n0099191
                                                       user_AD_9
    -------------------------------------------------  ---------------------------
    Total                                     11.135ns (2.154ns logic, 8.981ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          user_AD_9 (FF)
  Requirement:          17.857ns
  Data Path Delay:      11.061ns (Levels of Logic = 7)
  Clock Path Skew:      -0.149ns (1.769 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to user_AD_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.C4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.C       Tilo                  0.204   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile13/SP
    SLICE_X40Y60.A2      net (fanout=12)       2.442   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<12>
    SLICE_X40Y60.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<12>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X54Y55.C1      net (fanout=12)       1.059   s_MP_ADDR<17>
    SLICE_X54Y55.CLK     Tas                   0.341   user_AD<9>
                                                       Mmux__n0099191
                                                       user_AD_9
    -------------------------------------------------  ---------------------------
    Total                                     11.061ns (2.214ns logic, 8.847ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0 (FF)
  Destination:          user_AD_9 (FF)
  Requirement:          17.857ns
  Data Path Delay:      11.006ns (Levels of Logic = 9)
  Clock Path Skew:      -0.149ns (1.769 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0 to user_AD_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.AQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0
    SLICE_X26Y46.D3      net (fanout=18)       2.454   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<0>
    SLICE_X26Y46.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<4>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile5/SP
    SLICE_X40Y58.A2      net (fanout=10)       2.378   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<4>
    SLICE_X40Y58.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<7>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<4>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<7>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<7>
    SLICE_X40Y59.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X54Y55.C1      net (fanout=12)       1.059   s_MP_ADDR<17>
    SLICE_X54Y55.CLK     Tas                   0.341   user_AD<9>
                                                       Mmux__n0099191
                                                       user_AD_9
    -------------------------------------------------  ---------------------------
    Total                                     11.006ns (2.365ns logic, 8.641ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point user_AD_1 (SLICE_X55Y50.B2), 972 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          user_AD_1 (FF)
  Requirement:          17.857ns
  Data Path Delay:      10.924ns (Levels of Logic = 8)
  Clock Path Skew:      -0.139ns (1.779 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to user_AD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X55Y50.B2      net (fanout=12)       0.867   s_MP_ADDR<17>
    SLICE_X55Y50.CLK     Tas                   0.322   user_AD<3>
                                                       Mmux__n009991
                                                       user_AD_1
    -------------------------------------------------  ---------------------------
    Total                                     10.924ns (2.135ns logic, 8.789ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          user_AD_1 (FF)
  Requirement:          17.857ns
  Data Path Delay:      10.850ns (Levels of Logic = 7)
  Clock Path Skew:      -0.139ns (1.779 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to user_AD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.C4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.C       Tilo                  0.204   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile13/SP
    SLICE_X40Y60.A2      net (fanout=12)       2.442   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<12>
    SLICE_X40Y60.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<12>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X55Y50.B2      net (fanout=12)       0.867   s_MP_ADDR<17>
    SLICE_X55Y50.CLK     Tas                   0.322   user_AD<3>
                                                       Mmux__n009991
                                                       user_AD_1
    -------------------------------------------------  ---------------------------
    Total                                     10.850ns (2.195ns logic, 8.655ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0 (FF)
  Destination:          user_AD_1 (FF)
  Requirement:          17.857ns
  Data Path Delay:      10.795ns (Levels of Logic = 9)
  Clock Path Skew:      -0.139ns (1.779 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0 to user_AD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.AQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0
    SLICE_X26Y46.D3      net (fanout=18)       2.454   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<0>
    SLICE_X26Y46.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<4>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile5/SP
    SLICE_X40Y58.A2      net (fanout=10)       2.378   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<4>
    SLICE_X40Y58.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<7>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<4>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<7>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<7>
    SLICE_X40Y59.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X55Y50.B2      net (fanout=12)       0.867   s_MP_ADDR<17>
    SLICE_X55Y50.CLK     Tas                   0.322   user_AD<3>
                                                       Mmux__n009991
                                                       user_AD_1
    -------------------------------------------------  ---------------------------
    Total                                     10.795ns (2.346ns logic, 8.449ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point user_AD_11 (SLICE_X54Y54.C2), 972 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          user_AD_11 (FF)
  Requirement:          17.857ns
  Data Path Delay:      10.845ns (Levels of Logic = 8)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to user_AD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.D4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile12/SP
    SLICE_X40Y59.D2      net (fanout=12)       2.573   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
    SLICE_X40Y59.COUT    Topcyd                0.260   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X54Y54.C2      net (fanout=12)       0.769   s_MP_ADDR<17>
    SLICE_X54Y54.CLK     Tas                   0.341   user_AD<11>
                                                       Mmux__n0099171
                                                       user_AD_11
    -------------------------------------------------  ---------------------------
    Total                                     10.845ns (2.154ns logic, 8.691ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 (FF)
  Destination:          user_AD_11 (FF)
  Requirement:          17.857ns
  Data Path Delay:      10.771ns (Levels of Logic = 7)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2 to user_AD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.CQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_2
    SLICE_X26Y48.C4      net (fanout=18)       2.602   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
    SLICE_X26Y48.C       Tilo                  0.204   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile13/SP
    SLICE_X40Y60.A2      net (fanout=12)       2.442   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<12>
    SLICE_X40Y60.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<12>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X54Y54.C2      net (fanout=12)       0.769   s_MP_ADDR<17>
    SLICE_X54Y54.CLK     Tas                   0.341   user_AD<11>
                                                       Mmux__n0099171
                                                       user_AD_11
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (2.214ns logic, 8.557ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0 (FF)
  Destination:          user_AD_11 (FF)
  Requirement:          17.857ns
  Data Path Delay:      10.716ns (Levels of Logic = 9)
  Clock Path Skew:      -0.147ns (1.771 - 1.918)
  Source Clock:         gclk_7M rising at 0.000ns
  Destination Clock:    gclk_28M rising at 17.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0 to user_AD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.AQ      Tcko                  0.408   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<2>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_0
    SLICE_X26Y46.D3      net (fanout=18)       2.454   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A<0>
    SLICE_X26Y46.D       Tilo                  0.203   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<4>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile5/SP
    SLICE_X40Y58.A2      net (fanout=10)       2.378   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<4>
    SLICE_X40Y58.COUT    Topcya                0.395   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<7>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_lut<4>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<7>
    SLICE_X40Y59.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<7>
    SLICE_X40Y59.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<11>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<11>
    SLICE_X40Y60.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<15>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<15>
    SLICE_X40Y61.COUT    Tbyp                  0.076   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<19>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.CIN     net (fanout=1)        0.003   u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<19>
    SLICE_X40Y62.DMUX    Tcind                 0.272   u_gauntlet/u_main/u_12E/u_TG68K/memaddr<23>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Madd_addr_cy<23>
    SLICE_X51Y62.C1      net (fanout=20)       1.223   u_gauntlet/u_main/slv_cpu_ad<23>
    SLICE_X51Y62.CMUX    Tilo                  0.313   user_AD<14>
                                                       u_gauntlet/u_main/sl_ROM1
    SLICE_X54Y55.D5      net (fanout=23)       1.515   u_gauntlet/u_main/sl_ROM
    SLICE_X54Y55.D       Tilo                  0.205   user_AD<9>
                                                       u_gauntlet/u_main/Mmux_O_MP_ADDR1101
    SLICE_X54Y54.C2      net (fanout=12)       0.769   s_MP_ADDR<17>
    SLICE_X54Y54.CLK     Tas                   0.341   user_AD<11>
                                                       Mmux__n0099171
                                                       user_AD_11
    -------------------------------------------------  ---------------------------
    Total                                     10.716ns (2.365ns logic, 8.351ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_28M = PERIOD TIMEGRP "clk_28M" TS_CLK_IN / 0.56 PHASE 17.8571429 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_dvid/latched_grn_5 (SLICE_X8Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dvid/TMDS_encoder_grn/encoded_5 (FF)
  Destination:          u_dvid/latched_grn_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         gclk_28M rising at 53.571ns
  Destination Clock:    gclk_28M rising at 53.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_dvid/TMDS_encoder_grn/encoded_5 to u_dvid/latched_grn_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CQ       Tcko                  0.198   u_dvid/TMDS_encoder_grn/encoded<5>
                                                       u_dvid/TMDS_encoder_grn/encoded_5
    SLICE_X8Y24.DX       net (fanout=1)        0.131   u_dvid/TMDS_encoder_grn/encoded<5>
    SLICE_X8Y24.CLK      Tckdi       (-Th)    -0.048   u_dvid/latched_grn<5>
                                                       u_dvid/latched_grn_5
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.246ns logic, 0.131ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point u_dvid/latched_grn_0 (SLICE_X8Y24.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dvid/TMDS_encoder_grn/encoded_0 (FF)
  Destination:          u_dvid/latched_grn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         gclk_28M rising at 53.571ns
  Destination Clock:    gclk_28M rising at 53.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_dvid/TMDS_encoder_grn/encoded_0 to u_dvid/latched_grn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.198   u_dvid/TMDS_encoder_grn/encoded<5>
                                                       u_dvid/TMDS_encoder_grn/encoded_0
    SLICE_X8Y24.AX       net (fanout=1)        0.144   u_dvid/TMDS_encoder_grn/encoded<0>
    SLICE_X8Y24.CLK      Tckdi       (-Th)    -0.048   u_dvid/latched_grn<5>
                                                       u_dvid/latched_grn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point u_bs/u_flash/shift_in_3 (SLICE_X57Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_bs/u_flash/shift_in_2 (FF)
  Destination:          u_bs/u_flash/shift_in_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk_28M falling at 35.714ns
  Destination Clock:    gclk_28M falling at 35.714ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_bs/u_flash/shift_in_2 to u_bs/u_flash/shift_in_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y52.CQ      Tcko                  0.198   u_bs/u_flash/shift_in<3>
                                                       u_bs/u_flash/shift_in_2
    SLICE_X57Y52.DX      net (fanout=2)        0.142   u_bs/u_flash/shift_in<2>
    SLICE_X57Y52.CLK     Tckdi       (-Th)    -0.059   u_bs/u_flash/shift_in<3>
                                                       u_bs/u_flash/shift_in_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_28M = PERIOD TIMEGRP "clk_28M" TS_CLK_IN / 0.56 PHASE 17.8571429 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.590ns (period - min period limit)
  Period: 35.714ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ROM_16R/Mram_ROM1/CLKA
  Logical resource: ROM_16R/Mram_ROM1/CLKA
  Location pin: RAMB16_X2Y44.CLKA
  Clock network: gclk_28M
--------------------------------------------------------------------------------
Slack: 32.590ns (period - min period limit)
  Period: 35.714ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ROM_16R/Mram_ROM2/CLKA
  Logical resource: ROM_16R/Mram_ROM2/CLKA
  Location pin: RAMB16_X2Y42.CLKA
  Clock network: gclk_28M
--------------------------------------------------------------------------------
Slack: 32.590ns (period - min period limit)
  Period: 35.714ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ROM_16R/Mram_ROM3/CLKA
  Logical resource: ROM_16R/Mram_ROM3/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: gclk_28M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_7M = PERIOD TIMEGRP "clk_7M" TS_CLK_IN / 0.14 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 638605553 paths analyzed, 9866 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  53.445ns.
--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_audio/slv_SBDI_6 (SLICE_X38Y79.C4), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16S/Mram_ROM14 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_6 (FF)
  Requirement:          17.858ns
  Data Path Delay:      6.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.101ns (1.783 - 1.884)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16S/Mram_ROM14 to u_gauntlet/u_audio/slv_SBDI_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y44.DOA0    Trcko_DOA             1.850   ROM_16S/Mram_ROM14
                                                       ROM_16S/Mram_ROM14
    SLICE_X32Y79.C4      net (fanout=1)        2.275   N301
    SLICE_X32Y79.CMUX    Tilo                  0.251   slv_ROM_16S<7>
                                                       inst_LPM_MUX611
    SLICE_X32Y79.A2      net (fanout=1)        0.595   slv_ROM_16S<6>
    SLICE_X32Y79.A       Tilo                  0.205   slv_ROM_16S<7>
                                                       u_gauntlet/u_audio/Mmux_n0283172
    SLICE_X38Y79.C4      net (fanout=1)        0.813   u_gauntlet/u_audio/Mmux_n0283171
    SLICE_X38Y79.CLK     Tas                   0.289   u_gauntlet/u_audio/slv_SBDI_7
                                                       u_gauntlet/u_audio/Mmux_n0283177
                                                       u_gauntlet/u_audio/slv_SBDI_6
    -------------------------------------------------  ---------------------------
    Total                                      6.278ns (2.595ns logic, 3.683ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16S/Mram_ROM13 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_6 (FF)
  Requirement:          17.858ns
  Data Path Delay:      6.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (1.783 - 1.894)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16S/Mram_ROM13 to u_gauntlet/u_audio/slv_SBDI_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y40.DOA0    Trcko_DOA             1.850   ROM_16S/Mram_ROM13
                                                       ROM_16S/Mram_ROM13
    SLICE_X32Y79.C1      net (fanout=1)        2.110   N281
    SLICE_X32Y79.CMUX    Tilo                  0.251   slv_ROM_16S<7>
                                                       inst_LPM_MUX611
    SLICE_X32Y79.A2      net (fanout=1)        0.595   slv_ROM_16S<6>
    SLICE_X32Y79.A       Tilo                  0.205   slv_ROM_16S<7>
                                                       u_gauntlet/u_audio/Mmux_n0283172
    SLICE_X38Y79.C4      net (fanout=1)        0.813   u_gauntlet/u_audio/Mmux_n0283171
    SLICE_X38Y79.CLK     Tas                   0.289   u_gauntlet/u_audio/slv_SBDI_7
                                                       u_gauntlet/u_audio/Mmux_n0283177
                                                       u_gauntlet/u_audio/slv_SBDI_6
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (2.595ns logic, 3.518ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16R/Mram_ROM7 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_6 (FF)
  Requirement:          17.858ns
  Data Path Delay:      4.935ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns (1.783 - 1.910)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16R/Mram_ROM7 to u_gauntlet/u_audio/slv_SBDI_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y36.DOA0    Trcko_DOA             1.850   ROM_16R/Mram_ROM7
                                                       ROM_16R/Mram_ROM7
    SLICE_X32Y79.A4      net (fanout=1)        1.778   slv_ROM_16R<6>
    SLICE_X32Y79.A       Tilo                  0.205   slv_ROM_16S<7>
                                                       u_gauntlet/u_audio/Mmux_n0283172
    SLICE_X38Y79.C4      net (fanout=1)        0.813   u_gauntlet/u_audio/Mmux_n0283171
    SLICE_X38Y79.CLK     Tas                   0.289   u_gauntlet/u_audio/slv_SBDI_7
                                                       u_gauntlet/u_audio/Mmux_n0283177
                                                       u_gauntlet/u_audio/slv_SBDI_6
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (2.344ns logic, 2.591ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_audio/slv_SBDI_7 (SLICE_X38Y79.D5), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16S/Mram_ROM15 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_7 (FF)
  Requirement:          17.858ns
  Data Path Delay:      5.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (1.783 - 1.919)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16S/Mram_ROM15 to u_gauntlet/u_audio/slv_SBDI_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y32.DOA0    Trcko_DOA             1.850   ROM_16S/Mram_ROM15
                                                       ROM_16S/Mram_ROM15
    SLICE_X32Y79.C3      net (fanout=1)        2.193   N321
    SLICE_X32Y79.C       Tilo                  0.205   slv_ROM_16S<7>
                                                       inst_LPM_MUX711
    SLICE_X33Y79.A4      net (fanout=1)        0.273   slv_ROM_16S<7>
    SLICE_X33Y79.A       Tilo                  0.259   N304
                                                       u_gauntlet/u_audio/Mmux_n0283202
    SLICE_X38Y79.D5      net (fanout=1)        0.640   u_gauntlet/u_audio/Mmux_n0283201
    SLICE_X38Y79.CLK     Tas                   0.289   u_gauntlet/u_audio/slv_SBDI_7
                                                       u_gauntlet/u_audio/Mmux_n0283207
                                                       u_gauntlet/u_audio/slv_SBDI_7
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (2.603ns logic, 3.106ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16S/Mram_ROM16 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_7 (FF)
  Requirement:          17.858ns
  Data Path Delay:      5.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (1.783 - 1.912)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16S/Mram_ROM16 to u_gauntlet/u_audio/slv_SBDI_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y34.DOA0    Trcko_DOA             1.850   ROM_16S/Mram_ROM16
                                                       ROM_16S/Mram_ROM16
    SLICE_X32Y79.C2      net (fanout=1)        2.067   N341
    SLICE_X32Y79.C       Tilo                  0.205   slv_ROM_16S<7>
                                                       inst_LPM_MUX711
    SLICE_X33Y79.A4      net (fanout=1)        0.273   slv_ROM_16S<7>
    SLICE_X33Y79.A       Tilo                  0.259   N304
                                                       u_gauntlet/u_audio/Mmux_n0283202
    SLICE_X38Y79.D5      net (fanout=1)        0.640   u_gauntlet/u_audio/Mmux_n0283201
    SLICE_X38Y79.CLK     Tas                   0.289   u_gauntlet/u_audio/slv_SBDI_7
                                                       u_gauntlet/u_audio/Mmux_n0283207
                                                       u_gauntlet/u_audio/slv_SBDI_7
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (2.603ns logic, 2.980ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16R/Mram_ROM8 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_7 (FF)
  Requirement:          17.858ns
  Data Path Delay:      4.186ns (Levels of Logic = 2)
  Clock Path Skew:      -0.110ns (1.783 - 1.893)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16R/Mram_ROM8 to u_gauntlet/u_audio/slv_SBDI_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y40.DOA0    Trcko_DOA             1.850   ROM_16R/Mram_ROM8
                                                       ROM_16R/Mram_ROM8
    SLICE_X33Y79.A6      net (fanout=1)        1.148   slv_ROM_16R<7>
    SLICE_X33Y79.A       Tilo                  0.259   N304
                                                       u_gauntlet/u_audio/Mmux_n0283202
    SLICE_X38Y79.D5      net (fanout=1)        0.640   u_gauntlet/u_audio/Mmux_n0283201
    SLICE_X38Y79.CLK     Tas                   0.289   u_gauntlet/u_audio/slv_SBDI_7
                                                       u_gauntlet/u_audio/Mmux_n0283207
                                                       u_gauntlet/u_audio/slv_SBDI_7
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (2.398ns logic, 1.788ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_audio/slv_SBDI_3 (SLICE_X40Y80.A2), 101 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16S/Mram_ROM7 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_3 (FF)
  Requirement:          17.858ns
  Data Path Delay:      5.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (1.757 - 1.865)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16S/Mram_ROM7 to u_gauntlet/u_audio/slv_SBDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y42.DOA0    Trcko_DOA             1.850   ROM_16S/Mram_ROM7
                                                       ROM_16S/Mram_ROM7
    SLICE_X40Y80.B2      net (fanout=1)        1.621   N161
    SLICE_X40Y80.B       Tilo                  0.205   u_gauntlet/u_audio/slv_SBDI_2
                                                       inst_LPM_MUX311
    SLICE_X35Y80.C6      net (fanout=1)        0.563   slv_ROM_16S<3>
    SLICE_X35Y80.C       Tilo                  0.259   N2552
                                                       u_gauntlet/u_audio/Mmux_n028392
    SLICE_X40Y80.A2      net (fanout=1)        0.845   u_gauntlet/u_audio/Mmux_n028391
    SLICE_X40Y80.CLK     Tas                   0.341   u_gauntlet/u_audio/slv_SBDI_2
                                                       u_gauntlet/u_audio/Mmux_n028397
                                                       u_gauntlet/u_audio/slv_SBDI_3
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (2.655ns logic, 3.029ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16S/Mram_ROM8 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_3 (FF)
  Requirement:          17.858ns
  Data Path Delay:      5.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (1.757 - 1.872)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16S/Mram_ROM8 to u_gauntlet/u_audio/slv_SBDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y40.DOA0    Trcko_DOA             1.850   ROM_16S/Mram_ROM8
                                                       ROM_16S/Mram_ROM8
    SLICE_X40Y80.B4      net (fanout=1)        1.474   N181
    SLICE_X40Y80.B       Tilo                  0.205   u_gauntlet/u_audio/slv_SBDI_2
                                                       inst_LPM_MUX311
    SLICE_X35Y80.C6      net (fanout=1)        0.563   slv_ROM_16S<3>
    SLICE_X35Y80.C       Tilo                  0.259   N2552
                                                       u_gauntlet/u_audio/Mmux_n028392
    SLICE_X40Y80.A2      net (fanout=1)        0.845   u_gauntlet/u_audio/Mmux_n028391
    SLICE_X40Y80.CLK     Tas                   0.341   u_gauntlet/u_audio/slv_SBDI_2
                                                       u_gauntlet/u_audio/Mmux_n028397
                                                       u_gauntlet/u_audio/slv_SBDI_3
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (2.655ns logic, 2.882ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROM_16R/Mram_ROM4 (RAM)
  Destination:          u_gauntlet/u_audio/slv_SBDI_3 (FF)
  Requirement:          17.858ns
  Data Path Delay:      5.224ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (1.757 - 1.887)
  Source Clock:         gclk_28M rising at 124.999ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.302ns

  Clock Uncertainty:          0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.357ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ROM_16R/Mram_ROM4 to u_gauntlet/u_audio/slv_SBDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y42.DOA0    Trcko_DOA             1.850   ROM_16R/Mram_ROM4
                                                       ROM_16R/Mram_ROM4
    SLICE_X35Y80.C3      net (fanout=1)        1.929   slv_ROM_16R<3>
    SLICE_X35Y80.C       Tilo                  0.259   N2552
                                                       u_gauntlet/u_audio/Mmux_n028392
    SLICE_X40Y80.A2      net (fanout=1)        0.845   u_gauntlet/u_audio/Mmux_n028391
    SLICE_X40Y80.CLK     Tas                   0.341   u_gauntlet/u_audio/slv_SBDI_2
                                                       u_gauntlet/u_audio/Mmux_n028397
                                                       u_gauntlet/u_audio/slv_SBDI_3
    -------------------------------------------------  ---------------------------
    Total                                      5.224ns (2.450ns logic, 2.774ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_7M = PERIOD TIMEGRP "clk_7M" TS_CLK_IN / 0.14 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile1/DP (SLICE_X18Y57.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1 (FF)
  Destination:          u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         gclk_7M rising at 142.857ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1 to u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.AQ      Tcko                  0.198   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1
    SLICE_X18Y57.D4      net (fanout=1)        0.211   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1
    SLICE_X18Y57.CLK     Tah         (-Th)     0.128   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<0>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.070ns logic, 0.211ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile1/SP (SLICE_X18Y57.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1 (FF)
  Destination:          u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile1/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         gclk_7M rising at 142.857ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1 to u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile1/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.AQ      Tcko                  0.198   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1
                                                       u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1
    SLICE_X18Y57.D4      net (fanout=1)        0.211   u_gauntlet/u_main/u_12E/u_TG68K/RDindex_A_1_1
    SLICE_X18Y57.CLK     Tah         (-Th)     0.128   u_gauntlet/u_main/u_12E/u_TG68K/_n3212<0>
                                                       u_gauntlet/u_main/u_12E/u_TG68K/Mram_regfile1/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.070ns logic, 0.211ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point u_gauntlet/u_video_u_6P/Mram_ROM1 (RAMB16_X3Y20.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_gauntlet/u_video/slv_ROM_6P_addr_6 (FF)
  Destination:          u_gauntlet/u_video_u_6P/Mram_ROM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.066 - 0.062)
  Source Clock:         gclk_7M rising at 142.857ns
  Destination Clock:    gclk_7M rising at 142.857ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_gauntlet/u_video/slv_ROM_6P_addr_6 to u_gauntlet/u_video_u_6P/Mram_ROM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.CQ      Tcko                  0.198   u_gauntlet/u_video/slv_ROM_6P_addr_7
                                                       u_gauntlet/u_video/slv_ROM_6P_addr_6
    RAMB16_X3Y20.ADDRA7  net (fanout=4)        0.166   u_gauntlet/u_video/slv_ROM_6P_addr_6
    RAMB16_X3Y20.CLKA    Trckc_ADDRA (-Th)     0.066   u_gauntlet/u_video_u_6P/Mram_ROM1
                                                       u_gauntlet/u_video_u_6P/Mram_ROM1
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.132ns logic, 0.166ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_7M = PERIOD TIMEGRP "clk_7M" TS_CLK_IN / 0.14 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 139.506ns (period - min period limit)
  Period: 142.857ns
  Min period limit: 3.351ns (298.418MHz) (Tdspper_BREG_PREG)
  Physical resource: u_gauntlet/u_audio/Mmult_GND_317_o_s_POK_out[7]_MuLt_31_OUT/CLK
  Logical resource: u_gauntlet/u_audio/Mmult_GND_317_o_s_POK_out[7]_MuLt_31_OUT/CLK
  Location pin: DSP48_X1Y16.CLK
  Clock network: gclk_7M
--------------------------------------------------------------------------------
Slack: 139.733ns (period - min period limit)
  Period: 142.857ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: u_scan/u_ram/ramb_st.ramb18_sdp_st.ram18_st/CLKA
  Logical resource: u_scan/u_ram/ramb_st.ramb18_sdp_st.ram18_st/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: gclk_14M
--------------------------------------------------------------------------------
Slack: 139.733ns (period - min period limit)
  Period: 142.857ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: u_gauntlet/u_audio/p_16M/ramb_st.ramb18_sin_st.ram18_st/CLKA
  Logical resource: u_gauntlet/u_audio/p_16M/ramb_st.ramb18_sin_st.ram18_st/CLKA
  Location pin: RAMB16_X2Y38.CLKA
  Clock network: gclk_7M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_dvi_n = PERIOD TIMEGRP "clk_dvi_n" TS_CLK_IN / 2.8 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_dvi_n = PERIOD TIMEGRP "clk_dvi_n" TS_CLK_IN / 2.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.412ns (period - min period limit)
  Period: 7.142ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk4_bufg/I0
  Logical resource: clk4_bufg/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_dvi_n
--------------------------------------------------------------------------------
Slack: 5.739ns (period - min period limit)
  Period: 7.142ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: u_dvid/blu_s/CLK1
  Logical resource: u_dvid/ODDR2_blu/CK1
  Location pin: OLOGIC_X10Y3.CLK1
  Clock network: gclk_dvi_n
--------------------------------------------------------------------------------
Slack: 5.739ns (period - min period limit)
  Period: 7.142ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: u_dvid/grn_s/CLK1
  Logical resource: u_dvid/ODDR2_grn/CK1
  Location pin: OLOGIC_X11Y3.CLK1
  Clock network: gclk_dvi_n
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_IN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_IN                      |     20.000ns|      5.000ns|     12.976ns|            0|            0|            0|    638650439|
| TS_clk_dvi_p                  |      7.143ns|      3.808ns|          N/A|            0|            0|          372|            0|
| TS_clk_14M                    |     71.429ns|     27.812ns|          N/A|            0|            0|        15435|            0|
| TS_clk_28M                    |     35.714ns|     23.172ns|          N/A|            0|            0|        29079|            0|
| TS_clk_7M                     |    142.857ns|     53.445ns|          N/A|            0|            0|    638605553|            0|
| TS_clk_dvi_n                  |      7.143ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   27.671|    9.651|   14.521|    8.091|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 638650439 paths, 0 nets, and 34447 connections

Design statistics:
   Minimum period:  53.445ns{1}   (Maximum frequency:  18.711MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 08 11:09:54 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4766 MB



