Dec 13 07:55:34.140 disk0: C/H/S settings = 1024/4/32
Dec 13 07:55:34.194 CONSOLE: console managed by I/O board
Dec 13 07:55:34.678 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 13 07:55:34.678 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 13 07:55:34.690 ROM: Microcode has started.
Dec 13 07:55:42.243 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:55:42.285 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 13 07:55:42.285 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 13 07:55:42.383 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 07:55:42.400 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 13 07:55:42.401 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 13 07:55:42.401 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 13 07:55:42.401 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 13 07:55:42.401 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 13 07:55:42.401 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 13 07:55:42.402 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 13 07:55:42.402 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:42.402 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 13 07:55:42.402 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 13 07:55:42.402 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 13 07:55:42.402 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 13 07:55:42.402 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 13 07:55:42.403 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 13 07:55:42.403 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:55:42.403 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 13 07:55:42.403 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 13 07:55:42.403 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 13 07:55:42.403 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 13 07:55:42.403 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 13 07:55:42.407 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 13 07:55:42.407 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 13 07:55:42.407 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 13 07:55:42.739 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:55:42.772 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 13 07:55:42.811 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:55:42.824 ROM: trying to read bootvar 'BOOT'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'RSHELF'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'DSHELF'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'DSHELFINFO'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'CHRG_ID'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'SLOTCACHE'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'OVERTEMP'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'DIAG'
Dec 13 07:55:42.825 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:55:42.857 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 13 07:55:42.874 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 13 07:55:42.875 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 13 07:55:42.875 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 13 07:55:42.875 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 07:55:42.875 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 13 07:55:42.877 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 07:55:42.877 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 13 07:55:42.877 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 07:55:42.877 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:42.890 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:42.890 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:42.890 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:42.890 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:42.890 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:55:42.890 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 07:55:42.890 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:55:42.890 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:55:42.890 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 13 07:55:42.890 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 13 07:55:42.890 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 13 07:55:42.950 Calendar: reset
Dec 13 07:55:42.955 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:55:42.980 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:55:43.012 CPU0: JIT: partial JIT flush (count=196)
Dec 13 07:55:43.030 ROM: trying to read bootvar 'BOOTLDR'
Dec 13 07:55:43.030 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 13 07:55:43.107 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.176 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 13 07:55:43.177 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 13 07:55:43.178 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.178 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.233 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 13 07:55:43.233 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 13 07:55:43.233 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 13 07:55:43.233 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 13 07:55:43.233 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 13 07:55:43.237 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:55:43.245 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 13 07:55:43.252 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 13 07:55:43.252 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.252 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.257 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.257 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.257 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:55:43.257 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.257 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.258 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.258 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.258 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 13 07:55:43.258 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 13 07:55:43.258 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.258 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.258 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.258 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.258 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 13 07:55:43.258 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 13 07:55:43.258 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.258 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.258 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.258 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.258 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 13 07:55:43.258 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 13 07:55:43.258 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.258 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.258 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.258 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.258 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 13 07:55:43.258 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 13 07:55:43.258 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.258 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.259 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 13 07:55:43.259 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 13 07:55:43.259 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.259 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.261 PA-FE-TX(1): unicast MAC address: ca:00:77:b4:00:1c
Dec 13 07:55:43.261 C7200-IO-FE(0): unicast MAC address: ca:00:77:b4:00:00
Dec 13 07:55:43.268 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:55:43.268 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.268 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.268 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:55:43.268 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.268 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.273 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:55:43.277 PA-FE-TX(1): unicast MAC address: ca:00:77:b4:00:1c
Dec 13 07:55:43.277 C7200-IO-FE(0): unicast MAC address: ca:00:77:b4:00:00
Dec 13 07:55:43.308 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 13 07:55:43.350 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:55:43.384 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:55:43.387 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.387 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.387 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:55:43.387 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.387 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.388 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:55:43.401 PA-FE-TX(1): unicast MAC address: ca:00:77:b4:00:1c
Dec 13 07:55:43.401 C7200-IO-FE(0): unicast MAC address: ca:00:77:b4:00:00
Dec 13 07:55:43.429 CPU0: JIT: partial JIT flush (count=176)
Dec 13 07:55:43.435 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:55:43.439 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.439 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.439 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:55:43.439 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.439 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.445 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:55:43.447 C7200-IO-FE(0): unicast MAC address: ca:00:77:b4:00:00
Dec 13 07:55:43.447 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.447 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.447 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:55:43.447 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.447 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.463 PA-FE-TX(1): unicast MAC address: ca:00:77:b4:00:1c
Dec 13 07:55:43.559 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:55:43.576 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:55:43.580 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.580 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.580 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:55:43.580 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.580 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.581 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:55:43.581 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.581 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:43.582 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:55:43.582 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:43.582 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:43.586 PA-FE-TX(1): unicast MAC address: ca:00:77:b4:00:1c
Dec 13 07:55:43.586 C7200-IO-FE(0): unicast MAC address: ca:00:77:b4:00:00
Dec 13 07:55:43.589 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:55:43.618 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 13 07:55:43.648 CPU0: JIT: partial JIT flush (count=188)
Dec 13 07:55:43.677 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 13 07:55:43.710 CPU0: JIT: partial JIT flush (count=192)
Dec 13 07:55:43.759 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:55:43.801 CPU0: JIT: partial JIT flush (count=203)
Dec 13 07:55:43.846 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:55:43.878 CPU0: JIT: partial JIT flush (count=201)
Dec 13 07:55:43.912 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:55:43.957 CPU0: JIT: partial JIT flush (count=191)
Dec 13 07:55:43.988 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:55:44.033 CPU0: JIT: partial JIT flush (count=148)
Dec 13 07:55:44.100 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:55:44.148 CPU0: JIT: partial JIT flush (count=188)
Dec 13 07:55:44.292 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 13 07:55:44.334 CPU0: JIT: partial JIT flush (count=184)
Dec 13 07:55:44.414 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:55:44.504 CPU0: JIT: partial JIT flush (count=192)
Dec 13 07:55:44.554 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:55:44.580 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 07:55:44.580 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 13 07:55:44.604 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:55:44.644 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:55:44.676 CPU0: JIT: partial JIT flush (count=190)
Dec 13 07:55:44.698 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:55:44.725 CPU0: JIT: partial JIT flush (count=212)
Dec 13 07:55:44.753 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:55:44.824 CPU0: JIT: partial JIT flush (count=197)
Dec 13 07:55:44.860 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 13 07:55:44.890 CPU0: JIT: partial JIT flush (count=194)
Dec 13 07:55:44.914 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:55:44.961 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:55:44.990 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:55:45.019 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 13 07:55:45.020 CPU0: JIT: partial JIT flush (count=200)
Dec 13 07:55:45.037 C7200-IO-FE(0): unicast MAC address: ca:00:77:b4:00:00
Dec 13 07:55:45.045 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:55:45.074 CPU0: JIT: partial JIT flush (count=199)
Dec 13 07:55:45.098 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 13 07:55:45.126 CPU0: JIT: partial JIT flush (count=200)
Dec 13 07:55:45.152 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 13 07:55:45.167 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:45.167 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 13 07:55:45.167 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 13 07:55:45.167 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 13 07:55:45.167 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 13 07:55:45.176 PA-FE-TX(1): unicast MAC address: ca:00:77:b4:00:1c
Dec 13 07:55:45.180 CPU0: JIT: partial JIT flush (count=211)
Dec 13 07:55:45.205 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 13 07:55:45.233 CPU0: JIT: partial JIT flush (count=210)
Dec 13 07:55:45.264 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:55:45.303 CPU0: JIT: partial JIT flush (count=183)
Dec 13 07:55:45.336 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 13 07:55:45.389 CPU0: JIT: partial JIT flush (count=181)
Dec 13 07:55:45.414 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:55:45.445 CPU0: JIT: partial JIT flush (count=196)
Dec 13 07:55:45.474 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:55:45.531 CPU0: JIT: partial JIT flush (count=186)
Dec 13 07:55:45.538 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 13 07:55:45.649 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 07:55:45.684 CPU0: JIT: partial JIT flush (count=182)
Dec 13 07:55:45.710 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 07:55:45.978 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:55:46.046 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 13 07:55:46.050 ROM: trying to set bootvar 'BSI=0'
Dec 13 07:55:46.051 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 13 07:55:46.051 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 13 07:55:46.720 CPU0: JIT: partial JIT flush (count=177)
Dec 13 07:55:48.662 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:03.947 CPU0: JIT: partial JIT flush (count=161)
Dec 13 07:56:04.768 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:56:15.535 ROM: trying to set bootvar 'RANDOM_NUM=255235380'
Dec 13 07:56:23.743 CPU0: JIT: partial JIT flush (count=162)
Dec 13 07:56:34.759 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:35.727 CPU0: JIT: partial JIT flush (count=180)
Dec 13 07:56:41.177 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 13 07:56:41.935 CPU0: JIT: partial JIT flush (count=175)
Dec 13 07:56:44.747 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:56:52.021 CPU0: JIT: partial JIT flush (count=171)
Dec 13 07:56:55.675 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:57:07.040 CPU0: JIT: partial JIT flush (count=159)
Dec 13 07:57:07.062 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 13 07:57:07.089 CPU0: JIT: partial JIT flush (count=202)
Dec 13 07:57:07.663 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:57:14.748 CPU0: JIT: partial JIT flush (count=168)
Dec 13 07:57:26.266 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 13 07:57:26.296 CPU0: JIT: partial JIT flush (count=201)
Dec 13 07:57:26.320 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 13 07:57:26.728 CPU0: JIT: partial JIT flush (count=194)
Dec 13 07:57:30.665 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 13 07:57:30.694 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:57:32.011 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:57:35.687 CPU0: JIT: partial JIT flush (count=178)
Dec 13 07:57:37.047 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 13 07:57:39.931 CPU0: JIT: partial JIT flush (count=168)
Dec 13 07:57:41.204 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 13 07:57:47.640 CPU0: JIT: partial JIT flush (count=170)
Dec 13 07:57:47.658 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 13 07:57:47.658 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 13 07:57:47.659 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 13 07:57:47.666 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 13 07:57:47.700 CPU0: JIT: partial JIT flush (count=197)
Dec 13 07:57:47.727 CPU0: JIT: flushing data structures (compiled pages=256)
Dec 13 07:57:47.753 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 13 07:57:47.758 CPU0: JIT: partial JIT flush (count=193)
Dec 13 07:57:47.783 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 13 07:57:47.812 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:57:47.839 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 13 07:57:47.869 CPU0: JIT: partial JIT flush (count=202)
Dec 13 07:57:47.896 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 13 07:57:47.925 CPU0: JIT: partial JIT flush (count=199)
Dec 13 07:57:47.952 CPU0: JIT: flushing data structures (compiled pages=263)
Dec 13 07:57:47.982 CPU0: JIT: partial JIT flush (count=198)
Dec 13 07:57:48.008 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 13 07:57:48.038 CPU0: JIT: partial JIT flush (count=201)
Dec 13 07:57:48.065 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 13 07:57:48.094 CPU0: JIT: partial JIT flush (count=187)
Dec 13 07:57:48.121 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 13 07:57:48.653 CPU0: JIT: partial JIT flush (count=173)
Dec 13 07:58:41.154 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 13 07:59:39.090 CPU0: JIT: partial JIT flush (count=137)
Dec 13 07:59:44.766 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 13 08:00:41.156 CPU0: JIT: partial JIT flush (count=139)
Dec 13 08:01:40.193 CPU0: JIT: flushing data structures (compiled pages=268)
Dec 13 08:01:45.689 CPU0: JIT: partial JIT flush (count=178)
Dec 13 08:02:41.179 CPU0: JIT: flushing data structures (compiled pages=273)
Dec 13 08:03:41.149 CPU0: JIT: partial JIT flush (count=130)
Dec 13 08:03:45.285 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 13 08:04:41.142 CPU0: JIT: partial JIT flush (count=134)
Dec 13 08:05:41.154 CPU0: JIT: flushing data structures (compiled pages=275)
Dec 13 08:05:45.692 CPU0: JIT: partial JIT flush (count=181)
Dec 13 08:06:41.146 CPU0: JIT: flushing data structures (compiled pages=281)
Dec 13 08:07:29.757 CPU0: JIT: partial JIT flush (count=137)
Dec 13 08:07:44.612 CPU0: JIT: flushing data structures (compiled pages=283)
Dec 13 08:07:47.833 CPU0: JIT: partial JIT flush (count=177)
Dec 13 08:08:04.655 CPU0: JIT: flushing data structures (compiled pages=281)
Dec 13 08:08:44.593 CPU0: JIT: partial JIT flush (count=143)
Dec 13 08:09:41.138 CPU0: JIT: flushing data structures (compiled pages=283)
Dec 13 08:10:35.537 CPU0: JIT: partial JIT flush (count=139)
Dec 13 08:10:44.608 CPU0: JIT: flushing data structures (compiled pages=286)
Dec 13 08:11:41.137 CPU0: JIT: partial JIT flush (count=137)
Dec 13 08:12:41.134 CPU0: JIT: flushing data structures (compiled pages=288)
Dec 13 08:12:47.800 CPU0: JIT: partial JIT flush (count=175)
Dec 13 08:13:41.148 CPU0: JIT: flushing data structures (compiled pages=291)
Dec 13 08:14:41.138 CPU0: JIT: partial JIT flush (count=132)
Dec 13 08:14:47.795 CPU0: JIT: flushing data structures (compiled pages=291)
Dec 13 08:15:43.735 CPU0: JIT: partial JIT flush (count=139)
Dec 13 08:16:36.727 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 08:16:44.615 CPU0: JIT: partial JIT flush (count=175)
Dec 13 08:17:41.164 CPU0: JIT: flushing data structures (compiled pages=297)
Dec 13 08:18:41.109 CPU0: JIT: partial JIT flush (count=133)
Dec 13 08:18:45.933 CPU0: JIT: flushing data structures (compiled pages=298)
Dec 13 08:19:41.148 CPU0: JIT: partial JIT flush (count=135)
Dec 13 08:20:41.138 CPU0: JIT: flushing data structures (compiled pages=303)
Dec 13 08:20:47.793 CPU0: JIT: partial JIT flush (count=172)
Dec 13 08:21:41.119 CPU0: JIT: flushing data structures (compiled pages=306)
