{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617619382726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617619382726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 06:43:02 2021 " "Processing started: Mon Apr 05 06:43:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617619382726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619382726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo_v2 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo_v2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619382726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617619383492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617619383492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/vga/ip_vga_pll_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/vga/ip_vga_pll_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_PLL_Altera " "Found entity 1: IP_VGA_PLL_Altera" {  } { { "generated_project/VGA/IP_VGA_PLL_Altera.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_PLL_Altera.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/vga/ip_vga_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/vga/ip_vga_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_Main " "Found entity 1: IP_VGA_Main" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/vga/ip_vga_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/vga/ip_vga_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_IF " "Found entity 1: IP_VGA_IF" {  } { { "generated_project/VGA/IP_VGA_IF.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/vga/ip_vga_asyncram_altera.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/vga/ip_vga_asyncram_altera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_VGA_AsyncRam_Altera " "Found entity 1: IP_VGA_AsyncRam_Altera" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/memory/mem10k_megafunction.v 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/memory/mem10k_megafunction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem10k_megafunction " "Found entity 1: mem10k_megafunction" {  } { { "generated_project/Memory/mem10k_megafunction.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/memory/mem_m10k.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/memory/mem_m10k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_m10k " "Found entity 1: mem_m10k" {  } { { "generated_project/Memory/mem_m10k.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem_m10k.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/gpio/ip_gpio_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/gpio/ip_gpio_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_GPIO_Main " "Found entity 1: IP_GPIO_Main" {  } { { "generated_project/GPIO/IP_GPIO_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_Main.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/gpio/ip_gpio_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/gpio/ip_gpio_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_GPIO_IF " "Found entity 1: IP_GPIO_IF" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394228 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(300) " "Verilog HDL warning at picorv32.sv(300): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(320) " "Verilog HDL warning at picorv32.sv(320): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(327) " "Verilog HDL warning at picorv32.sv(327): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(331) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(331)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(386) " "Verilog HDL warning at picorv32.sv(386): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(388) " "Verilog HDL warning at picorv32.sv(388): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(402) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(402)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1036) " "Verilog HDL warning at picorv32.sv(1036): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1116) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1116)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1245) " "Verilog HDL warning at picorv32.sv(1245): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1246) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1246)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1246) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1246)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1262) " "Verilog HDL warning at picorv32.sv(1262): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1263) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1263)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1263) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1263)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1306) " "Verilog HDL warning at picorv32.sv(1306): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1309) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1309)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1344) " "Verilog HDL warning at picorv32.sv(1344): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1399) " "Verilog HDL warning at picorv32.sv(1399): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1400) " "Verilog HDL warning at picorv32.sv(1400): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1412) " "Verilog HDL warning at picorv32.sv(1412): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1413) " "Verilog HDL warning at picorv32.sv(1413): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1431) " "Verilog HDL warning at picorv32.sv(1431): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1432) " "Verilog HDL warning at picorv32.sv(1432): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1435) " "Verilog HDL warning at picorv32.sv(1435): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1450) " "Verilog HDL warning at picorv32.sv(1450): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1480) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1480)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1480) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1480)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1492) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1492)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1575) " "Verilog HDL warning at picorv32.sv(1575): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1576) " "Verilog HDL warning at picorv32.sv(1576): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1578) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1578)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1578 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1622) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1622)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1622) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1622)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1730) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1730)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1730 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1761) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1761)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1761 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1831) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1831)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1831) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1831)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1839) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1839)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1839) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1839)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1854) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1854)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1854) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1854)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1879) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1879)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1879) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1879)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case generated_project/CPU/picorv32.sv(1896) " "Unrecognized synthesis attribute \"parallel_case\" at generated_project/CPU/picorv32.sv(1896)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case generated_project/CPU/picorv32.sv(1896) " "Unrecognized synthesis attribute \"full_case\" at generated_project/CPU/picorv32.sv(1896)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(1969) " "Verilog HDL warning at picorv32.sv(1969): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.sv(1397) " "Verilog HDL information at picorv32.sv(1397): always construct contains both blocking and non-blocking assignments" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617619394244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.sv(2462) " "Verilog HDL warning at picorv32.sv(2462): extended using \"x\" or \"z\"" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617619394259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/cpu/picorv32.sv 8 8 " "Found 8 design units, including 8 entities, in source file generated_project/cpu/picorv32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394259 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394259 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394259 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394259 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394259 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394259 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394259 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/axi/interfaces.sv 3 3 " "Found 3 design units, including 3 entities, in source file generated_project/axi/interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Worker_Mem_IF " "Found entity 1: Simple_Worker_Mem_IF" {  } { { "generated_project/AXI/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/Interfaces.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394275 ""} { "Info" "ISGN_ENTITY_NAME" "2 Simple_Manager_Mem_IF " "Found entity 2: Simple_Manager_Mem_IF" {  } { { "generated_project/AXI/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/Interfaces.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394275 ""} { "Info" "ISGN_ENTITY_NAME" "3 AXI5_Lite_IF " "Found entity 3: AXI5_Lite_IF" {  } { { "generated_project/AXI/Interfaces.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/Interfaces.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated_project/axi/controller_worker.sv 1 1 " "Found 1 design units, including 1 entities, in source file generated_project/axi/controller_worker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Controller_Worker " "Found entity 1: AXI_Controller_Worker" {  } { { "generated_project/AXI/controller_worker.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/controller_worker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "araddr_latched ARADDR_LATCHED demo_project.sv(242) " "Verilog HDL Declaration information at demo_project.sv(242): object \"araddr_latched\" differs only in case from object \"ARADDR_LATCHED\" in the same scope" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617619394306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "awaddr_latched AWADDR_LATCHED demo_project.sv(246) " "Verilog HDL Declaration information at demo_project.sv(246): object \"awaddr_latched\" differs only in case from object \"AWADDR_LATCHED\" in the same scope" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617619394306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_project.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394306 ""} { "Info" "ISGN_ENTITY_NAME" "2 AXI_Interconnect " "Found entity 2: AXI_Interconnect" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619394306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619394306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617619394431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 demo_project.sv(62) " "Verilog HDL assignment warning at demo_project.sv(62): truncated value with size 32 to match size of target (9)" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394463 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 demo_project.sv(69) " "Verilog HDL assignment warning at demo_project.sv(69): truncated value with size 32 to match size of target (7)" {  } { { "demo_project.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394463 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI5_Lite_IF AXI5_Lite_IF:M_IF " "Elaborating entity \"AXI5_Lite_IF\" for hierarchy \"AXI5_Lite_IF:M_IF\"" {  } { { "demo_project.sv" "M_IF" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619394619 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "AXI5_Lite_IF " "Entity \"AXI5_Lite_IF\" contains only dangling pins" {  } { { "demo_project.sv" "M_IF" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 19 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1617619394619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_Worker_Mem_IF Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0 " "Elaborating entity \"Simple_Worker_Mem_IF\" for hierarchy \"Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0\"" {  } { { "demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619394634 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Simple_Worker_Mem_IF " "Entity \"Simple_Worker_Mem_IF\" contains only dangling pins" {  } { { "demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 23 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1617619394634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_IF IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1 " "Elaborating entity \"IP_VGA_IF\" for hierarchy \"IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1\"" {  } { { "demo_project.sv" "IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619394650 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "IP_VGA_IF " "Entity \"IP_VGA_IF\" contains only dangling pins" {  } { { "demo_project.sv" "IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 29 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1617619394650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_IF IP_GPIO_IF:IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B_if1 " "Elaborating entity \"IP_GPIO_IF\" for hierarchy \"IP_GPIO_IF:IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B_if1\"" {  } { { "demo_project.sv" "IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B_if1" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619394681 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "IP_GPIO_IF " "Entity \"IP_GPIO_IF\" contains only dangling pins" {  } { { "demo_project.sv" "IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B_if1" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 46 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1617619394681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A " "Elaborating entity \"picorv32_axi\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\"" {  } { { "demo_project.sv" "picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619394697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi_adapter picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32_axi_adapter:axi_adapter " "Elaborating entity \"picorv32_axi_adapter\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32_axi_adapter:axi_adapter\"" {  } { { "generated_project/CPU/picorv32.sv" "axi_adapter" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619394728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core " "Elaborating entity \"picorv32\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\"" {  } { { "generated_project/CPU/picorv32.sv" "picorv32_core" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619394744 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.sv(181) " "Verilog HDL or VHDL warning at picorv32.sv(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.sv(183) " "Verilog HDL or VHDL warning at picorv32.sv(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.sv(184) " "Verilog HDL or VHDL warning at picorv32.sv(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.sv(185) " "Verilog HDL or VHDL warning at picorv32.sv(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.sv(186) " "Verilog HDL or VHDL warning at picorv32.sv(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.sv(187) " "Verilog HDL or VHDL warning at picorv32.sv(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.sv(188) " "Verilog HDL or VHDL warning at picorv32.sv(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.sv(189) " "Verilog HDL or VHDL warning at picorv32.sv(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.sv(375) " "Verilog HDL or VHDL warning at picorv32.sv(375): object \"mem_busy\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.sv(695) " "Verilog HDL or VHDL warning at picorv32.sv(695): object \"dbg_rs1val\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.sv(696) " "Verilog HDL or VHDL warning at picorv32.sv(696): object \"dbg_rs2val\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.sv(697) " "Verilog HDL or VHDL warning at picorv32.sv(697): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.sv(698) " "Verilog HDL or VHDL warning at picorv32.sv(698): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.sv(767) " "Verilog HDL or VHDL warning at picorv32.sv(767): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.sv(1179) " "Verilog HDL or VHDL warning at picorv32.sv(1179): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(332) " "Verilog HDL warning at picorv32.sv(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 332 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(332) " "Verilog HDL Case Statement warning at picorv32.sv(332): incomplete case statement has no default case item" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.sv(617) " "Verilog HDL assignment warning at picorv32.sv(617): truncated value with size 32 to match size of target (2)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394759 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.sv(1240) " "Verilog HDL assignment warning at picorv32.sv(1240): truncated value with size 33 to match size of target (32)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.sv(1245) " "Verilog HDL assignment warning at picorv32.sv(1245): truncated value with size 32 to match size of target (1)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1247) " "Verilog HDL warning at picorv32.sv(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1247 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1247) " "Verilog HDL Case Statement warning at picorv32.sv(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1247 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1264) " "Verilog HDL warning at picorv32.sv(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1264 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1264) " "Verilog HDL Case Statement warning at picorv32.sv(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1264 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1310) " "Verilog HDL warning at picorv32.sv(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1310 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(1310) " "Verilog HDL Case Statement warning at picorv32.sv(1310): incomplete case statement has no default case item" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1310 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1344) " "Verilog HDL assignment warning at picorv32.sv(1344): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1399) " "Verilog HDL assignment warning at picorv32.sv(1399): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.sv(1421) " "Verilog HDL assignment warning at picorv32.sv(1421): truncated value with size 32 to match size of target (4)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.sv(1423) " "Verilog HDL assignment warning at picorv32.sv(1423): truncated value with size 32 to match size of target (4)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1493) " "Verilog HDL warning at picorv32.sv(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1493 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394807 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1589) " "Verilog HDL assignment warning at picorv32.sv(1589): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1623) " "Verilog HDL warning at picorv32.sv(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1623 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1623) " "Verilog HDL Case Statement warning at picorv32.sv(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1623 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1726) " "Verilog HDL assignment warning at picorv32.sv(1726): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1756) " "Verilog HDL assignment warning at picorv32.sv(1756): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1832) " "Verilog HDL warning at picorv32.sv(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1832 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1832) " "Verilog HDL Case Statement warning at picorv32.sv(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1832 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1837) " "Verilog HDL assignment warning at picorv32.sv(1837): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1840) " "Verilog HDL warning at picorv32.sv(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1840 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1840) " "Verilog HDL Case Statement warning at picorv32.sv(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1840 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.sv(1845) " "Verilog HDL assignment warning at picorv32.sv(1845): truncated value with size 32 to match size of target (5)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1855) " "Verilog HDL warning at picorv32.sv(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1855 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1855) " "Verilog HDL Case Statement warning at picorv32.sv(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1855 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1880) " "Verilog HDL warning at picorv32.sv(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1880 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1880) " "Verilog HDL Case Statement warning at picorv32.sv(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1880 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.sv(1897) " "Verilog HDL warning at picorv32.sv(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1897 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.sv(1897) " "Verilog HDL Case Statement warning at picorv32.sv(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 1897 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1617619394822 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_fast_mul picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|picorv32_pcpi_fast_mul:pcpi_mul " "Elaborating entity \"picorv32_pcpi_fast_mul\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|picorv32_pcpi_fast_mul:pcpi_mul\"" {  } { { "generated_project/CPU/picorv32.sv" "pcpi_mul" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619395103 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.sv(2350) " "Verilog HDL Case Statement warning at picorv32.sv(2350): incomplete case statement has no default case item" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2350 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617619395119 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 picorv32.sv(2389) " "Verilog HDL assignment warning at picorv32.sv(2389): truncated value with size 4 to match size of target (3)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619395119 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 picorv32.sv(2406) " "Verilog HDL assignment warning at picorv32.sv(2406): truncated value with size 64 to match size of target (32)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619395119 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_div picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div " "Elaborating entity \"picorv32_pcpi_div\" for hierarchy \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div\"" {  } { { "generated_project/CPU/picorv32.sv" "pcpi_div" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619395166 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "picorv32.sv(2473) " "Verilog HDL error at picorv32.sv(2473): constant value overflow" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2473 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1617619395166 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 picorv32.sv(2494) " "Verilog HDL assignment warning at picorv32.sv(2494): truncated value with size 63 to match size of target (32)" {  } { { "generated_project/CPU/picorv32.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/picorv32.sv" 2494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619395166 "|top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_m10k mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7 " "Elaborating entity \"mem_m10k\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\"" {  } { { "demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619395228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem10k_megafunction mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem " "Elaborating entity \"mem10k_megafunction\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\"" {  } { { "generated_project/Memory/mem_m10k.sv" "mem" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem_m10k.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619395275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\"" {  } { { "generated_project/Memory/mem10k_megafunction.v" "altsyncram_component" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619395462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\"" {  } { { "generated_project/Memory/mem10k_megafunction.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619395494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file generated_project/CPU/mandel.mif " "Parameter \"init_file\" = \"generated_project/CPU/mandel.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619395494 ""}  } { { "generated_project/Memory/mem10k_megafunction.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617619395494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa42 " "Found entity 1: altsyncram_sa42" {  } { { "db/altsyncram_sa42.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_sa42.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619395619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619395619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sa42 mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated " "Elaborating entity \"altsyncram_sa42\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619395634 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 546 Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/mandel.mif " "Memory depth (16384) in the design file differs from memory depth (546) in the Memory Initialization File \"Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/CPU/mandel.mif\" -- setting initial value for remaining addresses to 0" {  } { { "generated_project/Memory/mem10k_megafunction.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/Memory/mem10k_megafunction.v" 94 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1617619395650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619395947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619395947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_sa42.tdf" "decode2" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_sa42.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619395947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619396072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619396072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|decode_u0a:rden_decode_b " "Elaborating entity \"decode_u0a\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|decode_u0a:rden_decode_b\"" {  } { { "db/altsyncram_sa42.tdf" "rden_decode_b" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_sa42.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619396072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619396166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619396166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem10k_megafunction:mem\|altsyncram:altsyncram_component\|altsyncram_sa42:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_sa42.tdf" "mux3" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_sa42.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619396166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_Main IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F " "Elaborating entity \"IP_VGA_Main\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\"" {  } { { "demo_project.sv" "IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619396197 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "IP_VGA_Main.sv(167) " "SystemVerilog warning at IP_VGA_Main.sv(167): unique or priority keyword makes case statement complete" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 167 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IP_VGA_Main.sv(182) " "Verilog HDL assignment warning at IP_VGA_Main.sv(182): truncated value with size 32 to match size of target (1)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(184) " "Verilog HDL assignment warning at IP_VGA_Main.sv(184): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_VGA_Main.sv(187) " "Verilog HDL assignment warning at IP_VGA_Main.sv(187): truncated value with size 32 to match size of target (9)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_VGA_Main.sv(198) " "Verilog HDL assignment warning at IP_VGA_Main.sv(198): truncated value with size 32 to match size of target (9)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(201) " "Verilog HDL assignment warning at IP_VGA_Main.sv(201): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IP_VGA_Main.sv(205) " "Verilog HDL assignment warning at IP_VGA_Main.sv(205): truncated value with size 32 to match size of target (8)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 IP_VGA_Main.sv(225) " "Verilog HDL assignment warning at IP_VGA_Main.sv(225): truncated value with size 32 to match size of target (24)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "IP_VGA_Main.sv(181) " "SystemVerilog warning at IP_VGA_Main.sv(181): unique or priority keyword makes case statement complete" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 181 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(279) " "Verilog HDL assignment warning at IP_VGA_Main.sv(279): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(280) " "Verilog HDL assignment warning at IP_VGA_Main.sv(280): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(281) " "Verilog HDL assignment warning at IP_VGA_Main.sv(281): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(282) " "Verilog HDL assignment warning at IP_VGA_Main.sv(282): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(285) " "Verilog HDL assignment warning at IP_VGA_Main.sv(285): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(286) " "Verilog HDL assignment warning at IP_VGA_Main.sv(286): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(287) " "Verilog HDL assignment warning at IP_VGA_Main.sv(287): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(288) " "Verilog HDL assignment warning at IP_VGA_Main.sv(288): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_VGA_Main.sv(292) " "Verilog HDL assignment warning at IP_VGA_Main.sv(292): truncated value with size 32 to match size of target (9)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IP_VGA_Main.sv(301) " "Verilog HDL assignment warning at IP_VGA_Main.sv(301): truncated value with size 32 to match size of target (11)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 IP_VGA_Main.sv(313) " "Verilog HDL assignment warning at IP_VGA_Main.sv(313): truncated value with size 32 to match size of target (10)" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619396213 "|top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_AsyncRam_Altera IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram " "Elaborating entity \"IP_VGA_AsyncRam_Altera\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\"" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "vram" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619396463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\"" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "altsyncram_component" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619396509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\"" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619396525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif " "Parameter \"init_file\" = \"generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619396525 ""}  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617619396525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6733.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6733.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6733 " "Found entity 1: altsyncram_6733" {  } { { "db/altsyncram_6733.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_6733.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619396681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619396681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6733 IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated " "Elaborating entity \"altsyncram_6733\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619396681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619399556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619399556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_6733.tdf" "decode2" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_6733.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619399556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619399650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619399650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_6733.tdf" "rden_decode_a" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_6733.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619399650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619399760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619399760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|mux_jhb:mux4 " "Elaborating entity \"mux_jhb\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:vram\|altsyncram:altsyncram_component\|altsyncram_6733:auto_generated\|mux_jhb:mux4\"" {  } { { "db/altsyncram_6733.tdf" "mux4" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_6733.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619399760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_AsyncRam_Altera IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette " "Elaborating entity \"IP_VGA_AsyncRam_Altera\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\"" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "palette" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619399838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\"" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "altsyncram_component" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619399870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\"" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619399900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif " "Parameter \"init_file\" = \"generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619399900 ""}  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617619399900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2d33.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2d33.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2d33 " "Found entity 1: altsyncram_2d33" {  } { { "db/altsyncram_2d33.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_2d33.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619400010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619400010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2d33 IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\|altsyncram_2d33:auto_generated " "Elaborating entity \"altsyncram_2d33\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_AsyncRam_Altera:palette\|altsyncram:altsyncram_component\|altsyncram_2d33:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400010 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 255 Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif " "Memory depth (256) in the design file differs from memory depth (255) in the Memory Initialization File \"Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif\" -- setting initial value for remaining addresses to 0" {  } { { "generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_AsyncRam_Altera.sv" 62 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1617619400010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_VGA_PLL_Altera IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll " "Elaborating entity \"IP_VGA_PLL_Altera\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\"" {  } { { "generated_project/VGA/IP_VGA_Main.sv" "pll" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_Main.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\"" {  } { { "generated_project/VGA/IP_VGA_PLL_Altera.v" "altera_pll_i" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_PLL_Altera.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400166 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1617619400181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\"" {  } { { "generated_project/VGA/IP_VGA_PLL_Altera.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_PLL_Altera.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 102.100000 MHz " "Parameter \"output_clock_frequency0\" = \"102.100000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619400197 ""}  } { { "generated_project/VGA/IP_VGA_PLL_Altera.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/VGA/IP_VGA_PLL_Altera.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617619400197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_Main IP_GPIO_Main:IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B " "Elaborating entity \"IP_GPIO_Main\" for hierarchy \"IP_GPIO_Main:IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B\"" {  } { { "demo_project.sv" "IP_GPIO_Main_EDCBA89957144E9786243CBAB6035F9B" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_Main IP_GPIO_Main:IP_GPIO_Main_03E7C7957D28435F9FEA43E474E12689 " "Elaborating entity \"IP_GPIO_Main\" for hierarchy \"IP_GPIO_Main:IP_GPIO_Main_03E7C7957D28435F9FEA43E474E12689\"" {  } { { "demo_project.sv" "IP_GPIO_Main_03E7C7957D28435F9FEA43E474E12689" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_Main IP_GPIO_Main:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D " "Elaborating entity \"IP_GPIO_Main\" for hierarchy \"IP_GPIO_Main:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D\"" {  } { { "demo_project.sv" "IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_GPIO_Main IP_GPIO_Main:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E " "Elaborating entity \"IP_GPIO_Main\" for hierarchy \"IP_GPIO_Main:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E\"" {  } { { "demo_project.sv" "IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Controller_Worker AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller " "Elaborating entity \"AXI_Controller_Worker\" for hierarchy \"AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller\"" {  } { { "demo_project.sv" "mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controller_worker.sv(201) " "Verilog HDL assignment warning at controller_worker.sv(201): truncated value with size 3 to match size of target (2)" {  } { { "generated_project/AXI/controller_worker.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/controller_worker.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619400416 "|top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controller_worker.sv(336) " "Verilog HDL assignment warning at controller_worker.sv(336): truncated value with size 3 to match size of target (2)" {  } { { "generated_project/AXI/controller_worker.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/AXI/controller_worker.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617619400416 "|top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Interconnect AXI_Interconnect:xbar " "Elaborating entity \"AXI_Interconnect\" for hierarchy \"AXI_Interconnect:xbar\"" {  } { { "demo_project.sv" "xbar" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/demo_project.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619400462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ue84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ue84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ue84 " "Found entity 1: altsyncram_ue84" {  } { { "db/altsyncram_ue84.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_ue84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619406806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619406806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619407353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619407353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619407556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619407556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sai " "Found entity 1: cntr_sai" {  } { { "db/cntr_sai.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cntr_sai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619407840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619407840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619407963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619407963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619408119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619408119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619408306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619408306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619408416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619408416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619408572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619408572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619408651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619408651 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619409572 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617619409806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.05.06:43:34 Progress: Loading slda2af9e54/alt_sld_fab_wrapper_hw.tcl " "2021.04.05.06:43:34 Progress: Loading slda2af9e54/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619414220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619416923 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619417017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619418366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619418522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619418616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619418741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619418756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619418772 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617619419445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda2af9e54/alt_sld_fab.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619419709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619419709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619419803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619419803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619419803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619419803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619419881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619419881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619419976 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619419976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619419976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/ip/slda2af9e54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619420054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619420054 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[9\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[9\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[8\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[8\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[7\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[7\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[6\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[6\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[5\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[5\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[4\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[4\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[3\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[3\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[31\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[31\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[30\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[30\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[2\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[2\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[29\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[29\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[28\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[28\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[27\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[27\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[26\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[26\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[25\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[25\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[24\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[24\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421382 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[23\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[23\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[22\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[22\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[21\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[21\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[20\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[20\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[1\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[1\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[19\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[19\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[18\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[18\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[17\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[17\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[16\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[16\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[15\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[15\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[14\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[14\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[13\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[13\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[12\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[12\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[11\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[11\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[10\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[10\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[0\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_A82B8DF9798D4A83A773B4EB08A2678D_if1\|IP_GPIO_IF.in\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[0\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[9\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[9\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[8\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[8\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[7\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[7\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[6\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[6\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[5\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[5\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[4\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[4\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[3\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[3\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[31\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[31\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[31\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[30\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[30\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[30\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[2\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[2\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[29\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[29\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[29\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[28\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[28\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[28\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[27\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[27\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[27\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[26\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[26\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[26\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[25\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[25\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[25\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[24\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[24\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[24\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[23\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[23\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[23\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[22\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[22\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[22\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[21\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[21\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[20\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[20\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[20\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[1\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[1\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[19\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[19\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[19\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[18\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[18\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[18\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[17\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[17\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[17\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[16\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[16\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[16\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[15\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[15\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[14\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[14\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[13\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[13\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[12\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[12\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[11\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[11\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[10\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[10\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WSGN_WIRE_LOOP" "IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[0\] " "Node \"IP_GPIO_IF:IP_GPIO_Main_E55DA6BDF4EC42659239D2DD6B45F15E_if1\|IP_GPIO_IF.in\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "generated_project/GPIO/IP_GPIO_IF.sv" "IP_GPIO_IF.in\[0\]" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/generated_project/GPIO/IP_GPIO_IF.sv" 1 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1617619421397 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred RAM node \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1617619423350 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred RAM node \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1617619423350 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1617619428397 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1617619428397 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1617619428397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619428475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617619428475 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617619428475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2k1 " "Found entity 1: altsyncram_d2k1" {  } { { "db/altsyncram_d2k1.tdf" "" { Text "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/db/altsyncram_d2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617619428569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619428569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1617619432989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619438974 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617619442567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619445880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619447333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/output_files/top.map.smsg " "Generated suppressed messages file Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619448067 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 959 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 959 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1617619450709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617619451145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617619451145 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1617619452583 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1617619452583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11878 " "Implemented 11878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617619453864 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617619453864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10889 " "Implemented 10889 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617619453864 ""} { "Info" "ICUT_CUT_TM_RAMS" "919 " "Implemented 919 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1617619453864 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1617619453864 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1617619453864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617619453864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617619454083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 06:44:14 2021 " "Processing ended: Mon Apr 05 06:44:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617619454083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617619454083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617619454083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617619454083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1617619457130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617619457130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 06:44:16 2021 " "Processing started: Mon Apr 05 06:44:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617619457130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1617619457130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off demo_v2 -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off demo_v2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1617619457130 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1617619458380 ""}
{ "Info" "0" "" "Project  = demo_v2" {  } {  } 0 0 "Project  = demo_v2" 0 0 "Fitter" 0 0 1617619458380 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1617619458380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1617619458911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1617619458911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617619459114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617619459177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617619459177 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1617619459302 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1617619459302 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1617619459317 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617619460161 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617619460208 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617619460865 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1617619461208 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1617619475364 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1617619475661 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1617619475661 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 400 global CLKCTRL_G6 " "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|IP_VGA_PLL_Altera:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 400 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1617619475927 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1617619475927 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 7594 global CLKCTRL_G0 " "CLOCK_50~inputCLKENA0 with 7594 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1617619475927 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1617619475927 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617619475927 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617619477974 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617619477974 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617619477974 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617619477974 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1617619477974 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1617619478083 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready CLOCK_50 " "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617619478146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1617619478146 "|top|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1617619478302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1617619478302 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1617619478349 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1617619478349 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1617619478349 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617619478349 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617619478349 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617619478349 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1617619478349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617619478833 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617619478849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617619478895 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617619478943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617619479021 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617619479052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617619480271 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "230 DSP block " "Packed 230 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617619480286 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1617619480286 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617619480286 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617619481068 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1617619481068 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617619481068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617619489239 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1617619491770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617619514145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617619539786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617619555192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617619555192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617619563756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1617619587661 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617619587661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1617619604848 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617619604848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617619604848 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.33 " "Total time spent on timing analysis during the Fitter is 16.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1617619618240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617619618646 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617619625442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617619625442 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617619633114 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:58 " "Fitter post-fit operations ending: elapsed time is 00:00:58" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617619676474 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617619677302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/output_files/top.fit.smsg " "Generated suppressed messages file Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj_v2/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617619678615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 209 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6769 " "Peak virtual memory: 6769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617619686037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 06:48:06 2021 " "Processing ended: Mon Apr 05 06:48:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617619686037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:50 " "Elapsed time: 00:03:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617619686037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:17 " "Total CPU time (on all processors): 00:07:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617619686037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617619686037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1617619688364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617619688364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 06:48:08 2021 " "Processing started: Mon Apr 05 06:48:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617619688364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1617619688364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off demo_v2 -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off demo_v2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1617619688364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1617619690442 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1617619704333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617619705130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 06:48:25 2021 " "Processing ended: Mon Apr 05 06:48:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617619705130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617619705130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617619705130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1617619705130 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1617619706020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1617619707020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617619707020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 05 06:48:26 2021 " "Processing started: Mon Apr 05 06:48:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617619707020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1617619707020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta demo_v2 -c top " "Command: quartus_sta demo_v2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1617619707020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1617619707245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1617619709334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1617619709334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619709380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619709380 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617619711067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617619711067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617619711067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617619711067 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1617619711067 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1617619711318 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready CLOCK_50 " "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617619711411 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617619711411 "|top|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1617619711489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617619733161 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1617619733239 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617619733239 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1617619733239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1617619733286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.753 " "Worst-case setup slack is 9.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.753               0.000 altera_reserved_tck  " "    9.753               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619733520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619733536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 27.529 " "Worst-case recovery slack is 27.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.529               0.000 altera_reserved_tck  " "   27.529               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619733552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.929 " "Worst-case removal slack is 0.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 altera_reserved_tck  " "    0.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619733583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.250 " "Worst-case minimum pulse width slack is 15.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.250               0.000 altera_reserved_tck  " "   15.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619733583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619733583 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617619733817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1617619733895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1617619744614 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready CLOCK_50 " "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617619745818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617619745818 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617619767130 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1617619767192 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617619767192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.918 " "Worst-case setup slack is 9.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.918               0.000 altera_reserved_tck  " "    9.918               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619767270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 altera_reserved_tck  " "    0.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619767348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 27.752 " "Worst-case recovery slack is 27.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.752               0.000 altera_reserved_tck  " "   27.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619767364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.860 " "Worst-case removal slack is 0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 altera_reserved_tck  " "    0.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619767380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.269 " "Worst-case minimum pulse width slack is 15.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.269               0.000 altera_reserved_tck  " "   15.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619767395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619767395 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1617619767598 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1617619767958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1617619778599 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready CLOCK_50 " "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617619779723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617619779723 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617619801223 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1617619801270 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617619801270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.450 " "Worst-case setup slack is 12.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.450               0.000 altera_reserved_tck  " "   12.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619801302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.037 " "Worst-case hold slack is 0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 altera_reserved_tck  " "    0.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619801333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.109 " "Worst-case recovery slack is 29.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.109               0.000 altera_reserved_tck  " "   29.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619801348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.475 " "Worst-case removal slack is 0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 altera_reserved_tck  " "    0.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619801380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.030 " "Worst-case minimum pulse width slack is 15.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.030               0.000 altera_reserved_tck  " "   15.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619801380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619801380 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617619801598 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready CLOCK_50 " "Register mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7\|mem_if.wr_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617619802364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617619802364 "|top|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617619828567 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1617619828630 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617619828630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.940 " "Worst-case setup slack is 12.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.940               0.000 altera_reserved_tck  " "   12.940               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619828661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.025 " "Worst-case hold slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 altera_reserved_tck  " "    0.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619828708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.600 " "Worst-case recovery slack is 29.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.600               0.000 altera_reserved_tck  " "   29.600               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619828724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.415 " "Worst-case removal slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 altera_reserved_tck  " "    0.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619828786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.078 " "Worst-case minimum pulse width slack is 15.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.078               0.000 altera_reserved_tck  " "   15.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617619828802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617619828802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617619832630 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617619832647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5417 " "Peak virtual memory: 5417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617619833474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 05 06:50:33 2021 " "Processing ended: Mon Apr 05 06:50:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617619833474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617619833474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617619833474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617619833474 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 402 s " "Quartus Prime Full Compilation was successful. 0 errors, 402 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617619834958 ""}
