
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110981                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383960                       # Number of bytes of host memory used
host_op_rate                                   128956                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 55986.94                       # Real time elapsed on the host
host_tick_rate                               36307629                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6213462764                       # Number of instructions simulated
sim_ops                                    7219848619                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032753                       # Number of seconds simulated
sim_ticks                                2032753086429                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   316                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14130755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28261195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.153703                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       352473684                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    798287942                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       654363                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    723309889                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     21198794                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     21202539                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3745                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       906535861                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        67653537                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1619344530                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1511672859                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       653603                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          898056170                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     293995223                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     46581316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     19305277                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4213462763                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4902412219                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4871867819                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.006270                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.186745                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3590560444     73.70%     73.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    339630617      6.97%     80.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    277413811      5.69%     86.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     69588916      1.43%     87.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    177706129      3.65%     91.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     43379888      0.89%     92.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     37648045      0.77%     93.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     41944746      0.86%     93.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    293995223      6.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4871867819                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     67454181                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4367825444                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             952537071                       # Number of loads committed
system.switch_cpus.commit.membars            51756140                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3037105641     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    191494392      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    952537071     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    721275115     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4902412219                       # Class of committed instruction
system.switch_cpus.commit.refs             1673812186                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          79584908                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4213462763                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4902412219                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.156936                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.156936                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3813875295                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           764                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    351443409                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4932056611                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        291091414                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         586946110                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         699445                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          1164                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     182094309                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           906535861                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         580703299                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4292786461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         18224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4250428924                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         1400410                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.185967                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    581219862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    441326015                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.871935                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4874706580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.014168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.317665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3870780217     79.41%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        138334629      2.84%     82.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         89610370      1.84%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        143981836      2.95%     87.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        109043507      2.24%     89.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         58638234      1.20%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        111806970      2.29%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26024730      0.53%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        326486087      6.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4874706580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       977815                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        899265625                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.015182                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1713863909                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          722207907                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       980265920                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     955913631                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     46744004                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        18101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    723650234                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4921717465                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     991656002                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       727355                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4948716522                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        7678935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     757604087                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         699445                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     766814487                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          561                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    184450917                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        68798                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     37059651                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3376542                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2375092                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        68798                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       972479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4742828215                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4910609649                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.575381                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2728935411                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.007365                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4910872551                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       6051454576                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3513487528                       # number of integer regfile writes
system.switch_cpus.ipc                       0.864352                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.864352                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3043595095     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    191536330      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    991836080     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    722476369     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4949443877                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            80066727                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016177                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9655456     12.06%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       10350942     12.93%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22666532     28.31%     53.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      37393797     46.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4912693132                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  14625381666                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4831012169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4861394221                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4874973460                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4949443877                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     46744005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     19305131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        12076                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       162689                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     18146060                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4874706580                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.015332                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.791388                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3190099679     65.44%     65.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    539341846     11.06%     76.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    319876177      6.56%     83.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    236631135      4.85%     87.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    194812782      4.00%     91.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    210362077      4.32%     96.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     91874304      1.88%     98.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     55519705      1.14%     99.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     36188875      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4874706580                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.015331                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      116817472                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    228291471                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     79597480                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     79696874                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     61139783                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     47930858                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    955913631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    723650234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5211199688                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      186324000                       # number of misc regfile writes
system.switch_cpus.numCycles               4874707641                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1846461719                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    5135123432                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      193110494                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        367266351                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      284131321                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       9056659                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7902742975                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4926521974                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   5161691039                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         687269443                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       68081414                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         699445                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     642673762                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         26567498                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   6032679570                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1330335850                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     57259179                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1081424103                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     46744632                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     53097676                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9499585984                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9846274977                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         53065850                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        26531630                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16625218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          356                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33250437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            356                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14130123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3827294                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10303145                       # Transaction distribution
system.membus.trans_dist::ReadExReq               632                       # Transaction distribution
system.membus.trans_dist::ReadExResp              632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14130124                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     21646136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     20745814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     42391950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42391950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1170226688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1128403584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2298630272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2298630272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14130756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14130756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14130756                       # Request fanout histogram
system.membus.reqLayer0.occupancy         36452928136                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35367784927                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       133269106381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16624586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7710168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23045805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             632                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16624548                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49875538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49875655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2625030784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2625040768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14130794                       # Total snoops (count)
system.tol2bus.snoopTraffic                 489893632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30756013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004678                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30755340    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    673      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30756013                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20342131113                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34663498215                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    923579392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         923581696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    246644992                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      246644992                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      7215464                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            7215482                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1926914                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1926914                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    454349029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            454350163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     121335441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           121335441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     121335441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    454349029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           575685604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3853828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  14430930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000222435678                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       219912                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       219912                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           23598906                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3638126                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    7215483                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1926914                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 14430966                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3853828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           506328                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           700524                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           495722                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           901344                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1194242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1769854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1689924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1093554                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           658506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1101895                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1284026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          748316                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          515676                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          505854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          749292                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          515908                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            20216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           264084                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           646946                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           646983                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           657662                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           384104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           586264                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          646914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             632                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.23                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                348096723886                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               72154825000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           618677317636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24121.51                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42871.51                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 9161434                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3395006                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.48                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               88.09                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             14430966                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3853828                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                6407767                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                6408001                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 807520                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 807356                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    190                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    125                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                150959                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                161978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                215636                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                220043                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                219938                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                219924                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                219924                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                219957                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                219962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                219925                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                220232                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                220860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                220929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                222047                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                222370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                220626                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                221435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                221542                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 15522                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      5728318                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   204.287240                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   164.721826                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   193.754492                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        25614      0.45%      0.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      4491789     78.41%     78.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       488823      8.53%     87.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       263110      4.59%     91.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       107559      1.88%     93.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        76936      1.34%     95.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        66671      1.16%     96.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        55767      0.97%     97.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       152049      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      5728318                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       219912                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     65.621430                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    61.622911                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.725323                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         2376      1.08%      1.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         6033      2.74%      3.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        20282      9.22%     13.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        19233      8.75%     21.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        22714     10.33%     32.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        30796     14.00%     46.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        36382     16.54%     62.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        21090      9.59%     72.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        25671     11.67%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95        16285      7.41%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         4781      2.17%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         2849      1.30%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         6167      2.80%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         2146      0.98%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         1043      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143         2055      0.93%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       219912                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       219912                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.524305                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.495828                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.991270                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           56497     25.69%     25.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            9487      4.31%     30.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          141323     64.26%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            8327      3.79%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3292      1.50%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             985      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       219912                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             923581760                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              246643520                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              923581824                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           246644992                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      454.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      121.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   454.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   121.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.50                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032753062945                       # Total gap between requests
system.mem_ctrls0.avgGap                    222343.56                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    923579456                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    246643520                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1133.438200331309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 454349060.968580543995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 121334716.767438918352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     14430930                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3853828                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1481370                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 618675836266                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47361346428055                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41149.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42871.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12289429.22                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   68.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         18326880600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          9740941485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        43407430080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6440488200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    770351170170                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    131860118400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1140590479095                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       561.106259                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 335598540038                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1629276606391                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         22573388460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         11998025325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        59629652880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       13676373900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    884082046950                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     36087033120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1188509970795                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       584.679949                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  86352564036                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1878522582393                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    885152384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         885154944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    243248640                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      243248640                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      6915253                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            6915273                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1900380                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1900380                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    435445106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            435446366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     119664627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           119664627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     119664627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    435445106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           555110993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3800760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  13830506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000135514966                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       216715                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       216715                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           22751571                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3590515                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    6915273                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1900380                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 13830546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3800760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           566602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           558630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           556392                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           879542                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1052402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1810158                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1558422                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1021784                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           506710                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1243548                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1132388                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          657278                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          576744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          546482                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          616896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          546568                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           252704                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           646956                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           646979                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           646916                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           373996                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           596372                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          636806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.42                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                324313135906                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               69152730000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           583635873406                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23449.05                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42199.05                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 8805719                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3364437                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.67                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.52                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             13830546                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3800760                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                6190264                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                6190322                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 724575                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 724563                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    432                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    386                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                151394                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                164407                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                214776                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                216806                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                216762                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                216742                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                216729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                216737                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                216754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                216948                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                217106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                217542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                217569                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                217585                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                217403                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                216803                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                216776                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                216715                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                 15104                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    87                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5461106                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   206.624742                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   164.326748                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   203.500047                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        19703      0.36%      0.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      4367201     79.97%     80.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       367514      6.73%     87.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       243107      4.45%     91.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        90332      1.65%     93.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        79651      1.46%     94.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        59997      1.10%     95.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        62178      1.14%     96.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       171423      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5461106                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       216715                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     63.818822                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    60.975613                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    20.009884                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          198      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         4900      2.26%      2.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         8057      3.72%      6.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        26106     12.05%     18.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        39451     18.20%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        41991     19.38%     55.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        34510     15.92%     71.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        23774     10.97%     82.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87        12360      5.70%     88.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95        11799      5.44%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         4723      2.18%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         3567      1.65%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           92      0.04%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         3874      1.79%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           93      0.04%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          213      0.10%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           28      0.01%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            3      0.00%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           16      0.01%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175          959      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       216715                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       216715                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.537914                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.512447                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.933435                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           51250     23.65%     23.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           11552      5.33%     28.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          142283     65.65%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            9385      4.33%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2209      1.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              36      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       216715                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             885154944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              243246656                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              885154944                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           243248640                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      435.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      119.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   435.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   119.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.34                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032752875712                       # Total gap between requests
system.mem_ctrls1.avgGap                    230584.49                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    885152384                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    243246656                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1259.375778145899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 435445106.397538185120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 119663651.047417119145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     13830506                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3800760                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1882478                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 583633990928                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47318223985954                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     47061.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42199.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12449674.27                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   69.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         17555425020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          9330903120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        41602023960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6437189160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    768935382510                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    133052633280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1137377007210                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       559.525412                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 338789878476                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1626085267953                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         21436964640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         11393994150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        57148074480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       13402616220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    877355193090                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     41751656160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1182951948900                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       581.945715                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 100979790288                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1863895356141                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2494462                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2494463                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2494462                       # number of overall hits
system.l2.overall_hits::total                 2494463                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     14130718                       # number of demand (read+write) misses
system.l2.demand_misses::total               14130756                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     14130718                       # number of overall misses
system.l2.overall_misses::total              14130756                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3690450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1333950740463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1333954430913                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3690450                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1333950740463                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1333954430913                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     16625180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16625219                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     16625180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16625219                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.849959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.849959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 97117.105263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94400.775705                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94400.783009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 97117.105263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94400.775705                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94400.783009                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3827294                       # number of writebacks
system.l2.writebacks::total                   3827294                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     14130718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14130756                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     14130718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14130756                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3366574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1213191709544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1213195076118                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3366574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1213191709544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1213195076118                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.849959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.849959                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.849959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.849959                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88594.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85854.923263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85854.930629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88594.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85854.923263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85854.930629                       # average overall mshr miss latency
system.l2.replacements                       14130794                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3882874                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3882874                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3882874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3882874                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          632                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 632                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     51268899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      51268899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81121.675633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81121.675633                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            632                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     45861545                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45861545                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72565.735759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72565.735759                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3690450                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3690450                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 97117.105263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97117.105263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3366574                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3366574                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88594.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88594.052632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2494462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2494462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     14130086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        14130086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1333899471564                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1333899471564                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     16624548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16624548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.849953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.849953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 94401.369642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94401.369642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     14130086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     14130086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1213145847999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1213145847999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.849953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.849953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85855.517652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85855.517652                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    33513374                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14131818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.371484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.001975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        11.104371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1012.891748                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.989152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 546132714                       # Number of tag accesses
system.l2.tags.data_accesses                546132714                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967246913571                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032753086429                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    580703243                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2582802974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099731                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    580703243                       # number of overall hits
system.cpu.icache.overall_hits::total      2582802974                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            890                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total           890                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4925604                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4925604                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4925604                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4925604                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    580703299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2582803864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    580703299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2582803864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87957.214286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5534.386517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87957.214286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5534.386517                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          249                       # number of writebacks
system.cpu.icache.writebacks::total               249                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3749664                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3749664                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3749664                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3749664                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 96145.230769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96145.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 96145.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96145.230769                       # average overall mshr miss latency
system.cpu.icache.replacements                    249                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    580703243                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2582802974                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           890                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4925604                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4925604                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    580703299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2582803864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87957.214286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5534.386517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3749664                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3749664                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 96145.230769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96145.230769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.926985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2582803847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2958538.198167                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.532213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.394772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      100729351569                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     100729351569                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713784230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1336942061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2050726291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713784230                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1336942061                       # number of overall hits
system.cpu.dcache.overall_hits::total      2050726291                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9763153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     67426668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       77189821                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9763153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     67426668                       # number of overall misses
system.cpu.dcache.overall_misses::total      77189821                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5532101788714                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5532101788714                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5532101788714                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5532101788714                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723547383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1404368729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2127916112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723547383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1404368729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2127916112                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.048012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.048012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82046.198527                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71668.799293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82046.198527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71668.799293                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        82247                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               884                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    93.039593                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8829606                       # number of writebacks
system.cpu.dcache.writebacks::total           8829606                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     50801804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     50801804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     50801804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     50801804                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     16624864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16624864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     16624864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16624864                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1377083922759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1377083922759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1377083922759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1377083922759                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011838                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011838                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007813                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82832.793264                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82832.793264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82832.793264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82832.793264                       # average overall mshr miss latency
system.cpu.dcache.replacements               26388235                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395638914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    662250474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1057889388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6219262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     67424140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      73643402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5531877814680                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5531877814680                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401858176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    729674614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1131532790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.092403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82045.952899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75117.086724                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     50799908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     50799908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     16624232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16624232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1377031488345                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1377031488345                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82832.788206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82832.788206                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318145316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    674691587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      992836903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2528                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3546419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    223974034                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    223974034                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321689207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    674694115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    996383322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88597.323576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    63.154984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          632                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          632                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     52434414                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     52434414                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82965.844937                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82965.844937                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     46580693                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     65420061                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          631                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          790                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     52973178                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     52973178                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     46581324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     65420851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 83951.153724                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67054.655696                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          315                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          315                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          316                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          316                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     23003805                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23003805                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72796.851266                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72796.851266                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839527                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     46581000                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     65420527                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839527                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     46581000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     65420527                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2207955370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26388491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.671149                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.773104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.226438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       72306628171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      72306628171                       # Number of data accesses

---------- End Simulation Statistics   ----------
