#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022907174290 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000022907289460_0 .net "PC", 31 0, v00000229071ad530_0;  1 drivers
v0000022907289dc0_0 .var "clk", 0 0;
v0000022907289a00_0 .net "clkout", 0 0, L_000002290728af50;  1 drivers
v00000229072887e0_0 .net "cycles_consumed", 31 0, v00000229072850e0_0;  1 drivers
v0000022907289320_0 .var "rst", 0 0;
S_00000229071140c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000022907174290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022907195b20 .param/l "RType" 0 4 2, C4<000000>;
P_0000022907195b58 .param/l "add" 0 4 5, C4<100000>;
P_0000022907195b90 .param/l "addi" 0 4 8, C4<001000>;
P_0000022907195bc8 .param/l "addu" 0 4 5, C4<100001>;
P_0000022907195c00 .param/l "and_" 0 4 5, C4<100100>;
P_0000022907195c38 .param/l "andi" 0 4 8, C4<001100>;
P_0000022907195c70 .param/l "beq" 0 4 10, C4<000100>;
P_0000022907195ca8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022907195ce0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000022907195d18 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022907195d50 .param/l "j" 0 4 12, C4<000010>;
P_0000022907195d88 .param/l "jal" 0 4 12, C4<000011>;
P_0000022907195dc0 .param/l "jr" 0 4 6, C4<001000>;
P_0000022907195df8 .param/l "lw" 0 4 8, C4<100011>;
P_0000022907195e30 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022907195e68 .param/l "or_" 0 4 5, C4<100101>;
P_0000022907195ea0 .param/l "ori" 0 4 8, C4<001101>;
P_0000022907195ed8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022907195f10 .param/l "sll" 0 4 6, C4<000000>;
P_0000022907195f48 .param/l "slt" 0 4 5, C4<101010>;
P_0000022907195f80 .param/l "slti" 0 4 8, C4<101010>;
P_0000022907195fb8 .param/l "srl" 0 4 6, C4<000010>;
P_0000022907195ff0 .param/l "sub" 0 4 5, C4<100010>;
P_0000022907196028 .param/l "subu" 0 4 5, C4<100011>;
P_0000022907196060 .param/l "sw" 0 4 8, C4<101011>;
P_0000022907196098 .param/l "xor_" 0 4 5, C4<100110>;
P_00000229071960d0 .param/l "xori" 0 4 8, C4<001110>;
L_000002290728a930 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728aaf0 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728ad20 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728a1c0 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728ae00 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728aa10 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728a3f0 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728a460 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728af50 .functor OR 1, v0000022907289dc0_0, v00000229071785d0_0, C4<0>, C4<0>;
L_000002290728a230 .functor OR 1, L_0000022907288e20, L_0000022907288920, C4<0>, C4<0>;
L_000002290728acb0 .functor AND 1, L_0000022907289e60, L_0000022907288a60, C4<1>, C4<1>;
L_000002290728a0e0 .functor NOT 1, v0000022907289320_0, C4<0>, C4<0>, C4<0>;
L_000002290728a2a0 .functor OR 1, L_00000229072e5dd0, L_00000229072e5790, C4<0>, C4<0>;
L_000002290728a690 .functor OR 1, L_000002290728a2a0, L_00000229072e5b50, C4<0>, C4<0>;
L_000002290728ae70 .functor OR 1, L_00000229072e6190, L_00000229072e5330, C4<0>, C4<0>;
L_000002290728a4d0 .functor AND 1, L_00000229072e5510, L_000002290728ae70, C4<1>, C4<1>;
L_000002290728a9a0 .functor OR 1, L_00000229072e6cd0, L_00000229072e58d0, C4<0>, C4<0>;
L_000002290728a380 .functor AND 1, L_00000229072e6e10, L_000002290728a9a0, C4<1>, C4<1>;
L_000002290728a850 .functor NOT 1, L_000002290728af50, C4<0>, C4<0>, C4<0>;
v00000229071acb30_0 .net "ALUOp", 3 0, v00000229071782b0_0;  1 drivers
v00000229071adb70_0 .net "ALUResult", 31 0, v000002290727a190_0;  1 drivers
v00000229071ada30_0 .net "ALUSrc", 0 0, v00000229071780d0_0;  1 drivers
v00000229071adfd0_0 .net "ALUin2", 31 0, L_00000229072e5970;  1 drivers
v00000229071ac590_0 .net "MemReadEn", 0 0, v00000229071774f0_0;  1 drivers
v00000229071acbd0_0 .net "MemWriteEn", 0 0, v0000022907178350_0;  1 drivers
v00000229071ad710_0 .net "MemtoReg", 0 0, v0000022907178530_0;  1 drivers
v00000229071ad490_0 .net "PC", 31 0, v00000229071ad530_0;  alias, 1 drivers
v00000229071ade90_0 .net "PCPlus1", 31 0, L_0000022907288d80;  1 drivers
v00000229071ad5d0_0 .net "PCsrc", 1 0, v0000022907279ab0_0;  1 drivers
v00000229071ac630_0 .net "RegDst", 0 0, v0000022907177a90_0;  1 drivers
v00000229071ad7b0_0 .net "RegWriteEn", 0 0, v00000229071773b0_0;  1 drivers
v00000229071ac310_0 .net "WriteRegister", 4 0, L_00000229072e5650;  1 drivers
v00000229071add50_0 .net *"_ivl_0", 0 0, L_000002290728a930;  1 drivers
L_000002290728b080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000229071ac1d0_0 .net/2u *"_ivl_10", 4 0, L_000002290728b080;  1 drivers
L_000002290728b470 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229071acf90_0 .net *"_ivl_101", 15 0, L_000002290728b470;  1 drivers
v00000229071addf0_0 .net *"_ivl_102", 31 0, L_00000229072881a0;  1 drivers
L_000002290728b4b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229071acef0_0 .net *"_ivl_105", 25 0, L_000002290728b4b8;  1 drivers
L_000002290728b500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229071ac3b0_0 .net/2u *"_ivl_106", 31 0, L_000002290728b500;  1 drivers
v00000229071ac6d0_0 .net *"_ivl_108", 0 0, L_0000022907289e60;  1 drivers
L_000002290728b548 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000229071adc10_0 .net/2u *"_ivl_110", 5 0, L_000002290728b548;  1 drivers
v00000229071ad350_0 .net *"_ivl_112", 0 0, L_0000022907288a60;  1 drivers
v00000229071ac450_0 .net *"_ivl_115", 0 0, L_000002290728acb0;  1 drivers
v00000229071adf30_0 .net *"_ivl_116", 47 0, L_0000022907289d20;  1 drivers
L_000002290728b590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229071ac770_0 .net *"_ivl_119", 15 0, L_000002290728b590;  1 drivers
L_000002290728b0c8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000229071ad170_0 .net/2u *"_ivl_12", 5 0, L_000002290728b0c8;  1 drivers
v00000229071adcb0_0 .net *"_ivl_120", 47 0, L_0000022907289820;  1 drivers
L_000002290728b5d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229071ace50_0 .net *"_ivl_123", 15 0, L_000002290728b5d8;  1 drivers
v00000229071ad670_0 .net *"_ivl_125", 0 0, L_0000022907288c40;  1 drivers
v00000229071ad3f0_0 .net *"_ivl_126", 31 0, L_0000022907288ce0;  1 drivers
v00000229071ac950_0 .net *"_ivl_128", 47 0, L_0000022907289f00;  1 drivers
v00000229071ae070_0 .net *"_ivl_130", 47 0, L_0000022907289280;  1 drivers
v00000229071acd10_0 .net *"_ivl_132", 47 0, L_0000022907289140;  1 drivers
v00000229071acc70_0 .net *"_ivl_134", 47 0, L_00000229072898c0;  1 drivers
L_000002290728b620 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000229071ad850_0 .net/2u *"_ivl_138", 1 0, L_000002290728b620;  1 drivers
v00000229071ac810_0 .net *"_ivl_14", 0 0, L_00000229072889c0;  1 drivers
v00000229071ac8b0_0 .net *"_ivl_140", 0 0, L_0000022907288f60;  1 drivers
L_000002290728b668 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000229071ad030_0 .net/2u *"_ivl_142", 1 0, L_000002290728b668;  1 drivers
v00000229071ad0d0_0 .net *"_ivl_144", 0 0, L_0000022907289aa0;  1 drivers
L_000002290728b6b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000229071ad2b0_0 .net/2u *"_ivl_146", 1 0, L_000002290728b6b0;  1 drivers
v00000229071ac270_0 .net *"_ivl_148", 0 0, L_00000229072e60f0;  1 drivers
L_000002290728b6f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000229071ac9f0_0 .net/2u *"_ivl_150", 31 0, L_000002290728b6f8;  1 drivers
L_000002290728b740 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000229071ad8f0_0 .net/2u *"_ivl_152", 31 0, L_000002290728b740;  1 drivers
v00000229071aca90_0 .net *"_ivl_154", 31 0, L_00000229072e69b0;  1 drivers
v00000229071ad210_0 .net *"_ivl_156", 31 0, L_00000229072e6690;  1 drivers
L_000002290728b110 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002290727c7e0_0 .net/2u *"_ivl_16", 4 0, L_000002290728b110;  1 drivers
v000002290727b980_0 .net *"_ivl_160", 0 0, L_000002290728a0e0;  1 drivers
L_000002290728b7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002290727ba20_0 .net/2u *"_ivl_162", 31 0, L_000002290728b7d0;  1 drivers
L_000002290728b8a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002290727cec0_0 .net/2u *"_ivl_166", 5 0, L_000002290728b8a8;  1 drivers
v000002290727b160_0 .net *"_ivl_168", 0 0, L_00000229072e5dd0;  1 drivers
L_000002290728b8f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002290727bf20_0 .net/2u *"_ivl_170", 5 0, L_000002290728b8f0;  1 drivers
v000002290727c1a0_0 .net *"_ivl_172", 0 0, L_00000229072e5790;  1 drivers
v000002290727cc40_0 .net *"_ivl_175", 0 0, L_000002290728a2a0;  1 drivers
L_000002290728b938 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002290727bac0_0 .net/2u *"_ivl_176", 5 0, L_000002290728b938;  1 drivers
v000002290727c880_0 .net *"_ivl_178", 0 0, L_00000229072e5b50;  1 drivers
v000002290727bb60_0 .net *"_ivl_181", 0 0, L_000002290728a690;  1 drivers
L_000002290728b980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002290727cce0_0 .net/2u *"_ivl_182", 15 0, L_000002290728b980;  1 drivers
v000002290727b200_0 .net *"_ivl_184", 31 0, L_00000229072e6f50;  1 drivers
v000002290727ce20_0 .net *"_ivl_187", 0 0, L_00000229072e5fb0;  1 drivers
v000002290727b520_0 .net *"_ivl_188", 15 0, L_00000229072e5470;  1 drivers
v000002290727bfc0_0 .net *"_ivl_19", 4 0, L_0000022907288600;  1 drivers
v000002290727bca0_0 .net *"_ivl_190", 31 0, L_00000229072e50b0;  1 drivers
v000002290727c100_0 .net *"_ivl_194", 31 0, L_00000229072e5830;  1 drivers
L_000002290728b9c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002290727b020_0 .net *"_ivl_197", 25 0, L_000002290728b9c8;  1 drivers
L_000002290728ba10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002290727b0c0_0 .net/2u *"_ivl_198", 31 0, L_000002290728ba10;  1 drivers
L_000002290728b038 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002290727b3e0_0 .net/2u *"_ivl_2", 5 0, L_000002290728b038;  1 drivers
v000002290727cba0_0 .net *"_ivl_20", 4 0, L_0000022907288380;  1 drivers
v000002290727cb00_0 .net *"_ivl_200", 0 0, L_00000229072e5510;  1 drivers
L_000002290728ba58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002290727b840_0 .net/2u *"_ivl_202", 5 0, L_000002290728ba58;  1 drivers
v000002290727c060_0 .net *"_ivl_204", 0 0, L_00000229072e6190;  1 drivers
L_000002290728baa0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002290727b2a0_0 .net/2u *"_ivl_206", 5 0, L_000002290728baa0;  1 drivers
v000002290727c240_0 .net *"_ivl_208", 0 0, L_00000229072e5330;  1 drivers
v000002290727bde0_0 .net *"_ivl_211", 0 0, L_000002290728ae70;  1 drivers
v000002290727b5c0_0 .net *"_ivl_213", 0 0, L_000002290728a4d0;  1 drivers
L_000002290728bae8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002290727b660_0 .net/2u *"_ivl_214", 5 0, L_000002290728bae8;  1 drivers
v000002290727bc00_0 .net *"_ivl_216", 0 0, L_00000229072e55b0;  1 drivers
L_000002290728bb30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002290727c420_0 .net/2u *"_ivl_218", 31 0, L_000002290728bb30;  1 drivers
v000002290727bd40_0 .net *"_ivl_220", 31 0, L_00000229072e56f0;  1 drivers
v000002290727c2e0_0 .net *"_ivl_224", 31 0, L_00000229072e6550;  1 drivers
L_000002290728bb78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002290727b700_0 .net *"_ivl_227", 25 0, L_000002290728bb78;  1 drivers
L_000002290728bbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002290727b7a0_0 .net/2u *"_ivl_228", 31 0, L_000002290728bbc0;  1 drivers
v000002290727b8e0_0 .net *"_ivl_230", 0 0, L_00000229072e6e10;  1 drivers
L_000002290728bc08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002290727b480_0 .net/2u *"_ivl_232", 5 0, L_000002290728bc08;  1 drivers
v000002290727be80_0 .net *"_ivl_234", 0 0, L_00000229072e6cd0;  1 drivers
L_000002290728bc50 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002290727c4c0_0 .net/2u *"_ivl_236", 5 0, L_000002290728bc50;  1 drivers
v000002290727c380_0 .net *"_ivl_238", 0 0, L_00000229072e58d0;  1 drivers
v000002290727b340_0 .net *"_ivl_24", 0 0, L_000002290728ad20;  1 drivers
v000002290727c560_0 .net *"_ivl_241", 0 0, L_000002290728a9a0;  1 drivers
v000002290727c600_0 .net *"_ivl_243", 0 0, L_000002290728a380;  1 drivers
L_000002290728bc98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002290727c6a0_0 .net/2u *"_ivl_244", 5 0, L_000002290728bc98;  1 drivers
v000002290727c740_0 .net *"_ivl_246", 0 0, L_00000229072e6730;  1 drivers
v000002290727c920_0 .net *"_ivl_248", 31 0, L_00000229072e6eb0;  1 drivers
L_000002290728b158 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002290727cd80_0 .net/2u *"_ivl_26", 4 0, L_000002290728b158;  1 drivers
v000002290727c9c0_0 .net *"_ivl_29", 4 0, L_00000229072895a0;  1 drivers
v000002290727ca60_0 .net *"_ivl_32", 0 0, L_000002290728a1c0;  1 drivers
L_000002290728b1a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022907285540_0 .net/2u *"_ivl_34", 4 0, L_000002290728b1a0;  1 drivers
v0000022907286ee0_0 .net *"_ivl_37", 4 0, L_0000022907289640;  1 drivers
v0000022907285e00_0 .net *"_ivl_40", 0 0, L_000002290728ae00;  1 drivers
L_000002290728b1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022907285360_0 .net/2u *"_ivl_42", 15 0, L_000002290728b1e8;  1 drivers
v00000229072855e0_0 .net *"_ivl_45", 15 0, L_00000229072896e0;  1 drivers
v0000022907286800_0 .net *"_ivl_48", 0 0, L_000002290728aa10;  1 drivers
v00000229072859a0_0 .net *"_ivl_5", 5 0, L_00000229072890a0;  1 drivers
L_000002290728b230 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022907285a40_0 .net/2u *"_ivl_50", 36 0, L_000002290728b230;  1 drivers
L_000002290728b278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022907285040_0 .net/2u *"_ivl_52", 31 0, L_000002290728b278;  1 drivers
v0000022907285220_0 .net *"_ivl_55", 4 0, L_0000022907288100;  1 drivers
v0000022907285cc0_0 .net *"_ivl_56", 36 0, L_0000022907288740;  1 drivers
v00000229072857c0_0 .net *"_ivl_58", 36 0, L_0000022907289780;  1 drivers
v0000022907285b80_0 .net *"_ivl_62", 0 0, L_000002290728a3f0;  1 drivers
L_000002290728b2c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022907286940_0 .net/2u *"_ivl_64", 5 0, L_000002290728b2c0;  1 drivers
v0000022907285720_0 .net *"_ivl_67", 5 0, L_00000229072884c0;  1 drivers
v0000022907285680_0 .net *"_ivl_70", 0 0, L_000002290728a460;  1 drivers
L_000002290728b308 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229072854a0_0 .net/2u *"_ivl_72", 57 0, L_000002290728b308;  1 drivers
L_000002290728b350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022907286120_0 .net/2u *"_ivl_74", 31 0, L_000002290728b350;  1 drivers
v00000229072852c0_0 .net *"_ivl_77", 25 0, L_0000022907288b00;  1 drivers
v00000229072861c0_0 .net *"_ivl_78", 57 0, L_0000022907288880;  1 drivers
v0000022907285860_0 .net *"_ivl_8", 0 0, L_000002290728aaf0;  1 drivers
v0000022907285900_0 .net *"_ivl_80", 57 0, L_0000022907289960;  1 drivers
L_000002290728b398 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022907286080_0 .net/2u *"_ivl_84", 31 0, L_000002290728b398;  1 drivers
L_000002290728b3e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022907285d60_0 .net/2u *"_ivl_88", 5 0, L_000002290728b3e0;  1 drivers
v0000022907285ae0_0 .net *"_ivl_90", 0 0, L_0000022907288e20;  1 drivers
L_000002290728b428 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022907285c20_0 .net/2u *"_ivl_92", 5 0, L_000002290728b428;  1 drivers
v0000022907285ea0_0 .net *"_ivl_94", 0 0, L_0000022907288920;  1 drivers
v0000022907286e40_0 .net *"_ivl_97", 0 0, L_000002290728a230;  1 drivers
v0000022907285fe0_0 .net *"_ivl_98", 47 0, L_00000229072891e0;  1 drivers
v0000022907285f40_0 .net "adderResult", 31 0, L_0000022907288ec0;  1 drivers
v0000022907286620_0 .net "address", 31 0, L_0000022907288ba0;  1 drivers
v0000022907286260_0 .net "clk", 0 0, L_000002290728af50;  alias, 1 drivers
v00000229072850e0_0 .var "cycles_consumed", 31 0;
o0000022907241048 .functor BUFZ 1, C4<z>; HiZ drive
v0000022907285400_0 .net "excep_flag", 0 0, o0000022907241048;  0 drivers
v0000022907286a80_0 .net "extImm", 31 0, L_00000229072e5c90;  1 drivers
v0000022907286d00_0 .net "funct", 5 0, L_0000022907288560;  1 drivers
v0000022907286300_0 .net "hlt", 0 0, v00000229071785d0_0;  1 drivers
v00000229072863a0_0 .net "imm", 15 0, L_00000229072886a0;  1 drivers
v0000022907286b20_0 .net "immediate", 31 0, L_00000229072e6410;  1 drivers
v0000022907286440_0 .net "input_clk", 0 0, v0000022907289dc0_0;  1 drivers
v0000022907286580_0 .net "instruction", 31 0, L_00000229072e5290;  1 drivers
v00000229072864e0_0 .net "memoryReadData", 31 0, v000002290727a050_0;  1 drivers
v00000229072866c0_0 .net "nextPC", 31 0, L_00000229072e6370;  1 drivers
v0000022907286760_0 .net "opcode", 5 0, L_00000229072882e0;  1 drivers
v00000229072868a0_0 .net "rd", 4 0, L_0000022907289500;  1 drivers
v00000229072869e0_0 .net "readData1", 31 0, L_000002290728a620;  1 drivers
v0000022907286bc0_0 .net "readData1_w", 31 0, L_00000229072e5bf0;  1 drivers
v0000022907286c60_0 .net "readData2", 31 0, L_000002290728a770;  1 drivers
v0000022907286da0_0 .net "rs", 4 0, L_0000022907289c80;  1 drivers
v0000022907285180_0 .net "rst", 0 0, v0000022907289320_0;  1 drivers
v0000022907288240_0 .net "rt", 4 0, L_0000022907288420;  1 drivers
v0000022907289b40_0 .net "shamt", 31 0, L_0000022907289000;  1 drivers
v00000229072893c0_0 .net "wire_instruction", 31 0, L_000002290728ad90;  1 drivers
v0000022907288060_0 .net "writeData", 31 0, L_00000229072e5f10;  1 drivers
v0000022907289be0_0 .net "zero", 0 0, L_00000229072e5d30;  1 drivers
L_00000229072890a0 .part L_00000229072e5290, 26, 6;
L_00000229072882e0 .functor MUXZ 6, L_00000229072890a0, L_000002290728b038, L_000002290728a930, C4<>;
L_00000229072889c0 .cmp/eq 6, L_00000229072882e0, L_000002290728b0c8;
L_0000022907288600 .part L_00000229072e5290, 11, 5;
L_0000022907288380 .functor MUXZ 5, L_0000022907288600, L_000002290728b110, L_00000229072889c0, C4<>;
L_0000022907289500 .functor MUXZ 5, L_0000022907288380, L_000002290728b080, L_000002290728aaf0, C4<>;
L_00000229072895a0 .part L_00000229072e5290, 21, 5;
L_0000022907289c80 .functor MUXZ 5, L_00000229072895a0, L_000002290728b158, L_000002290728ad20, C4<>;
L_0000022907289640 .part L_00000229072e5290, 16, 5;
L_0000022907288420 .functor MUXZ 5, L_0000022907289640, L_000002290728b1a0, L_000002290728a1c0, C4<>;
L_00000229072896e0 .part L_00000229072e5290, 0, 16;
L_00000229072886a0 .functor MUXZ 16, L_00000229072896e0, L_000002290728b1e8, L_000002290728ae00, C4<>;
L_0000022907288100 .part L_00000229072e5290, 6, 5;
L_0000022907288740 .concat [ 5 32 0 0], L_0000022907288100, L_000002290728b278;
L_0000022907289780 .functor MUXZ 37, L_0000022907288740, L_000002290728b230, L_000002290728aa10, C4<>;
L_0000022907289000 .part L_0000022907289780, 0, 32;
L_00000229072884c0 .part L_00000229072e5290, 0, 6;
L_0000022907288560 .functor MUXZ 6, L_00000229072884c0, L_000002290728b2c0, L_000002290728a3f0, C4<>;
L_0000022907288b00 .part L_00000229072e5290, 0, 26;
L_0000022907288880 .concat [ 26 32 0 0], L_0000022907288b00, L_000002290728b350;
L_0000022907289960 .functor MUXZ 58, L_0000022907288880, L_000002290728b308, L_000002290728a460, C4<>;
L_0000022907288ba0 .part L_0000022907289960, 0, 32;
L_0000022907288d80 .arith/sum 32, v00000229071ad530_0, L_000002290728b398;
L_0000022907288e20 .cmp/eq 6, L_00000229072882e0, L_000002290728b3e0;
L_0000022907288920 .cmp/eq 6, L_00000229072882e0, L_000002290728b428;
L_00000229072891e0 .concat [ 32 16 0 0], L_0000022907288ba0, L_000002290728b470;
L_00000229072881a0 .concat [ 6 26 0 0], L_00000229072882e0, L_000002290728b4b8;
L_0000022907289e60 .cmp/eq 32, L_00000229072881a0, L_000002290728b500;
L_0000022907288a60 .cmp/eq 6, L_0000022907288560, L_000002290728b548;
L_0000022907289d20 .concat [ 32 16 0 0], L_000002290728a620, L_000002290728b590;
L_0000022907289820 .concat [ 32 16 0 0], v00000229071ad530_0, L_000002290728b5d8;
L_0000022907288c40 .part L_00000229072886a0, 15, 1;
LS_0000022907288ce0_0_0 .concat [ 1 1 1 1], L_0000022907288c40, L_0000022907288c40, L_0000022907288c40, L_0000022907288c40;
LS_0000022907288ce0_0_4 .concat [ 1 1 1 1], L_0000022907288c40, L_0000022907288c40, L_0000022907288c40, L_0000022907288c40;
LS_0000022907288ce0_0_8 .concat [ 1 1 1 1], L_0000022907288c40, L_0000022907288c40, L_0000022907288c40, L_0000022907288c40;
LS_0000022907288ce0_0_12 .concat [ 1 1 1 1], L_0000022907288c40, L_0000022907288c40, L_0000022907288c40, L_0000022907288c40;
LS_0000022907288ce0_0_16 .concat [ 1 1 1 1], L_0000022907288c40, L_0000022907288c40, L_0000022907288c40, L_0000022907288c40;
LS_0000022907288ce0_0_20 .concat [ 1 1 1 1], L_0000022907288c40, L_0000022907288c40, L_0000022907288c40, L_0000022907288c40;
LS_0000022907288ce0_0_24 .concat [ 1 1 1 1], L_0000022907288c40, L_0000022907288c40, L_0000022907288c40, L_0000022907288c40;
LS_0000022907288ce0_0_28 .concat [ 1 1 1 1], L_0000022907288c40, L_0000022907288c40, L_0000022907288c40, L_0000022907288c40;
LS_0000022907288ce0_1_0 .concat [ 4 4 4 4], LS_0000022907288ce0_0_0, LS_0000022907288ce0_0_4, LS_0000022907288ce0_0_8, LS_0000022907288ce0_0_12;
LS_0000022907288ce0_1_4 .concat [ 4 4 4 4], LS_0000022907288ce0_0_16, LS_0000022907288ce0_0_20, LS_0000022907288ce0_0_24, LS_0000022907288ce0_0_28;
L_0000022907288ce0 .concat [ 16 16 0 0], LS_0000022907288ce0_1_0, LS_0000022907288ce0_1_4;
L_0000022907289f00 .concat [ 16 32 0 0], L_00000229072886a0, L_0000022907288ce0;
L_0000022907289280 .arith/sum 48, L_0000022907289820, L_0000022907289f00;
L_0000022907289140 .functor MUXZ 48, L_0000022907289280, L_0000022907289d20, L_000002290728acb0, C4<>;
L_00000229072898c0 .functor MUXZ 48, L_0000022907289140, L_00000229072891e0, L_000002290728a230, C4<>;
L_0000022907288ec0 .part L_00000229072898c0, 0, 32;
L_0000022907288f60 .cmp/eq 2, v0000022907279ab0_0, L_000002290728b620;
L_0000022907289aa0 .cmp/eq 2, v0000022907279ab0_0, L_000002290728b668;
L_00000229072e60f0 .cmp/eq 2, v0000022907279ab0_0, L_000002290728b6b0;
L_00000229072e69b0 .functor MUXZ 32, L_000002290728b740, L_000002290728b6f8, L_00000229072e60f0, C4<>;
L_00000229072e6690 .functor MUXZ 32, L_00000229072e69b0, L_0000022907288ec0, L_0000022907289aa0, C4<>;
L_00000229072e6370 .functor MUXZ 32, L_00000229072e6690, L_0000022907288d80, L_0000022907288f60, C4<>;
L_00000229072e5290 .functor MUXZ 32, L_000002290728ad90, L_000002290728b7d0, L_000002290728a0e0, C4<>;
L_00000229072e5dd0 .cmp/eq 6, L_00000229072882e0, L_000002290728b8a8;
L_00000229072e5790 .cmp/eq 6, L_00000229072882e0, L_000002290728b8f0;
L_00000229072e5b50 .cmp/eq 6, L_00000229072882e0, L_000002290728b938;
L_00000229072e6f50 .concat [ 16 16 0 0], L_00000229072886a0, L_000002290728b980;
L_00000229072e5fb0 .part L_00000229072886a0, 15, 1;
LS_00000229072e5470_0_0 .concat [ 1 1 1 1], L_00000229072e5fb0, L_00000229072e5fb0, L_00000229072e5fb0, L_00000229072e5fb0;
LS_00000229072e5470_0_4 .concat [ 1 1 1 1], L_00000229072e5fb0, L_00000229072e5fb0, L_00000229072e5fb0, L_00000229072e5fb0;
LS_00000229072e5470_0_8 .concat [ 1 1 1 1], L_00000229072e5fb0, L_00000229072e5fb0, L_00000229072e5fb0, L_00000229072e5fb0;
LS_00000229072e5470_0_12 .concat [ 1 1 1 1], L_00000229072e5fb0, L_00000229072e5fb0, L_00000229072e5fb0, L_00000229072e5fb0;
L_00000229072e5470 .concat [ 4 4 4 4], LS_00000229072e5470_0_0, LS_00000229072e5470_0_4, LS_00000229072e5470_0_8, LS_00000229072e5470_0_12;
L_00000229072e50b0 .concat [ 16 16 0 0], L_00000229072886a0, L_00000229072e5470;
L_00000229072e5c90 .functor MUXZ 32, L_00000229072e50b0, L_00000229072e6f50, L_000002290728a690, C4<>;
L_00000229072e5830 .concat [ 6 26 0 0], L_00000229072882e0, L_000002290728b9c8;
L_00000229072e5510 .cmp/eq 32, L_00000229072e5830, L_000002290728ba10;
L_00000229072e6190 .cmp/eq 6, L_0000022907288560, L_000002290728ba58;
L_00000229072e5330 .cmp/eq 6, L_0000022907288560, L_000002290728baa0;
L_00000229072e55b0 .cmp/eq 6, L_00000229072882e0, L_000002290728bae8;
L_00000229072e56f0 .functor MUXZ 32, L_00000229072e5c90, L_000002290728bb30, L_00000229072e55b0, C4<>;
L_00000229072e6410 .functor MUXZ 32, L_00000229072e56f0, L_0000022907289000, L_000002290728a4d0, C4<>;
L_00000229072e6550 .concat [ 6 26 0 0], L_00000229072882e0, L_000002290728bb78;
L_00000229072e6e10 .cmp/eq 32, L_00000229072e6550, L_000002290728bbc0;
L_00000229072e6cd0 .cmp/eq 6, L_0000022907288560, L_000002290728bc08;
L_00000229072e58d0 .cmp/eq 6, L_0000022907288560, L_000002290728bc50;
L_00000229072e6730 .cmp/eq 6, L_00000229072882e0, L_000002290728bc98;
L_00000229072e6eb0 .functor MUXZ 32, L_000002290728a620, v00000229071ad530_0, L_00000229072e6730, C4<>;
L_00000229072e5bf0 .functor MUXZ 32, L_00000229072e6eb0, L_000002290728a770, L_000002290728a380, C4<>;
S_0000022907114250 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022907184680 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002290728a310 .functor NOT 1, v00000229071780d0_0, C4<0>, C4<0>, C4<0>;
v0000022907178170_0 .net *"_ivl_0", 0 0, L_000002290728a310;  1 drivers
v0000022907176ff0_0 .net "in1", 31 0, L_000002290728a770;  alias, 1 drivers
v0000022907178670_0 .net "in2", 31 0, L_00000229072e6410;  alias, 1 drivers
v0000022907177270_0 .net "out", 31 0, L_00000229072e5970;  alias, 1 drivers
v0000022907178030_0 .net "s", 0 0, v00000229071780d0_0;  alias, 1 drivers
L_00000229072e5970 .functor MUXZ 32, L_00000229072e6410, L_000002290728a770, L_000002290728a310, C4<>;
S_00000229070c29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000229072780a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000229072780d8 .param/l "add" 0 4 5, C4<100000>;
P_0000022907278110 .param/l "addi" 0 4 8, C4<001000>;
P_0000022907278148 .param/l "addu" 0 4 5, C4<100001>;
P_0000022907278180 .param/l "and_" 0 4 5, C4<100100>;
P_00000229072781b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000229072781f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022907278228 .param/l "bne" 0 4 10, C4<000101>;
P_0000022907278260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022907278298 .param/l "j" 0 4 12, C4<000010>;
P_00000229072782d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022907278308 .param/l "jr" 0 4 6, C4<001000>;
P_0000022907278340 .param/l "lw" 0 4 8, C4<100011>;
P_0000022907278378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000229072783b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000229072783e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022907278420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022907278458 .param/l "sll" 0 4 6, C4<000000>;
P_0000022907278490 .param/l "slt" 0 4 5, C4<101010>;
P_00000229072784c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022907278500 .param/l "srl" 0 4 6, C4<000010>;
P_0000022907278538 .param/l "sub" 0 4 5, C4<100010>;
P_0000022907278570 .param/l "subu" 0 4 5, C4<100011>;
P_00000229072785a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000229072785e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022907278618 .param/l "xori" 0 4 8, C4<001110>;
v00000229071782b0_0 .var "ALUOp", 3 0;
v00000229071780d0_0 .var "ALUSrc", 0 0;
v00000229071774f0_0 .var "MemReadEn", 0 0;
v0000022907178350_0 .var "MemWriteEn", 0 0;
v0000022907178530_0 .var "MemtoReg", 0 0;
v0000022907177a90_0 .var "RegDst", 0 0;
v00000229071773b0_0 .var "RegWriteEn", 0 0;
v0000022907177450_0 .net "funct", 5 0, L_0000022907288560;  alias, 1 drivers
v00000229071785d0_0 .var "hlt", 0 0;
v00000229071779f0_0 .net "opcode", 5 0, L_00000229072882e0;  alias, 1 drivers
v0000022907177b30_0 .net "rst", 0 0, v0000022907289320_0;  alias, 1 drivers
E_0000022907183c80 .event anyedge, v0000022907177b30_0, v00000229071779f0_0, v0000022907177450_0;
S_00000229070c2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022907184780 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002290728ad90 .functor BUFZ 32, L_00000229072e62d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022907177590_0 .net "Data_Out", 31 0, L_000002290728ad90;  alias, 1 drivers
v0000022907177630 .array "InstMem", 0 1023, 31 0;
v0000022907178710_0 .net *"_ivl_0", 31 0, L_00000229072e62d0;  1 drivers
v00000229071787b0_0 .net *"_ivl_3", 9 0, L_00000229072e5150;  1 drivers
v0000022907178850_0 .net *"_ivl_4", 11 0, L_00000229072e51f0;  1 drivers
L_000002290728b788 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022907154e40_0 .net *"_ivl_7", 1 0, L_000002290728b788;  1 drivers
v0000022907155a20_0 .net "addr", 31 0, v00000229071ad530_0;  alias, 1 drivers
v0000022907278d90_0 .var/i "i", 31 0;
L_00000229072e62d0 .array/port v0000022907177630, L_00000229072e51f0;
L_00000229072e5150 .part v00000229071ad530_0, 0, 10;
L_00000229072e51f0 .concat [ 10 2 0 0], L_00000229072e5150, L_000002290728b788;
S_0000022907111760 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002290728a620 .functor BUFZ 32, L_00000229072e5ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002290728a770 .functor BUFZ 32, L_00000229072e53d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000229072796f0_0 .net *"_ivl_0", 31 0, L_00000229072e5ab0;  1 drivers
v00000229072795b0_0 .net *"_ivl_10", 6 0, L_00000229072e64b0;  1 drivers
L_000002290728b860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022907278b10_0 .net *"_ivl_13", 1 0, L_000002290728b860;  1 drivers
v0000022907278e30_0 .net *"_ivl_2", 6 0, L_00000229072e6050;  1 drivers
L_000002290728b818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022907279650_0 .net *"_ivl_5", 1 0, L_000002290728b818;  1 drivers
v00000229072787f0_0 .net *"_ivl_8", 31 0, L_00000229072e53d0;  1 drivers
v0000022907278cf0_0 .net "clk", 0 0, L_000002290728af50;  alias, 1 drivers
v0000022907279790_0 .var/i "i", 31 0;
v00000229072786b0_0 .net "readData1", 31 0, L_000002290728a620;  alias, 1 drivers
v000002290727a0f0_0 .net "readData2", 31 0, L_000002290728a770;  alias, 1 drivers
v0000022907278c50_0 .net "readRegister1", 4 0, L_0000022907289c80;  alias, 1 drivers
v0000022907278750_0 .net "readRegister2", 4 0, L_0000022907288420;  alias, 1 drivers
v0000022907278ed0 .array "registers", 31 0, 31 0;
v000002290727a410_0 .net "rst", 0 0, v0000022907289320_0;  alias, 1 drivers
v0000022907279bf0_0 .net "we", 0 0, v00000229071773b0_0;  alias, 1 drivers
v0000022907279290_0 .net "writeData", 31 0, L_00000229072e5f10;  alias, 1 drivers
v00000229072791f0_0 .net "writeRegister", 4 0, L_00000229072e5650;  alias, 1 drivers
E_0000022907184040/0 .event negedge, v0000022907177b30_0;
E_0000022907184040/1 .event posedge, v0000022907278cf0_0;
E_0000022907184040 .event/or E_0000022907184040/0, E_0000022907184040/1;
L_00000229072e5ab0 .array/port v0000022907278ed0, L_00000229072e6050;
L_00000229072e6050 .concat [ 5 2 0 0], L_0000022907289c80, L_000002290728b818;
L_00000229072e53d0 .array/port v0000022907278ed0, L_00000229072e64b0;
L_00000229072e64b0 .concat [ 5 2 0 0], L_0000022907288420, L_000002290728b860;
S_00000229071118f0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000022907111760;
 .timescale 0 0;
v0000022907278bb0_0 .var/i "i", 31 0;
S_00000229070fd9e0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022907184b80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002290728aa80 .functor NOT 1, v0000022907177a90_0, C4<0>, C4<0>, C4<0>;
v0000022907278f70_0 .net *"_ivl_0", 0 0, L_000002290728aa80;  1 drivers
v0000022907278890_0 .net "in1", 4 0, L_0000022907288420;  alias, 1 drivers
v0000022907279f10_0 .net "in2", 4 0, L_0000022907289500;  alias, 1 drivers
v00000229072789d0_0 .net "out", 4 0, L_00000229072e5650;  alias, 1 drivers
v00000229072790b0_0 .net "s", 0 0, v0000022907177a90_0;  alias, 1 drivers
L_00000229072e5650 .functor MUXZ 5, L_0000022907289500, L_0000022907288420, L_000002290728aa80, C4<>;
S_00000229070fdb70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022907183c40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002290728a7e0 .functor NOT 1, v0000022907178530_0, C4<0>, C4<0>, C4<0>;
v0000022907279830_0 .net *"_ivl_0", 0 0, L_000002290728a7e0;  1 drivers
v00000229072798d0_0 .net "in1", 31 0, v000002290727a190_0;  alias, 1 drivers
v0000022907279e70_0 .net "in2", 31 0, v000002290727a050_0;  alias, 1 drivers
v0000022907279a10_0 .net "out", 31 0, L_00000229072e5f10;  alias, 1 drivers
v0000022907279150_0 .net "s", 0 0, v0000022907178530_0;  alias, 1 drivers
L_00000229072e5f10 .functor MUXZ 32, v000002290727a050_0, v000002290727a190_0, L_000002290728a7e0, C4<>;
S_0000022907145dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000022907145f60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000022907145f98 .param/l "AND" 0 9 12, C4<0010>;
P_0000022907145fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000022907146008 .param/l "OR" 0 9 12, C4<0011>;
P_0000022907146040 .param/l "SGT" 0 9 12, C4<0111>;
P_0000022907146078 .param/l "SLL" 0 9 12, C4<1000>;
P_00000229071460b0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000229071460e8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000022907146120 .param/l "SUB" 0 9 12, C4<0001>;
P_0000022907146158 .param/l "XOR" 0 9 12, C4<0100>;
P_0000022907146190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000229071461c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002290728bce0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022907279330_0 .net/2u *"_ivl_0", 31 0, L_000002290728bce0;  1 drivers
v0000022907278a70_0 .net "opSel", 3 0, v00000229071782b0_0;  alias, 1 drivers
v00000229072793d0_0 .net "operand1", 31 0, L_00000229072e5bf0;  alias, 1 drivers
v0000022907279d30_0 .net "operand2", 31 0, L_00000229072e5970;  alias, 1 drivers
v000002290727a190_0 .var "result", 31 0;
v0000022907279470_0 .net "zero", 0 0, L_00000229072e5d30;  alias, 1 drivers
E_0000022907184280 .event anyedge, v00000229071782b0_0, v00000229072793d0_0, v0000022907177270_0;
L_00000229072e5d30 .cmp/eq 32, v000002290727a190_0, L_000002290728bce0;
S_000002290712f7f0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002290727a670 .param/l "RType" 0 4 2, C4<000000>;
P_000002290727a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000002290727a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002290727a718 .param/l "addu" 0 4 5, C4<100001>;
P_000002290727a750 .param/l "and_" 0 4 5, C4<100100>;
P_000002290727a788 .param/l "andi" 0 4 8, C4<001100>;
P_000002290727a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002290727a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002290727a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002290727a868 .param/l "j" 0 4 12, C4<000010>;
P_000002290727a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002290727a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002290727a910 .param/l "lw" 0 4 8, C4<100011>;
P_000002290727a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000002290727a980 .param/l "or_" 0 4 5, C4<100101>;
P_000002290727a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000002290727a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002290727aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000002290727aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000002290727aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000002290727aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000002290727ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000002290727ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000002290727ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000002290727abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002290727abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000022907279ab0_0 .var "PCsrc", 1 0;
v000002290727a230_0 .net "excep_flag", 0 0, o0000022907241048;  alias, 0 drivers
v0000022907279510_0 .net "funct", 5 0, L_0000022907288560;  alias, 1 drivers
v000002290727a370_0 .net "opcode", 5 0, L_00000229072882e0;  alias, 1 drivers
v000002290727a2d0_0 .net "operand1", 31 0, L_000002290728a620;  alias, 1 drivers
v0000022907278930_0 .net "operand2", 31 0, L_00000229072e5970;  alias, 1 drivers
v0000022907279970_0 .net "rst", 0 0, v0000022907289320_0;  alias, 1 drivers
E_0000022907184600/0 .event anyedge, v0000022907177b30_0, v000002290727a230_0, v00000229071779f0_0, v00000229072786b0_0;
E_0000022907184600/1 .event anyedge, v0000022907177270_0, v0000022907177450_0;
E_0000022907184600 .event/or E_0000022907184600/0, E_0000022907184600/1;
S_000002290712f980 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000022907279b50 .array "DataMem", 0 1023, 31 0;
v0000022907279c90_0 .net "address", 31 0, v000002290727a190_0;  alias, 1 drivers
v0000022907279dd0_0 .net "clock", 0 0, L_000002290728a850;  1 drivers
v000002290727a4b0_0 .net "data", 31 0, L_000002290728a770;  alias, 1 drivers
v0000022907279fb0_0 .var/i "i", 31 0;
v000002290727a050_0 .var "q", 31 0;
v000002290727a550_0 .net "rden", 0 0, v00000229071774f0_0;  alias, 1 drivers
v00000229071adad0_0 .net "wren", 0 0, v0000022907178350_0;  alias, 1 drivers
E_00000229071840c0 .event posedge, v0000022907279dd0_0;
S_000002290727ac30 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_00000229071140c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000022907184340 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000229071acdb0_0 .net "PCin", 31 0, L_00000229072e6370;  alias, 1 drivers
v00000229071ad530_0 .var "PCout", 31 0;
v00000229071ac4f0_0 .net "clk", 0 0, L_000002290728af50;  alias, 1 drivers
v00000229071ad990_0 .net "rst", 0 0, v0000022907289320_0;  alias, 1 drivers
    .scope S_000002290712f7f0;
T_0 ;
    %wait E_0000022907184600;
    %load/vec4 v0000022907279970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022907279ab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002290727a230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022907279ab0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002290727a370_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002290727a2d0_0;
    %load/vec4 v0000022907278930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002290727a370_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002290727a2d0_0;
    %load/vec4 v0000022907278930_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002290727a370_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002290727a370_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002290727a370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000022907279510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022907279ab0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022907279ab0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002290727ac30;
T_1 ;
    %wait E_0000022907184040;
    %load/vec4 v00000229071ad990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000229071ad530_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000229071acdb0_0;
    %assign/vec4 v00000229071ad530_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000229070c2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022907278d90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022907278d90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022907278d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %load/vec4 v0000022907278d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022907278d90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907177630, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000229070c29c0;
T_3 ;
    %wait E_0000022907183c80;
    %load/vec4 v0000022907177b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000229071785d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022907178350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022907178530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000229071774f0_0, 0;
    %assign/vec4 v0000022907177a90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000229071785d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000229071782b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000229071780d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000229071773b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022907178350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022907178530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000229071774f0_0, 0, 1;
    %store/vec4 v0000022907177a90_0, 0, 1;
    %load/vec4 v00000229071779f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071785d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022907177a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %load/vec4 v0000022907177450_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022907177a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022907177a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071774f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071773b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022907178530_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022907178350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229071780d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000229071782b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022907111760;
T_4 ;
    %wait E_0000022907184040;
    %fork t_1, S_00000229071118f0;
    %jmp t_0;
    .scope S_00000229071118f0;
t_1 ;
    %load/vec4 v000002290727a410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022907278bb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000022907278bb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022907278bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907278ed0, 0, 4;
    %load/vec4 v0000022907278bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022907278bb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022907279bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000022907279290_0;
    %load/vec4 v00000229072791f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907278ed0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907278ed0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000022907111760;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022907111760;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022907279790_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000022907279790_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022907279790_0;
    %ix/getv/s 4, v0000022907279790_0;
    %load/vec4a v0000022907278ed0, 4;
    %ix/getv/s 4, v0000022907279790_0;
    %load/vec4a v0000022907278ed0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022907279790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022907279790_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000022907145dd0;
T_6 ;
    %wait E_0000022907184280;
    %load/vec4 v0000022907278a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000229072793d0_0;
    %load/vec4 v0000022907279d30_0;
    %add;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000229072793d0_0;
    %load/vec4 v0000022907279d30_0;
    %sub;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000229072793d0_0;
    %load/vec4 v0000022907279d30_0;
    %and;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000229072793d0_0;
    %load/vec4 v0000022907279d30_0;
    %or;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000229072793d0_0;
    %load/vec4 v0000022907279d30_0;
    %xor;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000229072793d0_0;
    %load/vec4 v0000022907279d30_0;
    %or;
    %inv;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000229072793d0_0;
    %load/vec4 v0000022907279d30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022907279d30_0;
    %load/vec4 v00000229072793d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000229072793d0_0;
    %ix/getv 4, v0000022907279d30_0;
    %shiftl 4;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000229072793d0_0;
    %ix/getv 4, v0000022907279d30_0;
    %shiftr 4;
    %assign/vec4 v000002290727a190_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002290712f980;
T_7 ;
    %wait E_00000229071840c0;
    %load/vec4 v000002290727a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022907279c90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000022907279b50, 4;
    %assign/vec4 v000002290727a050_0, 0;
T_7.0 ;
    %load/vec4 v00000229071adad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002290727a4b0_0;
    %ix/getv 3, v0000022907279c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002290712f980;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022907279b50, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002290712f980;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022907279fb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022907279fb0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000022907279fb0_0;
    %load/vec4a v0000022907279b50, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000022907279fb0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022907279fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022907279fb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000229071140c0;
T_10 ;
    %wait E_0000022907184040;
    %load/vec4 v0000022907285180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000229072850e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000229072850e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000229072850e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022907174290;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022907289dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022907289320_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022907174290;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000022907289dc0_0;
    %inv;
    %assign/vec4 v0000022907289dc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022907174290;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022907289320_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022907289320_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000229072887e0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
