Hex2Ascii.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_4/Hex2Ascii.v,
VgaController.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_4/VgaController.v,
VgaDebugger.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_4/VgaDebugger.v,
VgaDisplay.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_4/VgaDisplay.v,
VGA.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_4/VGA.v,
VGA_0.v,verilog,xil_defaultlib,../../../../lab2_final.srcs/sources_1/ip/VGA_0_4/sim/VGA_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
