/** @file
  ARM Mali Dxx display controller family register map

  Copyright (c) 2022, ARM Limited. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

**/

#ifndef MORELLO_LCDHWMALIDXXLI_RESGISTERMAP_H_
#define MORELLO_LCDHWMALIDXXLI_RESGISTERMAP_H_

#define GCU_GLB_ARCH_ID             ((UINT32)( 0x0000 ))
#define GCU_GLB_CORE_ID             ((UINT32)( 0x0004 ))
#define GCU_GCU_STATUS              ((UINT32)( 0x00B0 ))
#define GCU_GCU_CONTROL             ((UINT32)( 0x00D0 ))
#define GCU_GCU_CONFIG_VALID0       ((UINT32)( 0x00D4 ))
#define LPU0_LAYER0_OUTPUT_ID0      ((UINT32)( 0x0460 ))
#define LPU0_LAYER0_LR_CONTROL      ((UINT32)( 0x04D0 ))
#define LPU0_LAYER0_LR_FORMAT       ((UINT32)( 0x04D8 ))
#define LPU0_LAYER0_LR_IN_SIZE      ((UINT32)( 0x04E0 ))
#define LPU0_LAYER0_LR_P0_PTR_LOW   ((UINT32)( 0x0500 ))
#define LPU0_LAYER0_LR_P0_PTR_HIGH  ((UINT32)( 0x0504 ))
#define LPU0_LAYER0_LR_P0_STRIDE    ((UINT32)( 0x0508 ))
#define CU0_OUTPUT_ID0              ((UINT32)( 0x0E60 ))
#define CU0_CU_INPUT_ID0            ((UINT32)( 0x0E80 ))
#define CU0_CU_SIZE                 ((UINT32)( 0x0ED4 ))
#define CU0_CU_INPUT0_SIZE          ((UINT32)( 0x0EE0 ))
#define CU0_CU_INPUT0_CONTROL       ((UINT32)( 0x0EE8 ))
#define DOU0_IPS_IPS_INPUT_ID0      ((UINT32)( 0x1A80 ))
#define DOU0_IPS_IPS_SIZE           ((UINT32)( 0x1AD4 ))
#define DOU0_IPS_IPS_DEPTH          ((UINT32)( 0x1AD8 ))
#define DOU0_BS_BS_CONTROL          ((UINT32)( 0x1ED0 ))
#define DOU0_BS_BS_ACTIVESIZE       ((UINT32)( 0x1EE0 ))
#define DOU0_BS_BS_HINTERVALS       ((UINT32)( 0x1EE4 ))
#define DOU0_BS_BS_VINTERVALS       ((UINT32)( 0x1EE8 ))
#define DOU0_BS_BS_SYNC             ((UINT32)( 0x1EEC ))

// highest register offset
#define MAX_REGISTER_OFFSET  ((UINT32)( 0x1EEC ))

#define FIELD_ARCH_ID_MASK           ((UINT32)( 0xFFFF0000 ))
#define FIELD_ARCH_ID_OFFSET         ((UINT32)( 16 ))
#define FIELD_ARCH_MAJOR_MASK        ((UINT32)( 0xF000 ))
#define FIELD_ARCH_MAJOR_OFFSET      ((UINT32)( 12 ))
#define FIELD_ARCH_MINOR_MASK        ((UINT32)( 0xFF0 ))
#define FIELD_ARCH_MINOR_OFFSET      ((UINT32)( 4 ))
#define FIELD_VERSION_STATUS_MASK    ((UINT32)( 0xF ))
#define FIELD_VERSION_STATUS_OFFSET  ((UINT32)( 0 ))
#define FIELD_PRODUCT_ID_MASK        ((UINT32)( 0xFFFF0000 ))
#define FIELD_PRODUCT_ID_OFFSET      ((UINT32)( 16 ))
#define FIELD_VERSION_MAJOR_MASK     ((UINT32)( 0xF000 ))
#define FIELD_VERSION_MAJOR_OFFSET   ((UINT32)( 12 ))
#define FIELD_VERSION_MINOR_MASK     ((UINT32)( 0xFF0 ))
#define FIELD_VERSION_MINOR_OFFSET   ((UINT32)( 4 ))
#define FIELD_VERSION_STATUS_MASK    ((UINT32)( 0xF ))
#define FIELD_VERSION_STATUS_OFFSET  ((UINT32)( 0 ))
#define FIELD_ACTIVE_MASK            ((UINT32)( 0x80000000 ))
#define FIELD_ACTIVE_OFFSET          ((UINT32)( 31 ))
#define FIELD_TCS0_MASK              ((UINT32)( 0x100 ))
#define FIELD_TCS0_OFFSET            ((UINT32)( 8 ))
#define FIELD_MERR_MASK              ((UINT32)( 0x10 ))
#define FIELD_MERR_OFFSET            ((UINT32)( 4 ))
#define FIELD_MODE_MASK              ((UINT32)( 0x7 ))
#define FIELD_MODE_OFFSET            ((UINT32)( 0 ))
#define FIELD_SRST_MASK              ((UINT32)( 0x10000 ))
#define FIELD_SRST_OFFSET            ((UINT32)( 16 ))
#define FIELD_MODE_MASK              ((UINT32)( 0x7 ))
#define FIELD_MODE_OFFSET            ((UINT32)( 0 ))
#define FIELD_CVAL_MASK              ((UINT32)( 0x1 ))
#define FIELD_CVAL_OFFSET            ((UINT32)( 0 ))
#define FIELD_OUTPUT_ID_MASK         ((UINT32)( 0xFFFF ))
#define FIELD_OUTPUT_ID_OFFSET       ((UINT32)( 0 ))
#define FIELD_ARCACHE_MASK           ((UINT32)( 0xF0000000 ))
#define FIELD_ARCACHE_OFFSET         ((UINT32)( 28 ))
#define FIELD_TBUEN_MASK             ((UINT32)( 0x10000 ))
#define FIELD_TBUEN_OFFSET           ((UINT32)( 16 ))
#define FIELD_VFLIP_MASK             ((UINT32)( 0x800 ))
#define FIELD_VFLIP_OFFSET           ((UINT32)( 11 ))
#define FIELD_HFLIP_MASK             ((UINT32)( 0x400 ))
#define FIELD_HFLIP_OFFSET           ((UINT32)( 10 ))
#define FIELD_ROT_MASK               ((UINT32)( 0x300 ))
#define FIELD_ROT_OFFSET             ((UINT32)( 8 ))
#define FIELD_IT_MASK                ((UINT32)( 0x10 ))
#define FIELD_IT_OFFSET              ((UINT32)( 4 ))
#define FIELD_EN_MASK                ((UINT32)( 0x1 ))
#define FIELD_EN_OFFSET              ((UINT32)( 0 ))
#define FIELD_FORMAT_MASK            ((UINT32)( 0x3F ))
#define FIELD_FORMAT_OFFSET          ((UINT32)( 0 ))
#define FIELD_VSIZE_MASK             ((UINT32)( 0x1FFF0000 ))
#define FIELD_VSIZE_OFFSET           ((UINT32)( 16 ))
#define FIELD_HSIZE_MASK             ((UINT32)( 0x1FFF ))
#define FIELD_HSIZE_OFFSET           ((UINT32)( 0 ))
#define FIELD_PTR_LOW_MASK           ((UINT32)( 0xFFFFFFFF ))
#define FIELD_PTR_LOW_OFFSET         ((UINT32)( 0 ))
#define FIELD_PTR_HIGH_MASK          ((UINT32)( 0xFF ))
#define FIELD_PTR_HIGH_OFFSET        ((UINT32)( 0 ))
#define FIELD_STRIDE_MASK            ((UINT32)( 0x1FFFF ))
#define FIELD_STRIDE_OFFSET          ((UINT32)( 0 ))
#define FIELD_OUTPUT_ID_MASK         ((UINT32)( 0xFFFF ))
#define FIELD_OUTPUT_ID_OFFSET       ((UINT32)( 0 ))
#define FIELD_INPUT_ID_MASK          ((UINT32)( 0xFFFF ))
#define FIELD_INPUT_ID_OFFSET        ((UINT32)( 0 ))
#define FIELD_VSIZE_MASK             ((UINT32)( 0x1FFF0000 ))
#define FIELD_VSIZE_OFFSET           ((UINT32)( 16 ))
#define FIELD_HSIZE_MASK             ((UINT32)( 0x1FFF ))
#define FIELD_HSIZE_OFFSET           ((UINT32)( 0 ))
#define FIELD_VSIZE_MASK             ((UINT32)( 0x1FFF0000 ))
#define FIELD_VSIZE_OFFSET           ((UINT32)( 16 ))
#define FIELD_HSIZE_MASK             ((UINT32)( 0x1FFF ))
#define FIELD_HSIZE_OFFSET           ((UINT32)( 0 ))
#define FIELD_LALPHA_MASK            ((UINT32)( 0xFF00 ))
#define FIELD_LALPHA_OFFSET          ((UINT32)( 8 ))
#define FIELD_PMUL_MASK              ((UINT32)( 0x4 ))
#define FIELD_PMUL_OFFSET            ((UINT32)( 2 ))
#define FIELD_PAD_MASK               ((UINT32)( 0x2 ))
#define FIELD_PAD_OFFSET             ((UINT32)( 1 ))
#define FIELD_EN_MASK                ((UINT32)( 0x1 ))
#define FIELD_EN_OFFSET              ((UINT32)( 0 ))
#define FIELD_INPUT_ID_MASK          ((UINT32)( 0xFFFF ))
#define FIELD_INPUT_ID_OFFSET        ((UINT32)( 0 ))
#define FIELD_VSIZE_MASK             ((UINT32)( 0x1FFF0000 ))
#define FIELD_VSIZE_OFFSET           ((UINT32)( 16 ))
#define FIELD_HSIZE_MASK             ((UINT32)( 0x1FFF ))
#define FIELD_HSIZE_OFFSET           ((UINT32)( 0 ))
#define FIELD_OUT_DEPTH_MASK         ((UINT32)( 0xF ))
#define FIELD_OUT_DEPTH_OFFSET       ((UINT32)( 0 ))
#define FIELD_PM_MASK                ((UINT32)( 0x100000 ))
#define FIELD_PM_OFFSET              ((UINT32)( 20 ))
#define FIELD_CRC_MASK               ((UINT32)( 0x40000 ))
#define FIELD_CRC_OFFSET             ((UINT32)( 18 ))
#define FIELD_DL_MASK                ((UINT32)( 0x10000 ))
#define FIELD_DL_OFFSET              ((UINT32)( 16 ))
#define FIELD_TM_MASK                ((UINT32)( 0x1000 ))
#define FIELD_TM_OFFSET              ((UINT32)( 12 ))
#define FIELD_TS_MASK                ((UINT32)( 0x200 ))
#define FIELD_TS_OFFSET              ((UINT32)( 9 ))
#define FIELD_TE_MASK                ((UINT32)( 0x100 ))
#define FIELD_TE_OFFSET              ((UINT32)( 8 ))
#define FIELD_VD_MASK                ((UINT32)( 0x20 ))
#define FIELD_VD_OFFSET              ((UINT32)( 5 ))
#define FIELD_HMASK_MASK             ((UINT32)( 0x10 ))
#define FIELD_HMASK_OFFSET           ((UINT32)( 4 ))
#define FIELD_BM_MASK                ((UINT32)( 0x4 ))
#define FIELD_BM_OFFSET              ((UINT32)( 2 ))
#define FIELD_VM_MASK                ((UINT32)( 0x2 ))
#define FIELD_VM_OFFSET              ((UINT32)( 1 ))
#define FIELD_EN_MASK                ((UINT32)( 0x1 ))
#define FIELD_EN_OFFSET              ((UINT32)( 0 ))
#define FIELD_VACTIVE_MASK           ((UINT32)( 0x1FFF0000 ))
#define FIELD_VACTIVE_OFFSET         ((UINT32)( 16 ))
#define FIELD_HACTIVE_MASK           ((UINT32)( 0x1FFF ))
#define FIELD_HACTIVE_OFFSET         ((UINT32)( 0 ))
#define FIELD_HBACKPORCH_MASK        ((UINT32)( 0x3FF0000 ))
#define FIELD_HBACKPORCH_OFFSET      ((UINT32)( 16 ))
#define FIELD_HFRONTPORCH_MASK       ((UINT32)( 0xFFF ))
#define FIELD_HFRONTPORCH_OFFSET     ((UINT32)( 0 ))
#define FIELD_VBACKPORCH_MASK        ((UINT32)( 0xFF0000 ))
#define FIELD_VBACKPORCH_OFFSET      ((UINT32)( 16 ))
#define FIELD_VFRONTPORCH_MASK       ((UINT32)( 0x3FFF ))
#define FIELD_VFRONTPORCH_OFFSET     ((UINT32)( 0 ))
#define FIELD_VSP_MASK               ((UINT32)( 0x10000000 ))
#define FIELD_VSP_OFFSET             ((UINT32)( 28 ))
#define FIELD_VSYNCWIDTH_MASK        ((UINT32)( 0xFF0000 ))
#define FIELD_VSYNCWIDTH_OFFSET      ((UINT32)( 16 ))
#define FIELD_HSP_MASK               ((UINT32)( 0x1000 ))
#define FIELD_HSP_OFFSET             ((UINT32)( 12 ))
#define FIELD_HSYNCWIDTH_MASK        ((UINT32)( 0x3FF ))
#define FIELD_HSYNCWIDTH_OFFSET      ((UINT32)( 0 ))

// Bit field mask and shifter helpers
#define FIELD_MASK(field_name)              FIELD_ ## field_name ## _MASK
#define FIELD_OFFSET(field_name)            FIELD_ ## field_name ## _OFFSET
#define FIELD_GET(reg_value, field_name)    (((reg_value)    & FIELD_MASK(field_name))  >> FIELD_OFFSET(field_name))
#define FIELD_SET(field_name, field_value)  (((field_value) << FIELD_OFFSET(field_name)) & FIELD_MASK(field_name))
#define FIELD(field_name)                   FIELD_SET(field_name, MAX_UINT32)

#define ARCH      0x4450u
#define CORE_D32  0x0032u
#define CORE_D71  0x0071u

#define GCU_MODE_INACTIVE        FIELD_SET (MODE, 0)
#define GCU_MODE_TBU_CONNECT     FIELD_SET (MODE, 1)
#define GCU_MODE_TBU_DISCONNECT  FIELD_SET (MODE, 2)
#define GCU_MODE_DO0_ACTIVE      FIELD_SET (MODE, 3)

#define ARCACHE_AXIC_NBUF_NCACHE         FIELD_SET (ARCACHE, 0x0)
#define ARCACHE_AXIC_BUF_NCACHE          FIELD_SET (ARCACHE, 0x1)
#define ARCACHE_AXIC_NBUF_CACHE          FIELD_SET (ARCACHE, 0x2)
#define ARCACHE_AXIC_BUF_CACHE           FIELD_SET (ARCACHE, 0x3)
#define ARCACHE_AXIC_NBUF_CACHE_RALLOC   FIELD_SET (ARCACHE, 0x6)
#define ARCACHE_AXIC_BUF_CACHE_RALLOC    FIELD_SET (ARCACHE, 0x7)
#define ARCACHE_AXIC_NBUF_CACHE_WALLOC   FIELD_SET (ARCACHE, 0xA)
#define ARCACHE_AXIC_BUF_CACHE_WALLOC    FIELD_SET (ARCACHE, 0xB)
#define ARCACHE_AXIC_NBUF_CACHE_RWALLOC  FIELD_SET (ARCACHE, 0xE)
#define ARCACHE_AXIC_BUF_CACHE_RWALLOC   FIELD_SET (ARCACHE, 0xF)

#define OUT_DEPTH_10  FIELD_SET (OUT_DEPTH, 10)
#define OUT_DEPTH_8   FIELD_SET (OUT_DEPTH, 8)

#define FORMAT_ARGB_2101010  FIELD_SET (FORMAT, 0)
#define FORMAT_ABGR_2101010  FIELD_SET (FORMAT, 1)
#define FORMAT_RGBA_1010102  FIELD_SET (FORMAT, 2)
#define FORMAT_BGRA_1010102  FIELD_SET (FORMAT, 3)
#define FORMAT_ARGB_8888     FIELD_SET (FORMAT, 8)
#define FORMAT_ABGR_8888     FIELD_SET (FORMAT, 9)
#define FORMAT_RGBA_8888     FIELD_SET (FORMAT, 10)
#define FORMAT_BGRA_8888     FIELD_SET (FORMAT, 11)
#define FORMAT_XRGB_8888     FIELD_SET (FORMAT, 16)
#define FORMAT_XBGR_8888     FIELD_SET (FORMAT, 17)
#define FORMAT_RGBX_8888     FIELD_SET (FORMAT, 18)
#define FORMAT_BGRX_8888     FIELD_SET (FORMAT, 19)
#define FORMAT_RGB_888       FIELD_SET (FORMAT, 24)
#define FORMAT_BGR_888       FIELD_SET (FORMAT, 25)
#define FORMAT_RGBA_5551     FIELD_SET (FORMAT, 32)
#define FORMAT_ABGR_1555     FIELD_SET (FORMAT, 33)
#define FORMAT_RGB_565       FIELD_SET (FORMAT, 34)
#define FORMAT_BGR_565       FIELD_SET (FORMAT, 35)
// ONLY in Rich Layer
#define FORMAT_YUV_422_P2_8  FIELD_SET (FORMAT, 41)
// ONLY in Rich Layer
#define FORMAT_VYUY_422_P1_8  FIELD_SET (FORMAT, 42)
// ONLY in Rich Layer
#define FORMAT_YVYU_422_P1_8  FIELD_SET (FORMAT, 43)

#endif // _MORELLO_LCDHWMALIDXXLI_RESGISTERMAP_H_
