Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 00:37:57 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/example_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck24-ubva530-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                          Instance                         |                             Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                              |                                                         (top) |        462 |        462 |       0 |    0 | 447 |      0 |      0 |    0 |          2 |
|   bd_0_i                                                  |                                                          bd_0 |        462 |        462 |       0 |    0 | 447 |      0 |      0 |    0 |          2 |
|     hls_inst                                              |                                               bd_0_hls_inst_0 |        462 |        462 |       0 |    0 | 447 |      0 |      0 |    0 |          2 |
|       inst                                                |                                       bd_0_hls_inst_0_example |        462 |        462 |       0 |    0 | 447 |      0 |      0 |    0 |          2 |
|         (inst)                                            |                                       bd_0_hls_inst_0_example |         85 |         85 |       0 |    0 | 206 |      0 |      0 |    0 |          0 |
|         faddfsub_32ns_32ns_32_6_full_dsp_1_U1             |    bd_0_hls_inst_0_example_faddfsub_32ns_32ns_32_6_full_dsp_1 |        283 |        283 |       0 |    0 | 208 |      0 |      0 |    0 |          2 |
|           (faddfsub_32ns_32ns_32_6_full_dsp_1_U1)         |    bd_0_hls_inst_0_example_faddfsub_32ns_32ns_32_6_full_dsp_1 |         65 |         65 |       0 |    0 |  65 |      0 |      0 |    0 |          0 |
|           example_faddfsub_32ns_32ns_32_6_full_dsp_1_ip_u | bd_0_hls_inst_0_example_faddfsub_32ns_32ns_32_6_full_dsp_1_ip |        218 |        218 |       0 |    0 | 143 |      0 |      0 |    0 |          2 |
|         fcmp_32ns_32ns_1_2_no_dsp_1_U2                    |           bd_0_hls_inst_0_example_fcmp_32ns_32ns_1_2_no_dsp_1 |         37 |         37 |       0 |    0 |  32 |      0 |      0 |    0 |          0 |
|           (fcmp_32ns_32ns_1_2_no_dsp_1_U2)                |           bd_0_hls_inst_0_example_fcmp_32ns_32ns_1_2_no_dsp_1 |          0 |          0 |       0 |    0 |  32 |      0 |      0 |    0 |          0 |
|           example_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u        |        bd_0_hls_inst_0_example_fcmp_32ns_32ns_1_2_no_dsp_1_ip |         37 |         37 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|         flow_control_loop_pipe_U                          |                bd_0_hls_inst_0_example_flow_control_loop_pipe |         57 |         57 |       0 |    0 |   1 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


