Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 15 16:53:15 2018
| Host         : LAPTOP-88VN4TC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.612        0.000                      0                   67        0.261        0.000                      0                   67        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100MHz             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.612        0.000                      0                   67        0.261        0.000                      0                   67       19.363        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.612ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.960ns  (logic 9.719ns (44.258%)  route 12.241ns (55.742%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.628    -0.884    vga1/clk_out1
    SLICE_X7Y34          FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  vga1/hcount_reg[2]/Q
                         net (fo=45, routed)          2.483     2.055    vga1/Q[2]
    SLICE_X12Y41         LUT3 (Prop_lut3_I0_O)        0.150     2.205 r  vga1/red4__8_i_14/O
                         net (fo=3, routed)           0.861     3.067    vga1/red4__8_i_14_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.356     3.423 f  vga1/red4__8_i_13/O
                         net (fo=9, routed)           1.075     4.498    vga1/red4__8_i_13_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.348     4.846 r  vga1/red4__9_i_2/O
                         net (fo=10, routed)          1.207     6.052    image1/hcount_reg[9]_5[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     9.903 r  image1/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    image1/red4__9_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.423 r  image1/red4__10/P[0]
                         net (fo=2, routed)           1.231    12.654    image1/red4__10_n_105
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.778 r  image1/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000    12.778    image1/i__carry_i_3__9_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.358 r  image1/red4_inferred__8/i__carry/O[2]
                         net (fo=2, routed)           1.308    14.666    image1/red4_inferred__8/i__carry_n_5
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.302    14.968 r  image1/i__carry__3_i_2__1/O
                         net (fo=1, routed)           0.000    14.968    image1/i__carry__3_i_2__1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.366 r  image1/red3_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.366    image1/red3_inferred__3/i__carry__3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  image1/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.480    image1/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.814 f  image1/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    16.639    image1/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.303    16.942 r  image1/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    16.942    image1/i__carry__2_i_4__2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.455 r  image1/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           1.497    18.952    image1/red_reg[1]_1[0]
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.124    19.076 f  image1/green[3]_i_7/O
                         net (fo=1, routed)           1.032    20.108    image1/green[3]_i_7_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    20.232 f  image1/green[3]_i_4/O
                         net (fo=2, routed)           0.721    20.952    image1/green[3]_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I2_O)        0.124    21.076 r  image1/green[1]_i_1/O
                         net (fo=1, routed)           0.000    21.076    image1/green[1]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  image1/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.515    38.245    image1/clk_out1
    SLICE_X7Y39          FDRE                                         r  image1/green_reg[1]/C
                         clock pessimism              0.577    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.031    38.689    image1/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                         -21.076    
  -------------------------------------------------------------------
                         slack                                 17.612    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.955ns  (logic 9.719ns (44.268%)  route 12.236ns (55.732%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.628    -0.884    vga1/clk_out1
    SLICE_X7Y34          FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  vga1/hcount_reg[2]/Q
                         net (fo=45, routed)          2.483     2.055    vga1/Q[2]
    SLICE_X12Y41         LUT3 (Prop_lut3_I0_O)        0.150     2.205 r  vga1/red4__8_i_14/O
                         net (fo=3, routed)           0.861     3.067    vga1/red4__8_i_14_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.356     3.423 f  vga1/red4__8_i_13/O
                         net (fo=9, routed)           1.075     4.498    vga1/red4__8_i_13_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.348     4.846 r  vga1/red4__9_i_2/O
                         net (fo=10, routed)          1.207     6.052    image1/hcount_reg[9]_5[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     9.903 r  image1/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    image1/red4__9_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.423 r  image1/red4__10/P[0]
                         net (fo=2, routed)           1.231    12.654    image1/red4__10_n_105
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.778 r  image1/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000    12.778    image1/i__carry_i_3__9_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.358 r  image1/red4_inferred__8/i__carry/O[2]
                         net (fo=2, routed)           1.308    14.666    image1/red4_inferred__8/i__carry_n_5
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.302    14.968 r  image1/i__carry__3_i_2__1/O
                         net (fo=1, routed)           0.000    14.968    image1/i__carry__3_i_2__1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.366 r  image1/red3_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.366    image1/red3_inferred__3/i__carry__3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  image1/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.480    image1/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.814 f  image1/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    16.639    image1/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.303    16.942 r  image1/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    16.942    image1/i__carry__2_i_4__2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.455 r  image1/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           1.497    18.952    image1/red_reg[1]_1[0]
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.124    19.076 f  image1/green[3]_i_7/O
                         net (fo=1, routed)           1.032    20.108    image1/green[3]_i_7_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    20.232 f  image1/green[3]_i_4/O
                         net (fo=2, routed)           0.716    20.947    image1/green[3]_i_4_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I3_O)        0.124    21.071 r  image1/green[3]_i_1/O
                         net (fo=1, routed)           0.000    21.071    image1/green[3]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  image1/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.515    38.245    image1/clk_out1
    SLICE_X7Y39          FDRE                                         r  image1/green_reg[3]/C
                         clock pessimism              0.577    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.029    38.687    image1/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                         -21.071    
  -------------------------------------------------------------------
                         slack                                 17.615    

Slack (MET) :             18.073ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.421ns  (logic 9.845ns (45.959%)  route 11.576ns (54.041%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.628    -0.884    vga1/clk_out1
    SLICE_X7Y34          FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  vga1/hcount_reg[2]/Q
                         net (fo=45, routed)          2.483     2.055    vga1/Q[2]
    SLICE_X12Y41         LUT3 (Prop_lut3_I0_O)        0.150     2.205 r  vga1/red4__8_i_14/O
                         net (fo=3, routed)           0.861     3.067    vga1/red4__8_i_14_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.356     3.423 f  vga1/red4__8_i_13/O
                         net (fo=9, routed)           1.075     4.498    vga1/red4__8_i_13_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.348     4.846 r  vga1/red4__9_i_2/O
                         net (fo=10, routed)          1.207     6.052    image1/hcount_reg[9]_5[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     9.903 r  image1/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    image1/red4__9_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.423 r  image1/red4__10/P[0]
                         net (fo=2, routed)           1.231    12.654    image1/red4__10_n_105
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.778 r  image1/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000    12.778    image1/i__carry_i_3__9_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.358 r  image1/red4_inferred__8/i__carry/O[2]
                         net (fo=2, routed)           1.308    14.666    image1/red4_inferred__8/i__carry_n_5
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.302    14.968 r  image1/i__carry__3_i_2__1/O
                         net (fo=1, routed)           0.000    14.968    image1/i__carry__3_i_2__1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.366 r  image1/red3_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.366    image1/red3_inferred__3/i__carry__3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  image1/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.480    image1/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.814 f  image1/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    16.639    image1/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.303    16.942 r  image1/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    16.942    image1/i__carry__2_i_4__2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.455 f  image1/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           1.494    18.949    vga1/red4__10_1[0]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.150    19.099 f  vga1/green[3]_i_2/O
                         net (fo=3, routed)           0.751    19.850    vga1/blue_reg[3]_0
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.348    20.198 r  vga1/blue[3]_i_1/O
                         net (fo=1, routed)           0.340    20.538    image1/blue_reg[3]_8
    SLICE_X7Y39          FDRE                                         r  image1/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.515    38.245    image1/clk_out1
    SLICE_X7Y39          FDRE                                         r  image1/blue_reg[3]/C
                         clock pessimism              0.577    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.047    38.611    image1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.611    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                 18.073    

Slack (MET) :             18.249ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.369ns  (logic 9.825ns (45.977%)  route 11.544ns (54.023%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.628    -0.884    vga1/clk_out1
    SLICE_X7Y34          FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  vga1/hcount_reg[2]/Q
                         net (fo=45, routed)          2.483     2.055    vga1/Q[2]
    SLICE_X12Y41         LUT3 (Prop_lut3_I0_O)        0.150     2.205 r  vga1/red4__8_i_14/O
                         net (fo=3, routed)           0.861     3.067    vga1/red4__8_i_14_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.356     3.423 f  vga1/red4__8_i_13/O
                         net (fo=9, routed)           1.075     4.498    vga1/red4__8_i_13_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.348     4.846 r  vga1/red4__9_i_2/O
                         net (fo=10, routed)          1.207     6.052    image1/hcount_reg[9]_5[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     9.903 r  image1/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    image1/red4__9_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.423 r  image1/red4__10/P[0]
                         net (fo=2, routed)           1.231    12.654    image1/red4__10_n_105
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.778 r  image1/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000    12.778    image1/i__carry_i_3__9_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.358 r  image1/red4_inferred__8/i__carry/O[2]
                         net (fo=2, routed)           1.308    14.666    image1/red4_inferred__8/i__carry_n_5
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.302    14.968 r  image1/i__carry__3_i_2__1/O
                         net (fo=1, routed)           0.000    14.968    image1/i__carry__3_i_2__1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.366 r  image1/red3_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.366    image1/red3_inferred__3/i__carry__3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  image1/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.480    image1/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.814 f  image1/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    16.639    image1/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.303    16.942 r  image1/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    16.942    image1/i__carry__2_i_4__2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.455 r  image1/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           1.497    18.952    image1/red_reg[1]_1[0]
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.150    19.102 f  image1/red[3]_i_2/O
                         net (fo=2, routed)           1.056    20.158    image1/red[3]_i_2_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I1_O)        0.328    20.486 r  image1/red[3]_i_1/O
                         net (fo=1, routed)           0.000    20.486    image1/red[3]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.515    38.245    image1/clk_out1
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[3]/C
                         clock pessimism              0.577    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.077    38.735    image1/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                         -20.486    
  -------------------------------------------------------------------
                         slack                                 18.249    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.359ns  (logic 9.825ns (45.998%)  route 11.534ns (54.002%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.245 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.628    -0.884    vga1/clk_out1
    SLICE_X7Y34          FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.428 r  vga1/hcount_reg[2]/Q
                         net (fo=45, routed)          2.483     2.055    vga1/Q[2]
    SLICE_X12Y41         LUT3 (Prop_lut3_I0_O)        0.150     2.205 r  vga1/red4__8_i_14/O
                         net (fo=3, routed)           0.861     3.067    vga1/red4__8_i_14_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.356     3.423 f  vga1/red4__8_i_13/O
                         net (fo=9, routed)           1.075     4.498    vga1/red4__8_i_13_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.348     4.846 r  vga1/red4__9_i_2/O
                         net (fo=10, routed)          1.207     6.052    image1/hcount_reg[9]_5[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     9.903 r  image1/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    image1/red4__9_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.423 r  image1/red4__10/P[0]
                         net (fo=2, routed)           1.231    12.654    image1/red4__10_n_105
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.124    12.778 r  image1/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000    12.778    image1/i__carry_i_3__9_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.358 r  image1/red4_inferred__8/i__carry/O[2]
                         net (fo=2, routed)           1.308    14.666    image1/red4_inferred__8/i__carry_n_5
    SLICE_X13Y51         LUT2 (Prop_lut2_I0_O)        0.302    14.968 r  image1/i__carry__3_i_2__1/O
                         net (fo=1, routed)           0.000    14.968    image1/i__carry__3_i_2__1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.366 r  image1/red3_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.366    image1/red3_inferred__3/i__carry__3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  image1/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.480    image1/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.814 f  image1/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    16.639    image1/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y52         LUT2 (Prop_lut2_I1_O)        0.303    16.942 r  image1/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    16.942    image1/i__carry__2_i_4__2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.455 f  image1/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           1.497    18.952    image1/red_reg[1]_1[0]
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.150    19.102 r  image1/red[3]_i_2/O
                         net (fo=2, routed)           1.046    20.148    image1/red[3]_i_2_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I1_O)        0.328    20.476 r  image1/red[1]_i_1/O
                         net (fo=1, routed)           0.000    20.476    image1/red[1]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.515    38.245    image1/clk_out1
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[1]/C
                         clock pessimism              0.577    38.822    
                         clock uncertainty           -0.164    38.658    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.081    38.739    image1/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.739    
                         arrival time                         -20.476    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             33.211ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.058ns (17.789%)  route 4.889ns (82.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.244 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.568    -0.944    vga1/clk_out1
    SLICE_X13Y42         FDRE                                         r  vga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga1/vcount_reg[0]/Q
                         net (fo=41, routed)          1.670     1.182    vga1/A[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.306 r  vga1/vcount[9]_i_3/O
                         net (fo=4, routed)           1.093     2.399    vga1/vcount[9]_i_3_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.152     2.551 r  vga1/red[3]_i_2__0/O
                         net (fo=1, routed)           0.436     2.987    vga1/red[3]_i_2__0_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I0_O)        0.326     3.313 r  vga1/red[3]_i_1/O
                         net (fo=8, routed)           1.691     5.004    vga1/red_reg[3]_0
    SLICE_X1Y36          FDRE                                         r  vga1/blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.514    38.244    vga1/clk_out1
    SLICE_X1Y36          FDRE                                         r  vga1/blue_reg[3]/C
                         clock pessimism              0.564    38.808    
                         clock uncertainty           -0.164    38.644    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429    38.215    vga1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.215    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 33.211    

Slack (MET) :             33.211ns  (required time - arrival time)
  Source:                 vga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.058ns (17.789%)  route 4.889ns (82.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.244 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.568    -0.944    vga1/clk_out1
    SLICE_X13Y42         FDRE                                         r  vga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  vga1/vcount_reg[0]/Q
                         net (fo=41, routed)          1.670     1.182    vga1/A[0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.124     1.306 r  vga1/vcount[9]_i_3/O
                         net (fo=4, routed)           1.093     2.399    vga1/vcount[9]_i_3_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.152     2.551 r  vga1/red[3]_i_2__0/O
                         net (fo=1, routed)           0.436     2.987    vga1/red[3]_i_2__0_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I0_O)        0.326     3.313 r  vga1/red[3]_i_1/O
                         net (fo=8, routed)           1.691     5.004    vga1/red_reg[3]_0
    SLICE_X1Y36          FDRE                                         r  vga1/red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.514    38.244    vga1/clk_out1
    SLICE_X1Y36          FDRE                                         r  vga1/red_reg[3]/C
                         clock pessimism              0.564    38.808    
                         clock uncertainty           -0.164    38.644    
    SLICE_X1Y36          FDRE (Setup_fdre_C_R)       -0.429    38.215    vga1/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.215    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 33.211    

Slack (MET) :             33.398ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.994ns (17.757%)  route 4.604ns (82.243%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.176 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.568    -0.944    vga1/clk_out1
    SLICE_X12Y42         FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  vga1/hcount_reg[3]/Q
                         net (fo=40, routed)          1.874     1.449    vga1/Q[3]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.148     1.597 r  vga1/hcount[9]_i_4/O
                         net (fo=13, routed)          1.306     2.903    vga1/vcount_reg[0]_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.328     3.231 r  vga1/hcount[9]_i_1/O
                         net (fo=20, routed)          1.423     4.654    vga1/sel
    SLICE_X10Y35         FDRE                                         r  vga1/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.446    38.176    vga1/clk_out1
    SLICE_X10Y35         FDRE                                         r  vga1/hcount_reg[0]/C
                         clock pessimism              0.564    38.740    
                         clock uncertainty           -0.164    38.576    
    SLICE_X10Y35         FDRE (Setup_fdre_C_R)       -0.524    38.052    vga1/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 33.398    

Slack (MET) :             33.398ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.994ns (17.757%)  route 4.604ns (82.243%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.176 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.568    -0.944    vga1/clk_out1
    SLICE_X12Y42         FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  vga1/hcount_reg[3]/Q
                         net (fo=40, routed)          1.874     1.449    vga1/Q[3]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.148     1.597 r  vga1/hcount[9]_i_4/O
                         net (fo=13, routed)          1.306     2.903    vga1/vcount_reg[0]_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.328     3.231 r  vga1/hcount[9]_i_1/O
                         net (fo=20, routed)          1.423     4.654    vga1/sel
    SLICE_X10Y35         FDRE                                         r  vga1/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.446    38.176    vga1/clk_out1
    SLICE_X10Y35         FDRE                                         r  vga1/hcount_reg[4]/C
                         clock pessimism              0.564    38.740    
                         clock uncertainty           -0.164    38.576    
    SLICE_X10Y35         FDRE (Setup_fdre_C_R)       -0.524    38.052    vga1/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 33.398    

Slack (MET) :             33.398ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.994ns (17.757%)  route 4.604ns (82.243%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.176 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.568    -0.944    vga1/clk_out1
    SLICE_X12Y42         FDRE                                         r  vga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  vga1/hcount_reg[3]/Q
                         net (fo=40, routed)          1.874     1.449    vga1/Q[3]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.148     1.597 r  vga1/hcount[9]_i_4/O
                         net (fo=13, routed)          1.306     2.903    vga1/vcount_reg[0]_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.328     3.231 r  vga1/hcount[9]_i_1/O
                         net (fo=20, routed)          1.423     4.654    vga1/sel
    SLICE_X10Y35         FDRE                                         r  vga1/hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.446    38.176    vga1/clk_out1
    SLICE_X10Y35         FDRE                                         r  vga1/hcount_reg[5]/C
                         clock pessimism              0.564    38.740    
                         clock uncertainty           -0.164    38.576    
    SLICE_X10Y35         FDRE (Setup_fdre_C_R)       -0.524    38.052    vga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                 33.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.616    vga1/clk_out1
    SLICE_X14Y40         FDRE                                         r  vga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga1/vcount_reg[2]/Q
                         net (fo=49, routed)          0.187    -0.265    vga1/vcount_out__0[2]
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.043    -0.222 r  vga1/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga1/vcount[2]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  vga1/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.855    vga1/clk_out1
    SLICE_X14Y40         FDRE                                         r  vga1/vcount_reg[2]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.133    -0.483    vga1/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.616    vga1/clk_out1
    SLICE_X13Y42         FDRE                                         r  vga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga1/vcount_reg[0]/Q
                         net (fo=41, routed)          0.170    -0.305    vga1/A[0]
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  vga1/red4__5_i_12/O
                         net (fo=5, routed)           0.000    -0.260    vga1/red4__6[0]
    SLICE_X13Y42         FDRE                                         r  vga1/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.855    vga1/clk_out1
    SLICE_X13Y42         FDRE                                         r  vga1/vcount_reg[1]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.092    -0.524    vga1/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.179%)  route 0.177ns (45.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.616    vga1/clk_out1
    SLICE_X10Y41         FDRE                                         r  vga1/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga1/hcount_reg[8]/Q
                         net (fo=61, routed)          0.177    -0.276    vga1/Q[8]
    SLICE_X10Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  vga1/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga1/plusOp[8]
    SLICE_X10Y41         FDRE                                         r  vga1/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.855    vga1/clk_out1
    SLICE_X10Y41         FDRE                                         r  vga1/hcount_reg[8]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.121    -0.495    vga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 image1/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.590    image1/clk_out1
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  image1/red_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.249    image1/red_out[1]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.045    -0.204 r  image1/red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    image1/red[3]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.862    -0.828    image1/clk_out1
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[3]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.120    -0.470    image1/red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.431%)  route 0.212ns (50.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.564    -0.617    vga1/clk_out1
    SLICE_X10Y39         FDRE                                         r  vga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  vga1/hcount_reg[1]/Q
                         net (fo=50, routed)          0.212    -0.242    vga1/Q[1]
    SLICE_X10Y39         LUT2 (Prop_lut2_I0_O)        0.043    -0.199 r  vga1/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga1/hcount[1]_i_1_n_0
    SLICE_X10Y39         FDRE                                         r  vga1/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.834    -0.856    vga1/clk_out1
    SLICE_X10Y39         FDRE                                         r  vga1/hcount_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.133    -0.484    vga1/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 image1/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.610%)  route 0.224ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.590    image1/clk_out1
    SLICE_X7Y39          FDRE                                         r  image1/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  image1/green_reg[1]/Q
                         net (fo=2, routed)           0.224    -0.225    vga1/green_out[0]
    SLICE_X4Y39          FDRE                                         r  vga1/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.862    -0.828    vga1/clk_out1
    SLICE_X4Y39          FDRE                                         r  vga1/green_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.063    -0.511    vga1/green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.631%)  route 0.218ns (54.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.616    vga1/clk_out1
    SLICE_X9Y41          FDRE                                         r  vga1/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga1/hcount_reg[6]/Q
                         net (fo=43, routed)          0.218    -0.257    vga1/Q[6]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.042    -0.215 r  vga1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    vga1/hcount[6]_i_1_n_0
    SLICE_X9Y41          FDRE                                         r  vga1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.855    vga1/clk_out1
    SLICE_X9Y41          FDRE                                         r  vga1/hcount_reg[6]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.105    -0.511    vga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.616    vga1/clk_out1
    SLICE_X13Y41         FDRE                                         r  vga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga1/vcount_reg[9]/Q
                         net (fo=45, routed)          0.205    -0.271    vga1/vcount_out__0[9]
    SLICE_X13Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.226 r  vga1/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    vga1/plusOp__0[9]
    SLICE_X13Y41         FDRE                                         r  vga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.855    vga1/clk_out1
    SLICE_X13Y41         FDRE                                         r  vga1/vcount_reg[9]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.091    -0.525    vga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.424%)  route 0.214ns (50.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.565    -0.616    vga1/clk_out1
    SLICE_X10Y42         FDRE                                         r  vga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  vga1/hcount_reg[7]/Q
                         net (fo=55, routed)          0.214    -0.238    vga1/Q[7]
    SLICE_X10Y42         LUT5 (Prop_lut5_I0_O)        0.045    -0.193 r  vga1/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga1/plusOp[7]
    SLICE_X10Y42         FDRE                                         r  vga1/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.835    -0.855    vga1/clk_out1
    SLICE_X10Y42         FDRE                                         r  vga1/hcount_reg[7]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.120    -0.496    vga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 image1/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.590    image1/clk_out1
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  image1/red_reg[1]/Q
                         net (fo=2, routed)           0.233    -0.193    image1/red_out[0]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.045    -0.148 r  image1/red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    image1/red[1]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.862    -0.828    image1/clk_out1
    SLICE_X6Y39          FDRE                                         r  image1/red_reg[1]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121    -0.469    image1/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk1/clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y39      image1/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y39      image1/green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X7Y39      image1/green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y39      image1/red_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X6Y39      image1/red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y36      vga1/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y39      vga1/green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X4Y39      vga1/green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y39     vga1/hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y42     vga1/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y42     vga1/hcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y41      vga1/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y41      vga1/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y42     vga1/hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y41     vga1/hcount_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y42     vga1/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y42     vga1/vcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y42     vga1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y39      image1/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y39      image1/green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X7Y39      image1/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y39      image1/red_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y39      image1/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y36      vga1/blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y36      vga1/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y39      vga1/green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y39      vga1/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X10Y35     vga1/hcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk1/clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT



