<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_xgereg.h source code [netbsd/sys/dev/pci/if_xgereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rxd1,rxd1_4k,rxd3,rxd5,rxd5_4k,txd "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_xgereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_xgereg.h.html'>if_xgereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*      $NetBSD: if_xgereg.h,v 1.2 2005/12/11 12:22:50 christos Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004, SUNET, Swedish University Computer Network.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Written by Anders Magnusson for SUNET, Swedish University Computer Network.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *      This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="20">20</th><td><i> *      SUNET, Swedish University Computer Network.</i></td></tr>
<tr><th id="21">21</th><td><i> * 4. The name of SUNET may not be used to endorse or promote products</i></td></tr>
<tr><th id="22">22</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE IS PROVIDED BY SUNET ``AS IS'' AND</i></td></tr>
<tr><th id="25">25</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="26">26</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="27">27</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL SUNET</i></td></tr>
<tr><th id="28">28</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="29">29</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="30">30</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="31">31</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="32">32</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="33">33</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="34">34</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/*</i></td></tr>
<tr><th id="39">39</th><td><i> * Defines for the S2io Xframe adapter.</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* PCI address space */</i></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/XGE_PIF_BAR" data-ref="_M/XGE_PIF_BAR">XGE_PIF_BAR</dfn>	0x10</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/XGE_TXP_BAR" data-ref="_M/XGE_TXP_BAR">XGE_TXP_BAR</dfn>	0x18</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/* PIF register address calculation */</i></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/DCSRB" data-ref="_M/DCSRB">DCSRB</dfn>(x) (0x0000+(x))	/* 10GbE Device Control and Status Registers */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/PCIXB" data-ref="_M/PCIXB">PCIXB</dfn>(x) (0x0800+(x))	/* PCI-X Interface Functional Registers */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/TDMAB" data-ref="_M/TDMAB">TDMAB</dfn>(x) (0x1000+(x))	/* Transmit DMA Functional Registers */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/RDMAB" data-ref="_M/RDMAB">RDMAB</dfn>(x) (0x1800+(x))	/* Receive DMA Functional Registers */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/MACRB" data-ref="_M/MACRB">MACRB</dfn>(x) (0x2000+(x))	/* MAC functional registers */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/RLDRB" data-ref="_M/RLDRB">RLDRB</dfn>(x) (0x2800+(x))	/* RLDRAM memory controller */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/XGXSB" data-ref="_M/XGXSB">XGXSB</dfn>(x) (0x3000+(x))	/* XGXS functional Registers */</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/*</i></td></tr>
<tr><th id="56">56</th><td><i> * Control and Status Registers</i></td></tr>
<tr><th id="57">57</th><td><i> */</i></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/GENERAL_INT_STATUS" data-ref="_M/GENERAL_INT_STATUS">GENERAL_INT_STATUS</dfn>	DCSRB(0x0000)</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/GENERAL_INT_MASK" data-ref="_M/GENERAL_INT_MASK">GENERAL_INT_MASK</dfn>	DCSRB(0x0008)</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/SW_RESET" data-ref="_M/SW_RESET">SW_RESET</dfn>		DCSRB(0x0100)</u></td></tr>
<tr><th id="61">61</th><td><u>#define	 <dfn class="macro" id="_M/XGXS_RESET" data-ref="_M/XGXS_RESET">XGXS_RESET</dfn>(x)		((uint64_t)(x) &lt;&lt; 32)</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/ADAPTER_STATUS" data-ref="_M/ADAPTER_STATUS">ADAPTER_STATUS</dfn>		DCSRB(0x0108)</u></td></tr>
<tr><th id="63">63</th><td><u>#define	 <dfn class="macro" id="_M/TDMA_READY" data-ref="_M/TDMA_READY">TDMA_READY</dfn>		(1ULL&lt;&lt;63)</u></td></tr>
<tr><th id="64">64</th><td><u>#define	 <dfn class="macro" id="_M/RDMA_READY" data-ref="_M/RDMA_READY">RDMA_READY</dfn>		(1ULL&lt;&lt;62)</u></td></tr>
<tr><th id="65">65</th><td><u>#define	 <dfn class="macro" id="_M/PFC_READY" data-ref="_M/PFC_READY">PFC_READY</dfn>		(1ULL&lt;&lt;61)</u></td></tr>
<tr><th id="66">66</th><td><u>#define	 <dfn class="macro" id="_M/TMAC_BUF_EMPTY" data-ref="_M/TMAC_BUF_EMPTY">TMAC_BUF_EMPTY</dfn>		(1ULL&lt;&lt;60)</u></td></tr>
<tr><th id="67">67</th><td><u>#define	 <dfn class="macro" id="_M/PIC_QUIESCENT" data-ref="_M/PIC_QUIESCENT">PIC_QUIESCENT</dfn>		(1ULL&lt;&lt;58)</u></td></tr>
<tr><th id="68">68</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_REMOTE_FAULT" data-ref="_M/RMAC_REMOTE_FAULT">RMAC_REMOTE_FAULT</dfn>	(1ULL&lt;&lt;57)</u></td></tr>
<tr><th id="69">69</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_LOCAL_FAULT" data-ref="_M/RMAC_LOCAL_FAULT">RMAC_LOCAL_FAULT</dfn>	(1ULL&lt;&lt;56)</u></td></tr>
<tr><th id="70">70</th><td><u>#define	 <dfn class="macro" id="_M/MC_DRAM_READY" data-ref="_M/MC_DRAM_READY">MC_DRAM_READY</dfn>		(1ULL&lt;&lt;39)</u></td></tr>
<tr><th id="71">71</th><td><u>#define	 <dfn class="macro" id="_M/MC_QUEUES_READY" data-ref="_M/MC_QUEUES_READY">MC_QUEUES_READY</dfn>	(1ULL&lt;&lt;38)</u></td></tr>
<tr><th id="72">72</th><td><u>#define	 <dfn class="macro" id="_M/M_PLL_LOCK" data-ref="_M/M_PLL_LOCK">M_PLL_LOCK</dfn>		(1ULL&lt;&lt;33)</u></td></tr>
<tr><th id="73">73</th><td><u>#define	 <dfn class="macro" id="_M/P_PLL_LOCK" data-ref="_M/P_PLL_LOCK">P_PLL_LOCK</dfn>		(1ULL&lt;&lt;32)</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/ADAPTER_CONTROL" data-ref="_M/ADAPTER_CONTROL">ADAPTER_CONTROL</dfn>		DCSRB(0x0110)</u></td></tr>
<tr><th id="75">75</th><td><u>#define	 <dfn class="macro" id="_M/ADAPTER_EN" data-ref="_M/ADAPTER_EN">ADAPTER_EN</dfn>		(1ULL&lt;&lt;56)</u></td></tr>
<tr><th id="76">76</th><td><u>#define	 <dfn class="macro" id="_M/EOI_TX_ON" data-ref="_M/EOI_TX_ON">EOI_TX_ON</dfn>		(1ULL&lt;&lt;48)</u></td></tr>
<tr><th id="77">77</th><td><u>#define	 <dfn class="macro" id="_M/LED_ON" data-ref="_M/LED_ON">LED_ON</dfn>			(1ULL&lt;&lt;40)</u></td></tr>
<tr><th id="78">78</th><td><u>#define	 <dfn class="macro" id="_M/WAIT_INT_EN" data-ref="_M/WAIT_INT_EN">WAIT_INT_EN</dfn>		(1ULL&lt;&lt;15)</u></td></tr>
<tr><th id="79">79</th><td><u>#define	 <dfn class="macro" id="_M/ECC_ENABLE_N" data-ref="_M/ECC_ENABLE_N">ECC_ENABLE_N</dfn>		(1ULL&lt;&lt;8)</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/* for debug of ADAPTER_STATUS */</i></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/QUIESCENT" data-ref="_M/QUIESCENT">QUIESCENT</dfn> (TDMA_READY|RDMA_READY|PFC_READY|TMAC_BUF_EMPTY|\</u></td></tr>
<tr><th id="83">83</th><td><u>	PIC_QUIESCENT|MC_DRAM_READY|MC_QUEUES_READY|M_PLL_LOCK|P_PLL_LOCK)</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/QUIESCENT_BMSK" data-ref="_M/QUIESCENT_BMSK">QUIESCENT_BMSK</dfn>	\</u></td></tr>
<tr><th id="85">85</th><td><u>	"\177\20b\x3fTDMA_READY\0b\x3eRDMA_READY\0b\x3dPFC_READY\0" \</u></td></tr>
<tr><th id="86">86</th><td><u>	"b\x3cTMAC_BUF_EMPTY\0b\x3aPIC_QUIESCENT\0\x39RMAC_REMOTE_FAULT\0" \</u></td></tr>
<tr><th id="87">87</th><td><u>	"b\x38RMAC_LOCAL_FAULT\0b\x27MC_DRAM_READY\0b\x26MC_QUEUES_READY\0" \</u></td></tr>
<tr><th id="88">88</th><td><u>	"b\x21M_PLL_LOCK\0b\x20P_PLL_LOCK"</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/*</i></td></tr>
<tr><th id="91">91</th><td><i> * PCI-X registers</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><i>/* Interrupt control registers */</i></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/PIC_INT_STATUS" data-ref="_M/PIC_INT_STATUS">PIC_INT_STATUS</dfn>		PCIXB(0)</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PIC_INT_MASK" data-ref="_M/PIC_INT_MASK">PIC_INT_MASK</dfn>		PCIXB(0x008)</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/TXPIC_INT_MASK" data-ref="_M/TXPIC_INT_MASK">TXPIC_INT_MASK</dfn>		PCIXB(0x018)</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/RXPIC_INT_MASK" data-ref="_M/RXPIC_INT_MASK">RXPIC_INT_MASK</dfn>		PCIXB(0x030)</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/FLASH_INT_MASK" data-ref="_M/FLASH_INT_MASK">FLASH_INT_MASK</dfn>		PCIXB(0x048)</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/MDIO_INT_MASK" data-ref="_M/MDIO_INT_MASK">MDIO_INT_MASK</dfn>		PCIXB(0x060)</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/IIC_INT_MASK" data-ref="_M/IIC_INT_MASK">IIC_INT_MASK</dfn>		PCIXB(0x078)</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/GPIO_INT_MASK" data-ref="_M/GPIO_INT_MASK">GPIO_INT_MASK</dfn>		PCIXB(0x098)</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/TX_TRAFFIC_INT" data-ref="_M/TX_TRAFFIC_INT">TX_TRAFFIC_INT</dfn>		PCIXB(0x0e0)</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/TX_TRAFFIC_MASK" data-ref="_M/TX_TRAFFIC_MASK">TX_TRAFFIC_MASK</dfn>		PCIXB(0x0e8)</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/RX_TRAFFIC_INT" data-ref="_M/RX_TRAFFIC_INT">RX_TRAFFIC_INT</dfn>		PCIXB(0x0f0)</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/RX_TRAFFIC_MASK" data-ref="_M/RX_TRAFFIC_MASK">RX_TRAFFIC_MASK</dfn>		PCIXB(0x0f8)</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/PIC_CONTROL" data-ref="_M/PIC_CONTROL">PIC_CONTROL</dfn>		PCIXB(0x100)</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* Byte swapping for little-endian */</i></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/SWAPPER_CTRL" data-ref="_M/SWAPPER_CTRL">SWAPPER_CTRL</dfn>		PCIXB(0x108)</u></td></tr>
<tr><th id="110">110</th><td><u>#define	 <dfn class="macro" id="_M/PIF_R_FE" data-ref="_M/PIF_R_FE">PIF_R_FE</dfn>		(1ULL&lt;&lt;63)</u></td></tr>
<tr><th id="111">111</th><td><u>#define	 <dfn class="macro" id="_M/PIF_R_SE" data-ref="_M/PIF_R_SE">PIF_R_SE</dfn>		(1ULL&lt;&lt;62)</u></td></tr>
<tr><th id="112">112</th><td><u>#define	 <dfn class="macro" id="_M/PIF_W_FE" data-ref="_M/PIF_W_FE">PIF_W_FE</dfn>		(1ULL&lt;&lt;55)</u></td></tr>
<tr><th id="113">113</th><td><u>#define	 <dfn class="macro" id="_M/PIF_W_SE" data-ref="_M/PIF_W_SE">PIF_W_SE</dfn>		(1ULL&lt;&lt;54)</u></td></tr>
<tr><th id="114">114</th><td><u>#define	 <dfn class="macro" id="_M/TxP_FE" data-ref="_M/TxP_FE">TxP_FE</dfn>			(1ULL&lt;&lt;47)</u></td></tr>
<tr><th id="115">115</th><td><u>#define	 <dfn class="macro" id="_M/TxP_SE" data-ref="_M/TxP_SE">TxP_SE</dfn>			(1ULL&lt;&lt;46)</u></td></tr>
<tr><th id="116">116</th><td><u>#define	 <dfn class="macro" id="_M/TxD_R_FE" data-ref="_M/TxD_R_FE">TxD_R_FE</dfn>		(1ULL&lt;&lt;45)</u></td></tr>
<tr><th id="117">117</th><td><u>#define	 <dfn class="macro" id="_M/TxD_R_SE" data-ref="_M/TxD_R_SE">TxD_R_SE</dfn>		(1ULL&lt;&lt;44)</u></td></tr>
<tr><th id="118">118</th><td><u>#define	 <dfn class="macro" id="_M/TxD_W_FE" data-ref="_M/TxD_W_FE">TxD_W_FE</dfn>		(1ULL&lt;&lt;43)</u></td></tr>
<tr><th id="119">119</th><td><u>#define	 <dfn class="macro" id="_M/TxD_W_SE" data-ref="_M/TxD_W_SE">TxD_W_SE</dfn>		(1ULL&lt;&lt;42)</u></td></tr>
<tr><th id="120">120</th><td><u>#define	 <dfn class="macro" id="_M/TxF_R_FE" data-ref="_M/TxF_R_FE">TxF_R_FE</dfn>		(1ULL&lt;&lt;41)</u></td></tr>
<tr><th id="121">121</th><td><u>#define	 <dfn class="macro" id="_M/TxF_R_SE" data-ref="_M/TxF_R_SE">TxF_R_SE</dfn>		(1ULL&lt;&lt;40)</u></td></tr>
<tr><th id="122">122</th><td><u>#define	 <dfn class="macro" id="_M/RxD_R_FE" data-ref="_M/RxD_R_FE">RxD_R_FE</dfn>		(1ULL&lt;&lt;31)</u></td></tr>
<tr><th id="123">123</th><td><u>#define	 <dfn class="macro" id="_M/RxD_R_SE" data-ref="_M/RxD_R_SE">RxD_R_SE</dfn>		(1ULL&lt;&lt;30)</u></td></tr>
<tr><th id="124">124</th><td><u>#define	 <dfn class="macro" id="_M/RxD_W_FE" data-ref="_M/RxD_W_FE">RxD_W_FE</dfn>		(1ULL&lt;&lt;29)</u></td></tr>
<tr><th id="125">125</th><td><u>#define	 <dfn class="macro" id="_M/RxD_W_SE" data-ref="_M/RxD_W_SE">RxD_W_SE</dfn>		(1ULL&lt;&lt;28)</u></td></tr>
<tr><th id="126">126</th><td><u>#define	 <dfn class="macro" id="_M/RxF_W_FE" data-ref="_M/RxF_W_FE">RxF_W_FE</dfn>		(1ULL&lt;&lt;27)</u></td></tr>
<tr><th id="127">127</th><td><u>#define	 <dfn class="macro" id="_M/RxF_W_SE" data-ref="_M/RxF_W_SE">RxF_W_SE</dfn>		(1ULL&lt;&lt;26)</u></td></tr>
<tr><th id="128">128</th><td><u>#define	 <dfn class="macro" id="_M/XMSI_FE" data-ref="_M/XMSI_FE">XMSI_FE</dfn>		(1ULL&lt;&lt;23)</u></td></tr>
<tr><th id="129">129</th><td><u>#define	 <dfn class="macro" id="_M/XMSI_SE" data-ref="_M/XMSI_SE">XMSI_SE</dfn>		(1ULL&lt;&lt;22)</u></td></tr>
<tr><th id="130">130</th><td><u>#define	 <dfn class="macro" id="_M/STATS_FE" data-ref="_M/STATS_FE">STATS_FE</dfn>		(1ULL&lt;&lt;15)</u></td></tr>
<tr><th id="131">131</th><td><u>#define	 <dfn class="macro" id="_M/STATS_SE" data-ref="_M/STATS_SE">STATS_SE</dfn>		(1ULL&lt;&lt;14)</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/* Diagnostic register to check byte-swapping conf */</i></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/PIF_RD_SWAPPER_Fb" data-ref="_M/PIF_RD_SWAPPER_Fb">PIF_RD_SWAPPER_Fb</dfn>	PCIXB(0x110)</u></td></tr>
<tr><th id="135">135</th><td><u>#define	 <dfn class="macro" id="_M/SWAPPER_MAGIC" data-ref="_M/SWAPPER_MAGIC">SWAPPER_MAGIC</dfn>		0x0123456789abcdefULL</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* Stats registers */</i></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/STAT_CFG" data-ref="_M/STAT_CFG">STAT_CFG</dfn>		PCIXB(0x1d0)</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/STAT_ADDR" data-ref="_M/STAT_ADDR">STAT_ADDR</dfn>		PCIXB(0x1d8)</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/* DTE-XGXS Interface */</i></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/MDIO_CONTROL" data-ref="_M/MDIO_CONTROL">MDIO_CONTROL</dfn>		PCIXB(0x1e0)</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/DTX_CONTROL" data-ref="_M/DTX_CONTROL">DTX_CONTROL</dfn>		PCIXB(0x1e8)</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/I2C_CONTROL" data-ref="_M/I2C_CONTROL">I2C_CONTROL</dfn>		PCIXB(0x1f0)</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/GPIO_CONTROL" data-ref="_M/GPIO_CONTROL">GPIO_CONTROL</dfn>		PCIXB(0x1f8)</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/*</i></td></tr>
<tr><th id="148">148</th><td><i> * Transmit DMA registers.</i></td></tr>
<tr><th id="149">149</th><td><i> */</i></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/TXDMA_INT_MASK" data-ref="_M/TXDMA_INT_MASK">TXDMA_INT_MASK</dfn>		TDMAB(0x008)</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/PFC_ERR_MASK" data-ref="_M/PFC_ERR_MASK">PFC_ERR_MASK</dfn>		TDMAB(0x018)</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/TDA_ERR_MASK" data-ref="_M/TDA_ERR_MASK">TDA_ERR_MASK</dfn>		TDMAB(0x030)</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/PCC_ERR_MASK" data-ref="_M/PCC_ERR_MASK">PCC_ERR_MASK</dfn>		TDMAB(0x048)</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/TTI_ERR_MASK" data-ref="_M/TTI_ERR_MASK">TTI_ERR_MASK</dfn>		TDMAB(0x060)</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/LSO_ERR_MASK" data-ref="_M/LSO_ERR_MASK">LSO_ERR_MASK</dfn>		TDMAB(0x078)</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/TPA_ERR_MASK" data-ref="_M/TPA_ERR_MASK">TPA_ERR_MASK</dfn>		TDMAB(0x090)</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/SM_ERR_MASK" data-ref="_M/SM_ERR_MASK">SM_ERR_MASK</dfn>		TDMAB(0x0a8)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/* Transmit FIFO config */</i></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/TX_FIFO_P0" data-ref="_M/TX_FIFO_P0">TX_FIFO_P0</dfn>		TDMAB(0x0108)</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/TX_FIFO_P1" data-ref="_M/TX_FIFO_P1">TX_FIFO_P1</dfn>		TDMAB(0x0110)</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/TX_FIFO_P2" data-ref="_M/TX_FIFO_P2">TX_FIFO_P2</dfn>		TDMAB(0x0118)</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/TX_FIFO_P3" data-ref="_M/TX_FIFO_P3">TX_FIFO_P3</dfn>		TDMAB(0x0120)</u></td></tr>
<tr><th id="164">164</th><td><u>#define	 <dfn class="macro" id="_M/TX_FIFO_ENABLE" data-ref="_M/TX_FIFO_ENABLE">TX_FIFO_ENABLE</dfn>		(1ULL&lt;&lt;63)</u></td></tr>
<tr><th id="165">165</th><td><u>#define	 <dfn class="macro" id="_M/TX_FIFO_NUM0" data-ref="_M/TX_FIFO_NUM0">TX_FIFO_NUM0</dfn>(x)	((uint64_t)(x) &lt;&lt; 56)</u></td></tr>
<tr><th id="166">166</th><td><u>#define	 <dfn class="macro" id="_M/TX_FIFO_LEN0" data-ref="_M/TX_FIFO_LEN0">TX_FIFO_LEN0</dfn>(x)	((uint64_t)((x)-1) &lt;&lt; 32)</u>	</td></tr>
<tr><th id="167">167</th><td><u>#define	 <dfn class="macro" id="_M/TX_FIFO_NUM1" data-ref="_M/TX_FIFO_NUM1">TX_FIFO_NUM1</dfn>(x)	((uint64_t)(x) &lt;&lt; 24)</u></td></tr>
<tr><th id="168">168</th><td><u>#define	 <dfn class="macro" id="_M/TX_FIFO_LEN1" data-ref="_M/TX_FIFO_LEN1">TX_FIFO_LEN1</dfn>(x)	((uint64_t)((x)-1) &lt;&lt; 0)</u>	</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* Transmit interrupts */</i></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/TTI_COMMAND_MEM" data-ref="_M/TTI_COMMAND_MEM">TTI_COMMAND_MEM</dfn>		TDMAB(0x150)</u></td></tr>
<tr><th id="172">172</th><td><u>#define	 <dfn class="macro" id="_M/TTI_CMD_MEM_WE" data-ref="_M/TTI_CMD_MEM_WE">TTI_CMD_MEM_WE</dfn>		(1ULL&lt;&lt;56)</u></td></tr>
<tr><th id="173">173</th><td><u>#define	 <dfn class="macro" id="_M/TTI_CMD_MEM_STROBE" data-ref="_M/TTI_CMD_MEM_STROBE">TTI_CMD_MEM_STROBE</dfn>	(1ULL&lt;&lt;48)</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/TTI_DATA1_MEM" data-ref="_M/TTI_DATA1_MEM">TTI_DATA1_MEM</dfn>		TDMAB(0x158)</u></td></tr>
<tr><th id="175">175</th><td><u>#define	 <dfn class="macro" id="_M/TX_TIMER_VAL" data-ref="_M/TX_TIMER_VAL">TX_TIMER_VAL</dfn>(x)	((uint64_t)(x) &lt;&lt; 32)</u></td></tr>
<tr><th id="176">176</th><td><u>#define	 <dfn class="macro" id="_M/TX_TIMER_AC" data-ref="_M/TX_TIMER_AC">TX_TIMER_AC</dfn>		(1ULL&lt;&lt;25)</u></td></tr>
<tr><th id="177">177</th><td><u>#define	 <dfn class="macro" id="_M/TX_TIMER_CI" data-ref="_M/TX_TIMER_CI">TX_TIMER_CI</dfn>		(1ULL&lt;&lt;24)</u></td></tr>
<tr><th id="178">178</th><td><u>#define	 <dfn class="macro" id="_M/TX_URNG_A" data-ref="_M/TX_URNG_A">TX_URNG_A</dfn>(x)		((uint64_t)(x) &lt;&lt; 16)</u></td></tr>
<tr><th id="179">179</th><td><u>#define	 <dfn class="macro" id="_M/TX_URNG_B" data-ref="_M/TX_URNG_B">TX_URNG_B</dfn>(x)		((uint64_t)(x) &lt;&lt; 8)</u></td></tr>
<tr><th id="180">180</th><td><u>#define	 <dfn class="macro" id="_M/TX_URNG_C" data-ref="_M/TX_URNG_C">TX_URNG_C</dfn>(x)		((uint64_t)(x) &lt;&lt; 0)</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/TTI_DATA2_MEM" data-ref="_M/TTI_DATA2_MEM">TTI_DATA2_MEM</dfn>		TDMAB(0x160)</u></td></tr>
<tr><th id="182">182</th><td><u>#define	 <dfn class="macro" id="_M/TX_UFC_A" data-ref="_M/TX_UFC_A">TX_UFC_A</dfn>(x)		((uint64_t)(x) &lt;&lt; 48)</u></td></tr>
<tr><th id="183">183</th><td><u>#define	 <dfn class="macro" id="_M/TX_UFC_B" data-ref="_M/TX_UFC_B">TX_UFC_B</dfn>(x)		((uint64_t)(x) &lt;&lt; 32)</u></td></tr>
<tr><th id="184">184</th><td><u>#define	 <dfn class="macro" id="_M/TX_UFC_C" data-ref="_M/TX_UFC_C">TX_UFC_C</dfn>(x)		((uint64_t)(x) &lt;&lt; 16)</u></td></tr>
<tr><th id="185">185</th><td><u>#define	 <dfn class="macro" id="_M/TX_UFC_D" data-ref="_M/TX_UFC_D">TX_UFC_D</dfn>(x)		((uint64_t)(x) &lt;&lt; 0)</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* Transmit protocol assist */</i></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/TX_PA_CFG" data-ref="_M/TX_PA_CFG">TX_PA_CFG</dfn>		TDMAB(0x0168)</u></td></tr>
<tr><th id="190">190</th><td><u>#define	 <dfn class="macro" id="_M/TX_PA_CFG_IFR" data-ref="_M/TX_PA_CFG_IFR">TX_PA_CFG_IFR</dfn>		(1ULL&lt;&lt;62)	/* Ignore frame error */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	 <dfn class="macro" id="_M/TX_PA_CFG_ISO" data-ref="_M/TX_PA_CFG_ISO">TX_PA_CFG_ISO</dfn>		(1ULL&lt;&lt;61)	/* Ignore snap OUI */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	 <dfn class="macro" id="_M/TX_PA_CFG_ILC" data-ref="_M/TX_PA_CFG_ILC">TX_PA_CFG_ILC</dfn>		(1ULL&lt;&lt;60)	/* Ignore LLC ctrl */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	 <dfn class="macro" id="_M/TX_PA_CFG_ILE" data-ref="_M/TX_PA_CFG_ILE">TX_PA_CFG_ILE</dfn>		(1ULL&lt;&lt;57)	/* Ignore L2 error */</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/*</i></td></tr>
<tr><th id="196">196</th><td><i> * Transmit descriptor list (TxDL) pointer and control.</i></td></tr>
<tr><th id="197">197</th><td><i> * There may be up to 8192 TxDL's per FIFO, but with a NIC total</i></td></tr>
<tr><th id="198">198</th><td><i> * of 8192. The TxDL's are located in the NIC memory.</i></td></tr>
<tr><th id="199">199</th><td><i> * Each TxDL can have up to 256 Transmit descriptors (TxD)</i></td></tr>
<tr><th id="200">200</th><td><i> * that are located in host memory.</i></td></tr>
<tr><th id="201">201</th><td><i> *</i></td></tr>
<tr><th id="202">202</th><td><i> * The txdl struct fields must be written in order.</i></td></tr>
<tr><th id="203">203</th><td><i> */</i></td></tr>
<tr><th id="204">204</th><td><u>#<span data-ppcond="204">ifdef</span> <span class="macro" data-ref="_M/notdef">notdef</span>  /* Use bus_space stuff instead */</u></td></tr>
<tr><th id="205">205</th><td><b>struct</b> txdl {</td></tr>
<tr><th id="206">206</th><td>	uint64_t txdl_pointer;	<i>/* address of TxD's */</i></td></tr>
<tr><th id="207">207</th><td>	uint64_t txdl_control;</td></tr>
<tr><th id="208">208</th><td>};</td></tr>
<tr><th id="209">209</th><td><u>#<span data-ppcond="204">endif</span></u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/TXDLOFF1" data-ref="_M/TXDLOFF1">TXDLOFF1</dfn>(x)	(16*(x))	/* byte offset in txdl for list */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/TXDLOFF2" data-ref="_M/TXDLOFF2">TXDLOFF2</dfn>(x)	(16*(x)+8)	/* byte offset in txdl for list */</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/TXDL_NUMTXD" data-ref="_M/TXDL_NUMTXD">TXDL_NUMTXD</dfn>(x)	((uint64_t)(x) &lt;&lt; 56)	/* # of TxD's in the list */</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/TXDL_LGC_FIRST" data-ref="_M/TXDL_LGC_FIRST">TXDL_LGC_FIRST</dfn>	(1ULL &lt;&lt; 49)	/* First special list */</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/TXDL_LGC_LAST" data-ref="_M/TXDL_LGC_LAST">TXDL_LGC_LAST</dfn>	(1ULL &lt;&lt; 48)	/* Last special list */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/TXDL_SFF" data-ref="_M/TXDL_SFF">TXDL_SFF</dfn>	(1ULL &lt;&lt; 40)	/* List is a special function list */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/TXDL_PAR" data-ref="_M/TXDL_PAR">TXDL_PAR</dfn>	0		/* Pointer address register */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/TXDL_LCR" data-ref="_M/TXDL_LCR">TXDL_LCR</dfn>	8		/* List control register */</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><b>struct</b> <dfn class="type def" id="txd" title='txd' data-ref="txd" data-ref-filename="txd">txd</dfn> {</td></tr>
<tr><th id="220">220</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="txd::txd_control1" title='txd::txd_control1' data-ref="txd::txd_control1" data-ref-filename="txd..txd_control1">txd_control1</dfn>;</td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="txd::txd_control2" title='txd::txd_control2' data-ref="txd::txd_control2" data-ref-filename="txd..txd_control2">txd_control2</dfn>;</td></tr>
<tr><th id="222">222</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="txd::txd_bufaddr" title='txd::txd_bufaddr' data-ref="txd::txd_bufaddr" data-ref-filename="txd..txd_bufaddr">txd_bufaddr</dfn>;</td></tr>
<tr><th id="223">223</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="txd::txd_hostctrl" title='txd::txd_hostctrl' data-ref="txd::txd_hostctrl" data-ref-filename="txd..txd_hostctrl">txd_hostctrl</dfn>;</td></tr>
<tr><th id="224">224</th><td>};</td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL1_OWN" data-ref="_M/TXD_CTL1_OWN">TXD_CTL1_OWN</dfn>	(1ULL &lt;&lt; 56)	/* Owner, 0 == host, 1 == NIC */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL1_GCF" data-ref="_M/TXD_CTL1_GCF">TXD_CTL1_GCF</dfn>	(1ULL &lt;&lt; 41)	/* First frame or LSO */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL1_GCL" data-ref="_M/TXD_CTL1_GCL">TXD_CTL1_GCL</dfn>	(1ULL &lt;&lt; 40)	/* Last frame or LSO */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL1_LSO" data-ref="_M/TXD_CTL1_LSO">TXD_CTL1_LSO</dfn>	(1ULL &lt;&lt; 33)	/* LSO should be performed */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL1_COF" data-ref="_M/TXD_CTL1_COF">TXD_CTL1_COF</dfn>	(1ULL &lt;&lt; 32)	/* UDP Checksum over fragments */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL1_MSS" data-ref="_M/TXD_CTL1_MSS">TXD_CTL1_MSS</dfn>(x)	((uint64_t)(x) &lt;&lt; 16)</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL2_INTLST" data-ref="_M/TXD_CTL2_INTLST">TXD_CTL2_INTLST</dfn>	(1ULL &lt;&lt; 16)	/* Per-list interrupt */</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL2_UTIL" data-ref="_M/TXD_CTL2_UTIL">TXD_CTL2_UTIL</dfn>	(1ULL &lt;&lt; 17)	/* Utilization interrupt */</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL2_CIPv4" data-ref="_M/TXD_CTL2_CIPv4">TXD_CTL2_CIPv4</dfn>	(1ULL &lt;&lt; 58)	/* Calculate IPv4 header checksum */</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL2_CTCP" data-ref="_M/TXD_CTL2_CTCP">TXD_CTL2_CTCP</dfn>	(1ULL &lt;&lt; 57)	/* Calculate TCP checksum */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/TXD_CTL2_CUDP" data-ref="_M/TXD_CTL2_CUDP">TXD_CTL2_CUDP</dfn>	(1ULL &lt;&lt; 56)	/* Calculate UDP checksum */</u></td></tr>
<tr><th id="237">237</th><td><i>/*</i></td></tr>
<tr><th id="238">238</th><td><i> * Receive DMA registers</i></td></tr>
<tr><th id="239">239</th><td><i> */</i></td></tr>
<tr><th id="240">240</th><td><i>/* Receive interrupt registers */</i></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/RXDMA_INT_MASK" data-ref="_M/RXDMA_INT_MASK">RXDMA_INT_MASK</dfn>		RDMAB(0x008)</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/RDA_ERR_MASK" data-ref="_M/RDA_ERR_MASK">RDA_ERR_MASK</dfn>		RDMAB(0x018)</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/RC_ERR_MASK" data-ref="_M/RC_ERR_MASK">RC_ERR_MASK</dfn>		RDMAB(0x030)</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/PRC_PCIX_ERR_MASK" data-ref="_M/PRC_PCIX_ERR_MASK">PRC_PCIX_ERR_MASK</dfn>	RDMAB(0x048)</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/RPA_ERR_MASK" data-ref="_M/RPA_ERR_MASK">RPA_ERR_MASK</dfn>		RDMAB(0x060)</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/RTI_ERR_MASK" data-ref="_M/RTI_ERR_MASK">RTI_ERR_MASK</dfn>		RDMAB(0x078)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/RX_QUEUE_PRIORITY" data-ref="_M/RX_QUEUE_PRIORITY">RX_QUEUE_PRIORITY</dfn>	RDMAB(0x100)</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/RX_W_ROUND_ROBIN_0" data-ref="_M/RX_W_ROUND_ROBIN_0">RX_W_ROUND_ROBIN_0</dfn>	RDMAB(0x108)</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/RX_W_ROUND_ROBIN_1" data-ref="_M/RX_W_ROUND_ROBIN_1">RX_W_ROUND_ROBIN_1</dfn>	RDMAB(0x110)</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/RX_W_ROUND_ROBIN_2" data-ref="_M/RX_W_ROUND_ROBIN_2">RX_W_ROUND_ROBIN_2</dfn>	RDMAB(0x118)</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/RX_W_ROUND_ROBIN_3" data-ref="_M/RX_W_ROUND_ROBIN_3">RX_W_ROUND_ROBIN_3</dfn>	RDMAB(0x120)</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/RX_W_ROUND_ROBIN_4" data-ref="_M/RX_W_ROUND_ROBIN_4">RX_W_ROUND_ROBIN_4</dfn>	RDMAB(0x128)</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/PRC_RXD0_0" data-ref="_M/PRC_RXD0_0">PRC_RXD0_0</dfn>		RDMAB(0x130)</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/PRC_CTRL_0" data-ref="_M/PRC_CTRL_0">PRC_CTRL_0</dfn>		RDMAB(0x170)</u></td></tr>
<tr><th id="256">256</th><td><u>#define	 <dfn class="macro" id="_M/RC_IN_SVC" data-ref="_M/RC_IN_SVC">RC_IN_SVC</dfn>		(1ULL &lt;&lt; 56)</u></td></tr>
<tr><th id="257">257</th><td><u>#define	 <dfn class="macro" id="_M/RING_MODE_1" data-ref="_M/RING_MODE_1">RING_MODE_1</dfn>		(0ULL &lt;&lt; 48)</u></td></tr>
<tr><th id="258">258</th><td><u>#define	 <dfn class="macro" id="_M/RING_MODE_3" data-ref="_M/RING_MODE_3">RING_MODE_3</dfn>		(1ULL &lt;&lt; 48)</u></td></tr>
<tr><th id="259">259</th><td><u>#define	 <dfn class="macro" id="_M/RING_MODE_5" data-ref="_M/RING_MODE_5">RING_MODE_5</dfn>		(2ULL &lt;&lt; 48)</u></td></tr>
<tr><th id="260">260</th><td><u>#define	 <dfn class="macro" id="_M/RC_NO_SNOOP_D" data-ref="_M/RC_NO_SNOOP_D">RC_NO_SNOOP_D</dfn>		(1ULL &lt;&lt; 41)</u></td></tr>
<tr><th id="261">261</th><td><u>#define	 <dfn class="macro" id="_M/RC_NO_SNOOP_B" data-ref="_M/RC_NO_SNOOP_B">RC_NO_SNOOP_B</dfn>		(1ULL &lt;&lt; 40)</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/PRC_ALARM_ACTION" data-ref="_M/PRC_ALARM_ACTION">PRC_ALARM_ACTION</dfn>	RDMAB(0x1b0)</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/RTI_COMMAND_MEM" data-ref="_M/RTI_COMMAND_MEM">RTI_COMMAND_MEM</dfn>		RDMAB(0x1b8)</u></td></tr>
<tr><th id="264">264</th><td><u>#define	 <dfn class="macro" id="_M/RTI_CMD_MEM_WE" data-ref="_M/RTI_CMD_MEM_WE">RTI_CMD_MEM_WE</dfn>		(1ULL &lt;&lt; 56)</u></td></tr>
<tr><th id="265">265</th><td><u>#define	 <dfn class="macro" id="_M/RTI_CMD_MEM_STROBE" data-ref="_M/RTI_CMD_MEM_STROBE">RTI_CMD_MEM_STROBE</dfn>	(1ULL &lt;&lt; 48)</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/RTI_DATA1_MEM" data-ref="_M/RTI_DATA1_MEM">RTI_DATA1_MEM</dfn>		RDMAB(0x1c0)</u></td></tr>
<tr><th id="267">267</th><td><u>#define	 <dfn class="macro" id="_M/RX_TIMER_VAL" data-ref="_M/RX_TIMER_VAL">RX_TIMER_VAL</dfn>(x)	((uint64_t)(x) &lt;&lt; 32)</u></td></tr>
<tr><th id="268">268</th><td><u>#define	 <dfn class="macro" id="_M/RX_TIMER_AC" data-ref="_M/RX_TIMER_AC">RX_TIMER_AC</dfn>		(1ULL &lt;&lt; 25)</u></td></tr>
<tr><th id="269">269</th><td><u>#define	 <dfn class="macro" id="_M/RX_URNG_A" data-ref="_M/RX_URNG_A">RX_URNG_A</dfn>(x)		((uint64_t)(x) &lt;&lt; 16)</u></td></tr>
<tr><th id="270">270</th><td><u>#define	 <dfn class="macro" id="_M/RX_URNG_B" data-ref="_M/RX_URNG_B">RX_URNG_B</dfn>(x)		((uint64_t)(x) &lt;&lt; 8)</u></td></tr>
<tr><th id="271">271</th><td><u>#define	 <dfn class="macro" id="_M/RX_URNG_C" data-ref="_M/RX_URNG_C">RX_URNG_C</dfn>(x)		((uint64_t)(x) &lt;&lt; 0)</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/RTI_DATA2_MEM" data-ref="_M/RTI_DATA2_MEM">RTI_DATA2_MEM</dfn>		RDMAB(0x1c8)</u></td></tr>
<tr><th id="273">273</th><td><u>#define	 <dfn class="macro" id="_M/RX_UFC_A" data-ref="_M/RX_UFC_A">RX_UFC_A</dfn>(x)		((uint64_t)(x) &lt;&lt; 48)</u></td></tr>
<tr><th id="274">274</th><td><u>#define	 <dfn class="macro" id="_M/RX_UFC_B" data-ref="_M/RX_UFC_B">RX_UFC_B</dfn>(x)		((uint64_t)(x) &lt;&lt; 32)</u></td></tr>
<tr><th id="275">275</th><td><u>#define	 <dfn class="macro" id="_M/RX_UFC_C" data-ref="_M/RX_UFC_C">RX_UFC_C</dfn>(x)		((uint64_t)(x) &lt;&lt; 16)</u></td></tr>
<tr><th id="276">276</th><td><u>#define	 <dfn class="macro" id="_M/RX_UFC_D" data-ref="_M/RX_UFC_D">RX_UFC_D</dfn>(x)		((uint64_t)(x) &lt;&lt; 0)</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/RX_PA_CFG" data-ref="_M/RX_PA_CFG">RX_PA_CFG</dfn>		RDMAB(0x1d0)</u></td></tr>
<tr><th id="278">278</th><td><i>/*</i></td></tr>
<tr><th id="279">279</th><td><i> * Receive descriptor (RxD) format.</i></td></tr>
<tr><th id="280">280</th><td><i> * There are three formats of receive descriptors, 1, 3 and 5 buffer format.</i></td></tr>
<tr><th id="281">281</th><td><i> */</i></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/RX_MODE_1" data-ref="_M/RX_MODE_1">RX_MODE_1</dfn> 1</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/RX_MODE_3" data-ref="_M/RX_MODE_3">RX_MODE_3</dfn> 3</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/RX_MODE_5" data-ref="_M/RX_MODE_5">RX_MODE_5</dfn> 5</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><b>struct</b> <dfn class="type def" id="rxd1" title='rxd1' data-ref="rxd1" data-ref-filename="rxd1">rxd1</dfn> {</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd1::rxd_hcontrol" title='rxd1::rxd_hcontrol' data-ref="rxd1::rxd_hcontrol" data-ref-filename="rxd1..rxd_hcontrol">rxd_hcontrol</dfn>;</td></tr>
<tr><th id="288">288</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd1::rxd_control1" title='rxd1::rxd_control1' data-ref="rxd1::rxd_control1" data-ref-filename="rxd1..rxd_control1">rxd_control1</dfn>;</td></tr>
<tr><th id="289">289</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd1::rxd_control2" title='rxd1::rxd_control2' data-ref="rxd1::rxd_control2" data-ref-filename="rxd1..rxd_control2">rxd_control2</dfn>;  </td></tr>
<tr><th id="290">290</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd1::rxd_buf0" title='rxd1::rxd_buf0' data-ref="rxd1::rxd_buf0" data-ref-filename="rxd1..rxd_buf0">rxd_buf0</dfn>;</td></tr>
<tr><th id="291">291</th><td>};</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* 4k struct for 5 buffer mode */</i></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/NDESC_1BUFMODE" data-ref="_M/NDESC_1BUFMODE">NDESC_1BUFMODE</dfn>		127	/* # desc/page for 5-buffer mode */</u></td></tr>
<tr><th id="295">295</th><td><b>struct</b> <dfn class="type def" id="rxd1_4k" title='rxd1_4k' data-ref="rxd1_4k" data-ref-filename="rxd1_4k">rxd1_4k</dfn> {</td></tr>
<tr><th id="296">296</th><td>	<b>struct</b> <a class="type" href="#rxd1" title='rxd1' data-ref="rxd1" data-ref-filename="rxd1">rxd1</a> <dfn class="decl field" id="rxd1_4k::r4_rxd" title='rxd1_4k::r4_rxd' data-ref="rxd1_4k::r4_rxd" data-ref-filename="rxd1_4k..r4_rxd">r4_rxd</dfn>[<a class="macro" href="#294" title="127" data-ref="_M/NDESC_1BUFMODE">NDESC_1BUFMODE</a>];</td></tr>
<tr><th id="297">297</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd1_4k::pad" title='rxd1_4k::pad' data-ref="rxd1_4k::pad" data-ref-filename="rxd1_4k..pad">pad</dfn>[<var>3</var>];</td></tr>
<tr><th id="298">298</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd1_4k::r4_next" title='rxd1_4k::r4_next' data-ref="rxd1_4k::r4_next" data-ref-filename="rxd1_4k..r4_next">r4_next</dfn>; <i>/* phys address of next 4k buffer */</i></td></tr>
<tr><th id="299">299</th><td>};</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><b>struct</b> <dfn class="type def" id="rxd3" title='rxd3' data-ref="rxd3" data-ref-filename="rxd3">rxd3</dfn> {</td></tr>
<tr><th id="302">302</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd3::rxd_hcontrol" title='rxd3::rxd_hcontrol' data-ref="rxd3::rxd_hcontrol" data-ref-filename="rxd3..rxd_hcontrol">rxd_hcontrol</dfn>;</td></tr>
<tr><th id="303">303</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd3::rxd_control1" title='rxd3::rxd_control1' data-ref="rxd3::rxd_control1" data-ref-filename="rxd3..rxd_control1">rxd_control1</dfn>;</td></tr>
<tr><th id="304">304</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd3::rxd_control2" title='rxd3::rxd_control2' data-ref="rxd3::rxd_control2" data-ref-filename="rxd3..rxd_control2">rxd_control2</dfn>;</td></tr>
<tr><th id="305">305</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd3::rxd_buf0" title='rxd3::rxd_buf0' data-ref="rxd3::rxd_buf0" data-ref-filename="rxd3..rxd_buf0">rxd_buf0</dfn>;</td></tr>
<tr><th id="306">306</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd3::rxd_buf1" title='rxd3::rxd_buf1' data-ref="rxd3::rxd_buf1" data-ref-filename="rxd3..rxd_buf1">rxd_buf1</dfn>;      </td></tr>
<tr><th id="307">307</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd3::rxd_buf2" title='rxd3::rxd_buf2' data-ref="rxd3::rxd_buf2" data-ref-filename="rxd3..rxd_buf2">rxd_buf2</dfn>;      </td></tr>
<tr><th id="308">308</th><td>};</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><b>struct</b> <dfn class="type def" id="rxd5" title='rxd5' data-ref="rxd5" data-ref-filename="rxd5">rxd5</dfn> {</td></tr>
<tr><th id="311">311</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5::rxd_control3" title='rxd5::rxd_control3' data-ref="rxd5::rxd_control3" data-ref-filename="rxd5..rxd_control3">rxd_control3</dfn>;</td></tr>
<tr><th id="312">312</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5::rxd_control1" title='rxd5::rxd_control1' data-ref="rxd5::rxd_control1" data-ref-filename="rxd5..rxd_control1">rxd_control1</dfn>;</td></tr>
<tr><th id="313">313</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5::rxd_control2" title='rxd5::rxd_control2' data-ref="rxd5::rxd_control2" data-ref-filename="rxd5..rxd_control2">rxd_control2</dfn>;</td></tr>
<tr><th id="314">314</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5::rxd_buf0" title='rxd5::rxd_buf0' data-ref="rxd5::rxd_buf0" data-ref-filename="rxd5..rxd_buf0">rxd_buf0</dfn>;</td></tr>
<tr><th id="315">315</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5::rxd_buf1" title='rxd5::rxd_buf1' data-ref="rxd5::rxd_buf1" data-ref-filename="rxd5..rxd_buf1">rxd_buf1</dfn>;</td></tr>
<tr><th id="316">316</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5::rxd_buf2" title='rxd5::rxd_buf2' data-ref="rxd5::rxd_buf2" data-ref-filename="rxd5..rxd_buf2">rxd_buf2</dfn>;</td></tr>
<tr><th id="317">317</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5::rxd_buf3" title='rxd5::rxd_buf3' data-ref="rxd5::rxd_buf3" data-ref-filename="rxd5..rxd_buf3">rxd_buf3</dfn>;</td></tr>
<tr><th id="318">318</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5::rxd_buf4" title='rxd5::rxd_buf4' data-ref="rxd5::rxd_buf4" data-ref-filename="rxd5..rxd_buf4">rxd_buf4</dfn>;</td></tr>
<tr><th id="319">319</th><td>};</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* 4k struct for 5 buffer mode */</i></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/NDESC_5BUFMODE" data-ref="_M/NDESC_5BUFMODE">NDESC_5BUFMODE</dfn>		63	/* # desc/page for 5-buffer mode */</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/XGE_PAGE" data-ref="_M/XGE_PAGE">XGE_PAGE</dfn>		4096	/* page size used for receive */</u></td></tr>
<tr><th id="324">324</th><td><b>struct</b> <dfn class="type def" id="rxd5_4k" title='rxd5_4k' data-ref="rxd5_4k" data-ref-filename="rxd5_4k">rxd5_4k</dfn> {</td></tr>
<tr><th id="325">325</th><td>	<b>struct</b> <a class="type" href="#rxd5" title='rxd5' data-ref="rxd5" data-ref-filename="rxd5">rxd5</a> <dfn class="decl field" id="rxd5_4k::r4_rxd" title='rxd5_4k::r4_rxd' data-ref="rxd5_4k::r4_rxd" data-ref-filename="rxd5_4k..r4_rxd">r4_rxd</dfn>[<a class="macro" href="#322" title="63" data-ref="_M/NDESC_5BUFMODE">NDESC_5BUFMODE</a>];</td></tr>
<tr><th id="326">326</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5_4k::pad" title='rxd5_4k::pad' data-ref="rxd5_4k::pad" data-ref-filename="rxd5_4k..pad">pad</dfn>[<var>7</var>];</td></tr>
<tr><th id="327">327</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="rxd5_4k::r4_next" title='rxd5_4k::r4_next' data-ref="rxd5_4k::r4_next" data-ref-filename="rxd5_4k..r4_next">r4_next</dfn>; <i>/* phys address of next 4k buffer */</i></td></tr>
<tr><th id="328">328</th><td>};</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/RXD_MKCTL3" data-ref="_M/RXD_MKCTL3">RXD_MKCTL3</dfn>(h,bs3,bs4)	\</u></td></tr>
<tr><th id="331">331</th><td><u>	(((uint64_t)(h) &lt;&lt; 32) | ((uint64_t)(bs3) &lt;&lt; 16) | (uint64_t)(bs4))</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/RXD_MKCTL2" data-ref="_M/RXD_MKCTL2">RXD_MKCTL2</dfn>(bs0,bs1,bs2)	\</u></td></tr>
<tr><th id="333">333</th><td><u>	(((uint64_t)(bs0) &lt;&lt; 48) | ((uint64_t)(bs1) &lt;&lt; 32) | \</u></td></tr>
<tr><th id="334">334</th><td><u>	((uint64_t)(bs2) &lt;&lt; 16))</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL2_BUF0SIZ" data-ref="_M/RXD_CTL2_BUF0SIZ">RXD_CTL2_BUF0SIZ</dfn>(x)	(((x) &gt;&gt; 48) &amp; 0xffff)</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL2_BUF1SIZ" data-ref="_M/RXD_CTL2_BUF1SIZ">RXD_CTL2_BUF1SIZ</dfn>(x)	(((x) &gt;&gt; 32) &amp; 0xffff)</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL2_BUF2SIZ" data-ref="_M/RXD_CTL2_BUF2SIZ">RXD_CTL2_BUF2SIZ</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xffff)</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL3_BUF3SIZ" data-ref="_M/RXD_CTL3_BUF3SIZ">RXD_CTL3_BUF3SIZ</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xffff)</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL3_BUF4SIZ" data-ref="_M/RXD_CTL3_BUF4SIZ">RXD_CTL3_BUF4SIZ</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL1_OWN" data-ref="_M/RXD_CTL1_OWN">RXD_CTL1_OWN</dfn>		(1ULL &lt;&lt; 56)</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL1_XCODE" data-ref="_M/RXD_CTL1_XCODE">RXD_CTL1_XCODE</dfn>(x)	(((x) &gt;&gt; 48) &amp; 0xf)	/* Status bits */</u></td></tr>
<tr><th id="343">343</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_OK" data-ref="_M/RXD_CTL1_X_OK">RXD_CTL1_X_OK</dfn>		0</u></td></tr>
<tr><th id="344">344</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_PERR" data-ref="_M/RXD_CTL1_X_PERR">RXD_CTL1_X_PERR</dfn>	1	/* Parity error */</u></td></tr>
<tr><th id="345">345</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_ABORT" data-ref="_M/RXD_CTL1_X_ABORT">RXD_CTL1_X_ABORT</dfn>	2	/* Abort during xfer */</u></td></tr>
<tr><th id="346">346</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_PA" data-ref="_M/RXD_CTL1_X_PA">RXD_CTL1_X_PA</dfn>		3	/* Parity error and abort */</u></td></tr>
<tr><th id="347">347</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_RDA" data-ref="_M/RXD_CTL1_X_RDA">RXD_CTL1_X_RDA</dfn>		4	/* RDA failure */</u></td></tr>
<tr><th id="348">348</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_UP" data-ref="_M/RXD_CTL1_X_UP">RXD_CTL1_X_UP</dfn>		5	/* Unknown protocol */</u></td></tr>
<tr><th id="349">349</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_FI" data-ref="_M/RXD_CTL1_X_FI">RXD_CTL1_X_FI</dfn>		6	/* Frame integrity (FCS) error */</u></td></tr>
<tr><th id="350">350</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_BSZ" data-ref="_M/RXD_CTL1_X_BSZ">RXD_CTL1_X_BSZ</dfn>		7	/* Buffer size error */</u></td></tr>
<tr><th id="351">351</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_ECC" data-ref="_M/RXD_CTL1_X_ECC">RXD_CTL1_X_ECC</dfn>		8	/* Internal ECC */</u></td></tr>
<tr><th id="352">352</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_X_UNK" data-ref="_M/RXD_CTL1_X_UNK">RXD_CTL1_X_UNK</dfn>		15	/* Unknown error */</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL1_PROTOS" data-ref="_M/RXD_CTL1_PROTOS">RXD_CTL1_PROTOS</dfn>(x)	(((x) &gt;&gt; 32) &amp; 0xff)</u></td></tr>
<tr><th id="354">354</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_P_VLAN" data-ref="_M/RXD_CTL1_P_VLAN">RXD_CTL1_P_VLAN</dfn>	0x80	/* VLAN tagged */</u></td></tr>
<tr><th id="355">355</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_P_MSK" data-ref="_M/RXD_CTL1_P_MSK">RXD_CTL1_P_MSK</dfn>		0x60	/* Mask for frame type */</u></td></tr>
<tr><th id="356">356</th><td><u>#define	  <dfn class="macro" id="_M/RXD_CTL1_P_DIX" data-ref="_M/RXD_CTL1_P_DIX">RXD_CTL1_P_DIX</dfn>	0x00</u></td></tr>
<tr><th id="357">357</th><td><u>#define	  <dfn class="macro" id="_M/RXD_CTL1_P_LLC" data-ref="_M/RXD_CTL1_P_LLC">RXD_CTL1_P_LLC</dfn>	0x20</u></td></tr>
<tr><th id="358">358</th><td><u>#define	  <dfn class="macro" id="_M/RXD_CTL1_P_SNAP" data-ref="_M/RXD_CTL1_P_SNAP">RXD_CTL1_P_SNAP</dfn>	0x40</u></td></tr>
<tr><th id="359">359</th><td><u>#define	  <dfn class="macro" id="_M/RXD_CTL1_P_IPX" data-ref="_M/RXD_CTL1_P_IPX">RXD_CTL1_P_IPX</dfn>	0x60</u></td></tr>
<tr><th id="360">360</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_P_IPv4" data-ref="_M/RXD_CTL1_P_IPv4">RXD_CTL1_P_IPv4</dfn>	0x10</u></td></tr>
<tr><th id="361">361</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_P_IPv6" data-ref="_M/RXD_CTL1_P_IPv6">RXD_CTL1_P_IPv6</dfn>	0x08</u></td></tr>
<tr><th id="362">362</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_P_IPFRAG" data-ref="_M/RXD_CTL1_P_IPFRAG">RXD_CTL1_P_IPFRAG</dfn>	0x04</u></td></tr>
<tr><th id="363">363</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_P_TCP" data-ref="_M/RXD_CTL1_P_TCP">RXD_CTL1_P_TCP</dfn>		0x02</u></td></tr>
<tr><th id="364">364</th><td><u>#define	 <dfn class="macro" id="_M/RXD_CTL1_P_UDP" data-ref="_M/RXD_CTL1_P_UDP">RXD_CTL1_P_UDP</dfn>		0x01</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL1_L3CSUM" data-ref="_M/RXD_CTL1_L3CSUM">RXD_CTL1_L3CSUM</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xffff)</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL1_L4CSUM" data-ref="_M/RXD_CTL1_L4CSUM">RXD_CTL1_L4CSUM</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/RXD_CTL2_VLANTAG" data-ref="_M/RXD_CTL2_VLANTAG">RXD_CTL2_VLANTAG</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/*</i></td></tr>
<tr><th id="370">370</th><td><i> * MAC Configuration/Status</i></td></tr>
<tr><th id="371">371</th><td><i> */</i></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/MAC_INT_STATUS" data-ref="_M/MAC_INT_STATUS">MAC_INT_STATUS</dfn>		MACRB(0x000)</u></td></tr>
<tr><th id="373">373</th><td><u>#define	 <dfn class="macro" id="_M/MAC_TMAC_INT" data-ref="_M/MAC_TMAC_INT">MAC_TMAC_INT</dfn>		(1ULL&lt;&lt;63)</u></td></tr>
<tr><th id="374">374</th><td><u>#define	 <dfn class="macro" id="_M/MAC_RMAC_INT" data-ref="_M/MAC_RMAC_INT">MAC_RMAC_INT</dfn>		(1ULL&lt;&lt;62)</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/MAC_INT_MASK" data-ref="_M/MAC_INT_MASK">MAC_INT_MASK</dfn>		MACRB(0x008)</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/MAC_TMAC_ERR_MASK" data-ref="_M/MAC_TMAC_ERR_MASK">MAC_TMAC_ERR_MASK</dfn>	MACRB(0x018)</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/MAC_RMAC_ERR_REG" data-ref="_M/MAC_RMAC_ERR_REG">MAC_RMAC_ERR_REG</dfn>	MACRB(0x028)</u></td></tr>
<tr><th id="378">378</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_LINK_STATE_CHANGE_INT" data-ref="_M/RMAC_LINK_STATE_CHANGE_INT">RMAC_LINK_STATE_CHANGE_INT</dfn> (1ULL&lt;&lt;32)</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/MAC_RMAC_ERR_MASK" data-ref="_M/MAC_RMAC_ERR_MASK">MAC_RMAC_ERR_MASK</dfn>	MACRB(0x030)</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/MAC_CFG" data-ref="_M/MAC_CFG">MAC_CFG</dfn>			MACRB(0x0100)</u></td></tr>
<tr><th id="382">382</th><td><u>#define	 <dfn class="macro" id="_M/TMAC_EN" data-ref="_M/TMAC_EN">TMAC_EN</dfn>		(1ULL&lt;&lt;63)</u></td></tr>
<tr><th id="383">383</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_EN" data-ref="_M/RMAC_EN">RMAC_EN</dfn>		(1ULL&lt;&lt;62)</u></td></tr>
<tr><th id="384">384</th><td><u>#define	 <dfn class="macro" id="_M/UTILZATION_CALC_SEL" data-ref="_M/UTILZATION_CALC_SEL">UTILZATION_CALC_SEL</dfn>	(1ULL&lt;&lt;61)</u></td></tr>
<tr><th id="385">385</th><td><u>#define	 <dfn class="macro" id="_M/TMAC_LOOPBACK" data-ref="_M/TMAC_LOOPBACK">TMAC_LOOPBACK</dfn>		(1ULL&lt;&lt;60)</u></td></tr>
<tr><th id="386">386</th><td><u>#define	 <dfn class="macro" id="_M/TMAC_APPEND_PAD" data-ref="_M/TMAC_APPEND_PAD">TMAC_APPEND_PAD</dfn>	(1ULL&lt;&lt;59)</u></td></tr>
<tr><th id="387">387</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_STRIP_FCS" data-ref="_M/RMAC_STRIP_FCS">RMAC_STRIP_FCS</dfn>		(1ULL&lt;&lt;58)</u></td></tr>
<tr><th id="388">388</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_STRIP_PAD" data-ref="_M/RMAC_STRIP_PAD">RMAC_STRIP_PAD</dfn>		(1ULL&lt;&lt;57)</u></td></tr>
<tr><th id="389">389</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_PROM_EN" data-ref="_M/RMAC_PROM_EN">RMAC_PROM_EN</dfn>		(1ULL&lt;&lt;56)</u></td></tr>
<tr><th id="390">390</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_DISCARD_PFRM" data-ref="_M/RMAC_DISCARD_PFRM">RMAC_DISCARD_PFRM</dfn>	(1ULL&lt;&lt;55)</u></td></tr>
<tr><th id="391">391</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_BCAST_EN" data-ref="_M/RMAC_BCAST_EN">RMAC_BCAST_EN</dfn>		(1ULL&lt;&lt;54)</u></td></tr>
<tr><th id="392">392</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_ALL_ADDR_EN" data-ref="_M/RMAC_ALL_ADDR_EN">RMAC_ALL_ADDR_EN</dfn>	(1ULL&lt;&lt;53)</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/RMAC_MAX_PYLD_LEN" data-ref="_M/RMAC_MAX_PYLD_LEN">RMAC_MAX_PYLD_LEN</dfn>	MACRB(0x0110)</u></td></tr>
<tr><th id="394">394</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_PYLD_LEN" data-ref="_M/RMAC_PYLD_LEN">RMAC_PYLD_LEN</dfn>(x)	((uint64_t)(x) &lt;&lt; 48)</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/RMAC_CFG_KEY" data-ref="_M/RMAC_CFG_KEY">RMAC_CFG_KEY</dfn>		MACRB(0x0120)</u></td></tr>
<tr><th id="396">396</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_KEY_VALUE" data-ref="_M/RMAC_KEY_VALUE">RMAC_KEY_VALUE</dfn>		(0x4c0dULL&lt;&lt;48)</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/RMAC_ADDR_CMD_MEM" data-ref="_M/RMAC_ADDR_CMD_MEM">RMAC_ADDR_CMD_MEM</dfn>	MACRB(0x0128)</u></td></tr>
<tr><th id="398">398</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_ADDR_CMD_MEM_WE" data-ref="_M/RMAC_ADDR_CMD_MEM_WE">RMAC_ADDR_CMD_MEM_WE</dfn>	(1ULL&lt;&lt;56)</u></td></tr>
<tr><th id="399">399</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_ADDR_CMD_MEM_STR" data-ref="_M/RMAC_ADDR_CMD_MEM_STR">RMAC_ADDR_CMD_MEM_STR</dfn>	(1ULL&lt;&lt;48)</u></td></tr>
<tr><th id="400">400</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_ADDR_CMD_MEM_OFF" data-ref="_M/RMAC_ADDR_CMD_MEM_OFF">RMAC_ADDR_CMD_MEM_OFF</dfn>(x) ((uint64_t)(x) &lt;&lt; 32)</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/MAX_MCAST_ADDR" data-ref="_M/MAX_MCAST_ADDR">MAX_MCAST_ADDR</dfn>		64	/* slots in mcast table */</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/RMAC_ADDR_DATA0_MEM" data-ref="_M/RMAC_ADDR_DATA0_MEM">RMAC_ADDR_DATA0_MEM</dfn>	MACRB(0x0130)</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/RMAC_ADDR_DATA1_MEM" data-ref="_M/RMAC_ADDR_DATA1_MEM">RMAC_ADDR_DATA1_MEM</dfn>	MACRB(0x0138)</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/RMAC_PAUSE_CFG" data-ref="_M/RMAC_PAUSE_CFG">RMAC_PAUSE_CFG</dfn>		MACRB(0x150)</u></td></tr>
<tr><th id="405">405</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_PAUSE_GEN_EN" data-ref="_M/RMAC_PAUSE_GEN_EN">RMAC_PAUSE_GEN_EN</dfn>	(1ULL&lt;&lt;63)</u></td></tr>
<tr><th id="406">406</th><td><u>#define	 <dfn class="macro" id="_M/RMAC_PAUSE_RCV_EN" data-ref="_M/RMAC_PAUSE_RCV_EN">RMAC_PAUSE_RCV_EN</dfn>	(1ULL&lt;&lt;62)</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i>/*</i></td></tr>
<tr><th id="409">409</th><td><i> * RLDRAM registers.</i></td></tr>
<tr><th id="410">410</th><td><i> */</i></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/MC_INT_MASK" data-ref="_M/MC_INT_MASK">MC_INT_MASK</dfn>		RLDRB(0x008)</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/MC_ERR_MASK" data-ref="_M/MC_ERR_MASK">MC_ERR_MASK</dfn>		RLDRB(0x018)</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/RX_QUEUE_CFG" data-ref="_M/RX_QUEUE_CFG">RX_QUEUE_CFG</dfn>		RLDRB(0x100)</u></td></tr>
<tr><th id="415">415</th><td><u>#define	 <dfn class="macro" id="_M/MC_QUEUE" data-ref="_M/MC_QUEUE">MC_QUEUE</dfn>(q,s)		((uint64_t)(s)&lt;&lt;(56-(q*8)))</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/MC_RLDRAM_MRS" data-ref="_M/MC_RLDRAM_MRS">MC_RLDRAM_MRS</dfn>		RLDRB(0x108)</u></td></tr>
<tr><th id="417">417</th><td><u>#define	 <dfn class="macro" id="_M/MC_QUEUE_SIZE_ENABLE" data-ref="_M/MC_QUEUE_SIZE_ENABLE">MC_QUEUE_SIZE_ENABLE</dfn>	(1ULL&lt;&lt;24)</u></td></tr>
<tr><th id="418">418</th><td><u>#define	 <dfn class="macro" id="_M/MC_RLDRAM_MRS_ENABLE" data-ref="_M/MC_RLDRAM_MRS_ENABLE">MC_RLDRAM_MRS_ENABLE</dfn>	(1ULL&lt;&lt;16)</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><i>/*</i></td></tr>
<tr><th id="421">421</th><td><i> * XGXS registers.</i></td></tr>
<tr><th id="422">422</th><td><i> */</i></td></tr>
<tr><th id="423">423</th><td><i>/* XGXS control/statue */</i></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/XGXS_INT_MASK" data-ref="_M/XGXS_INT_MASK">XGXS_INT_MASK</dfn>		XGXSB(0x008)</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/XGXS_TXGXS_ERR_MASK" data-ref="_M/XGXS_TXGXS_ERR_MASK">XGXS_TXGXS_ERR_MASK</dfn>	XGXSB(0x018)</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/XGXS_RXGXS_ERR_MASK" data-ref="_M/XGXS_RXGXS_ERR_MASK">XGXS_RXGXS_ERR_MASK</dfn>	XGXSB(0x030)</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/XGXS_CFG" data-ref="_M/XGXS_CFG">XGXS_CFG</dfn>		XGXSB(0x0100)</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_xge.c.html'>netbsd/sys/dev/pci/if_xge.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
