set ::env(PROJECT_NAME) pwm
set ::env(DESIGN_TOP) pwm
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/opentitan/ip/pwm/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/opentitan/ip/pwm/rtl/pwm.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) digital_design
