#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x563db422ef70 .scope module, "main" "main" 2 17;
 .timescale 0 0;
v0x563db42779f0_0 .var "clock", 0 0;
v0x563db4277ab0_0 .var "cont", 3 0;
v0x563db4277b90_0 .net "fio_aluCtrlSaida", 3 0, L_0x563db427a520;  1 drivers
v0x563db4277c80_0 .net "fio_aluOp", 1 0, L_0x563db4279d50;  1 drivers
v0x563db4277d90_0 .net "fio_aluResult", 31 0, L_0x563db427a600;  1 drivers
v0x563db4277ea0_0 .net "fio_aluSrc", 0 0, L_0x563db4279e30;  1 drivers
v0x563db4277f90_0 .net "fio_and", 0 0, L_0x563db427a770;  1 drivers
v0x563db4278080_0 .net "fio_branch", 0 0, L_0x563db4279bc0;  1 drivers
v0x563db4278170_0 .net "fio_enderecoDesvio", 31 0, L_0x563db427a4b0;  1 drivers
v0x563db4278230_0 .net "fio_enderecoPc", 31 0, L_0x563db427a870;  1 drivers
v0x563db4278340_0 .net "fio_enderecoPcSaida", 31 0, L_0x563db4237760;  1 drivers
v0x563db4278400_0 .net "fio_enderecoProxInst", 31 0, L_0x563db424ca50;  1 drivers
v0x563db42784c0_0 .net "fio_imm", 31 0, L_0x563db4244910;  1 drivers
v0x563db4278580_0 .net "fio_instruction11_7", 4 0, L_0x563db42799b0;  1 drivers
v0x563db4278690_0 .net "fio_instruction14_12", 2 0, L_0x563db4279a50;  1 drivers
v0x563db42787a0_0 .net "fio_instruction19_15", 4 0, L_0x563db4279820;  1 drivers
v0x563db42788b0_0 .net "fio_instruction24_20", 4 0, L_0x563db4279910;  1 drivers
v0x563db4278ad0_0 .net "fio_instruction31_0", 31 0, L_0x563db423d2d0;  1 drivers
v0x563db4278be0_0 .net "fio_instruction6_0", 6 0, L_0x563db4279780;  1 drivers
v0x563db4278cf0_0 .net "fio_memRead", 0 0, L_0x563db4279c50;  1 drivers
v0x563db4278de0_0 .net "fio_memWrite", 0 0, L_0x563db4279dc0;  1 drivers
v0x563db4278ed0_0 .net "fio_memtoReg", 0 0, L_0x563db4279ce0;  1 drivers
v0x563db4278fc0_0 .net "fio_mux2Saida", 31 0, L_0x563db427a590;  1 drivers
v0x563db42790d0_0 .net "fio_mux3Saida", 31 0, L_0x563db427a900;  1 drivers
v0x563db42791e0_0 .net "fio_readData", 31 0, L_0x563db427a7e0;  1 drivers
v0x563db42792f0_0 .net "fio_readData1", 31 0, L_0x563db427a120;  1 drivers
v0x563db4279400_0 .net "fio_readData2", 31 0, L_0x563db427a3b0;  1 drivers
v0x563db42794c0_0 .net "fio_regWrite", 0 0, L_0x563db4279ee0;  1 drivers
v0x563db42795b0_0 .net "fio_zero", 0 0, L_0x563db427a700;  1 drivers
v0x563db42796a0_0 .var "reset", 0 0;
S_0x563db4237ea0 .scope module, "alu" "alu" 2 67, 3 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "aluControl";
    .port_info 3 /INPUT 32 "readData1";
    .port_info 4 /INPUT 32 "readData2";
    .port_info 5 /OUTPUT 32 "aluResult";
    .port_info 6 /OUTPUT 1 "zero";
L_0x563db427a600 .functor BUFZ 32, v0x563db42342c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563db427a700 .functor BUFZ 1, v0x563db426ee20_0, C4<0>, C4<0>, C4<0>;
v0x563db4246040_0 .net "aluControl", 3 0, L_0x563db427a520;  alias, 1 drivers
v0x563db424df10_0 .net "aluResult", 31 0, L_0x563db427a600;  alias, 1 drivers
v0x563db42342c0_0 .var "aluResult_reg", 31 0;
v0x563db42378c0_0 .net "clock", 0 0, v0x563db42779f0_0;  1 drivers
v0x563db424cb70_0 .var "cont", 3 0;
v0x563db423d430_0 .net "readData1", 31 0, L_0x563db427a120;  alias, 1 drivers
v0x563db4244a70_0 .net "readData2", 31 0, L_0x563db427a590;  alias, 1 drivers
v0x563db426eca0_0 .net "reset", 0 0, v0x563db42796a0_0;  1 drivers
v0x563db426ed60_0 .net "zero", 0 0, L_0x563db427a700;  alias, 1 drivers
v0x563db426ee20_0 .var "zero_reg", 0 0;
E_0x563db4209a70 .event posedge, v0x563db42378c0_0;
S_0x563db4238280 .scope module, "alu_control" "alu_control" 2 65, 4 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "aluOp";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "saidaAluControl";
L_0x563db427a520 .functor BUFZ 4, v0x563db426f140_0, C4<0000>, C4<0000>, C4<0000>;
v0x563db426f060_0 .net "aluOp", 1 0, L_0x563db4279d50;  alias, 1 drivers
v0x563db426f140_0 .var "alu_control_reg", 3 0;
v0x563db426f220_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db426f2c0_0 .var "cont", 3 0;
v0x563db426f360_0 .net "funct3", 2 0, L_0x563db4279a50;  alias, 1 drivers
v0x563db426f490_0 .var "funct3_reg", 2 0;
v0x563db426f570_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db426f610_0 .net "saidaAluControl", 3 0, L_0x563db427a520;  alias, 1 drivers
S_0x563db4238660 .scope module, "and_module" "and_module" 2 68, 5 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "alu_0";
    .port_info 4 /OUTPUT 1 "saidaAnd";
L_0x563db427a770 .functor BUFZ 1, v0x563db426f820_0, C4<0>, C4<0>, C4<0>;
v0x563db426f820_0 .var "AND", 0 0;
v0x563db426f900_0 .net "alu_0", 0 0, L_0x563db427a700;  alias, 1 drivers
v0x563db426f9c0_0 .net "branch", 0 0, L_0x563db4279bc0;  alias, 1 drivers
v0x563db426fa90_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db426fb80_0 .var "cont", 3 0;
v0x563db426fc70_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db426fd60_0 .net "saidaAnd", 0 0, L_0x563db427a770;  alias, 1 drivers
E_0x563db4209e80 .event posedge, v0x563db426eca0_0, v0x563db42378c0_0;
S_0x563db4238a40 .scope module, "control" "control" 2 62, 6 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 2 "aluOp";
    .port_info 7 /OUTPUT 1 "memWrite";
    .port_info 8 /OUTPUT 1 "aluSrc";
    .port_info 9 /OUTPUT 1 "regWrite";
L_0x563db4279bc0 .functor BUFZ 1, v0x563db4270400_0, C4<0>, C4<0>, C4<0>;
L_0x563db4279c50 .functor BUFZ 1, v0x563db4270770_0, C4<0>, C4<0>, C4<0>;
L_0x563db4279ce0 .functor BUFZ 1, v0x563db4270a70_0, C4<0>, C4<0>, C4<0>;
L_0x563db4279d50 .functor BUFZ 2, v0x563db42700f0_0, C4<00>, C4<00>, C4<00>;
L_0x563db4279dc0 .functor BUFZ 1, v0x563db42708f0_0, C4<0>, C4<0>, C4<0>;
L_0x563db4279e30 .functor BUFZ 1, v0x563db4270250_0, C4<0>, C4<0>, C4<0>;
L_0x563db4279ee0 .functor BUFZ 1, v0x563db4270cd0_0, C4<0>, C4<0>, C4<0>;
v0x563db4270010_0 .net "aluOp", 1 0, L_0x563db4279d50;  alias, 1 drivers
v0x563db42700f0_0 .var "aluOp_reg", 1 0;
v0x563db42701b0_0 .net "aluSrc", 0 0, L_0x563db4279e30;  alias, 1 drivers
v0x563db4270250_0 .var "aluSrc_reg", 0 0;
v0x563db4270310_0 .net "branch", 0 0, L_0x563db4279bc0;  alias, 1 drivers
v0x563db4270400_0 .var "branch_reg", 0 0;
v0x563db42704a0_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4270540_0 .var "cont", 3 0;
v0x563db4270620_0 .net "memRead", 0 0, L_0x563db4279c50;  alias, 1 drivers
v0x563db4270770_0 .var "memRead_reg", 0 0;
v0x563db4270830_0 .net "memWrite", 0 0, L_0x563db4279dc0;  alias, 1 drivers
v0x563db42708f0_0 .var "memWrite_reg", 0 0;
v0x563db42709b0_0 .net "memtoReg", 0 0, L_0x563db4279ce0;  alias, 1 drivers
v0x563db4270a70_0 .var "memtoReg_reg", 0 0;
v0x563db4270b30_0 .net "opcode", 6 0, L_0x563db4279780;  alias, 1 drivers
v0x563db4270c10_0 .net "regWrite", 0 0, L_0x563db4279ee0;  alias, 1 drivers
v0x563db4270cd0_0 .var "regWrite_reg", 0 0;
v0x563db4270d90_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
S_0x563db4232d60 .scope module, "data_memory" "data_memory" 2 69, 7 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData";
L_0x563db427a7e0 .functor BUFZ 32, v0x563db42715c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db42710d0_0 .net "address", 31 0, L_0x563db427a600;  alias, 1 drivers
v0x563db42711b0_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4271250_0 .var "cont", 3 0;
v0x563db42712f0_0 .net "memRead", 0 0, L_0x563db4279c50;  alias, 1 drivers
v0x563db42713c0_0 .net "memWrite", 0 0, L_0x563db4279dc0;  alias, 1 drivers
v0x563db4271460 .array "memoria", 63 0, 31 0;
v0x563db4271500_0 .net "readData", 31 0, L_0x563db427a7e0;  alias, 1 drivers
v0x563db42715c0_0 .var "readData_reg", 31 0;
v0x563db42716a0_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db4271860_0 .net "writeData", 31 0, L_0x563db427a3b0;  alias, 1 drivers
S_0x563db4271a20 .scope module, "immgem" "immgen" 2 61, 8 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instrucao";
    .port_info 3 /OUTPUT 32 "imediatoGerado";
L_0x563db4244910 .functor BUFZ 32, v0x563db4271e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db4271be0_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4271ca0_0 .var "cont", 3 0;
v0x563db4271d80_0 .net "imediatoGerado", 31 0, L_0x563db4244910;  alias, 1 drivers
v0x563db4271e70_0 .var "imm", 31 0;
v0x563db4271f50_0 .net "instrucao", 31 0, L_0x563db423d2d0;  alias, 1 drivers
v0x563db4272030_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
S_0x563db4272150 .scope module, "instruction_memory" "instruction_memory" 2 59, 9 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "readAddress";
    .port_info 3 /OUTPUT 7 "instruction6_0";
    .port_info 4 /OUTPUT 5 "instruction19_15";
    .port_info 5 /OUTPUT 5 "instruction24_20";
    .port_info 6 /OUTPUT 5 "instruction11_7";
    .port_info 7 /OUTPUT 32 "instruction31_0";
    .port_info 8 /OUTPUT 3 "instruction14_12";
L_0x563db423d2d0 .functor BUFZ 32, v0x563db4272600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db4272460_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4272520_0 .var "cont", 3 0;
v0x563db4272600_0 .var "instrucao_reg", 31 0;
v0x563db42726c0_0 .net "instruction11_7", 4 0, L_0x563db42799b0;  alias, 1 drivers
v0x563db42727a0_0 .net "instruction14_12", 2 0, L_0x563db4279a50;  alias, 1 drivers
v0x563db42728b0_0 .net "instruction19_15", 4 0, L_0x563db4279820;  alias, 1 drivers
v0x563db4272970_0 .net "instruction24_20", 4 0, L_0x563db4279910;  alias, 1 drivers
v0x563db4272a50_0 .net "instruction31_0", 31 0, L_0x563db423d2d0;  alias, 1 drivers
v0x563db4272b40_0 .net "instruction6_0", 6 0, L_0x563db4279780;  alias, 1 drivers
v0x563db4272ca0 .array "memoriaInstrucao", 10 0, 31 0;
v0x563db4272d40_0 .net "readAddress", 31 0, L_0x563db4237760;  alias, 1 drivers
v0x563db4272e20_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
L_0x563db4279780 .part v0x563db4272600_0, 0, 7;
L_0x563db4279820 .part v0x563db4272600_0, 15, 5;
L_0x563db4279910 .part v0x563db4272600_0, 20, 5;
L_0x563db42799b0 .part v0x563db4272600_0, 7, 5;
L_0x563db4279a50 .part v0x563db4272600_0, 12, 3;
S_0x563db4272fe0 .scope module, "mux1" "mux1" 2 70, 10 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /INPUT 32 "endereco1";
    .port_info 4 /INPUT 32 "endereco2";
    .port_info 5 /OUTPUT 32 "saidaMux1";
L_0x563db427a870 .functor BUFZ 32, v0x563db4273800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db4273210_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db42732d0_0 .var "cont", 3 0;
v0x563db42733b0_0 .net "control", 0 0, L_0x563db427a770;  alias, 1 drivers
v0x563db42734b0_0 .net "endereco1", 31 0, L_0x563db424ca50;  alias, 1 drivers
v0x563db4273550_0 .net "endereco2", 31 0, L_0x563db427a4b0;  alias, 1 drivers
v0x563db4273680_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db4273720_0 .net "saidaMux1", 31 0, L_0x563db427a870;  alias, 1 drivers
v0x563db4273800_0 .var "saidaMux1_reg", 31 0;
S_0x563db42739a0 .scope module, "mux2" "mux2" 2 66, 11 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "aluSrc";
    .port_info 3 /INPUT 32 "readData2";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /OUTPUT 32 "saidaMux2";
L_0x563db427a590 .functor BUFZ 32, v0x563db42742f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db4273cb0_0 .net "aluSrc", 0 0, L_0x563db4279e30;  alias, 1 drivers
v0x563db4273d70_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4273e10_0 .var "cont", 3 0;
v0x563db4273ee0_0 .net "imm", 31 0, L_0x563db4244910;  alias, 1 drivers
v0x563db4273fd0_0 .net "readData2", 31 0, L_0x563db427a3b0;  alias, 1 drivers
v0x563db4274070_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db4274220_0 .net "saidaMux2", 31 0, L_0x563db427a590;  alias, 1 drivers
v0x563db42742f0_0 .var "saidaMux2_reg", 31 0;
S_0x563db42744b0 .scope module, "mux3" "mux3" 2 71, 12 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoReg";
    .port_info 3 /INPUT 32 "readData";
    .port_info 4 /INPUT 32 "aluResult";
    .port_info 5 /OUTPUT 32 "saidaMux3";
L_0x563db427a900 .functor BUFZ 32, v0x563db4274ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db4274730_0 .net "aluResult", 31 0, L_0x563db427a600;  alias, 1 drivers
v0x563db4274860_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4274920_0 .var "cont", 3 0;
v0x563db42749c0_0 .net "memtoReg", 0 0, L_0x563db4279ce0;  alias, 1 drivers
v0x563db4274a90_0 .net "readData", 31 0, L_0x563db427a7e0;  alias, 1 drivers
v0x563db4274b80_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db4274c20_0 .net "saidaMux3", 31 0, L_0x563db427a900;  alias, 1 drivers
v0x563db4274ce0_0 .var "saidaMux3_reg", 31 0;
S_0x563db4274ec0 .scope module, "pc" "PC" 2 57, 13 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "prox_instrucao";
    .port_info 3 /OUTPUT 32 "estado_pc";
L_0x563db4237760 .functor BUFZ 32, v0x563db4275270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db42750d0_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4275190_0 .var "cont", 3 0;
v0x563db4275270_0 .var "endereco", 31 0;
v0x563db4275360_0 .net "estado_pc", 31 0, L_0x563db4237760;  alias, 1 drivers
v0x563db4275450_0 .net "prox_instrucao", 31 0, L_0x563db427a870;  alias, 1 drivers
v0x563db4275540_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
S_0x563db4275670 .scope module, "regs" "regs" 2 63, 14 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0x563db427a120 .functor BUFZ 32, L_0x563db4279f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563db427a3b0 .functor BUFZ 32, L_0x563db427a190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db4275980_0 .net *"_ivl_0", 31 0, L_0x563db4279f50;  1 drivers
v0x563db4275a80_0 .net *"_ivl_10", 6 0, L_0x563db427a230;  1 drivers
L_0x7f60e3453060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563db4275b60_0 .net *"_ivl_13", 1 0, L_0x7f60e3453060;  1 drivers
v0x563db4275c20_0 .net *"_ivl_2", 6 0, L_0x563db4279ff0;  1 drivers
L_0x7f60e3453018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563db4275d00_0 .net *"_ivl_5", 1 0, L_0x7f60e3453018;  1 drivers
v0x563db4275e30_0 .net *"_ivl_8", 31 0, L_0x563db427a190;  1 drivers
v0x563db4275f10_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4275fb0_0 .var "cont", 3 0;
v0x563db4276090_0 .net "readData1", 31 0, L_0x563db427a120;  alias, 1 drivers
v0x563db4276150_0 .net "readData2", 31 0, L_0x563db427a3b0;  alias, 1 drivers
v0x563db42761f0_0 .net "readReg1", 4 0, L_0x563db4279820;  alias, 1 drivers
v0x563db42762b0_0 .net "readReg2", 4 0, L_0x563db4279910;  alias, 1 drivers
v0x563db4276380_0 .net "regWrite", 0 0, L_0x563db4279ee0;  alias, 1 drivers
v0x563db4276450 .array "regs", 31 0, 31 0;
v0x563db42764f0_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db4276590_0 .net "writeData", 31 0, L_0x563db427a900;  alias, 1 drivers
v0x563db4276660_0 .net "writeReg", 4 0, L_0x563db42799b0;  alias, 1 drivers
L_0x563db4279f50 .array/port v0x563db4276450, L_0x563db4279ff0;
L_0x563db4279ff0 .concat [ 5 2 0 0], L_0x563db4279820, L_0x7f60e3453018;
L_0x563db427a190 .array/port v0x563db4276450, L_0x563db427a230;
L_0x563db427a230 .concat [ 5 2 0 0], L_0x563db4279910, L_0x7f60e3453060;
S_0x563db4276990 .scope module, "somadorMux" "somadorMux" 2 64, 15 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "estado_pc";
    .port_info 3 /INPUT 32 "imm_gen";
    .port_info 4 /OUTPUT 32 "entrada_mux";
L_0x563db427a4b0 .functor BUFZ 32, v0x563db4277160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db4276bd0_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4276c90_0 .var "cont", 3 0;
v0x563db4276d70_0 .net "entrada_mux", 31 0, L_0x563db427a4b0;  alias, 1 drivers
v0x563db4276e70_0 .net "estado_pc", 31 0, L_0x563db4237760;  alias, 1 drivers
v0x563db4276f60_0 .net "imm_gen", 31 0, L_0x563db4244910;  alias, 1 drivers
v0x563db42770c0_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db4277160_0 .var "soma", 31 0;
S_0x563db42772e0 .scope module, "somadorPc" "somadorPC" 2 58, 16 1 0, S_0x563db422ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "estado_pc";
    .port_info 3 /OUTPUT 32 "endereco_soma";
L_0x563db424ca50 .functor BUFZ 32, v0x563db4277890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563db42774c0_0 .net "clock", 0 0, v0x563db42779f0_0;  alias, 1 drivers
v0x563db4277580_0 .var "cont", 3 0;
v0x563db4277660_0 .net "endereco_soma", 31 0, L_0x563db424ca50;  alias, 1 drivers
v0x563db4277700_0 .net "estado_pc", 31 0, L_0x563db4237760;  alias, 1 drivers
v0x563db42777a0_0 .net "reset", 0 0, v0x563db42796a0_0;  alias, 1 drivers
v0x563db4277890_0 .var "soma", 31 0;
    .scope S_0x563db4274ec0;
T_0 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db4275540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db4275190_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db4275270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563db4275190_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4275190_0, 0, 4;
    %load/vec4 v0x563db4275190_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x563db4275450_0;
    %assign/vec4 v0x563db4275270_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563db42772e0;
T_1 ;
    %wait E_0x563db4209e80;
    %load/vec4 v0x563db42777a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4277580_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x563db4277890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563db4277580_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4277580_0, 0, 4;
    %load/vec4 v0x563db4277580_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x563db4277700_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x563db4277890_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563db4272150;
T_2 ;
    %vpi_call 9 18 "$readmemb", "entrada.bin", v0x563db4272ca0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x563db4272150;
T_3 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db4272e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4272520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db4272600_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x563db4272520_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4272520_0, 0, 4;
    %load/vec4 v0x563db4272520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x563db4272d40_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x563db4272ca0, 4;
    %assign/vec4 v0x563db4272600_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563db4271a20;
T_4 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db4272030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db4271e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4271ca0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563db4271ca0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4271ca0_0, 0, 4;
    %load/vec4 v0x563db4271ca0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 3, 4, 4;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_4.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_4.8;
    %jmp/1 T_4.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 3, 4, 4;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_4.7;
    %jmp/1 T_4.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 3, 4, 4;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_4.6;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/1 T_4.11, 8;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.11;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0x563db4271e70_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x563db4271e70_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x563db4271f50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563db4271f50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563db4271f50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x563db4271e70_0, 0;
T_4.14 ;
T_4.13 ;
T_4.10 ;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563db4238a40;
T_5 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db4270d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4270540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563db42700f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db42708f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270cd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563db4270540_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x563db4270540_0, 0;
    %load/vec4 v0x563db4270540_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x563db4270b30_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563db42700f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db42708f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270cd0_0, 0;
T_5.4 ;
    %load/vec4 v0x563db4270b30_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270a70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563db42700f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db42708f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270cd0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x563db4270b30_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563db42700f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db42708f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270cd0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x563db4270b30_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270a70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563db42700f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db42708f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270cd0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x563db4270b30_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563db4270400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270a70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563db42700f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db42708f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db4270cd0_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563db4275670;
T_6 ;
    %vpi_call 14 22 "$readmemb", "registradores.bin", v0x563db4276450 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x563db4275670;
T_7 ;
    %wait E_0x563db4209e80;
    %load/vec4 v0x563db42764f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4275fb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x563db4275fb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4275fb0_0, 0, 4;
    %load/vec4 v0x563db4275fb0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x563db4276380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x563db4276590_0;
    %load/vec4 v0x563db4276660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563db4276450, 0, 4;
T_7.4 ;
T_7.2 ;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563db4276450, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563db4276990;
T_8 ;
    %wait E_0x563db4209e80;
    %load/vec4 v0x563db42770c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db4277160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4276c90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563db4276c90_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4276c90_0, 0, 4;
    %load/vec4 v0x563db4276c90_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x563db4276e70_0;
    %load/vec4 v0x563db4276f60_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x563db4277160_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563db4238280;
T_9 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db426f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db426f140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563db426f490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db426f2c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x563db426f2c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x563db426f2c0_0, 0;
    %load/vec4 v0x563db426f2c0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x563db426f360_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563db426f360_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x563db426f360_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x563db426f360_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x563db426f360_0;
    %assign/vec4 v0x563db426f490_0, 0;
T_9.4 ;
    %load/vec4 v0x563db426f060_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x563db426f140_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x563db426f060_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x563db426f140_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x563db426f060_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x563db426f490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x563db426f140_0, 0;
T_9.12 ;
    %load/vec4 v0x563db426f490_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db426f140_0, 0;
T_9.14 ;
    %load/vec4 v0x563db426f490_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x563db426f140_0, 0;
T_9.16 ;
    %load/vec4 v0x563db426f490_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x563db426f140_0, 0;
T_9.18 ;
T_9.10 ;
T_9.9 ;
T_9.7 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x563db42739a0;
T_10 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db4274070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4273e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db42742f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563db4273e10_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x563db4273e10_0, 0;
    %load/vec4 v0x563db4273e10_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x563db4273cb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x563db4273fd0_0;
    %assign/vec4 v0x563db42742f0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x563db4273ee0_0;
    %assign/vec4 v0x563db42742f0_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563db4237ea0;
T_11 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db426eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db424cb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db42342c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db426ee20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x563db424cb70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db424cb70_0, 0, 4;
    %load/vec4 v0x563db424cb70_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x563db4246040_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x563db423d430_0;
    %load/vec4 v0x563db4244a70_0;
    %add;
    %assign/vec4 v0x563db42342c0_0, 0;
    %load/vec4 v0x563db42342c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %assign/vec4 v0x563db426ee20_0, 0;
T_11.4 ;
    %load/vec4 v0x563db4246040_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x563db423d430_0;
    %load/vec4 v0x563db4244a70_0;
    %and;
    %assign/vec4 v0x563db42342c0_0, 0;
    %load/vec4 v0x563db42342c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %assign/vec4 v0x563db426ee20_0, 0;
T_11.8 ;
    %load/vec4 v0x563db4246040_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v0x563db423d430_0;
    %load/vec4 v0x563db4244a70_0;
    %or;
    %assign/vec4 v0x563db42342c0_0, 0;
    %load/vec4 v0x563db42342c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %assign/vec4 v0x563db426ee20_0, 0;
T_11.12 ;
    %load/vec4 v0x563db4246040_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_11.16, 4;
    %load/vec4 v0x563db423d430_0;
    %load/vec4 v0x563db4244a70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x563db42342c0_0, 0;
    %load/vec4 v0x563db42342c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %assign/vec4 v0x563db426ee20_0, 0;
T_11.16 ;
    %load/vec4 v0x563db4246040_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_11.20, 4;
    %load/vec4 v0x563db423d430_0;
    %load/vec4 v0x563db4244a70_0;
    %sub;
    %assign/vec4 v0x563db42342c0_0, 0;
    %load/vec4 v0x563db42342c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.23, 8;
T_11.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.23, 8;
 ; End of false expr.
    %blend;
T_11.23;
    %assign/vec4 v0x563db426ee20_0, 0;
T_11.20 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563db4238660;
T_12 ;
    %wait E_0x563db4209e80;
    %load/vec4 v0x563db426fc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db426fb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563db426f820_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563db426fb80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x563db426fb80_0, 0;
    %load/vec4 v0x563db426fb80_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x563db426f9c0_0;
    %load/vec4 v0x563db426f900_0;
    %and;
    %assign/vec4 v0x563db426f820_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563db4232d60;
T_13 ;
    %vpi_call 7 15 "$readmemb", "data_memory.bin", v0x563db4271460 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x563db4232d60;
T_14 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db42716a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4271250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db42715c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563db4271250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4271250_0, 0, 4;
    %load/vec4 v0x563db4271250_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x563db42713c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x563db4271860_0;
    %load/vec4 v0x563db42710d0_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563db4271460, 0, 4;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x563db42712f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x563db42710d0_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x563db4271460, 4;
    %assign/vec4 v0x563db42715c0_0, 0;
T_14.6 ;
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x563db4272fe0;
T_15 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db4273680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db42732d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db4273800_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x563db42732d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db42732d0_0, 0, 4;
    %load/vec4 v0x563db42732d0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x563db42733b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x563db42734b0_0;
    %assign/vec4 v0x563db4273800_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x563db4273550_0;
    %assign/vec4 v0x563db4273800_0, 0;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x563db42744b0;
T_16 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db4274b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563db4274920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563db4274ce0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x563db4274920_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4274920_0, 0, 4;
    %load/vec4 v0x563db4274920_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x563db42749c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x563db4274a90_0;
    %store/vec4 v0x563db4274ce0_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x563db4274730_0;
    %assign/vec4 v0x563db4274ce0_0, 0;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x563db422ef70;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0x563db42779f0_0;
    %inv;
    %assign/vec4 v0x563db42779f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x563db422ef70;
T_18 ;
    %wait E_0x563db4209a70;
    %load/vec4 v0x563db42796a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x563db4277ab0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x563db4277ab0_0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563db422ef70;
T_19 ;
    %vpi_call 2 82 "$dumpfile", "main.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563db4277ab0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db42779f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563db42796a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563db42796a0_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 90 "$display", "Registrador [ 0] = %32b\012", &A<v0x563db4276450, 0>, "Registrador [ 1] = %32b\012", &A<v0x563db4276450, 1>, "Registrador [ 2] = %32b\012", &A<v0x563db4276450, 2>, "Registrador [ 3] = %32b\012", &A<v0x563db4276450, 3>, "Registrador [ 4] = %32b\012", &A<v0x563db4276450, 4>, "Registrador [ 5] = %32b\012", &A<v0x563db4276450, 5>, "Registrador [ 6] = %32b\012", &A<v0x563db4276450, 6>, "Registrador [ 7] = %32b\012", &A<v0x563db4276450, 7>, "Registrador [ 8] = %32b\012", &A<v0x563db4276450, 8>, "Registrador [ 9] = %32b\012", &A<v0x563db4276450, 9>, "Registrador [10] = %32b\012", &A<v0x563db4276450, 10>, "Registrador [11] = %32b\012", &A<v0x563db4276450, 11>, "Registrador [12] = %32b\012", &A<v0x563db4276450, 12>, "Registrador [13] = %32b\012", &A<v0x563db4276450, 13>, "Registrador [14] = %32b\012", &A<v0x563db4276450, 14>, "Registrador [15] = %32b\012", &A<v0x563db4276450, 15>, "Registrador [16] = %32b\012", &A<v0x563db4276450, 16>, "Registrador [17] = %32b\012", &A<v0x563db4276450, 17>, "Registrador [18] = %32b\012", &A<v0x563db4276450, 18>, "Registrador [19] = %32b\012", &A<v0x563db4276450, 19>, "Registrador [20] = %32b\012", &A<v0x563db4276450, 20>, "Registrador [21] = %32b\012", &A<v0x563db4276450, 21>, "Registrador [22] = %32b\012", &A<v0x563db4276450, 22>, "Registrador [23] = %32b\012", &A<v0x563db4276450, 23>, "Registrador [24] = %32b\012", &A<v0x563db4276450, 24>, "Registrador [25] = %32b\012", &A<v0x563db4276450, 25>, "Registrador [26] = %32b\012", &A<v0x563db4276450, 26>, "Registrador [27] = %32b\012", &A<v0x563db4276450, 27>, "Registrador [28] = %32b\012", &A<v0x563db4276450, 28>, "Registrador [29] = %32b\012", &A<v0x563db4276450, 29>, "Registrador [30] = %32b\012", &A<v0x563db4276450, 30>, "Registrador [31] = %32b\012", &A<v0x563db4276450, 31> {0 0 0};
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "main.v";
    "./alu.v";
    "./alu_control.v";
    "./and.v";
    "./Control.v";
    "./data_memory.v";
    "./immgen.v";
    "./instruction_memory.v";
    "./mux1.v";
    "./mux2.v";
    "./mux3.v";
    "./PC.v";
    "./regs.v";
    "./somadorMux.v";
    "./somadorPC.v";
