LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.Numeric_Std.all;


ENTITY RAM128_32 IS
	PORT
	(
		address	: IN STD_LOGIC_VECTOR (6 DOWNTO 0);
		clock		: IN STD_LOGIC  := '1';
		data		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		wren		: IN STD_LOGIC ;
		q		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
	
	
END RAM128_32;
Architecture arch1 of RAM128_32 is
type Ram_d is array(0 to 2**6) of STD_LOGIC_VECTOR (31 DOWNTO 0);
signal data_array:Ram_d ;
signal data_reg :STD_LOGIC_VECTOR (31 DOWNTO 0);
begin 
  process(Clock)
  begin
    if (rising_edge(clock))then 
	     if(wren='1') then
		     data_array(to_integer(unsigned(address)))<=data;
			  data_reg<=data_array(to_integer(unsigned(address)));
			end if;
			end if;
	    q<=data_reg ;
		end process ;
end arch1;
