
XploreAvionics_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013888  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001038  08113b28  08113b28  00023b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08114b60  08114b60  00024b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   0000000c  08114b68  08114b68  00024b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000008  08114b74  08114b74  00024b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000210  10000000  08114b7c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000a164  10000210  08114d8c  00030210  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  1000a374  08114d8c  0003a374  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 10 .debug_info   0007daa5  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000d39d  00000000  00000000  000adce5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00002bd0  00000000  00000000  000bb088  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000027e8  00000000  00000000  000bdc58  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0004ef6c  00000000  00000000  000c0440  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0003c306  00000000  00000000  0010f3ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    001ab9ff  00000000  00000000  0014b6b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  002f70b1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000cb90  00000000  00000000  002f712c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000210 	.word	0x10000210
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08113b10 	.word	0x08113b10

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000214 	.word	0x10000214
 81002dc:	08113b10 	.word	0x08113b10

081002e0 <strcmp>:
 81002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 81002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 81002e8:	2a01      	cmp	r2, #1
 81002ea:	bf28      	it	cs
 81002ec:	429a      	cmpcs	r2, r3
 81002ee:	d0f7      	beq.n	81002e0 <strcmp>
 81002f0:	1ad0      	subs	r0, r2, r3
 81002f2:	4770      	bx	lr

081002f4 <strlen>:
 81002f4:	4603      	mov	r3, r0
 81002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002fa:	2a00      	cmp	r2, #0
 81002fc:	d1fb      	bne.n	81002f6 <strlen+0x2>
 81002fe:	1a18      	subs	r0, r3, r0
 8100300:	3801      	subs	r0, #1
 8100302:	4770      	bx	lr
	...

08100310 <memchr>:
 8100310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8100314:	2a10      	cmp	r2, #16
 8100316:	db2b      	blt.n	8100370 <memchr+0x60>
 8100318:	f010 0f07 	tst.w	r0, #7
 810031c:	d008      	beq.n	8100330 <memchr+0x20>
 810031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100322:	3a01      	subs	r2, #1
 8100324:	428b      	cmp	r3, r1
 8100326:	d02d      	beq.n	8100384 <memchr+0x74>
 8100328:	f010 0f07 	tst.w	r0, #7
 810032c:	b342      	cbz	r2, 8100380 <memchr+0x70>
 810032e:	d1f6      	bne.n	810031e <memchr+0xe>
 8100330:	b4f0      	push	{r4, r5, r6, r7}
 8100332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810033a:	f022 0407 	bic.w	r4, r2, #7
 810033e:	f07f 0700 	mvns.w	r7, #0
 8100342:	2300      	movs	r3, #0
 8100344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100348:	3c08      	subs	r4, #8
 810034a:	ea85 0501 	eor.w	r5, r5, r1
 810034e:	ea86 0601 	eor.w	r6, r6, r1
 8100352:	fa85 f547 	uadd8	r5, r5, r7
 8100356:	faa3 f587 	sel	r5, r3, r7
 810035a:	fa86 f647 	uadd8	r6, r6, r7
 810035e:	faa5 f687 	sel	r6, r5, r7
 8100362:	b98e      	cbnz	r6, 8100388 <memchr+0x78>
 8100364:	d1ee      	bne.n	8100344 <memchr+0x34>
 8100366:	bcf0      	pop	{r4, r5, r6, r7}
 8100368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810036c:	f002 0207 	and.w	r2, r2, #7
 8100370:	b132      	cbz	r2, 8100380 <memchr+0x70>
 8100372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100376:	3a01      	subs	r2, #1
 8100378:	ea83 0301 	eor.w	r3, r3, r1
 810037c:	b113      	cbz	r3, 8100384 <memchr+0x74>
 810037e:	d1f8      	bne.n	8100372 <memchr+0x62>
 8100380:	2000      	movs	r0, #0
 8100382:	4770      	bx	lr
 8100384:	3801      	subs	r0, #1
 8100386:	4770      	bx	lr
 8100388:	2d00      	cmp	r5, #0
 810038a:	bf06      	itte	eq
 810038c:	4635      	moveq	r5, r6
 810038e:	3803      	subeq	r0, #3
 8100390:	3807      	subne	r0, #7
 8100392:	f015 0f01 	tst.w	r5, #1
 8100396:	d107      	bne.n	81003a8 <memchr+0x98>
 8100398:	3001      	adds	r0, #1
 810039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810039e:	bf02      	ittt	eq
 81003a0:	3001      	addeq	r0, #1
 81003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 81003a6:	3001      	addeq	r0, #1
 81003a8:	bcf0      	pop	{r4, r5, r6, r7}
 81003aa:	3801      	subs	r0, #1
 81003ac:	4770      	bx	lr
 81003ae:	bf00      	nop

081003b0 <__aeabi_drsub>:
 81003b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 81003b4:	e002      	b.n	81003bc <__adddf3>
 81003b6:	bf00      	nop

081003b8 <__aeabi_dsub>:
 81003b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

081003bc <__adddf3>:
 81003bc:	b530      	push	{r4, r5, lr}
 81003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003c6:	ea94 0f05 	teq	r4, r5
 81003ca:	bf08      	it	eq
 81003cc:	ea90 0f02 	teqeq	r0, r2
 81003d0:	bf1f      	itttt	ne
 81003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003e2:	f000 80e2 	beq.w	81005aa <__adddf3+0x1ee>
 81003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ee:	bfb8      	it	lt
 81003f0:	426d      	neglt	r5, r5
 81003f2:	dd0c      	ble.n	810040e <__adddf3+0x52>
 81003f4:	442c      	add	r4, r5
 81003f6:	ea80 0202 	eor.w	r2, r0, r2
 81003fa:	ea81 0303 	eor.w	r3, r1, r3
 81003fe:	ea82 0000 	eor.w	r0, r2, r0
 8100402:	ea83 0101 	eor.w	r1, r3, r1
 8100406:	ea80 0202 	eor.w	r2, r0, r2
 810040a:	ea81 0303 	eor.w	r3, r1, r3
 810040e:	2d36      	cmp	r5, #54	; 0x36
 8100410:	bf88      	it	hi
 8100412:	bd30      	pophi	{r4, r5, pc}
 8100414:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810041c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100424:	d002      	beq.n	810042c <__adddf3+0x70>
 8100426:	4240      	negs	r0, r0
 8100428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810042c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100438:	d002      	beq.n	8100440 <__adddf3+0x84>
 810043a:	4252      	negs	r2, r2
 810043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100440:	ea94 0f05 	teq	r4, r5
 8100444:	f000 80a7 	beq.w	8100596 <__adddf3+0x1da>
 8100448:	f1a4 0401 	sub.w	r4, r4, #1
 810044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100450:	db0d      	blt.n	810046e <__adddf3+0xb2>
 8100452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100456:	fa22 f205 	lsr.w	r2, r2, r5
 810045a:	1880      	adds	r0, r0, r2
 810045c:	f141 0100 	adc.w	r1, r1, #0
 8100460:	fa03 f20e 	lsl.w	r2, r3, lr
 8100464:	1880      	adds	r0, r0, r2
 8100466:	fa43 f305 	asr.w	r3, r3, r5
 810046a:	4159      	adcs	r1, r3
 810046c:	e00e      	b.n	810048c <__adddf3+0xd0>
 810046e:	f1a5 0520 	sub.w	r5, r5, #32
 8100472:	f10e 0e20 	add.w	lr, lr, #32
 8100476:	2a01      	cmp	r2, #1
 8100478:	fa03 fc0e 	lsl.w	ip, r3, lr
 810047c:	bf28      	it	cs
 810047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100482:	fa43 f305 	asr.w	r3, r3, r5
 8100486:	18c0      	adds	r0, r0, r3
 8100488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810048c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100490:	d507      	bpl.n	81004a2 <__adddf3+0xe6>
 8100492:	f04f 0e00 	mov.w	lr, #0
 8100496:	f1dc 0c00 	rsbs	ip, ip, #0
 810049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810049e:	eb6e 0101 	sbc.w	r1, lr, r1
 81004a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 81004a6:	d31b      	bcc.n	81004e0 <__adddf3+0x124>
 81004a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 81004ac:	d30c      	bcc.n	81004c8 <__adddf3+0x10c>
 81004ae:	0849      	lsrs	r1, r1, #1
 81004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 81004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81004b8:	f104 0401 	add.w	r4, r4, #1
 81004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004c4:	f080 809a 	bcs.w	81005fc <__adddf3+0x240>
 81004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004cc:	bf08      	it	eq
 81004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004d2:	f150 0000 	adcs.w	r0, r0, #0
 81004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004da:	ea41 0105 	orr.w	r1, r1, r5
 81004de:	bd30      	pop	{r4, r5, pc}
 81004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004e4:	4140      	adcs	r0, r0
 81004e6:	eb41 0101 	adc.w	r1, r1, r1
 81004ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81004ee:	f1a4 0401 	sub.w	r4, r4, #1
 81004f2:	d1e9      	bne.n	81004c8 <__adddf3+0x10c>
 81004f4:	f091 0f00 	teq	r1, #0
 81004f8:	bf04      	itt	eq
 81004fa:	4601      	moveq	r1, r0
 81004fc:	2000      	moveq	r0, #0
 81004fe:	fab1 f381 	clz	r3, r1
 8100502:	bf08      	it	eq
 8100504:	3320      	addeq	r3, #32
 8100506:	f1a3 030b 	sub.w	r3, r3, #11
 810050a:	f1b3 0220 	subs.w	r2, r3, #32
 810050e:	da0c      	bge.n	810052a <__adddf3+0x16e>
 8100510:	320c      	adds	r2, #12
 8100512:	dd08      	ble.n	8100526 <__adddf3+0x16a>
 8100514:	f102 0c14 	add.w	ip, r2, #20
 8100518:	f1c2 020c 	rsb	r2, r2, #12
 810051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8100520:	fa21 f102 	lsr.w	r1, r1, r2
 8100524:	e00c      	b.n	8100540 <__adddf3+0x184>
 8100526:	f102 0214 	add.w	r2, r2, #20
 810052a:	bfd8      	it	le
 810052c:	f1c2 0c20 	rsble	ip, r2, #32
 8100530:	fa01 f102 	lsl.w	r1, r1, r2
 8100534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100538:	bfdc      	itt	le
 810053a:	ea41 010c 	orrle.w	r1, r1, ip
 810053e:	4090      	lslle	r0, r2
 8100540:	1ae4      	subs	r4, r4, r3
 8100542:	bfa2      	ittt	ge
 8100544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100548:	4329      	orrge	r1, r5
 810054a:	bd30      	popge	{r4, r5, pc}
 810054c:	ea6f 0404 	mvn.w	r4, r4
 8100550:	3c1f      	subs	r4, #31
 8100552:	da1c      	bge.n	810058e <__adddf3+0x1d2>
 8100554:	340c      	adds	r4, #12
 8100556:	dc0e      	bgt.n	8100576 <__adddf3+0x1ba>
 8100558:	f104 0414 	add.w	r4, r4, #20
 810055c:	f1c4 0220 	rsb	r2, r4, #32
 8100560:	fa20 f004 	lsr.w	r0, r0, r4
 8100564:	fa01 f302 	lsl.w	r3, r1, r2
 8100568:	ea40 0003 	orr.w	r0, r0, r3
 810056c:	fa21 f304 	lsr.w	r3, r1, r4
 8100570:	ea45 0103 	orr.w	r1, r5, r3
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f1c4 040c 	rsb	r4, r4, #12
 810057a:	f1c4 0220 	rsb	r2, r4, #32
 810057e:	fa20 f002 	lsr.w	r0, r0, r2
 8100582:	fa01 f304 	lsl.w	r3, r1, r4
 8100586:	ea40 0003 	orr.w	r0, r0, r3
 810058a:	4629      	mov	r1, r5
 810058c:	bd30      	pop	{r4, r5, pc}
 810058e:	fa21 f004 	lsr.w	r0, r1, r4
 8100592:	4629      	mov	r1, r5
 8100594:	bd30      	pop	{r4, r5, pc}
 8100596:	f094 0f00 	teq	r4, #0
 810059a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810059e:	bf06      	itte	eq
 81005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 81005a4:	3401      	addeq	r4, #1
 81005a6:	3d01      	subne	r5, #1
 81005a8:	e74e      	b.n	8100448 <__adddf3+0x8c>
 81005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ae:	bf18      	it	ne
 81005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81005b4:	d029      	beq.n	810060a <__adddf3+0x24e>
 81005b6:	ea94 0f05 	teq	r4, r5
 81005ba:	bf08      	it	eq
 81005bc:	ea90 0f02 	teqeq	r0, r2
 81005c0:	d005      	beq.n	81005ce <__adddf3+0x212>
 81005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005c6:	bf04      	itt	eq
 81005c8:	4619      	moveq	r1, r3
 81005ca:	4610      	moveq	r0, r2
 81005cc:	bd30      	pop	{r4, r5, pc}
 81005ce:	ea91 0f03 	teq	r1, r3
 81005d2:	bf1e      	ittt	ne
 81005d4:	2100      	movne	r1, #0
 81005d6:	2000      	movne	r0, #0
 81005d8:	bd30      	popne	{r4, r5, pc}
 81005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005de:	d105      	bne.n	81005ec <__adddf3+0x230>
 81005e0:	0040      	lsls	r0, r0, #1
 81005e2:	4149      	adcs	r1, r1
 81005e4:	bf28      	it	cs
 81005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ea:	bd30      	pop	{r4, r5, pc}
 81005ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005f0:	bf3c      	itt	cc
 81005f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005f6:	bd30      	popcc	{r4, r5, pc}
 81005f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8100600:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8100604:	f04f 0000 	mov.w	r0, #0
 8100608:	bd30      	pop	{r4, r5, pc}
 810060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810060e:	bf1a      	itte	ne
 8100610:	4619      	movne	r1, r3
 8100612:	4610      	movne	r0, r2
 8100614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100618:	bf1c      	itt	ne
 810061a:	460b      	movne	r3, r1
 810061c:	4602      	movne	r2, r0
 810061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100622:	bf06      	itte	eq
 8100624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100628:	ea91 0f03 	teqeq	r1, r3
 810062c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100630:	bd30      	pop	{r4, r5, pc}
 8100632:	bf00      	nop

08100634 <__aeabi_ui2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f04f 0500 	mov.w	r5, #0
 810064c:	f04f 0100 	mov.w	r1, #0
 8100650:	e750      	b.n	81004f4 <__adddf3+0x138>
 8100652:	bf00      	nop

08100654 <__aeabi_i2d>:
 8100654:	f090 0f00 	teq	r0, #0
 8100658:	bf04      	itt	eq
 810065a:	2100      	moveq	r1, #0
 810065c:	4770      	bxeq	lr
 810065e:	b530      	push	{r4, r5, lr}
 8100660:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100664:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100668:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810066c:	bf48      	it	mi
 810066e:	4240      	negmi	r0, r0
 8100670:	f04f 0100 	mov.w	r1, #0
 8100674:	e73e      	b.n	81004f4 <__adddf3+0x138>
 8100676:	bf00      	nop

08100678 <__aeabi_f2d>:
 8100678:	0042      	lsls	r2, r0, #1
 810067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100686:	bf1f      	itttt	ne
 8100688:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810068c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100690:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100694:	4770      	bxne	lr
 8100696:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810069a:	bf08      	it	eq
 810069c:	4770      	bxeq	lr
 810069e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 81006a2:	bf04      	itt	eq
 81006a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 81006a8:	4770      	bxeq	lr
 81006aa:	b530      	push	{r4, r5, lr}
 81006ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 81006b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81006b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 81006b8:	e71c      	b.n	81004f4 <__adddf3+0x138>
 81006ba:	bf00      	nop

081006bc <__aeabi_ul2d>:
 81006bc:	ea50 0201 	orrs.w	r2, r0, r1
 81006c0:	bf08      	it	eq
 81006c2:	4770      	bxeq	lr
 81006c4:	b530      	push	{r4, r5, lr}
 81006c6:	f04f 0500 	mov.w	r5, #0
 81006ca:	e00a      	b.n	81006e2 <__aeabi_l2d+0x16>

081006cc <__aeabi_l2d>:
 81006cc:	ea50 0201 	orrs.w	r2, r0, r1
 81006d0:	bf08      	it	eq
 81006d2:	4770      	bxeq	lr
 81006d4:	b530      	push	{r4, r5, lr}
 81006d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006da:	d502      	bpl.n	81006e2 <__aeabi_l2d+0x16>
 81006dc:	4240      	negs	r0, r0
 81006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ee:	f43f aed8 	beq.w	81004a2 <__adddf3+0xe6>
 81006f2:	f04f 0203 	mov.w	r2, #3
 81006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006fa:	bf18      	it	ne
 81006fc:	3203      	addne	r2, #3
 81006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100702:	bf18      	it	ne
 8100704:	3203      	addne	r2, #3
 8100706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 810070a:	f1c2 0320 	rsb	r3, r2, #32
 810070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8100712:	fa20 f002 	lsr.w	r0, r0, r2
 8100716:	fa01 fe03 	lsl.w	lr, r1, r3
 810071a:	ea40 000e 	orr.w	r0, r0, lr
 810071e:	fa21 f102 	lsr.w	r1, r1, r2
 8100722:	4414      	add	r4, r2
 8100724:	e6bd      	b.n	81004a2 <__adddf3+0xe6>
 8100726:	bf00      	nop

08100728 <__aeabi_dmul>:
 8100728:	b570      	push	{r4, r5, r6, lr}
 810072a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810072e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100736:	bf1d      	ittte	ne
 8100738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810073c:	ea94 0f0c 	teqne	r4, ip
 8100740:	ea95 0f0c 	teqne	r5, ip
 8100744:	f000 f8de 	bleq	8100904 <__aeabi_dmul+0x1dc>
 8100748:	442c      	add	r4, r5
 810074a:	ea81 0603 	eor.w	r6, r1, r3
 810074e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100752:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100756:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810075a:	bf18      	it	ne
 810075c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100760:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100764:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100768:	d038      	beq.n	81007dc <__aeabi_dmul+0xb4>
 810076a:	fba0 ce02 	umull	ip, lr, r0, r2
 810076e:	f04f 0500 	mov.w	r5, #0
 8100772:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100776:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810077a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810077e:	f04f 0600 	mov.w	r6, #0
 8100782:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100786:	f09c 0f00 	teq	ip, #0
 810078a:	bf18      	it	ne
 810078c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100790:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100794:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100798:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810079c:	d204      	bcs.n	81007a8 <__aeabi_dmul+0x80>
 810079e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 81007a2:	416d      	adcs	r5, r5
 81007a4:	eb46 0606 	adc.w	r6, r6, r6
 81007a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 81007ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 81007b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 81007b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 81007b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 81007bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007c0:	bf88      	it	hi
 81007c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007c6:	d81e      	bhi.n	8100806 <__aeabi_dmul+0xde>
 81007c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007cc:	bf08      	it	eq
 81007ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007d2:	f150 0000 	adcs.w	r0, r0, #0
 81007d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007da:	bd70      	pop	{r4, r5, r6, pc}
 81007dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007e0:	ea46 0101 	orr.w	r1, r6, r1
 81007e4:	ea40 0002 	orr.w	r0, r0, r2
 81007e8:	ea81 0103 	eor.w	r1, r1, r3
 81007ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007f0:	bfc2      	ittt	gt
 81007f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007fa:	bd70      	popgt	{r4, r5, r6, pc}
 81007fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100800:	f04f 0e00 	mov.w	lr, #0
 8100804:	3c01      	subs	r4, #1
 8100806:	f300 80ab 	bgt.w	8100960 <__aeabi_dmul+0x238>
 810080a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 810080e:	bfde      	ittt	le
 8100810:	2000      	movle	r0, #0
 8100812:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8100816:	bd70      	pople	{r4, r5, r6, pc}
 8100818:	f1c4 0400 	rsb	r4, r4, #0
 810081c:	3c20      	subs	r4, #32
 810081e:	da35      	bge.n	810088c <__aeabi_dmul+0x164>
 8100820:	340c      	adds	r4, #12
 8100822:	dc1b      	bgt.n	810085c <__aeabi_dmul+0x134>
 8100824:	f104 0414 	add.w	r4, r4, #20
 8100828:	f1c4 0520 	rsb	r5, r4, #32
 810082c:	fa00 f305 	lsl.w	r3, r0, r5
 8100830:	fa20 f004 	lsr.w	r0, r0, r4
 8100834:	fa01 f205 	lsl.w	r2, r1, r5
 8100838:	ea40 0002 	orr.w	r0, r0, r2
 810083c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100840:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100844:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100848:	fa21 f604 	lsr.w	r6, r1, r4
 810084c:	eb42 0106 	adc.w	r1, r2, r6
 8100850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100854:	bf08      	it	eq
 8100856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810085a:	bd70      	pop	{r4, r5, r6, pc}
 810085c:	f1c4 040c 	rsb	r4, r4, #12
 8100860:	f1c4 0520 	rsb	r5, r4, #32
 8100864:	fa00 f304 	lsl.w	r3, r0, r4
 8100868:	fa20 f005 	lsr.w	r0, r0, r5
 810086c:	fa01 f204 	lsl.w	r2, r1, r4
 8100870:	ea40 0002 	orr.w	r0, r0, r2
 8100874:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100878:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810087c:	f141 0100 	adc.w	r1, r1, #0
 8100880:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100884:	bf08      	it	eq
 8100886:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810088a:	bd70      	pop	{r4, r5, r6, pc}
 810088c:	f1c4 0520 	rsb	r5, r4, #32
 8100890:	fa00 f205 	lsl.w	r2, r0, r5
 8100894:	ea4e 0e02 	orr.w	lr, lr, r2
 8100898:	fa20 f304 	lsr.w	r3, r0, r4
 810089c:	fa01 f205 	lsl.w	r2, r1, r5
 81008a0:	ea43 0302 	orr.w	r3, r3, r2
 81008a4:	fa21 f004 	lsr.w	r0, r1, r4
 81008a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 81008ac:	fa21 f204 	lsr.w	r2, r1, r4
 81008b0:	ea20 0002 	bic.w	r0, r0, r2
 81008b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 81008b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81008bc:	bf08      	it	eq
 81008be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008c2:	bd70      	pop	{r4, r5, r6, pc}
 81008c4:	f094 0f00 	teq	r4, #0
 81008c8:	d10f      	bne.n	81008ea <__aeabi_dmul+0x1c2>
 81008ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ce:	0040      	lsls	r0, r0, #1
 81008d0:	eb41 0101 	adc.w	r1, r1, r1
 81008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3c01      	subeq	r4, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1a6>
 81008de:	ea41 0106 	orr.w	r1, r1, r6
 81008e2:	f095 0f00 	teq	r5, #0
 81008e6:	bf18      	it	ne
 81008e8:	4770      	bxne	lr
 81008ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ee:	0052      	lsls	r2, r2, #1
 81008f0:	eb43 0303 	adc.w	r3, r3, r3
 81008f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008f8:	bf08      	it	eq
 81008fa:	3d01      	subeq	r5, #1
 81008fc:	d0f7      	beq.n	81008ee <__aeabi_dmul+0x1c6>
 81008fe:	ea43 0306 	orr.w	r3, r3, r6
 8100902:	4770      	bx	lr
 8100904:	ea94 0f0c 	teq	r4, ip
 8100908:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 810090c:	bf18      	it	ne
 810090e:	ea95 0f0c 	teqne	r5, ip
 8100912:	d00c      	beq.n	810092e <__aeabi_dmul+0x206>
 8100914:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100918:	bf18      	it	ne
 810091a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091e:	d1d1      	bne.n	81008c4 <__aeabi_dmul+0x19c>
 8100920:	ea81 0103 	eor.w	r1, r1, r3
 8100924:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100928:	f04f 0000 	mov.w	r0, #0
 810092c:	bd70      	pop	{r4, r5, r6, pc}
 810092e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100932:	bf06      	itte	eq
 8100934:	4610      	moveq	r0, r2
 8100936:	4619      	moveq	r1, r3
 8100938:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810093c:	d019      	beq.n	8100972 <__aeabi_dmul+0x24a>
 810093e:	ea94 0f0c 	teq	r4, ip
 8100942:	d102      	bne.n	810094a <__aeabi_dmul+0x222>
 8100944:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100948:	d113      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810094a:	ea95 0f0c 	teq	r5, ip
 810094e:	d105      	bne.n	810095c <__aeabi_dmul+0x234>
 8100950:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100954:	bf1c      	itt	ne
 8100956:	4610      	movne	r0, r2
 8100958:	4619      	movne	r1, r3
 810095a:	d10a      	bne.n	8100972 <__aeabi_dmul+0x24a>
 810095c:	ea81 0103 	eor.w	r1, r1, r3
 8100960:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100964:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100968:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810096c:	f04f 0000 	mov.w	r0, #0
 8100970:	bd70      	pop	{r4, r5, r6, pc}
 8100972:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100976:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810097a:	bd70      	pop	{r4, r5, r6, pc}

0810097c <__aeabi_ddiv>:
 810097c:	b570      	push	{r4, r5, r6, lr}
 810097e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100982:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100986:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810098a:	bf1d      	ittte	ne
 810098c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100990:	ea94 0f0c 	teqne	r4, ip
 8100994:	ea95 0f0c 	teqne	r5, ip
 8100998:	f000 f8a7 	bleq	8100aea <__aeabi_ddiv+0x16e>
 810099c:	eba4 0405 	sub.w	r4, r4, r5
 81009a0:	ea81 0e03 	eor.w	lr, r1, r3
 81009a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 81009a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81009ac:	f000 8088 	beq.w	8100ac0 <__aeabi_ddiv+0x144>
 81009b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 81009b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 81009b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 81009bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009d4:	429d      	cmp	r5, r3
 81009d6:	bf08      	it	eq
 81009d8:	4296      	cmpeq	r6, r2
 81009da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009e2:	d202      	bcs.n	81009ea <__aeabi_ddiv+0x6e>
 81009e4:	085b      	lsrs	r3, r3, #1
 81009e6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ea:	1ab6      	subs	r6, r6, r2
 81009ec:	eb65 0503 	sbc.w	r5, r5, r3
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a06:	bf22      	ittt	cs
 8100a08:	1ab6      	subcs	r6, r6, r2
 8100a0a:	4675      	movcs	r5, lr
 8100a0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8100a10:	085b      	lsrs	r3, r3, #1
 8100a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a1e:	bf22      	ittt	cs
 8100a20:	1ab6      	subcs	r6, r6, r2
 8100a22:	4675      	movcs	r5, lr
 8100a24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a28:	085b      	lsrs	r3, r3, #1
 8100a2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a36:	bf22      	ittt	cs
 8100a38:	1ab6      	subcs	r6, r6, r2
 8100a3a:	4675      	movcs	r5, lr
 8100a3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a40:	085b      	lsrs	r3, r3, #1
 8100a42:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a46:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a4e:	bf22      	ittt	cs
 8100a50:	1ab6      	subcs	r6, r6, r2
 8100a52:	4675      	movcs	r5, lr
 8100a54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a58:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a5c:	d018      	beq.n	8100a90 <__aeabi_ddiv+0x114>
 8100a5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a7a:	d1c0      	bne.n	81009fe <__aeabi_ddiv+0x82>
 8100a7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a80:	d10b      	bne.n	8100a9a <__aeabi_ddiv+0x11e>
 8100a82:	ea41 0100 	orr.w	r1, r1, r0
 8100a86:	f04f 0000 	mov.w	r0, #0
 8100a8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a8e:	e7b6      	b.n	81009fe <__aeabi_ddiv+0x82>
 8100a90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a94:	bf04      	itt	eq
 8100a96:	4301      	orreq	r1, r0
 8100a98:	2000      	moveq	r0, #0
 8100a9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a9e:	bf88      	it	hi
 8100aa0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100aa4:	f63f aeaf 	bhi.w	8100806 <__aeabi_dmul+0xde>
 8100aa8:	ebb5 0c03 	subs.w	ip, r5, r3
 8100aac:	bf04      	itt	eq
 8100aae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100ab2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100ab6:	f150 0000 	adcs.w	r0, r0, #0
 8100aba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100abe:	bd70      	pop	{r4, r5, r6, pc}
 8100ac0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100ac4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100ac8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100acc:	bfc2      	ittt	gt
 8100ace:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ad2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ad6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ad8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100adc:	f04f 0e00 	mov.w	lr, #0
 8100ae0:	3c01      	subs	r4, #1
 8100ae2:	e690      	b.n	8100806 <__aeabi_dmul+0xde>
 8100ae4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ae8:	e68d      	b.n	8100806 <__aeabi_dmul+0xde>
 8100aea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100aee:	ea94 0f0c 	teq	r4, ip
 8100af2:	bf08      	it	eq
 8100af4:	ea95 0f0c 	teqeq	r5, ip
 8100af8:	f43f af3b 	beq.w	8100972 <__aeabi_dmul+0x24a>
 8100afc:	ea94 0f0c 	teq	r4, ip
 8100b00:	d10a      	bne.n	8100b18 <__aeabi_ddiv+0x19c>
 8100b02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100b06:	f47f af34 	bne.w	8100972 <__aeabi_dmul+0x24a>
 8100b0a:	ea95 0f0c 	teq	r5, ip
 8100b0e:	f47f af25 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b12:	4610      	mov	r0, r2
 8100b14:	4619      	mov	r1, r3
 8100b16:	e72c      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b18:	ea95 0f0c 	teq	r5, ip
 8100b1c:	d106      	bne.n	8100b2c <__aeabi_ddiv+0x1b0>
 8100b1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b22:	f43f aefd 	beq.w	8100920 <__aeabi_dmul+0x1f8>
 8100b26:	4610      	mov	r0, r2
 8100b28:	4619      	mov	r1, r3
 8100b2a:	e722      	b.n	8100972 <__aeabi_dmul+0x24a>
 8100b2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b30:	bf18      	it	ne
 8100b32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b36:	f47f aec5 	bne.w	81008c4 <__aeabi_dmul+0x19c>
 8100b3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b3e:	f47f af0d 	bne.w	810095c <__aeabi_dmul+0x234>
 8100b42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b46:	f47f aeeb 	bne.w	8100920 <__aeabi_dmul+0x1f8>
 8100b4a:	e712      	b.n	8100972 <__aeabi_dmul+0x24a>

08100b4c <__gedf2>:
 8100b4c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b50:	e006      	b.n	8100b60 <__cmpdf2+0x4>
 8100b52:	bf00      	nop

08100b54 <__ledf2>:
 8100b54:	f04f 0c01 	mov.w	ip, #1
 8100b58:	e002      	b.n	8100b60 <__cmpdf2+0x4>
 8100b5a:	bf00      	nop

08100b5c <__cmpdf2>:
 8100b5c:	f04f 0c01 	mov.w	ip, #1
 8100b60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b70:	bf18      	it	ne
 8100b72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b76:	d01b      	beq.n	8100bb0 <__cmpdf2+0x54>
 8100b78:	b001      	add	sp, #4
 8100b7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b7e:	bf0c      	ite	eq
 8100b80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b84:	ea91 0f03 	teqne	r1, r3
 8100b88:	bf02      	ittt	eq
 8100b8a:	ea90 0f02 	teqeq	r0, r2
 8100b8e:	2000      	moveq	r0, #0
 8100b90:	4770      	bxeq	lr
 8100b92:	f110 0f00 	cmn.w	r0, #0
 8100b96:	ea91 0f03 	teq	r1, r3
 8100b9a:	bf58      	it	pl
 8100b9c:	4299      	cmppl	r1, r3
 8100b9e:	bf08      	it	eq
 8100ba0:	4290      	cmpeq	r0, r2
 8100ba2:	bf2c      	ite	cs
 8100ba4:	17d8      	asrcs	r0, r3, #31
 8100ba6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100baa:	f040 0001 	orr.w	r0, r0, #1
 8100bae:	4770      	bx	lr
 8100bb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bb8:	d102      	bne.n	8100bc0 <__cmpdf2+0x64>
 8100bba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100bbe:	d107      	bne.n	8100bd0 <__cmpdf2+0x74>
 8100bc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100bc4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100bc8:	d1d6      	bne.n	8100b78 <__cmpdf2+0x1c>
 8100bca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bce:	d0d3      	beq.n	8100b78 <__cmpdf2+0x1c>
 8100bd0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bd4:	4770      	bx	lr
 8100bd6:	bf00      	nop

08100bd8 <__aeabi_cdrcmple>:
 8100bd8:	4684      	mov	ip, r0
 8100bda:	4610      	mov	r0, r2
 8100bdc:	4662      	mov	r2, ip
 8100bde:	468c      	mov	ip, r1
 8100be0:	4619      	mov	r1, r3
 8100be2:	4663      	mov	r3, ip
 8100be4:	e000      	b.n	8100be8 <__aeabi_cdcmpeq>
 8100be6:	bf00      	nop

08100be8 <__aeabi_cdcmpeq>:
 8100be8:	b501      	push	{r0, lr}
 8100bea:	f7ff ffb7 	bl	8100b5c <__cmpdf2>
 8100bee:	2800      	cmp	r0, #0
 8100bf0:	bf48      	it	mi
 8100bf2:	f110 0f00 	cmnmi.w	r0, #0
 8100bf6:	bd01      	pop	{r0, pc}

08100bf8 <__aeabi_dcmpeq>:
 8100bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bfc:	f7ff fff4 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c00:	bf0c      	ite	eq
 8100c02:	2001      	moveq	r0, #1
 8100c04:	2000      	movne	r0, #0
 8100c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c0a:	bf00      	nop

08100c0c <__aeabi_dcmplt>:
 8100c0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c10:	f7ff ffea 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c14:	bf34      	ite	cc
 8100c16:	2001      	movcc	r0, #1
 8100c18:	2000      	movcs	r0, #0
 8100c1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c1e:	bf00      	nop

08100c20 <__aeabi_dcmple>:
 8100c20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c24:	f7ff ffe0 	bl	8100be8 <__aeabi_cdcmpeq>
 8100c28:	bf94      	ite	ls
 8100c2a:	2001      	movls	r0, #1
 8100c2c:	2000      	movhi	r0, #0
 8100c2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c32:	bf00      	nop

08100c34 <__aeabi_dcmpge>:
 8100c34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c38:	f7ff ffce 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c3c:	bf94      	ite	ls
 8100c3e:	2001      	movls	r0, #1
 8100c40:	2000      	movhi	r0, #0
 8100c42:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c46:	bf00      	nop

08100c48 <__aeabi_dcmpgt>:
 8100c48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c4c:	f7ff ffc4 	bl	8100bd8 <__aeabi_cdrcmple>
 8100c50:	bf34      	ite	cc
 8100c52:	2001      	movcc	r0, #1
 8100c54:	2000      	movcs	r0, #0
 8100c56:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c5a:	bf00      	nop

08100c5c <__aeabi_dcmpun>:
 8100c5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c64:	d102      	bne.n	8100c6c <__aeabi_dcmpun+0x10>
 8100c66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c6a:	d10a      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c74:	d102      	bne.n	8100c7c <__aeabi_dcmpun+0x20>
 8100c76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c7a:	d102      	bne.n	8100c82 <__aeabi_dcmpun+0x26>
 8100c7c:	f04f 0000 	mov.w	r0, #0
 8100c80:	4770      	bx	lr
 8100c82:	f04f 0001 	mov.w	r0, #1
 8100c86:	4770      	bx	lr

08100c88 <__aeabi_d2iz>:
 8100c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c90:	d215      	bcs.n	8100cbe <__aeabi_d2iz+0x36>
 8100c92:	d511      	bpl.n	8100cb8 <__aeabi_d2iz+0x30>
 8100c94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c9c:	d912      	bls.n	8100cc4 <__aeabi_d2iz+0x3c>
 8100c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100ca2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100caa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100cae:	fa23 f002 	lsr.w	r0, r3, r2
 8100cb2:	bf18      	it	ne
 8100cb4:	4240      	negne	r0, r0
 8100cb6:	4770      	bx	lr
 8100cb8:	f04f 0000 	mov.w	r0, #0
 8100cbc:	4770      	bx	lr
 8100cbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cc2:	d105      	bne.n	8100cd0 <__aeabi_d2iz+0x48>
 8100cc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100cc8:	bf08      	it	eq
 8100cca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cce:	4770      	bx	lr
 8100cd0:	f04f 0000 	mov.w	r0, #0
 8100cd4:	4770      	bx	lr
 8100cd6:	bf00      	nop

08100cd8 <__aeabi_d2f>:
 8100cd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100ce0:	bf24      	itt	cs
 8100ce2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100ce6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100cea:	d90d      	bls.n	8100d08 <__aeabi_d2f+0x30>
 8100cec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100cf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100cf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100cf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100cfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d00:	bf08      	it	eq
 8100d02:	f020 0001 	biceq.w	r0, r0, #1
 8100d06:	4770      	bx	lr
 8100d08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d0c:	d121      	bne.n	8100d52 <__aeabi_d2f+0x7a>
 8100d0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d12:	bfbc      	itt	lt
 8100d14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d18:	4770      	bxlt	lr
 8100d1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d22:	f1c2 0218 	rsb	r2, r2, #24
 8100d26:	f1c2 0c20 	rsb	ip, r2, #32
 8100d2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d2e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d32:	bf18      	it	ne
 8100d34:	f040 0001 	orrne.w	r0, r0, #1
 8100d38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d44:	ea40 000c 	orr.w	r0, r0, ip
 8100d48:	fa23 f302 	lsr.w	r3, r3, r2
 8100d4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d50:	e7cc      	b.n	8100cec <__aeabi_d2f+0x14>
 8100d52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d56:	d107      	bne.n	8100d68 <__aeabi_d2f+0x90>
 8100d58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d5c:	bf1e      	ittt	ne
 8100d5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d66:	4770      	bxne	lr
 8100d68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d74:	4770      	bx	lr
 8100d76:	bf00      	nop

08100d78 <__aeabi_ldivmod>:
 8100d78:	b97b      	cbnz	r3, 8100d9a <__aeabi_ldivmod+0x22>
 8100d7a:	b972      	cbnz	r2, 8100d9a <__aeabi_ldivmod+0x22>
 8100d7c:	2900      	cmp	r1, #0
 8100d7e:	bfbe      	ittt	lt
 8100d80:	2000      	movlt	r0, #0
 8100d82:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8100d86:	e006      	blt.n	8100d96 <__aeabi_ldivmod+0x1e>
 8100d88:	bf08      	it	eq
 8100d8a:	2800      	cmpeq	r0, #0
 8100d8c:	bf1c      	itt	ne
 8100d8e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8100d92:	f04f 30ff 	movne.w	r0, #4294967295
 8100d96:	f000 b9bd 	b.w	8101114 <__aeabi_idiv0>
 8100d9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8100d9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100da2:	2900      	cmp	r1, #0
 8100da4:	db09      	blt.n	8100dba <__aeabi_ldivmod+0x42>
 8100da6:	2b00      	cmp	r3, #0
 8100da8:	db1a      	blt.n	8100de0 <__aeabi_ldivmod+0x68>
 8100daa:	f000 f84d 	bl	8100e48 <__udivmoddi4>
 8100dae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100db2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100db6:	b004      	add	sp, #16
 8100db8:	4770      	bx	lr
 8100dba:	4240      	negs	r0, r0
 8100dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100dc0:	2b00      	cmp	r3, #0
 8100dc2:	db1b      	blt.n	8100dfc <__aeabi_ldivmod+0x84>
 8100dc4:	f000 f840 	bl	8100e48 <__udivmoddi4>
 8100dc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dd0:	b004      	add	sp, #16
 8100dd2:	4240      	negs	r0, r0
 8100dd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100dd8:	4252      	negs	r2, r2
 8100dda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100dde:	4770      	bx	lr
 8100de0:	4252      	negs	r2, r2
 8100de2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100de6:	f000 f82f 	bl	8100e48 <__udivmoddi4>
 8100dea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100df2:	b004      	add	sp, #16
 8100df4:	4240      	negs	r0, r0
 8100df6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100dfa:	4770      	bx	lr
 8100dfc:	4252      	negs	r2, r2
 8100dfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100e02:	f000 f821 	bl	8100e48 <__udivmoddi4>
 8100e06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100e0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100e0e:	b004      	add	sp, #16
 8100e10:	4252      	negs	r2, r2
 8100e12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100e16:	4770      	bx	lr

08100e18 <__aeabi_uldivmod>:
 8100e18:	b953      	cbnz	r3, 8100e30 <__aeabi_uldivmod+0x18>
 8100e1a:	b94a      	cbnz	r2, 8100e30 <__aeabi_uldivmod+0x18>
 8100e1c:	2900      	cmp	r1, #0
 8100e1e:	bf08      	it	eq
 8100e20:	2800      	cmpeq	r0, #0
 8100e22:	bf1c      	itt	ne
 8100e24:	f04f 31ff 	movne.w	r1, #4294967295
 8100e28:	f04f 30ff 	movne.w	r0, #4294967295
 8100e2c:	f000 b972 	b.w	8101114 <__aeabi_idiv0>
 8100e30:	f1ad 0c08 	sub.w	ip, sp, #8
 8100e34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100e38:	f000 f806 	bl	8100e48 <__udivmoddi4>
 8100e3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100e40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100e44:	b004      	add	sp, #16
 8100e46:	4770      	bx	lr

08100e48 <__udivmoddi4>:
 8100e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e4c:	9e08      	ldr	r6, [sp, #32]
 8100e4e:	4604      	mov	r4, r0
 8100e50:	4688      	mov	r8, r1
 8100e52:	2b00      	cmp	r3, #0
 8100e54:	d14b      	bne.n	8100eee <__udivmoddi4+0xa6>
 8100e56:	428a      	cmp	r2, r1
 8100e58:	4615      	mov	r5, r2
 8100e5a:	d967      	bls.n	8100f2c <__udivmoddi4+0xe4>
 8100e5c:	fab2 f282 	clz	r2, r2
 8100e60:	b14a      	cbz	r2, 8100e76 <__udivmoddi4+0x2e>
 8100e62:	f1c2 0720 	rsb	r7, r2, #32
 8100e66:	fa01 f302 	lsl.w	r3, r1, r2
 8100e6a:	fa20 f707 	lsr.w	r7, r0, r7
 8100e6e:	4095      	lsls	r5, r2
 8100e70:	ea47 0803 	orr.w	r8, r7, r3
 8100e74:	4094      	lsls	r4, r2
 8100e76:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8100e7a:	0c23      	lsrs	r3, r4, #16
 8100e7c:	fbb8 f7fe 	udiv	r7, r8, lr
 8100e80:	fa1f fc85 	uxth.w	ip, r5
 8100e84:	fb0e 8817 	mls	r8, lr, r7, r8
 8100e88:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8100e8c:	fb07 f10c 	mul.w	r1, r7, ip
 8100e90:	4299      	cmp	r1, r3
 8100e92:	d909      	bls.n	8100ea8 <__udivmoddi4+0x60>
 8100e94:	18eb      	adds	r3, r5, r3
 8100e96:	f107 30ff 	add.w	r0, r7, #4294967295
 8100e9a:	f080 811b 	bcs.w	81010d4 <__udivmoddi4+0x28c>
 8100e9e:	4299      	cmp	r1, r3
 8100ea0:	f240 8118 	bls.w	81010d4 <__udivmoddi4+0x28c>
 8100ea4:	3f02      	subs	r7, #2
 8100ea6:	442b      	add	r3, r5
 8100ea8:	1a5b      	subs	r3, r3, r1
 8100eaa:	b2a4      	uxth	r4, r4
 8100eac:	fbb3 f0fe 	udiv	r0, r3, lr
 8100eb0:	fb0e 3310 	mls	r3, lr, r0, r3
 8100eb4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100eb8:	fb00 fc0c 	mul.w	ip, r0, ip
 8100ebc:	45a4      	cmp	ip, r4
 8100ebe:	d909      	bls.n	8100ed4 <__udivmoddi4+0x8c>
 8100ec0:	192c      	adds	r4, r5, r4
 8100ec2:	f100 33ff 	add.w	r3, r0, #4294967295
 8100ec6:	f080 8107 	bcs.w	81010d8 <__udivmoddi4+0x290>
 8100eca:	45a4      	cmp	ip, r4
 8100ecc:	f240 8104 	bls.w	81010d8 <__udivmoddi4+0x290>
 8100ed0:	3802      	subs	r0, #2
 8100ed2:	442c      	add	r4, r5
 8100ed4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8100ed8:	eba4 040c 	sub.w	r4, r4, ip
 8100edc:	2700      	movs	r7, #0
 8100ede:	b11e      	cbz	r6, 8100ee8 <__udivmoddi4+0xa0>
 8100ee0:	40d4      	lsrs	r4, r2
 8100ee2:	2300      	movs	r3, #0
 8100ee4:	e9c6 4300 	strd	r4, r3, [r6]
 8100ee8:	4639      	mov	r1, r7
 8100eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100eee:	428b      	cmp	r3, r1
 8100ef0:	d909      	bls.n	8100f06 <__udivmoddi4+0xbe>
 8100ef2:	2e00      	cmp	r6, #0
 8100ef4:	f000 80eb 	beq.w	81010ce <__udivmoddi4+0x286>
 8100ef8:	2700      	movs	r7, #0
 8100efa:	e9c6 0100 	strd	r0, r1, [r6]
 8100efe:	4638      	mov	r0, r7
 8100f00:	4639      	mov	r1, r7
 8100f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100f06:	fab3 f783 	clz	r7, r3
 8100f0a:	2f00      	cmp	r7, #0
 8100f0c:	d147      	bne.n	8100f9e <__udivmoddi4+0x156>
 8100f0e:	428b      	cmp	r3, r1
 8100f10:	d302      	bcc.n	8100f18 <__udivmoddi4+0xd0>
 8100f12:	4282      	cmp	r2, r0
 8100f14:	f200 80fa 	bhi.w	810110c <__udivmoddi4+0x2c4>
 8100f18:	1a84      	subs	r4, r0, r2
 8100f1a:	eb61 0303 	sbc.w	r3, r1, r3
 8100f1e:	2001      	movs	r0, #1
 8100f20:	4698      	mov	r8, r3
 8100f22:	2e00      	cmp	r6, #0
 8100f24:	d0e0      	beq.n	8100ee8 <__udivmoddi4+0xa0>
 8100f26:	e9c6 4800 	strd	r4, r8, [r6]
 8100f2a:	e7dd      	b.n	8100ee8 <__udivmoddi4+0xa0>
 8100f2c:	b902      	cbnz	r2, 8100f30 <__udivmoddi4+0xe8>
 8100f2e:	deff      	udf	#255	; 0xff
 8100f30:	fab2 f282 	clz	r2, r2
 8100f34:	2a00      	cmp	r2, #0
 8100f36:	f040 808f 	bne.w	8101058 <__udivmoddi4+0x210>
 8100f3a:	1b49      	subs	r1, r1, r5
 8100f3c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8100f40:	fa1f f885 	uxth.w	r8, r5
 8100f44:	2701      	movs	r7, #1
 8100f46:	fbb1 fcfe 	udiv	ip, r1, lr
 8100f4a:	0c23      	lsrs	r3, r4, #16
 8100f4c:	fb0e 111c 	mls	r1, lr, ip, r1
 8100f50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100f54:	fb08 f10c 	mul.w	r1, r8, ip
 8100f58:	4299      	cmp	r1, r3
 8100f5a:	d907      	bls.n	8100f6c <__udivmoddi4+0x124>
 8100f5c:	18eb      	adds	r3, r5, r3
 8100f5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8100f62:	d202      	bcs.n	8100f6a <__udivmoddi4+0x122>
 8100f64:	4299      	cmp	r1, r3
 8100f66:	f200 80cd 	bhi.w	8101104 <__udivmoddi4+0x2bc>
 8100f6a:	4684      	mov	ip, r0
 8100f6c:	1a59      	subs	r1, r3, r1
 8100f6e:	b2a3      	uxth	r3, r4
 8100f70:	fbb1 f0fe 	udiv	r0, r1, lr
 8100f74:	fb0e 1410 	mls	r4, lr, r0, r1
 8100f78:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8100f7c:	fb08 f800 	mul.w	r8, r8, r0
 8100f80:	45a0      	cmp	r8, r4
 8100f82:	d907      	bls.n	8100f94 <__udivmoddi4+0x14c>
 8100f84:	192c      	adds	r4, r5, r4
 8100f86:	f100 33ff 	add.w	r3, r0, #4294967295
 8100f8a:	d202      	bcs.n	8100f92 <__udivmoddi4+0x14a>
 8100f8c:	45a0      	cmp	r8, r4
 8100f8e:	f200 80b6 	bhi.w	81010fe <__udivmoddi4+0x2b6>
 8100f92:	4618      	mov	r0, r3
 8100f94:	eba4 0408 	sub.w	r4, r4, r8
 8100f98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8100f9c:	e79f      	b.n	8100ede <__udivmoddi4+0x96>
 8100f9e:	f1c7 0c20 	rsb	ip, r7, #32
 8100fa2:	40bb      	lsls	r3, r7
 8100fa4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8100fa8:	ea4e 0e03 	orr.w	lr, lr, r3
 8100fac:	fa01 f407 	lsl.w	r4, r1, r7
 8100fb0:	fa20 f50c 	lsr.w	r5, r0, ip
 8100fb4:	fa21 f30c 	lsr.w	r3, r1, ip
 8100fb8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8100fbc:	4325      	orrs	r5, r4
 8100fbe:	fbb3 f9f8 	udiv	r9, r3, r8
 8100fc2:	0c2c      	lsrs	r4, r5, #16
 8100fc4:	fb08 3319 	mls	r3, r8, r9, r3
 8100fc8:	fa1f fa8e 	uxth.w	sl, lr
 8100fcc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8100fd0:	fb09 f40a 	mul.w	r4, r9, sl
 8100fd4:	429c      	cmp	r4, r3
 8100fd6:	fa02 f207 	lsl.w	r2, r2, r7
 8100fda:	fa00 f107 	lsl.w	r1, r0, r7
 8100fde:	d90b      	bls.n	8100ff8 <__udivmoddi4+0x1b0>
 8100fe0:	eb1e 0303 	adds.w	r3, lr, r3
 8100fe4:	f109 30ff 	add.w	r0, r9, #4294967295
 8100fe8:	f080 8087 	bcs.w	81010fa <__udivmoddi4+0x2b2>
 8100fec:	429c      	cmp	r4, r3
 8100fee:	f240 8084 	bls.w	81010fa <__udivmoddi4+0x2b2>
 8100ff2:	f1a9 0902 	sub.w	r9, r9, #2
 8100ff6:	4473      	add	r3, lr
 8100ff8:	1b1b      	subs	r3, r3, r4
 8100ffa:	b2ad      	uxth	r5, r5
 8100ffc:	fbb3 f0f8 	udiv	r0, r3, r8
 8101000:	fb08 3310 	mls	r3, r8, r0, r3
 8101004:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8101008:	fb00 fa0a 	mul.w	sl, r0, sl
 810100c:	45a2      	cmp	sl, r4
 810100e:	d908      	bls.n	8101022 <__udivmoddi4+0x1da>
 8101010:	eb1e 0404 	adds.w	r4, lr, r4
 8101014:	f100 33ff 	add.w	r3, r0, #4294967295
 8101018:	d26b      	bcs.n	81010f2 <__udivmoddi4+0x2aa>
 810101a:	45a2      	cmp	sl, r4
 810101c:	d969      	bls.n	81010f2 <__udivmoddi4+0x2aa>
 810101e:	3802      	subs	r0, #2
 8101020:	4474      	add	r4, lr
 8101022:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8101026:	fba0 8902 	umull	r8, r9, r0, r2
 810102a:	eba4 040a 	sub.w	r4, r4, sl
 810102e:	454c      	cmp	r4, r9
 8101030:	46c2      	mov	sl, r8
 8101032:	464b      	mov	r3, r9
 8101034:	d354      	bcc.n	81010e0 <__udivmoddi4+0x298>
 8101036:	d051      	beq.n	81010dc <__udivmoddi4+0x294>
 8101038:	2e00      	cmp	r6, #0
 810103a:	d069      	beq.n	8101110 <__udivmoddi4+0x2c8>
 810103c:	ebb1 050a 	subs.w	r5, r1, sl
 8101040:	eb64 0403 	sbc.w	r4, r4, r3
 8101044:	fa04 fc0c 	lsl.w	ip, r4, ip
 8101048:	40fd      	lsrs	r5, r7
 810104a:	40fc      	lsrs	r4, r7
 810104c:	ea4c 0505 	orr.w	r5, ip, r5
 8101050:	e9c6 5400 	strd	r5, r4, [r6]
 8101054:	2700      	movs	r7, #0
 8101056:	e747      	b.n	8100ee8 <__udivmoddi4+0xa0>
 8101058:	f1c2 0320 	rsb	r3, r2, #32
 810105c:	fa20 f703 	lsr.w	r7, r0, r3
 8101060:	4095      	lsls	r5, r2
 8101062:	fa01 f002 	lsl.w	r0, r1, r2
 8101066:	fa21 f303 	lsr.w	r3, r1, r3
 810106a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 810106e:	4338      	orrs	r0, r7
 8101070:	0c01      	lsrs	r1, r0, #16
 8101072:	fbb3 f7fe 	udiv	r7, r3, lr
 8101076:	fa1f f885 	uxth.w	r8, r5
 810107a:	fb0e 3317 	mls	r3, lr, r7, r3
 810107e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8101082:	fb07 f308 	mul.w	r3, r7, r8
 8101086:	428b      	cmp	r3, r1
 8101088:	fa04 f402 	lsl.w	r4, r4, r2
 810108c:	d907      	bls.n	810109e <__udivmoddi4+0x256>
 810108e:	1869      	adds	r1, r5, r1
 8101090:	f107 3cff 	add.w	ip, r7, #4294967295
 8101094:	d22f      	bcs.n	81010f6 <__udivmoddi4+0x2ae>
 8101096:	428b      	cmp	r3, r1
 8101098:	d92d      	bls.n	81010f6 <__udivmoddi4+0x2ae>
 810109a:	3f02      	subs	r7, #2
 810109c:	4429      	add	r1, r5
 810109e:	1acb      	subs	r3, r1, r3
 81010a0:	b281      	uxth	r1, r0
 81010a2:	fbb3 f0fe 	udiv	r0, r3, lr
 81010a6:	fb0e 3310 	mls	r3, lr, r0, r3
 81010aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81010ae:	fb00 f308 	mul.w	r3, r0, r8
 81010b2:	428b      	cmp	r3, r1
 81010b4:	d907      	bls.n	81010c6 <__udivmoddi4+0x27e>
 81010b6:	1869      	adds	r1, r5, r1
 81010b8:	f100 3cff 	add.w	ip, r0, #4294967295
 81010bc:	d217      	bcs.n	81010ee <__udivmoddi4+0x2a6>
 81010be:	428b      	cmp	r3, r1
 81010c0:	d915      	bls.n	81010ee <__udivmoddi4+0x2a6>
 81010c2:	3802      	subs	r0, #2
 81010c4:	4429      	add	r1, r5
 81010c6:	1ac9      	subs	r1, r1, r3
 81010c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 81010cc:	e73b      	b.n	8100f46 <__udivmoddi4+0xfe>
 81010ce:	4637      	mov	r7, r6
 81010d0:	4630      	mov	r0, r6
 81010d2:	e709      	b.n	8100ee8 <__udivmoddi4+0xa0>
 81010d4:	4607      	mov	r7, r0
 81010d6:	e6e7      	b.n	8100ea8 <__udivmoddi4+0x60>
 81010d8:	4618      	mov	r0, r3
 81010da:	e6fb      	b.n	8100ed4 <__udivmoddi4+0x8c>
 81010dc:	4541      	cmp	r1, r8
 81010de:	d2ab      	bcs.n	8101038 <__udivmoddi4+0x1f0>
 81010e0:	ebb8 0a02 	subs.w	sl, r8, r2
 81010e4:	eb69 020e 	sbc.w	r2, r9, lr
 81010e8:	3801      	subs	r0, #1
 81010ea:	4613      	mov	r3, r2
 81010ec:	e7a4      	b.n	8101038 <__udivmoddi4+0x1f0>
 81010ee:	4660      	mov	r0, ip
 81010f0:	e7e9      	b.n	81010c6 <__udivmoddi4+0x27e>
 81010f2:	4618      	mov	r0, r3
 81010f4:	e795      	b.n	8101022 <__udivmoddi4+0x1da>
 81010f6:	4667      	mov	r7, ip
 81010f8:	e7d1      	b.n	810109e <__udivmoddi4+0x256>
 81010fa:	4681      	mov	r9, r0
 81010fc:	e77c      	b.n	8100ff8 <__udivmoddi4+0x1b0>
 81010fe:	3802      	subs	r0, #2
 8101100:	442c      	add	r4, r5
 8101102:	e747      	b.n	8100f94 <__udivmoddi4+0x14c>
 8101104:	f1ac 0c02 	sub.w	ip, ip, #2
 8101108:	442b      	add	r3, r5
 810110a:	e72f      	b.n	8100f6c <__udivmoddi4+0x124>
 810110c:	4638      	mov	r0, r7
 810110e:	e708      	b.n	8100f22 <__udivmoddi4+0xda>
 8101110:	4637      	mov	r7, r6
 8101112:	e6e9      	b.n	8100ee8 <__udivmoddi4+0xa0>

08101114 <__aeabi_idiv0>:
 8101114:	4770      	bx	lr
 8101116:	bf00      	nop

08101118 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101118:	b480      	push	{r7}
 810111a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810111c:	4b0b      	ldr	r3, [pc, #44]	; (810114c <SystemInit+0x34>)
 810111e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101122:	4a0a      	ldr	r2, [pc, #40]	; (810114c <SystemInit+0x34>)
 8101124:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101128:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810112c:	4b07      	ldr	r3, [pc, #28]	; (810114c <SystemInit+0x34>)
 810112e:	691b      	ldr	r3, [r3, #16]
 8101130:	4a06      	ldr	r2, [pc, #24]	; (810114c <SystemInit+0x34>)
 8101132:	f043 0310 	orr.w	r3, r3, #16
 8101136:	6113      	str	r3, [r2, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8101138:	4b04      	ldr	r3, [pc, #16]	; (810114c <SystemInit+0x34>)
 810113a:	f04f 6201 	mov.w	r2, #135266304	; 0x8100000
 810113e:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8101140:	bf00      	nop
 8101142:	46bd      	mov	sp, r7
 8101144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101148:	4770      	bx	lr
 810114a:	bf00      	nop
 810114c:	e000ed00 	.word	0xe000ed00

08101150 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8101150:	b580      	push	{r7, lr}
 8101152:	b082      	sub	sp, #8
 8101154:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8101156:	4b21      	ldr	r3, [pc, #132]	; (81011dc <MX_DMA_Init+0x8c>)
 8101158:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810115c:	4a1f      	ldr	r2, [pc, #124]	; (81011dc <MX_DMA_Init+0x8c>)
 810115e:	f043 0301 	orr.w	r3, r3, #1
 8101162:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101166:	4b1d      	ldr	r3, [pc, #116]	; (81011dc <MX_DMA_Init+0x8c>)
 8101168:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810116c:	f003 0301 	and.w	r3, r3, #1
 8101170:	607b      	str	r3, [r7, #4]
 8101172:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8101174:	4b19      	ldr	r3, [pc, #100]	; (81011dc <MX_DMA_Init+0x8c>)
 8101176:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810117a:	4a18      	ldr	r2, [pc, #96]	; (81011dc <MX_DMA_Init+0x8c>)
 810117c:	f043 0302 	orr.w	r3, r3, #2
 8101180:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101184:	4b15      	ldr	r3, [pc, #84]	; (81011dc <MX_DMA_Init+0x8c>)
 8101186:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810118a:	f003 0302 	and.w	r3, r3, #2
 810118e:	603b      	str	r3, [r7, #0]
 8101190:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8101192:	2200      	movs	r2, #0
 8101194:	2105      	movs	r1, #5
 8101196:	200b      	movs	r0, #11
 8101198:	f001 f957 	bl	810244a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 810119c:	200b      	movs	r0, #11
 810119e:	f001 f96e 	bl	810247e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 81011a2:	2200      	movs	r2, #0
 81011a4:	2105      	movs	r1, #5
 81011a6:	200c      	movs	r0, #12
 81011a8:	f001 f94f 	bl	810244a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 81011ac:	200c      	movs	r0, #12
 81011ae:	f001 f966 	bl	810247e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 81011b2:	2200      	movs	r2, #0
 81011b4:	2105      	movs	r1, #5
 81011b6:	203a      	movs	r0, #58	; 0x3a
 81011b8:	f001 f947 	bl	810244a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 81011bc:	203a      	movs	r0, #58	; 0x3a
 81011be:	f001 f95e 	bl	810247e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 81011c2:	2200      	movs	r2, #0
 81011c4:	2105      	movs	r1, #5
 81011c6:	203b      	movs	r0, #59	; 0x3b
 81011c8:	f001 f93f 	bl	810244a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 81011cc:	203b      	movs	r0, #59	; 0x3b
 81011ce:	f001 f956 	bl	810247e <HAL_NVIC_EnableIRQ>

}
 81011d2:	bf00      	nop
 81011d4:	3708      	adds	r7, #8
 81011d6:	46bd      	mov	sp, r7
 81011d8:	bd80      	pop	{r7, pc}
 81011da:	bf00      	nop
 81011dc:	58024400 	.word	0x58024400

081011e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 81011e0:	b480      	push	{r7}
 81011e2:	b085      	sub	sp, #20
 81011e4:	af00      	add	r7, sp, #0
 81011e6:	60f8      	str	r0, [r7, #12]
 81011e8:	60b9      	str	r1, [r7, #8]
 81011ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 81011ec:	68fb      	ldr	r3, [r7, #12]
 81011ee:	4a07      	ldr	r2, [pc, #28]	; (810120c <vApplicationGetIdleTaskMemory+0x2c>)
 81011f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 81011f2:	68bb      	ldr	r3, [r7, #8]
 81011f4:	4a06      	ldr	r2, [pc, #24]	; (8101210 <vApplicationGetIdleTaskMemory+0x30>)
 81011f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 81011f8:	687b      	ldr	r3, [r7, #4]
 81011fa:	2280      	movs	r2, #128	; 0x80
 81011fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 81011fe:	bf00      	nop
 8101200:	3714      	adds	r7, #20
 8101202:	46bd      	mov	sp, r7
 8101204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101208:	4770      	bx	lr
 810120a:	bf00      	nop
 810120c:	1000022c 	.word	0x1000022c
 8101210:	10000280 	.word	0x10000280

08101214 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8101214:	b5b0      	push	{r4, r5, r7, lr}
 8101216:	b088      	sub	sp, #32
 8101218:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of watchdog */
  osThreadDef(watchdog, watchdogTask, osPriorityNormal, 0, 128);
 810121a:	4b0b      	ldr	r3, [pc, #44]	; (8101248 <MX_FREERTOS_Init+0x34>)
 810121c:	1d3c      	adds	r4, r7, #4
 810121e:	461d      	mov	r5, r3
 8101220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8101222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8101224:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8101228:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  watchdogHandle = osThreadCreate(osThread(watchdog), NULL);
 810122c:	1d3b      	adds	r3, r7, #4
 810122e:	2100      	movs	r1, #0
 8101230:	4618      	mov	r0, r3
 8101232:	f007 ff27 	bl	8109084 <osThreadCreate>
 8101236:	4602      	mov	r2, r0
 8101238:	4b04      	ldr	r3, [pc, #16]	; (810124c <MX_FREERTOS_Init+0x38>)
 810123a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	initCortexM4();
 810123c:	f00e fff8 	bl	8110230 <initCortexM4>
  /* USER CODE END RTOS_THREADS */

}
 8101240:	bf00      	nop
 8101242:	3720      	adds	r7, #32
 8101244:	46bd      	mov	sp, r7
 8101246:	bdb0      	pop	{r4, r5, r7, pc}
 8101248:	08113b34 	.word	0x08113b34
 810124c:	100099a4 	.word	0x100099a4

08101250 <watchdogTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_watchdogTask */
void watchdogTask(void const * argument)
{
 8101250:	b580      	push	{r7, lr}
 8101252:	b082      	sub	sp, #8
 8101254:	af00      	add	r7, sp, #0
 8101256:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN watchdogTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8101258:	2001      	movs	r0, #1
 810125a:	f007 ff5f 	bl	810911c <osDelay>
 810125e:	e7fb      	b.n	8101258 <watchdogTask+0x8>

08101260 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8101260:	b480      	push	{r7}
 8101262:	b087      	sub	sp, #28
 8101264:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8101266:	4b28      	ldr	r3, [pc, #160]	; (8101308 <MX_GPIO_Init+0xa8>)
 8101268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810126c:	4a26      	ldr	r2, [pc, #152]	; (8101308 <MX_GPIO_Init+0xa8>)
 810126e:	f043 0310 	orr.w	r3, r3, #16
 8101272:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101276:	4b24      	ldr	r3, [pc, #144]	; (8101308 <MX_GPIO_Init+0xa8>)
 8101278:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810127c:	f003 0310 	and.w	r3, r3, #16
 8101280:	617b      	str	r3, [r7, #20]
 8101282:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101284:	4b20      	ldr	r3, [pc, #128]	; (8101308 <MX_GPIO_Init+0xa8>)
 8101286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810128a:	4a1f      	ldr	r2, [pc, #124]	; (8101308 <MX_GPIO_Init+0xa8>)
 810128c:	f043 0301 	orr.w	r3, r3, #1
 8101290:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101294:	4b1c      	ldr	r3, [pc, #112]	; (8101308 <MX_GPIO_Init+0xa8>)
 8101296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810129a:	f003 0301 	and.w	r3, r3, #1
 810129e:	613b      	str	r3, [r7, #16]
 81012a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 81012a2:	4b19      	ldr	r3, [pc, #100]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012a8:	4a17      	ldr	r2, [pc, #92]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012aa:	f043 0302 	orr.w	r3, r3, #2
 81012ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012b2:	4b15      	ldr	r3, [pc, #84]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012b8:	f003 0302 	and.w	r3, r3, #2
 81012bc:	60fb      	str	r3, [r7, #12]
 81012be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81012c0:	4b11      	ldr	r3, [pc, #68]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012c6:	4a10      	ldr	r2, [pc, #64]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012c8:	f043 0308 	orr.w	r3, r3, #8
 81012cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012d0:	4b0d      	ldr	r3, [pc, #52]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012d6:	f003 0308 	and.w	r3, r3, #8
 81012da:	60bb      	str	r3, [r7, #8]
 81012dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81012de:	4b0a      	ldr	r3, [pc, #40]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012e4:	4a08      	ldr	r2, [pc, #32]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012e6:	f043 0304 	orr.w	r3, r3, #4
 81012ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012ee:	4b06      	ldr	r3, [pc, #24]	; (8101308 <MX_GPIO_Init+0xa8>)
 81012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012f4:	f003 0304 	and.w	r3, r3, #4
 81012f8:	607b      	str	r3, [r7, #4]
 81012fa:	687b      	ldr	r3, [r7, #4]

}
 81012fc:	bf00      	nop
 81012fe:	371c      	adds	r7, #28
 8101300:	46bd      	mov	sp, r7
 8101302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101306:	4770      	bx	lr
 8101308:	58024400 	.word	0x58024400

0810130c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 810130c:	b580      	push	{r7, lr}
 810130e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8101310:	4b1c      	ldr	r3, [pc, #112]	; (8101384 <MX_I2C1_Init+0x78>)
 8101312:	4a1d      	ldr	r2, [pc, #116]	; (8101388 <MX_I2C1_Init+0x7c>)
 8101314:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00401242;
 8101316:	4b1b      	ldr	r3, [pc, #108]	; (8101384 <MX_I2C1_Init+0x78>)
 8101318:	4a1c      	ldr	r2, [pc, #112]	; (810138c <MX_I2C1_Init+0x80>)
 810131a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 810131c:	4b19      	ldr	r3, [pc, #100]	; (8101384 <MX_I2C1_Init+0x78>)
 810131e:	2200      	movs	r2, #0
 8101320:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101322:	4b18      	ldr	r3, [pc, #96]	; (8101384 <MX_I2C1_Init+0x78>)
 8101324:	2201      	movs	r2, #1
 8101326:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8101328:	4b16      	ldr	r3, [pc, #88]	; (8101384 <MX_I2C1_Init+0x78>)
 810132a:	2200      	movs	r2, #0
 810132c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 810132e:	4b15      	ldr	r3, [pc, #84]	; (8101384 <MX_I2C1_Init+0x78>)
 8101330:	2200      	movs	r2, #0
 8101332:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101334:	4b13      	ldr	r3, [pc, #76]	; (8101384 <MX_I2C1_Init+0x78>)
 8101336:	2200      	movs	r2, #0
 8101338:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 810133a:	4b12      	ldr	r3, [pc, #72]	; (8101384 <MX_I2C1_Init+0x78>)
 810133c:	2200      	movs	r2, #0
 810133e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101340:	4b10      	ldr	r3, [pc, #64]	; (8101384 <MX_I2C1_Init+0x78>)
 8101342:	2200      	movs	r2, #0
 8101344:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8101346:	480f      	ldr	r0, [pc, #60]	; (8101384 <MX_I2C1_Init+0x78>)
 8101348:	f003 fe1c 	bl	8104f84 <HAL_I2C_Init>
 810134c:	4603      	mov	r3, r0
 810134e:	2b00      	cmp	r3, #0
 8101350:	d001      	beq.n	8101356 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8101352:	f000 fa01 	bl	8101758 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8101356:	2100      	movs	r1, #0
 8101358:	480a      	ldr	r0, [pc, #40]	; (8101384 <MX_I2C1_Init+0x78>)
 810135a:	f004 fe65 	bl	8106028 <HAL_I2CEx_ConfigAnalogFilter>
 810135e:	4603      	mov	r3, r0
 8101360:	2b00      	cmp	r3, #0
 8101362:	d001      	beq.n	8101368 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101364:	f000 f9f8 	bl	8101758 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8101368:	2100      	movs	r1, #0
 810136a:	4806      	ldr	r0, [pc, #24]	; (8101384 <MX_I2C1_Init+0x78>)
 810136c:	f004 fea7 	bl	81060be <HAL_I2CEx_ConfigDigitalFilter>
 8101370:	4603      	mov	r3, r0
 8101372:	2b00      	cmp	r3, #0
 8101374:	d001      	beq.n	810137a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8101376:	f000 f9ef 	bl	8101758 <Error_Handler>
  }
  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 810137a:	2001      	movs	r0, #1
 810137c:	f004 feec 	bl	8106158 <HAL_I2CEx_EnableFastModePlus>

}
 8101380:	bf00      	nop
 8101382:	bd80      	pop	{r7, pc}
 8101384:	100099f4 	.word	0x100099f4
 8101388:	40005400 	.word	0x40005400
 810138c:	00401242 	.word	0x00401242

08101390 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8101390:	b580      	push	{r7, lr}
 8101392:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8101394:	4b1b      	ldr	r3, [pc, #108]	; (8101404 <MX_I2C2_Init+0x74>)
 8101396:	4a1c      	ldr	r2, [pc, #112]	; (8101408 <MX_I2C2_Init+0x78>)
 8101398:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10C0ECFF;
 810139a:	4b1a      	ldr	r3, [pc, #104]	; (8101404 <MX_I2C2_Init+0x74>)
 810139c:	4a1b      	ldr	r2, [pc, #108]	; (810140c <MX_I2C2_Init+0x7c>)
 810139e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 81013a0:	4b18      	ldr	r3, [pc, #96]	; (8101404 <MX_I2C2_Init+0x74>)
 81013a2:	2200      	movs	r2, #0
 81013a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81013a6:	4b17      	ldr	r3, [pc, #92]	; (8101404 <MX_I2C2_Init+0x74>)
 81013a8:	2201      	movs	r2, #1
 81013aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 81013ac:	4b15      	ldr	r3, [pc, #84]	; (8101404 <MX_I2C2_Init+0x74>)
 81013ae:	2200      	movs	r2, #0
 81013b0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 81013b2:	4b14      	ldr	r3, [pc, #80]	; (8101404 <MX_I2C2_Init+0x74>)
 81013b4:	2200      	movs	r2, #0
 81013b6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81013b8:	4b12      	ldr	r3, [pc, #72]	; (8101404 <MX_I2C2_Init+0x74>)
 81013ba:	2200      	movs	r2, #0
 81013bc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81013be:	4b11      	ldr	r3, [pc, #68]	; (8101404 <MX_I2C2_Init+0x74>)
 81013c0:	2200      	movs	r2, #0
 81013c2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81013c4:	4b0f      	ldr	r3, [pc, #60]	; (8101404 <MX_I2C2_Init+0x74>)
 81013c6:	2200      	movs	r2, #0
 81013c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 81013ca:	480e      	ldr	r0, [pc, #56]	; (8101404 <MX_I2C2_Init+0x74>)
 81013cc:	f003 fdda 	bl	8104f84 <HAL_I2C_Init>
 81013d0:	4603      	mov	r3, r0
 81013d2:	2b00      	cmp	r3, #0
 81013d4:	d001      	beq.n	81013da <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 81013d6:	f000 f9bf 	bl	8101758 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81013da:	2100      	movs	r1, #0
 81013dc:	4809      	ldr	r0, [pc, #36]	; (8101404 <MX_I2C2_Init+0x74>)
 81013de:	f004 fe23 	bl	8106028 <HAL_I2CEx_ConfigAnalogFilter>
 81013e2:	4603      	mov	r3, r0
 81013e4:	2b00      	cmp	r3, #0
 81013e6:	d001      	beq.n	81013ec <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 81013e8:	f000 f9b6 	bl	8101758 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 81013ec:	2100      	movs	r1, #0
 81013ee:	4805      	ldr	r0, [pc, #20]	; (8101404 <MX_I2C2_Init+0x74>)
 81013f0:	f004 fe65 	bl	81060be <HAL_I2CEx_ConfigDigitalFilter>
 81013f4:	4603      	mov	r3, r0
 81013f6:	2b00      	cmp	r3, #0
 81013f8:	d001      	beq.n	81013fe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 81013fa:	f000 f9ad 	bl	8101758 <Error_Handler>
  }

}
 81013fe:	bf00      	nop
 8101400:	bd80      	pop	{r7, pc}
 8101402:	bf00      	nop
 8101404:	10009a40 	.word	0x10009a40
 8101408:	40005800 	.word	0x40005800
 810140c:	10c0ecff 	.word	0x10c0ecff

08101410 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8101410:	b580      	push	{r7, lr}
 8101412:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8101414:	4b1b      	ldr	r3, [pc, #108]	; (8101484 <MX_I2C3_Init+0x74>)
 8101416:	4a1c      	ldr	r2, [pc, #112]	; (8101488 <MX_I2C3_Init+0x78>)
 8101418:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10C0ECFF;
 810141a:	4b1a      	ldr	r3, [pc, #104]	; (8101484 <MX_I2C3_Init+0x74>)
 810141c:	4a1b      	ldr	r2, [pc, #108]	; (810148c <MX_I2C3_Init+0x7c>)
 810141e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8101420:	4b18      	ldr	r3, [pc, #96]	; (8101484 <MX_I2C3_Init+0x74>)
 8101422:	2200      	movs	r2, #0
 8101424:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101426:	4b17      	ldr	r3, [pc, #92]	; (8101484 <MX_I2C3_Init+0x74>)
 8101428:	2201      	movs	r2, #1
 810142a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 810142c:	4b15      	ldr	r3, [pc, #84]	; (8101484 <MX_I2C3_Init+0x74>)
 810142e:	2200      	movs	r2, #0
 8101430:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8101432:	4b14      	ldr	r3, [pc, #80]	; (8101484 <MX_I2C3_Init+0x74>)
 8101434:	2200      	movs	r2, #0
 8101436:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101438:	4b12      	ldr	r3, [pc, #72]	; (8101484 <MX_I2C3_Init+0x74>)
 810143a:	2200      	movs	r2, #0
 810143c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 810143e:	4b11      	ldr	r3, [pc, #68]	; (8101484 <MX_I2C3_Init+0x74>)
 8101440:	2200      	movs	r2, #0
 8101442:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101444:	4b0f      	ldr	r3, [pc, #60]	; (8101484 <MX_I2C3_Init+0x74>)
 8101446:	2200      	movs	r2, #0
 8101448:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 810144a:	480e      	ldr	r0, [pc, #56]	; (8101484 <MX_I2C3_Init+0x74>)
 810144c:	f003 fd9a 	bl	8104f84 <HAL_I2C_Init>
 8101450:	4603      	mov	r3, r0
 8101452:	2b00      	cmp	r3, #0
 8101454:	d001      	beq.n	810145a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8101456:	f000 f97f 	bl	8101758 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 810145a:	2100      	movs	r1, #0
 810145c:	4809      	ldr	r0, [pc, #36]	; (8101484 <MX_I2C3_Init+0x74>)
 810145e:	f004 fde3 	bl	8106028 <HAL_I2CEx_ConfigAnalogFilter>
 8101462:	4603      	mov	r3, r0
 8101464:	2b00      	cmp	r3, #0
 8101466:	d001      	beq.n	810146c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8101468:	f000 f976 	bl	8101758 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 810146c:	2100      	movs	r1, #0
 810146e:	4805      	ldr	r0, [pc, #20]	; (8101484 <MX_I2C3_Init+0x74>)
 8101470:	f004 fe25 	bl	81060be <HAL_I2CEx_ConfigDigitalFilter>
 8101474:	4603      	mov	r3, r0
 8101476:	2b00      	cmp	r3, #0
 8101478:	d001      	beq.n	810147e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 810147a:	f000 f96d 	bl	8101758 <Error_Handler>
  }

}
 810147e:	bf00      	nop
 8101480:	bd80      	pop	{r7, pc}
 8101482:	bf00      	nop
 8101484:	100099a8 	.word	0x100099a8
 8101488:	40005c00 	.word	0x40005c00
 810148c:	10c0ecff 	.word	0x10c0ecff

08101490 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8101490:	b580      	push	{r7, lr}
 8101492:	b08e      	sub	sp, #56	; 0x38
 8101494:	af00      	add	r7, sp, #0
 8101496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810149c:	2200      	movs	r2, #0
 810149e:	601a      	str	r2, [r3, #0]
 81014a0:	605a      	str	r2, [r3, #4]
 81014a2:	609a      	str	r2, [r3, #8]
 81014a4:	60da      	str	r2, [r3, #12]
 81014a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 81014a8:	687b      	ldr	r3, [r7, #4]
 81014aa:	681b      	ldr	r3, [r3, #0]
 81014ac:	4a5f      	ldr	r2, [pc, #380]	; (810162c <HAL_I2C_MspInit+0x19c>)
 81014ae:	4293      	cmp	r3, r2
 81014b0:	d12e      	bne.n	8101510 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81014b2:	4b5f      	ldr	r3, [pc, #380]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 81014b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81014b8:	4a5d      	ldr	r2, [pc, #372]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 81014ba:	f043 0302 	orr.w	r3, r3, #2
 81014be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81014c2:	4b5b      	ldr	r3, [pc, #364]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 81014c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81014c8:	f003 0302 	and.w	r3, r3, #2
 81014cc:	623b      	str	r3, [r7, #32]
 81014ce:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 81014d0:	23c0      	movs	r3, #192	; 0xc0
 81014d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81014d4:	2312      	movs	r3, #18
 81014d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014d8:	2300      	movs	r3, #0
 81014da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81014dc:	2300      	movs	r3, #0
 81014de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 81014e0:	2304      	movs	r3, #4
 81014e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81014e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81014e8:	4619      	mov	r1, r3
 81014ea:	4852      	ldr	r0, [pc, #328]	; (8101634 <HAL_I2C_MspInit+0x1a4>)
 81014ec:	f003 fb08 	bl	8104b00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 81014f0:	4b4f      	ldr	r3, [pc, #316]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 81014f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81014f6:	4a4e      	ldr	r2, [pc, #312]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 81014f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81014fc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101500:	4b4b      	ldr	r3, [pc, #300]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 8101502:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101506:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810150a:	61fb      	str	r3, [r7, #28]
 810150c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 810150e:	e088      	b.n	8101622 <HAL_I2C_MspInit+0x192>
  else if(i2cHandle->Instance==I2C2)
 8101510:	687b      	ldr	r3, [r7, #4]
 8101512:	681b      	ldr	r3, [r3, #0]
 8101514:	4a48      	ldr	r2, [pc, #288]	; (8101638 <HAL_I2C_MspInit+0x1a8>)
 8101516:	4293      	cmp	r3, r2
 8101518:	d12f      	bne.n	810157a <HAL_I2C_MspInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810151a:	4b45      	ldr	r3, [pc, #276]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 810151c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101520:	4a43      	ldr	r2, [pc, #268]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 8101522:	f043 0302 	orr.w	r3, r3, #2
 8101526:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810152a:	4b41      	ldr	r3, [pc, #260]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 810152c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101530:	f003 0302 	and.w	r3, r3, #2
 8101534:	61bb      	str	r3, [r7, #24]
 8101536:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8101538:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 810153c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 810153e:	2312      	movs	r3, #18
 8101540:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101542:	2300      	movs	r3, #0
 8101544:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101546:	2300      	movs	r3, #0
 8101548:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 810154a:	2304      	movs	r3, #4
 810154c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810154e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8101552:	4619      	mov	r1, r3
 8101554:	4837      	ldr	r0, [pc, #220]	; (8101634 <HAL_I2C_MspInit+0x1a4>)
 8101556:	f003 fad3 	bl	8104b00 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 810155a:	4b35      	ldr	r3, [pc, #212]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 810155c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101560:	4a33      	ldr	r2, [pc, #204]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 8101562:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8101566:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810156a:	4b31      	ldr	r3, [pc, #196]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 810156c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101570:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8101574:	617b      	str	r3, [r7, #20]
 8101576:	697b      	ldr	r3, [r7, #20]
}
 8101578:	e053      	b.n	8101622 <HAL_I2C_MspInit+0x192>
  else if(i2cHandle->Instance==I2C3)
 810157a:	687b      	ldr	r3, [r7, #4]
 810157c:	681b      	ldr	r3, [r3, #0]
 810157e:	4a2f      	ldr	r2, [pc, #188]	; (810163c <HAL_I2C_MspInit+0x1ac>)
 8101580:	4293      	cmp	r3, r2
 8101582:	d14e      	bne.n	8101622 <HAL_I2C_MspInit+0x192>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101584:	4b2a      	ldr	r3, [pc, #168]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 8101586:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810158a:	4a29      	ldr	r2, [pc, #164]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 810158c:	f043 0304 	orr.w	r3, r3, #4
 8101590:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101594:	4b26      	ldr	r3, [pc, #152]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 8101596:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810159a:	f003 0304 	and.w	r3, r3, #4
 810159e:	613b      	str	r3, [r7, #16]
 81015a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81015a2:	4b23      	ldr	r3, [pc, #140]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 81015a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015a8:	4a21      	ldr	r2, [pc, #132]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 81015aa:	f043 0301 	orr.w	r3, r3, #1
 81015ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81015b2:	4b1f      	ldr	r3, [pc, #124]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 81015b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015b8:	f003 0301 	and.w	r3, r3, #1
 81015bc:	60fb      	str	r3, [r7, #12]
 81015be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 81015c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 81015c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81015c6:	2312      	movs	r3, #18
 81015c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015ca:	2300      	movs	r3, #0
 81015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015ce:	2300      	movs	r3, #0
 81015d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 81015d2:	2304      	movs	r3, #4
 81015d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81015d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81015da:	4619      	mov	r1, r3
 81015dc:	4818      	ldr	r0, [pc, #96]	; (8101640 <HAL_I2C_MspInit+0x1b0>)
 81015de:	f003 fa8f 	bl	8104b00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 81015e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 81015e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81015e8:	2312      	movs	r3, #18
 81015ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015ec:	2300      	movs	r3, #0
 81015ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015f0:	2300      	movs	r3, #0
 81015f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 81015f4:	2304      	movs	r3, #4
 81015f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81015f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81015fc:	4619      	mov	r1, r3
 81015fe:	4811      	ldr	r0, [pc, #68]	; (8101644 <HAL_I2C_MspInit+0x1b4>)
 8101600:	f003 fa7e 	bl	8104b00 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8101604:	4b0a      	ldr	r3, [pc, #40]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 8101606:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810160a:	4a09      	ldr	r2, [pc, #36]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 810160c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8101610:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101614:	4b06      	ldr	r3, [pc, #24]	; (8101630 <HAL_I2C_MspInit+0x1a0>)
 8101616:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810161a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 810161e:	60bb      	str	r3, [r7, #8]
 8101620:	68bb      	ldr	r3, [r7, #8]
}
 8101622:	bf00      	nop
 8101624:	3738      	adds	r7, #56	; 0x38
 8101626:	46bd      	mov	sp, r7
 8101628:	bd80      	pop	{r7, pc}
 810162a:	bf00      	nop
 810162c:	40005400 	.word	0x40005400
 8101630:	58024400 	.word	0x58024400
 8101634:	58020400 	.word	0x58020400
 8101638:	40005800 	.word	0x40005800
 810163c:	40005c00 	.word	0x40005c00
 8101640:	58020800 	.word	0x58020800
 8101644:	58020000 	.word	0x58020000

08101648 <MX_IWDG2_Init>:

IWDG_HandleTypeDef hiwdg2;

/* IWDG2 init function */
void MX_IWDG2_Init(void)
{
 8101648:	b580      	push	{r7, lr}
 810164a:	af00      	add	r7, sp, #0

  hiwdg2.Instance = IWDG2;
 810164c:	4b0b      	ldr	r3, [pc, #44]	; (810167c <MX_IWDG2_Init+0x34>)
 810164e:	4a0c      	ldr	r2, [pc, #48]	; (8101680 <MX_IWDG2_Init+0x38>)
 8101650:	601a      	str	r2, [r3, #0]
  hiwdg2.Init.Prescaler = IWDG_PRESCALER_4;
 8101652:	4b0a      	ldr	r3, [pc, #40]	; (810167c <MX_IWDG2_Init+0x34>)
 8101654:	2200      	movs	r2, #0
 8101656:	605a      	str	r2, [r3, #4]
  hiwdg2.Init.Window = 4095;
 8101658:	4b08      	ldr	r3, [pc, #32]	; (810167c <MX_IWDG2_Init+0x34>)
 810165a:	f640 72ff 	movw	r2, #4095	; 0xfff
 810165e:	60da      	str	r2, [r3, #12]
  hiwdg2.Init.Reload = 4095;
 8101660:	4b06      	ldr	r3, [pc, #24]	; (810167c <MX_IWDG2_Init+0x34>)
 8101662:	f640 72ff 	movw	r2, #4095	; 0xfff
 8101666:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg2) != HAL_OK)
 8101668:	4804      	ldr	r0, [pc, #16]	; (810167c <MX_IWDG2_Init+0x34>)
 810166a:	f004 fd99 	bl	81061a0 <HAL_IWDG_Init>
 810166e:	4603      	mov	r3, r0
 8101670:	2b00      	cmp	r3, #0
 8101672:	d001      	beq.n	8101678 <MX_IWDG2_Init+0x30>
  {
    Error_Handler();
 8101674:	f000 f870 	bl	8101758 <Error_Handler>
  }

}
 8101678:	bf00      	nop
 810167a:	bd80      	pop	{r7, pc}
 810167c:	10009a8c 	.word	0x10009a8c
 8101680:	58004c00 	.word	0x58004c00

08101684 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101684:	b580      	push	{r7, lr}
 8101686:	b082      	sub	sp, #8
 8101688:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810168a:	4b27      	ldr	r3, [pc, #156]	; (8101728 <main+0xa4>)
 810168c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101690:	4a25      	ldr	r2, [pc, #148]	; (8101728 <main+0xa4>)
 8101692:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101696:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810169a:	4b23      	ldr	r3, [pc, #140]	; (8101728 <main+0xa4>)
 810169c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81016a4:	607b      	str	r3, [r7, #4]
 81016a6:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81016a8:	2001      	movs	r0, #1
 81016aa:	f003 fc59 	bl	8104f60 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81016ae:	f004 fe43 	bl	8106338 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81016b2:	2201      	movs	r2, #1
 81016b4:	2102      	movs	r1, #2
 81016b6:	2000      	movs	r0, #0
 81016b8:	f004 fdc8 	bl	810624c <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81016bc:	4b1b      	ldr	r3, [pc, #108]	; (810172c <main+0xa8>)
 81016be:	681b      	ldr	r3, [r3, #0]
 81016c0:	091b      	lsrs	r3, r3, #4
 81016c2:	f003 030f 	and.w	r3, r3, #15
 81016c6:	2b07      	cmp	r3, #7
 81016c8:	d108      	bne.n	81016dc <main+0x58>
 81016ca:	4b19      	ldr	r3, [pc, #100]	; (8101730 <main+0xac>)
 81016cc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 81016d0:	4a17      	ldr	r2, [pc, #92]	; (8101730 <main+0xac>)
 81016d2:	f043 0301 	orr.w	r3, r3, #1
 81016d6:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 81016da:	e007      	b.n	81016ec <main+0x68>
 81016dc:	4b14      	ldr	r3, [pc, #80]	; (8101730 <main+0xac>)
 81016de:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 81016e2:	4a13      	ldr	r2, [pc, #76]	; (8101730 <main+0xac>)
 81016e4:	f043 0301 	orr.w	r3, r3, #1
 81016e8:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81016ec:	f000 fd62 	bl	81021b4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81016f0:	f7ff fdb6 	bl	8101260 <MX_GPIO_Init>
  MX_DMA_Init();
 81016f4:	f7ff fd2c 	bl	8101150 <MX_DMA_Init>
  MX_IWDG2_Init();
 81016f8:	f7ff ffa6 	bl	8101648 <MX_IWDG2_Init>
  MX_FATFS_Init();
 81016fc:	f007 fbde 	bl	8108ebc <MX_FATFS_Init>
  MX_I2C1_Init();
 8101700:	f7ff fe04 	bl	810130c <MX_I2C1_Init>
  MX_SPI1_Init();
 8101704:	f000 f82c 	bl	8101760 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8101708:	f000 fc2e 	bl	8101f68 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 810170c:	f7ff fe40 	bl	8101390 <MX_I2C2_Init>
  MX_I2C3_Init();
 8101710:	f7ff fe7e 	bl	8101410 <MX_I2C3_Init>
  MX_SPI3_Init();
 8101714:	f000 f87a 	bl	810180c <MX_SPI3_Init>
  MX_SPI4_Init();
 8101718:	f000 f8ce 	bl	81018b8 <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 810171c:	f7ff fd7a 	bl	8101214 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8101720:	f007 fca9 	bl	8109076 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8101724:	e7fe      	b.n	8101724 <main+0xa0>
 8101726:	bf00      	nop
 8101728:	58024400 	.word	0x58024400
 810172c:	e000ed00 	.word	0xe000ed00
 8101730:	58026400 	.word	0x58026400

08101734 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8101734:	b580      	push	{r7, lr}
 8101736:	b082      	sub	sp, #8
 8101738:	af00      	add	r7, sp, #0
 810173a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM8) {
 810173c:	687b      	ldr	r3, [r7, #4]
 810173e:	681b      	ldr	r3, [r3, #0]
 8101740:	4a04      	ldr	r2, [pc, #16]	; (8101754 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8101742:	4293      	cmp	r3, r2
 8101744:	d101      	bne.n	810174a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8101746:	f000 fd93 	bl	8102270 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 810174a:	bf00      	nop
 810174c:	3708      	adds	r7, #8
 810174e:	46bd      	mov	sp, r7
 8101750:	bd80      	pop	{r7, pc}
 8101752:	bf00      	nop
 8101754:	40010400 	.word	0x40010400

08101758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101758:	b480      	push	{r7}
 810175a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810175c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 810175e:	e7fe      	b.n	810175e <Error_Handler+0x6>

08101760 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8101760:	b580      	push	{r7, lr}
 8101762:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8101764:	4b27      	ldr	r3, [pc, #156]	; (8101804 <MX_SPI1_Init+0xa4>)
 8101766:	4a28      	ldr	r2, [pc, #160]	; (8101808 <MX_SPI1_Init+0xa8>)
 8101768:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 810176a:	4b26      	ldr	r3, [pc, #152]	; (8101804 <MX_SPI1_Init+0xa4>)
 810176c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8101770:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8101772:	4b24      	ldr	r3, [pc, #144]	; (8101804 <MX_SPI1_Init+0xa4>)
 8101774:	2200      	movs	r2, #0
 8101776:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8101778:	4b22      	ldr	r3, [pc, #136]	; (8101804 <MX_SPI1_Init+0xa4>)
 810177a:	2203      	movs	r2, #3
 810177c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 810177e:	4b21      	ldr	r3, [pc, #132]	; (8101804 <MX_SPI1_Init+0xa4>)
 8101780:	2200      	movs	r2, #0
 8101782:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8101784:	4b1f      	ldr	r3, [pc, #124]	; (8101804 <MX_SPI1_Init+0xa4>)
 8101786:	2200      	movs	r2, #0
 8101788:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 810178a:	4b1e      	ldr	r3, [pc, #120]	; (8101804 <MX_SPI1_Init+0xa4>)
 810178c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8101790:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8101792:	4b1c      	ldr	r3, [pc, #112]	; (8101804 <MX_SPI1_Init+0xa4>)
 8101794:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8101798:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 810179a:	4b1a      	ldr	r3, [pc, #104]	; (8101804 <MX_SPI1_Init+0xa4>)
 810179c:	2200      	movs	r2, #0
 810179e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 81017a0:	4b18      	ldr	r3, [pc, #96]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017a2:	2200      	movs	r2, #0
 81017a4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81017a6:	4b17      	ldr	r3, [pc, #92]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017a8:	2200      	movs	r2, #0
 81017aa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 81017ac:	4b15      	ldr	r3, [pc, #84]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017ae:	2200      	movs	r2, #0
 81017b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 81017b2:	4b14      	ldr	r3, [pc, #80]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 81017b8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 81017ba:	4b12      	ldr	r3, [pc, #72]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017bc:	2200      	movs	r2, #0
 81017be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 81017c0:	4b10      	ldr	r3, [pc, #64]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017c2:	2200      	movs	r2, #0
 81017c4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81017c6:	4b0f      	ldr	r3, [pc, #60]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017c8:	2200      	movs	r2, #0
 81017ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 81017cc:	4b0d      	ldr	r3, [pc, #52]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017ce:	2200      	movs	r2, #0
 81017d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 81017d2:	4b0c      	ldr	r3, [pc, #48]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017d4:	2200      	movs	r2, #0
 81017d6:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 81017d8:	4b0a      	ldr	r3, [pc, #40]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017da:	2200      	movs	r2, #0
 81017dc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 81017de:	4b09      	ldr	r3, [pc, #36]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017e0:	2200      	movs	r2, #0
 81017e2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 81017e4:	4b07      	ldr	r3, [pc, #28]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017e6:	2200      	movs	r2, #0
 81017e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 81017ea:	4b06      	ldr	r3, [pc, #24]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017ec:	2200      	movs	r2, #0
 81017ee:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 81017f0:	4804      	ldr	r0, [pc, #16]	; (8101804 <MX_SPI1_Init+0xa4>)
 81017f2:	f005 fa6f 	bl	8106cd4 <HAL_SPI_Init>
 81017f6:	4603      	mov	r3, r0
 81017f8:	2b00      	cmp	r3, #0
 81017fa:	d001      	beq.n	8101800 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 81017fc:	f7ff ffac 	bl	8101758 <Error_Handler>
  }

}
 8101800:	bf00      	nop
 8101802:	bd80      	pop	{r7, pc}
 8101804:	10009bac 	.word	0x10009bac
 8101808:	40013000 	.word	0x40013000

0810180c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 810180c:	b580      	push	{r7, lr}
 810180e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8101810:	4b27      	ldr	r3, [pc, #156]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101812:	4a28      	ldr	r2, [pc, #160]	; (81018b4 <MX_SPI3_Init+0xa8>)
 8101814:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8101816:	4b26      	ldr	r3, [pc, #152]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101818:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 810181c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 810181e:	4b24      	ldr	r3, [pc, #144]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101820:	2200      	movs	r2, #0
 8101822:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8101824:	4b22      	ldr	r3, [pc, #136]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101826:	2203      	movs	r2, #3
 8101828:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 810182a:	4b21      	ldr	r3, [pc, #132]	; (81018b0 <MX_SPI3_Init+0xa4>)
 810182c:	2200      	movs	r2, #0
 810182e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8101830:	4b1f      	ldr	r3, [pc, #124]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101832:	2200      	movs	r2, #0
 8101834:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8101836:	4b1e      	ldr	r3, [pc, #120]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101838:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 810183c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 810183e:	4b1c      	ldr	r3, [pc, #112]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101840:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8101844:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8101846:	4b1a      	ldr	r3, [pc, #104]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101848:	2200      	movs	r2, #0
 810184a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 810184c:	4b18      	ldr	r3, [pc, #96]	; (81018b0 <MX_SPI3_Init+0xa4>)
 810184e:	2200      	movs	r2, #0
 8101850:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8101852:	4b17      	ldr	r3, [pc, #92]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101854:	2200      	movs	r2, #0
 8101856:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8101858:	4b15      	ldr	r3, [pc, #84]	; (81018b0 <MX_SPI3_Init+0xa4>)
 810185a:	2200      	movs	r2, #0
 810185c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 810185e:	4b14      	ldr	r3, [pc, #80]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101860:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101864:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8101866:	4b12      	ldr	r3, [pc, #72]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101868:	2200      	movs	r2, #0
 810186a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 810186c:	4b10      	ldr	r3, [pc, #64]	; (81018b0 <MX_SPI3_Init+0xa4>)
 810186e:	2200      	movs	r2, #0
 8101870:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101872:	4b0f      	ldr	r3, [pc, #60]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101874:	2200      	movs	r2, #0
 8101876:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101878:	4b0d      	ldr	r3, [pc, #52]	; (81018b0 <MX_SPI3_Init+0xa4>)
 810187a:	2200      	movs	r2, #0
 810187c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 810187e:	4b0c      	ldr	r3, [pc, #48]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101880:	2200      	movs	r2, #0
 8101882:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8101884:	4b0a      	ldr	r3, [pc, #40]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101886:	2200      	movs	r2, #0
 8101888:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 810188a:	4b09      	ldr	r3, [pc, #36]	; (81018b0 <MX_SPI3_Init+0xa4>)
 810188c:	2200      	movs	r2, #0
 810188e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8101890:	4b07      	ldr	r3, [pc, #28]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101892:	2200      	movs	r2, #0
 8101894:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8101896:	4b06      	ldr	r3, [pc, #24]	; (81018b0 <MX_SPI3_Init+0xa4>)
 8101898:	2200      	movs	r2, #0
 810189a:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 810189c:	4804      	ldr	r0, [pc, #16]	; (81018b0 <MX_SPI3_Init+0xa4>)
 810189e:	f005 fa19 	bl	8106cd4 <HAL_SPI_Init>
 81018a2:	4603      	mov	r3, r0
 81018a4:	2b00      	cmp	r3, #0
 81018a6:	d001      	beq.n	81018ac <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 81018a8:	f7ff ff56 	bl	8101758 <Error_Handler>
  }

}
 81018ac:	bf00      	nop
 81018ae:	bd80      	pop	{r7, pc}
 81018b0:	10009a9c 	.word	0x10009a9c
 81018b4:	40003c00 	.word	0x40003c00

081018b8 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 81018b8:	b580      	push	{r7, lr}
 81018ba:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 81018bc:	4b27      	ldr	r3, [pc, #156]	; (810195c <MX_SPI4_Init+0xa4>)
 81018be:	4a28      	ldr	r2, [pc, #160]	; (8101960 <MX_SPI4_Init+0xa8>)
 81018c0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 81018c2:	4b26      	ldr	r3, [pc, #152]	; (810195c <MX_SPI4_Init+0xa4>)
 81018c4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 81018c8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 81018ca:	4b24      	ldr	r3, [pc, #144]	; (810195c <MX_SPI4_Init+0xa4>)
 81018cc:	2200      	movs	r2, #0
 81018ce:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 81018d0:	4b22      	ldr	r3, [pc, #136]	; (810195c <MX_SPI4_Init+0xa4>)
 81018d2:	2203      	movs	r2, #3
 81018d4:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 81018d6:	4b21      	ldr	r3, [pc, #132]	; (810195c <MX_SPI4_Init+0xa4>)
 81018d8:	2200      	movs	r2, #0
 81018da:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 81018dc:	4b1f      	ldr	r3, [pc, #124]	; (810195c <MX_SPI4_Init+0xa4>)
 81018de:	2200      	movs	r2, #0
 81018e0:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 81018e2:	4b1e      	ldr	r3, [pc, #120]	; (810195c <MX_SPI4_Init+0xa4>)
 81018e4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 81018e8:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 81018ea:	4b1c      	ldr	r3, [pc, #112]	; (810195c <MX_SPI4_Init+0xa4>)
 81018ec:	2200      	movs	r2, #0
 81018ee:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 81018f0:	4b1a      	ldr	r3, [pc, #104]	; (810195c <MX_SPI4_Init+0xa4>)
 81018f2:	2200      	movs	r2, #0
 81018f4:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 81018f6:	4b19      	ldr	r3, [pc, #100]	; (810195c <MX_SPI4_Init+0xa4>)
 81018f8:	2200      	movs	r2, #0
 81018fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81018fc:	4b17      	ldr	r3, [pc, #92]	; (810195c <MX_SPI4_Init+0xa4>)
 81018fe:	2200      	movs	r2, #0
 8101900:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8101902:	4b16      	ldr	r3, [pc, #88]	; (810195c <MX_SPI4_Init+0xa4>)
 8101904:	2200      	movs	r2, #0
 8101906:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8101908:	4b14      	ldr	r3, [pc, #80]	; (810195c <MX_SPI4_Init+0xa4>)
 810190a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 810190e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8101910:	4b12      	ldr	r3, [pc, #72]	; (810195c <MX_SPI4_Init+0xa4>)
 8101912:	2200      	movs	r2, #0
 8101914:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8101916:	4b11      	ldr	r3, [pc, #68]	; (810195c <MX_SPI4_Init+0xa4>)
 8101918:	2200      	movs	r2, #0
 810191a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810191c:	4b0f      	ldr	r3, [pc, #60]	; (810195c <MX_SPI4_Init+0xa4>)
 810191e:	2200      	movs	r2, #0
 8101920:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8101922:	4b0e      	ldr	r3, [pc, #56]	; (810195c <MX_SPI4_Init+0xa4>)
 8101924:	2200      	movs	r2, #0
 8101926:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8101928:	4b0c      	ldr	r3, [pc, #48]	; (810195c <MX_SPI4_Init+0xa4>)
 810192a:	2200      	movs	r2, #0
 810192c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 810192e:	4b0b      	ldr	r3, [pc, #44]	; (810195c <MX_SPI4_Init+0xa4>)
 8101930:	2200      	movs	r2, #0
 8101932:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8101934:	4b09      	ldr	r3, [pc, #36]	; (810195c <MX_SPI4_Init+0xa4>)
 8101936:	2200      	movs	r2, #0
 8101938:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 810193a:	4b08      	ldr	r3, [pc, #32]	; (810195c <MX_SPI4_Init+0xa4>)
 810193c:	2200      	movs	r2, #0
 810193e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8101940:	4b06      	ldr	r3, [pc, #24]	; (810195c <MX_SPI4_Init+0xa4>)
 8101942:	2200      	movs	r2, #0
 8101944:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8101946:	4805      	ldr	r0, [pc, #20]	; (810195c <MX_SPI4_Init+0xa4>)
 8101948:	f005 f9c4 	bl	8106cd4 <HAL_SPI_Init>
 810194c:	4603      	mov	r3, r0
 810194e:	2b00      	cmp	r3, #0
 8101950:	d001      	beq.n	8101956 <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
 8101952:	f7ff ff01 	bl	8101758 <Error_Handler>
  }

}
 8101956:	bf00      	nop
 8101958:	bd80      	pop	{r7, pc}
 810195a:	bf00      	nop
 810195c:	10009b24 	.word	0x10009b24
 8101960:	40013400 	.word	0x40013400

08101964 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8101964:	b580      	push	{r7, lr}
 8101966:	b090      	sub	sp, #64	; 0x40
 8101968:	af00      	add	r7, sp, #0
 810196a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810196c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101970:	2200      	movs	r2, #0
 8101972:	601a      	str	r2, [r3, #0]
 8101974:	605a      	str	r2, [r3, #4]
 8101976:	609a      	str	r2, [r3, #8]
 8101978:	60da      	str	r2, [r3, #12]
 810197a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 810197c:	687b      	ldr	r3, [r7, #4]
 810197e:	681b      	ldr	r3, [r3, #0]
 8101980:	4aa0      	ldr	r2, [pc, #640]	; (8101c04 <HAL_SPI_MspInit+0x2a0>)
 8101982:	4293      	cmp	r3, r2
 8101984:	f040 80b2 	bne.w	8101aec <HAL_SPI_MspInit+0x188>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8101988:	4b9f      	ldr	r3, [pc, #636]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 810198a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810198e:	4a9e      	ldr	r2, [pc, #632]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101990:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8101994:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101998:	4b9b      	ldr	r3, [pc, #620]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 810199a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810199e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81019a2:	62bb      	str	r3, [r7, #40]	; 0x28
 81019a4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81019a6:	4b98      	ldr	r3, [pc, #608]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 81019a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019ac:	4a96      	ldr	r2, [pc, #600]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 81019ae:	f043 0301 	orr.w	r3, r3, #1
 81019b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81019b6:	4b94      	ldr	r3, [pc, #592]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 81019b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019bc:	f003 0301 	and.w	r3, r3, #1
 81019c0:	627b      	str	r3, [r7, #36]	; 0x24
 81019c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81019c4:	4b90      	ldr	r3, [pc, #576]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 81019c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019ca:	4a8f      	ldr	r2, [pc, #572]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 81019cc:	f043 0308 	orr.w	r3, r3, #8
 81019d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81019d4:	4b8c      	ldr	r3, [pc, #560]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 81019d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019da:	f003 0308 	and.w	r3, r3, #8
 81019de:	623b      	str	r3, [r7, #32]
 81019e0:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 81019e2:	2360      	movs	r3, #96	; 0x60
 81019e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019e6:	2302      	movs	r3, #2
 81019e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019ea:	2300      	movs	r3, #0
 81019ec:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81019ee:	2300      	movs	r3, #0
 81019f0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 81019f2:	2305      	movs	r3, #5
 81019f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81019f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 81019fa:	4619      	mov	r1, r3
 81019fc:	4883      	ldr	r0, [pc, #524]	; (8101c0c <HAL_SPI_MspInit+0x2a8>)
 81019fe:	f003 f87f 	bl	8104b00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8101a02:	2380      	movs	r3, #128	; 0x80
 8101a04:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a06:	2302      	movs	r3, #2
 8101a08:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a0a:	2300      	movs	r3, #0
 8101a0c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a0e:	2300      	movs	r3, #0
 8101a10:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101a12:	2305      	movs	r3, #5
 8101a14:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101a16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101a1a:	4619      	mov	r1, r3
 8101a1c:	487c      	ldr	r0, [pc, #496]	; (8101c10 <HAL_SPI_MspInit+0x2ac>)
 8101a1e:	f003 f86f 	bl	8104b00 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8101a22:	4b7c      	ldr	r3, [pc, #496]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a24:	4a7c      	ldr	r2, [pc, #496]	; (8101c18 <HAL_SPI_MspInit+0x2b4>)
 8101a26:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8101a28:	4b7a      	ldr	r3, [pc, #488]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a2a:	2225      	movs	r2, #37	; 0x25
 8101a2c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101a2e:	4b79      	ldr	r3, [pc, #484]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a30:	2200      	movs	r2, #0
 8101a32:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8101a34:	4b77      	ldr	r3, [pc, #476]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a36:	2200      	movs	r2, #0
 8101a38:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8101a3a:	4b76      	ldr	r3, [pc, #472]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101a40:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8101a42:	4b74      	ldr	r3, [pc, #464]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a44:	2200      	movs	r2, #0
 8101a46:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8101a48:	4b72      	ldr	r3, [pc, #456]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a4a:	2200      	movs	r2, #0
 8101a4c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8101a4e:	4b71      	ldr	r3, [pc, #452]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a50:	2200      	movs	r2, #0
 8101a52:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8101a54:	4b6f      	ldr	r3, [pc, #444]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a56:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8101a5a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101a5c:	4b6d      	ldr	r3, [pc, #436]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a5e:	2200      	movs	r2, #0
 8101a60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8101a62:	486c      	ldr	r0, [pc, #432]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a64:	f000 fd32 	bl	81024cc <HAL_DMA_Init>
 8101a68:	4603      	mov	r3, r0
 8101a6a:	2b00      	cmp	r3, #0
 8101a6c:	d001      	beq.n	8101a72 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8101a6e:	f7ff fe73 	bl	8101758 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8101a72:	687b      	ldr	r3, [r7, #4]
 8101a74:	4a67      	ldr	r2, [pc, #412]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a76:	67da      	str	r2, [r3, #124]	; 0x7c
 8101a78:	4a66      	ldr	r2, [pc, #408]	; (8101c14 <HAL_SPI_MspInit+0x2b0>)
 8101a7a:	687b      	ldr	r3, [r7, #4]
 8101a7c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8101a7e:	4b67      	ldr	r3, [pc, #412]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101a80:	4a67      	ldr	r2, [pc, #412]	; (8101c20 <HAL_SPI_MspInit+0x2bc>)
 8101a82:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8101a84:	4b65      	ldr	r3, [pc, #404]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101a86:	2226      	movs	r2, #38	; 0x26
 8101a88:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8101a8a:	4b64      	ldr	r3, [pc, #400]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101a8c:	2240      	movs	r2, #64	; 0x40
 8101a8e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8101a90:	4b62      	ldr	r3, [pc, #392]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101a92:	2200      	movs	r2, #0
 8101a94:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8101a96:	4b61      	ldr	r3, [pc, #388]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101a98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101a9c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8101a9e:	4b5f      	ldr	r3, [pc, #380]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101aa0:	2200      	movs	r2, #0
 8101aa2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8101aa4:	4b5d      	ldr	r3, [pc, #372]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101aa6:	2200      	movs	r2, #0
 8101aa8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8101aaa:	4b5c      	ldr	r3, [pc, #368]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101aac:	2200      	movs	r2, #0
 8101aae:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8101ab0:	4b5a      	ldr	r3, [pc, #360]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101ab2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8101ab6:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101ab8:	4b58      	ldr	r3, [pc, #352]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101aba:	2200      	movs	r2, #0
 8101abc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8101abe:	4857      	ldr	r0, [pc, #348]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101ac0:	f000 fd04 	bl	81024cc <HAL_DMA_Init>
 8101ac4:	4603      	mov	r3, r0
 8101ac6:	2b00      	cmp	r3, #0
 8101ac8:	d001      	beq.n	8101ace <HAL_SPI_MspInit+0x16a>
    {
      Error_Handler();
 8101aca:	f7ff fe45 	bl	8101758 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8101ace:	687b      	ldr	r3, [r7, #4]
 8101ad0:	4a52      	ldr	r2, [pc, #328]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101ad2:	679a      	str	r2, [r3, #120]	; 0x78
 8101ad4:	4a51      	ldr	r2, [pc, #324]	; (8101c1c <HAL_SPI_MspInit+0x2b8>)
 8101ad6:	687b      	ldr	r3, [r7, #4]
 8101ad8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8101ada:	2200      	movs	r2, #0
 8101adc:	2105      	movs	r1, #5
 8101ade:	2023      	movs	r0, #35	; 0x23
 8101ae0:	f000 fcb3 	bl	810244a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8101ae4:	2023      	movs	r0, #35	; 0x23
 8101ae6:	f000 fcca 	bl	810247e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8101aea:	e086      	b.n	8101bfa <HAL_SPI_MspInit+0x296>
  else if(spiHandle->Instance==SPI3)
 8101aec:	687b      	ldr	r3, [r7, #4]
 8101aee:	681b      	ldr	r3, [r3, #0]
 8101af0:	4a4c      	ldr	r2, [pc, #304]	; (8101c24 <HAL_SPI_MspInit+0x2c0>)
 8101af2:	4293      	cmp	r3, r2
 8101af4:	d14e      	bne.n	8101b94 <HAL_SPI_MspInit+0x230>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8101af6:	4b44      	ldr	r3, [pc, #272]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101af8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101afc:	4a42      	ldr	r2, [pc, #264]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101afe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8101b02:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101b06:	4b40      	ldr	r3, [pc, #256]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101b08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101b0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8101b10:	61fb      	str	r3, [r7, #28]
 8101b12:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101b14:	4b3c      	ldr	r3, [pc, #240]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b1a:	4a3b      	ldr	r2, [pc, #236]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101b1c:	f043 0302 	orr.w	r3, r3, #2
 8101b20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b24:	4b38      	ldr	r3, [pc, #224]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b2a:	f003 0302 	and.w	r3, r3, #2
 8101b2e:	61bb      	str	r3, [r7, #24]
 8101b30:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101b32:	4b35      	ldr	r3, [pc, #212]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b38:	4a33      	ldr	r2, [pc, #204]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101b3a:	f043 0304 	orr.w	r3, r3, #4
 8101b3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b42:	4b31      	ldr	r3, [pc, #196]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101b44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b48:	f003 0304 	and.w	r3, r3, #4
 8101b4c:	617b      	str	r3, [r7, #20]
 8101b4e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8101b50:	2304      	movs	r3, #4
 8101b52:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b54:	2302      	movs	r3, #2
 8101b56:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b58:	2300      	movs	r3, #0
 8101b5a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b5c:	2300      	movs	r3, #0
 8101b5e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8101b60:	2307      	movs	r3, #7
 8101b62:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101b64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101b68:	4619      	mov	r1, r3
 8101b6a:	482f      	ldr	r0, [pc, #188]	; (8101c28 <HAL_SPI_MspInit+0x2c4>)
 8101b6c:	f002 ffc8 	bl	8104b00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8101b70:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b76:	2302      	movs	r3, #2
 8101b78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b7a:	2300      	movs	r3, #0
 8101b7c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b7e:	2300      	movs	r3, #0
 8101b80:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8101b82:	2306      	movs	r3, #6
 8101b84:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101b86:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101b8a:	4619      	mov	r1, r3
 8101b8c:	4827      	ldr	r0, [pc, #156]	; (8101c2c <HAL_SPI_MspInit+0x2c8>)
 8101b8e:	f002 ffb7 	bl	8104b00 <HAL_GPIO_Init>
}
 8101b92:	e032      	b.n	8101bfa <HAL_SPI_MspInit+0x296>
  else if(spiHandle->Instance==SPI4)
 8101b94:	687b      	ldr	r3, [r7, #4]
 8101b96:	681b      	ldr	r3, [r3, #0]
 8101b98:	4a25      	ldr	r2, [pc, #148]	; (8101c30 <HAL_SPI_MspInit+0x2cc>)
 8101b9a:	4293      	cmp	r3, r2
 8101b9c:	d12d      	bne.n	8101bfa <HAL_SPI_MspInit+0x296>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8101b9e:	4b1a      	ldr	r3, [pc, #104]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101ba0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101ba4:	4a18      	ldr	r2, [pc, #96]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101ba6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8101baa:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101bae:	4b16      	ldr	r3, [pc, #88]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101bb4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8101bb8:	613b      	str	r3, [r7, #16]
 8101bba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8101bbc:	4b12      	ldr	r3, [pc, #72]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101bbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bc2:	4a11      	ldr	r2, [pc, #68]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101bc4:	f043 0310 	orr.w	r3, r3, #16
 8101bc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bcc:	4b0e      	ldr	r3, [pc, #56]	; (8101c08 <HAL_SPI_MspInit+0x2a4>)
 8101bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bd2:	f003 0310 	and.w	r3, r3, #16
 8101bd6:	60fb      	str	r3, [r7, #12]
 8101bd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8101bda:	2364      	movs	r3, #100	; 0x64
 8101bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101bde:	2302      	movs	r3, #2
 8101be0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101be2:	2300      	movs	r3, #0
 8101be4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101be6:	2300      	movs	r3, #0
 8101be8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8101bea:	2305      	movs	r3, #5
 8101bec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101bee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8101bf2:	4619      	mov	r1, r3
 8101bf4:	480f      	ldr	r0, [pc, #60]	; (8101c34 <HAL_SPI_MspInit+0x2d0>)
 8101bf6:	f002 ff83 	bl	8104b00 <HAL_GPIO_Init>
}
 8101bfa:	bf00      	nop
 8101bfc:	3740      	adds	r7, #64	; 0x40
 8101bfe:	46bd      	mov	sp, r7
 8101c00:	bd80      	pop	{r7, pc}
 8101c02:	bf00      	nop
 8101c04:	40013000 	.word	0x40013000
 8101c08:	58024400 	.word	0x58024400
 8101c0c:	58020000 	.word	0x58020000
 8101c10:	58020c00 	.word	0x58020c00
 8101c14:	10009c34 	.word	0x10009c34
 8101c18:	40020010 	.word	0x40020010
 8101c1c:	10009cac 	.word	0x10009cac
 8101c20:	40020028 	.word	0x40020028
 8101c24:	40003c00 	.word	0x40003c00
 8101c28:	58020400 	.word	0x58020400
 8101c2c:	58020800 	.word	0x58020800
 8101c30:	40013400 	.word	0x40013400
 8101c34:	58021000 	.word	0x58021000

08101c38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101c38:	b580      	push	{r7, lr}
 8101c3a:	b082      	sub	sp, #8
 8101c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101c3e:	4b0c      	ldr	r3, [pc, #48]	; (8101c70 <HAL_MspInit+0x38>)
 8101c40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101c44:	4a0a      	ldr	r2, [pc, #40]	; (8101c70 <HAL_MspInit+0x38>)
 8101c46:	f043 0302 	orr.w	r3, r3, #2
 8101c4a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101c4e:	4b08      	ldr	r3, [pc, #32]	; (8101c70 <HAL_MspInit+0x38>)
 8101c50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101c54:	f003 0302 	and.w	r3, r3, #2
 8101c58:	607b      	str	r3, [r7, #4]
 8101c5a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8101c5c:	2200      	movs	r2, #0
 8101c5e:	210f      	movs	r1, #15
 8101c60:	f06f 0001 	mvn.w	r0, #1
 8101c64:	f000 fbf1 	bl	810244a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101c68:	bf00      	nop
 8101c6a:	3708      	adds	r7, #8
 8101c6c:	46bd      	mov	sp, r7
 8101c6e:	bd80      	pop	{r7, pc}
 8101c70:	58024400 	.word	0x58024400

08101c74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101c74:	b580      	push	{r7, lr}
 8101c76:	b08e      	sub	sp, #56	; 0x38
 8101c78:	af00      	add	r7, sp, #0
 8101c7a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM8 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101c7c:	687b      	ldr	r3, [r7, #4]
 8101c7e:	2b0f      	cmp	r3, #15
 8101c80:	d844      	bhi.n	8101d0c <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, TickPriority ,0U);
 8101c82:	2200      	movs	r2, #0
 8101c84:	6879      	ldr	r1, [r7, #4]
 8101c86:	202c      	movs	r0, #44	; 0x2c
 8101c88:	f000 fbdf 	bl	810244a <HAL_NVIC_SetPriority>

  /* Enable the TIM8 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8101c8c:	202c      	movs	r0, #44	; 0x2c
 8101c8e:	f000 fbf6 	bl	810247e <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8101c92:	4a24      	ldr	r2, [pc, #144]	; (8101d24 <HAL_InitTick+0xb0>)
 8101c94:	687b      	ldr	r3, [r7, #4]
 8101c96:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM8 clock */
  __HAL_RCC_TIM8_CLK_ENABLE();
 8101c98:	4b23      	ldr	r3, [pc, #140]	; (8101d28 <HAL_InitTick+0xb4>)
 8101c9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101c9e:	4a22      	ldr	r2, [pc, #136]	; (8101d28 <HAL_InitTick+0xb4>)
 8101ca0:	f043 0302 	orr.w	r3, r3, #2
 8101ca4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101ca8:	4b1f      	ldr	r3, [pc, #124]	; (8101d28 <HAL_InitTick+0xb4>)
 8101caa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101cae:	f003 0302 	and.w	r3, r3, #2
 8101cb2:	60bb      	str	r3, [r7, #8]
 8101cb4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8101cb6:	f107 020c 	add.w	r2, r7, #12
 8101cba:	f107 0310 	add.w	r3, r7, #16
 8101cbe:	4611      	mov	r1, r2
 8101cc0:	4618      	mov	r0, r3
 8101cc2:	f004 fd17 	bl	81066f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM8 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8101cc6:	f004 fcff 	bl	81066c8 <HAL_RCC_GetPCLK2Freq>
 8101cca:	4603      	mov	r3, r0
 8101ccc:	005b      	lsls	r3, r3, #1
 8101cce:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM8 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8101cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8101cd2:	4a16      	ldr	r2, [pc, #88]	; (8101d2c <HAL_InitTick+0xb8>)
 8101cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8101cd8:	0c9b      	lsrs	r3, r3, #18
 8101cda:	3b01      	subs	r3, #1
 8101cdc:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM8 */
  htim8.Instance = TIM8;
 8101cde:	4b14      	ldr	r3, [pc, #80]	; (8101d30 <HAL_InitTick+0xbc>)
 8101ce0:	4a14      	ldr	r2, [pc, #80]	; (8101d34 <HAL_InitTick+0xc0>)
 8101ce2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM8CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim8.Init.Period = (1000000U / 1000U) - 1U;
 8101ce4:	4b12      	ldr	r3, [pc, #72]	; (8101d30 <HAL_InitTick+0xbc>)
 8101ce6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8101cea:	60da      	str	r2, [r3, #12]
  htim8.Init.Prescaler = uwPrescalerValue;
 8101cec:	4a10      	ldr	r2, [pc, #64]	; (8101d30 <HAL_InitTick+0xbc>)
 8101cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8101cf0:	6053      	str	r3, [r2, #4]
  htim8.Init.ClockDivision = 0;
 8101cf2:	4b0f      	ldr	r3, [pc, #60]	; (8101d30 <HAL_InitTick+0xbc>)
 8101cf4:	2200      	movs	r2, #0
 8101cf6:	611a      	str	r2, [r3, #16]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101cf8:	4b0d      	ldr	r3, [pc, #52]	; (8101d30 <HAL_InitTick+0xbc>)
 8101cfa:	2200      	movs	r2, #0
 8101cfc:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim8) == HAL_OK)
 8101cfe:	480c      	ldr	r0, [pc, #48]	; (8101d30 <HAL_InitTick+0xbc>)
 8101d00:	f005 fbbf 	bl	8107482 <HAL_TIM_Base_Init>
 8101d04:	4603      	mov	r3, r0
 8101d06:	2b00      	cmp	r3, #0
 8101d08:	d107      	bne.n	8101d1a <HAL_InitTick+0xa6>
 8101d0a:	e001      	b.n	8101d10 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8101d0c:	2301      	movs	r3, #1
 8101d0e:	e005      	b.n	8101d1c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim8);
 8101d10:	4807      	ldr	r0, [pc, #28]	; (8101d30 <HAL_InitTick+0xbc>)
 8101d12:	f005 fc17 	bl	8107544 <HAL_TIM_Base_Start_IT>
 8101d16:	4603      	mov	r3, r0
 8101d18:	e000      	b.n	8101d1c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8101d1a:	2301      	movs	r3, #1
}
 8101d1c:	4618      	mov	r0, r3
 8101d1e:	3738      	adds	r7, #56	; 0x38
 8101d20:	46bd      	mov	sp, r7
 8101d22:	bd80      	pop	{r7, pc}
 8101d24:	10000008 	.word	0x10000008
 8101d28:	58024400 	.word	0x58024400
 8101d2c:	431bde83 	.word	0x431bde83
 8101d30:	10009d24 	.word	0x10009d24
 8101d34:	40010400 	.word	0x40010400

08101d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101d38:	b480      	push	{r7}
 8101d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101d3c:	e7fe      	b.n	8101d3c <NMI_Handler+0x4>

08101d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101d3e:	b480      	push	{r7}
 8101d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101d42:	e7fe      	b.n	8101d42 <HardFault_Handler+0x4>

08101d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101d44:	b480      	push	{r7}
 8101d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101d48:	e7fe      	b.n	8101d48 <MemManage_Handler+0x4>

08101d4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101d4a:	b480      	push	{r7}
 8101d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101d4e:	e7fe      	b.n	8101d4e <BusFault_Handler+0x4>

08101d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101d50:	b480      	push	{r7}
 8101d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101d54:	e7fe      	b.n	8101d54 <UsageFault_Handler+0x4>

08101d56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101d56:	b480      	push	{r7}
 8101d58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101d5a:	bf00      	nop
 8101d5c:	46bd      	mov	sp, r7
 8101d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d62:	4770      	bx	lr

08101d64 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8101d64:	b580      	push	{r7, lr}
 8101d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8101d68:	4802      	ldr	r0, [pc, #8]	; (8101d74 <DMA1_Stream0_IRQHandler+0x10>)
 8101d6a:	f001 fbb7 	bl	81034dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8101d6e:	bf00      	nop
 8101d70:	bd80      	pop	{r7, pc}
 8101d72:	bf00      	nop
 8101d74:	10009c34 	.word	0x10009c34

08101d78 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8101d78:	b580      	push	{r7, lr}
 8101d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8101d7c:	4802      	ldr	r0, [pc, #8]	; (8101d88 <DMA1_Stream1_IRQHandler+0x10>)
 8101d7e:	f001 fbad 	bl	81034dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8101d82:	bf00      	nop
 8101d84:	bd80      	pop	{r7, pc}
 8101d86:	bf00      	nop
 8101d88:	10009cac 	.word	0x10009cac

08101d8c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8101d8c:	b580      	push	{r7, lr}
 8101d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8101d90:	4802      	ldr	r0, [pc, #8]	; (8101d9c <SPI1_IRQHandler+0x10>)
 8101d92:	f005 f897 	bl	8106ec4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8101d96:	bf00      	nop
 8101d98:	bd80      	pop	{r7, pc}
 8101d9a:	bf00      	nop
 8101d9c:	10009bac 	.word	0x10009bac

08101da0 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8101da0:	b580      	push	{r7, lr}
 8101da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8101da4:	4802      	ldr	r0, [pc, #8]	; (8101db0 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8101da6:	f005 fc03 	bl	81075b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8101daa:	bf00      	nop
 8101dac:	bd80      	pop	{r7, pc}
 8101dae:	bf00      	nop
 8101db0:	10009d24 	.word	0x10009d24

08101db4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8101db4:	b580      	push	{r7, lr}
 8101db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8101db8:	4802      	ldr	r0, [pc, #8]	; (8101dc4 <DMA2_Stream2_IRQHandler+0x10>)
 8101dba:	f001 fb8f 	bl	81034dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8101dbe:	bf00      	nop
 8101dc0:	bd80      	pop	{r7, pc}
 8101dc2:	bf00      	nop
 8101dc4:	10009d70 	.word	0x10009d70

08101dc8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8101dc8:	b580      	push	{r7, lr}
 8101dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8101dcc:	4802      	ldr	r0, [pc, #8]	; (8101dd8 <DMA2_Stream3_IRQHandler+0x10>)
 8101dce:	f001 fb85 	bl	81034dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8101dd2:	bf00      	nop
 8101dd4:	bd80      	pop	{r7, pc}
 8101dd6:	bf00      	nop
 8101dd8:	10009e74 	.word	0x10009e74

08101ddc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101ddc:	b480      	push	{r7}
 8101dde:	af00      	add	r7, sp, #0
	return 1;
 8101de0:	2301      	movs	r3, #1
}
 8101de2:	4618      	mov	r0, r3
 8101de4:	46bd      	mov	sp, r7
 8101de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dea:	4770      	bx	lr

08101dec <_kill>:

int _kill(int pid, int sig)
{
 8101dec:	b580      	push	{r7, lr}
 8101dee:	b082      	sub	sp, #8
 8101df0:	af00      	add	r7, sp, #0
 8101df2:	6078      	str	r0, [r7, #4]
 8101df4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8101df6:	f00e ffb5 	bl	8110d64 <__errno>
 8101dfa:	4602      	mov	r2, r0
 8101dfc:	2316      	movs	r3, #22
 8101dfe:	6013      	str	r3, [r2, #0]
	return -1;
 8101e00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101e04:	4618      	mov	r0, r3
 8101e06:	3708      	adds	r7, #8
 8101e08:	46bd      	mov	sp, r7
 8101e0a:	bd80      	pop	{r7, pc}

08101e0c <_exit>:

void _exit (int status)
{
 8101e0c:	b580      	push	{r7, lr}
 8101e0e:	b082      	sub	sp, #8
 8101e10:	af00      	add	r7, sp, #0
 8101e12:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8101e14:	f04f 31ff 	mov.w	r1, #4294967295
 8101e18:	6878      	ldr	r0, [r7, #4]
 8101e1a:	f7ff ffe7 	bl	8101dec <_kill>
	while (1) {}		/* Make sure we hang here */
 8101e1e:	e7fe      	b.n	8101e1e <_exit+0x12>

08101e20 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101e20:	b580      	push	{r7, lr}
 8101e22:	b086      	sub	sp, #24
 8101e24:	af00      	add	r7, sp, #0
 8101e26:	60f8      	str	r0, [r7, #12]
 8101e28:	60b9      	str	r1, [r7, #8]
 8101e2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101e2c:	2300      	movs	r3, #0
 8101e2e:	617b      	str	r3, [r7, #20]
 8101e30:	e00a      	b.n	8101e48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8101e32:	f3af 8000 	nop.w
 8101e36:	4601      	mov	r1, r0
 8101e38:	68bb      	ldr	r3, [r7, #8]
 8101e3a:	1c5a      	adds	r2, r3, #1
 8101e3c:	60ba      	str	r2, [r7, #8]
 8101e3e:	b2ca      	uxtb	r2, r1
 8101e40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101e42:	697b      	ldr	r3, [r7, #20]
 8101e44:	3301      	adds	r3, #1
 8101e46:	617b      	str	r3, [r7, #20]
 8101e48:	697a      	ldr	r2, [r7, #20]
 8101e4a:	687b      	ldr	r3, [r7, #4]
 8101e4c:	429a      	cmp	r2, r3
 8101e4e:	dbf0      	blt.n	8101e32 <_read+0x12>
	}

return len;
 8101e50:	687b      	ldr	r3, [r7, #4]
}
 8101e52:	4618      	mov	r0, r3
 8101e54:	3718      	adds	r7, #24
 8101e56:	46bd      	mov	sp, r7
 8101e58:	bd80      	pop	{r7, pc}

08101e5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101e5a:	b580      	push	{r7, lr}
 8101e5c:	b086      	sub	sp, #24
 8101e5e:	af00      	add	r7, sp, #0
 8101e60:	60f8      	str	r0, [r7, #12]
 8101e62:	60b9      	str	r1, [r7, #8]
 8101e64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101e66:	2300      	movs	r3, #0
 8101e68:	617b      	str	r3, [r7, #20]
 8101e6a:	e009      	b.n	8101e80 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8101e6c:	68bb      	ldr	r3, [r7, #8]
 8101e6e:	1c5a      	adds	r2, r3, #1
 8101e70:	60ba      	str	r2, [r7, #8]
 8101e72:	781b      	ldrb	r3, [r3, #0]
 8101e74:	4618      	mov	r0, r3
 8101e76:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101e7a:	697b      	ldr	r3, [r7, #20]
 8101e7c:	3301      	adds	r3, #1
 8101e7e:	617b      	str	r3, [r7, #20]
 8101e80:	697a      	ldr	r2, [r7, #20]
 8101e82:	687b      	ldr	r3, [r7, #4]
 8101e84:	429a      	cmp	r2, r3
 8101e86:	dbf1      	blt.n	8101e6c <_write+0x12>
	}
	return len;
 8101e88:	687b      	ldr	r3, [r7, #4]
}
 8101e8a:	4618      	mov	r0, r3
 8101e8c:	3718      	adds	r7, #24
 8101e8e:	46bd      	mov	sp, r7
 8101e90:	bd80      	pop	{r7, pc}

08101e92 <_close>:

int _close(int file)
{
 8101e92:	b480      	push	{r7}
 8101e94:	b083      	sub	sp, #12
 8101e96:	af00      	add	r7, sp, #0
 8101e98:	6078      	str	r0, [r7, #4]
	return -1;
 8101e9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101e9e:	4618      	mov	r0, r3
 8101ea0:	370c      	adds	r7, #12
 8101ea2:	46bd      	mov	sp, r7
 8101ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ea8:	4770      	bx	lr

08101eaa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101eaa:	b480      	push	{r7}
 8101eac:	b083      	sub	sp, #12
 8101eae:	af00      	add	r7, sp, #0
 8101eb0:	6078      	str	r0, [r7, #4]
 8101eb2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8101eb4:	683b      	ldr	r3, [r7, #0]
 8101eb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8101eba:	605a      	str	r2, [r3, #4]
	return 0;
 8101ebc:	2300      	movs	r3, #0
}
 8101ebe:	4618      	mov	r0, r3
 8101ec0:	370c      	adds	r7, #12
 8101ec2:	46bd      	mov	sp, r7
 8101ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ec8:	4770      	bx	lr

08101eca <_isatty>:

int _isatty(int file)
{
 8101eca:	b480      	push	{r7}
 8101ecc:	b083      	sub	sp, #12
 8101ece:	af00      	add	r7, sp, #0
 8101ed0:	6078      	str	r0, [r7, #4]
	return 1;
 8101ed2:	2301      	movs	r3, #1
}
 8101ed4:	4618      	mov	r0, r3
 8101ed6:	370c      	adds	r7, #12
 8101ed8:	46bd      	mov	sp, r7
 8101eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ede:	4770      	bx	lr

08101ee0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101ee0:	b480      	push	{r7}
 8101ee2:	b085      	sub	sp, #20
 8101ee4:	af00      	add	r7, sp, #0
 8101ee6:	60f8      	str	r0, [r7, #12]
 8101ee8:	60b9      	str	r1, [r7, #8]
 8101eea:	607a      	str	r2, [r7, #4]
	return 0;
 8101eec:	2300      	movs	r3, #0
}
 8101eee:	4618      	mov	r0, r3
 8101ef0:	3714      	adds	r7, #20
 8101ef2:	46bd      	mov	sp, r7
 8101ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ef8:	4770      	bx	lr
	...

08101efc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101efc:	b580      	push	{r7, lr}
 8101efe:	b086      	sub	sp, #24
 8101f00:	af00      	add	r7, sp, #0
 8101f02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101f04:	4a14      	ldr	r2, [pc, #80]	; (8101f58 <_sbrk+0x5c>)
 8101f06:	4b15      	ldr	r3, [pc, #84]	; (8101f5c <_sbrk+0x60>)
 8101f08:	1ad3      	subs	r3, r2, r3
 8101f0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101f0c:	697b      	ldr	r3, [r7, #20]
 8101f0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101f10:	4b13      	ldr	r3, [pc, #76]	; (8101f60 <_sbrk+0x64>)
 8101f12:	681b      	ldr	r3, [r3, #0]
 8101f14:	2b00      	cmp	r3, #0
 8101f16:	d102      	bne.n	8101f1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101f18:	4b11      	ldr	r3, [pc, #68]	; (8101f60 <_sbrk+0x64>)
 8101f1a:	4a12      	ldr	r2, [pc, #72]	; (8101f64 <_sbrk+0x68>)
 8101f1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101f1e:	4b10      	ldr	r3, [pc, #64]	; (8101f60 <_sbrk+0x64>)
 8101f20:	681a      	ldr	r2, [r3, #0]
 8101f22:	687b      	ldr	r3, [r7, #4]
 8101f24:	4413      	add	r3, r2
 8101f26:	693a      	ldr	r2, [r7, #16]
 8101f28:	429a      	cmp	r2, r3
 8101f2a:	d207      	bcs.n	8101f3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101f2c:	f00e ff1a 	bl	8110d64 <__errno>
 8101f30:	4602      	mov	r2, r0
 8101f32:	230c      	movs	r3, #12
 8101f34:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8101f36:	f04f 33ff 	mov.w	r3, #4294967295
 8101f3a:	e009      	b.n	8101f50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101f3c:	4b08      	ldr	r3, [pc, #32]	; (8101f60 <_sbrk+0x64>)
 8101f3e:	681b      	ldr	r3, [r3, #0]
 8101f40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101f42:	4b07      	ldr	r3, [pc, #28]	; (8101f60 <_sbrk+0x64>)
 8101f44:	681a      	ldr	r2, [r3, #0]
 8101f46:	687b      	ldr	r3, [r7, #4]
 8101f48:	4413      	add	r3, r2
 8101f4a:	4a05      	ldr	r2, [pc, #20]	; (8101f60 <_sbrk+0x64>)
 8101f4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101f4e:	68fb      	ldr	r3, [r7, #12]
}
 8101f50:	4618      	mov	r0, r3
 8101f52:	3718      	adds	r7, #24
 8101f54:	46bd      	mov	sp, r7
 8101f56:	bd80      	pop	{r7, pc}
 8101f58:	10048000 	.word	0x10048000
 8101f5c:	00000400 	.word	0x00000400
 8101f60:	10000480 	.word	0x10000480
 8101f64:	1000a378 	.word	0x1000a378

08101f68 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8101f68:	b580      	push	{r7, lr}
 8101f6a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8101f6c:	4b22      	ldr	r3, [pc, #136]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101f6e:	4a23      	ldr	r2, [pc, #140]	; (8101ffc <MX_USART3_UART_Init+0x94>)
 8101f70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101f72:	4b21      	ldr	r3, [pc, #132]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101f74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101f78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101f7a:	4b1f      	ldr	r3, [pc, #124]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101f7c:	2200      	movs	r2, #0
 8101f7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101f80:	4b1d      	ldr	r3, [pc, #116]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101f82:	2200      	movs	r2, #0
 8101f84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101f86:	4b1c      	ldr	r3, [pc, #112]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101f88:	2200      	movs	r2, #0
 8101f8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101f8c:	4b1a      	ldr	r3, [pc, #104]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101f8e:	220c      	movs	r2, #12
 8101f90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101f92:	4b19      	ldr	r3, [pc, #100]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101f94:	2200      	movs	r2, #0
 8101f96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101f98:	4b17      	ldr	r3, [pc, #92]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101f9a:	2200      	movs	r2, #0
 8101f9c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101f9e:	4b16      	ldr	r3, [pc, #88]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101fa0:	2200      	movs	r2, #0
 8101fa2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101fa4:	4b14      	ldr	r3, [pc, #80]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101fa6:	2200      	movs	r2, #0
 8101fa8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101faa:	4b13      	ldr	r3, [pc, #76]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101fac:	2200      	movs	r2, #0
 8101fae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101fb0:	4811      	ldr	r0, [pc, #68]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101fb2:	f005 fcfd 	bl	81079b0 <HAL_UART_Init>
 8101fb6:	4603      	mov	r3, r0
 8101fb8:	2b00      	cmp	r3, #0
 8101fba:	d001      	beq.n	8101fc0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101fbc:	f7ff fbcc 	bl	8101758 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101fc0:	2100      	movs	r1, #0
 8101fc2:	480d      	ldr	r0, [pc, #52]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101fc4:	f006 fe95 	bl	8108cf2 <HAL_UARTEx_SetTxFifoThreshold>
 8101fc8:	4603      	mov	r3, r0
 8101fca:	2b00      	cmp	r3, #0
 8101fcc:	d001      	beq.n	8101fd2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101fce:	f7ff fbc3 	bl	8101758 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101fd2:	2100      	movs	r1, #0
 8101fd4:	4808      	ldr	r0, [pc, #32]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101fd6:	f006 feca 	bl	8108d6e <HAL_UARTEx_SetRxFifoThreshold>
 8101fda:	4603      	mov	r3, r0
 8101fdc:	2b00      	cmp	r3, #0
 8101fde:	d001      	beq.n	8101fe4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101fe0:	f7ff fbba 	bl	8101758 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101fe4:	4804      	ldr	r0, [pc, #16]	; (8101ff8 <MX_USART3_UART_Init+0x90>)
 8101fe6:	f006 fe4b 	bl	8108c80 <HAL_UARTEx_DisableFifoMode>
 8101fea:	4603      	mov	r3, r0
 8101fec:	2b00      	cmp	r3, #0
 8101fee:	d001      	beq.n	8101ff4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101ff0:	f7ff fbb2 	bl	8101758 <Error_Handler>
  }

}
 8101ff4:	bf00      	nop
 8101ff6:	bd80      	pop	{r7, pc}
 8101ff8:	10009de8 	.word	0x10009de8
 8101ffc:	40004800 	.word	0x40004800

08102000 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8102000:	b580      	push	{r7, lr}
 8102002:	b08a      	sub	sp, #40	; 0x28
 8102004:	af00      	add	r7, sp, #0
 8102006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102008:	f107 0314 	add.w	r3, r7, #20
 810200c:	2200      	movs	r2, #0
 810200e:	601a      	str	r2, [r3, #0]
 8102010:	605a      	str	r2, [r3, #4]
 8102012:	609a      	str	r2, [r3, #8]
 8102014:	60da      	str	r2, [r3, #12]
 8102016:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8102018:	687b      	ldr	r3, [r7, #4]
 810201a:	681b      	ldr	r3, [r3, #0]
 810201c:	4a49      	ldr	r2, [pc, #292]	; (8102144 <HAL_UART_MspInit+0x144>)
 810201e:	4293      	cmp	r3, r2
 8102020:	f040 808b 	bne.w	810213a <HAL_UART_MspInit+0x13a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8102024:	4b48      	ldr	r3, [pc, #288]	; (8102148 <HAL_UART_MspInit+0x148>)
 8102026:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810202a:	4a47      	ldr	r2, [pc, #284]	; (8102148 <HAL_UART_MspInit+0x148>)
 810202c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8102030:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8102034:	4b44      	ldr	r3, [pc, #272]	; (8102148 <HAL_UART_MspInit+0x148>)
 8102036:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810203a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810203e:	613b      	str	r3, [r7, #16]
 8102040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8102042:	4b41      	ldr	r3, [pc, #260]	; (8102148 <HAL_UART_MspInit+0x148>)
 8102044:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102048:	4a3f      	ldr	r2, [pc, #252]	; (8102148 <HAL_UART_MspInit+0x148>)
 810204a:	f043 0308 	orr.w	r3, r3, #8
 810204e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102052:	4b3d      	ldr	r3, [pc, #244]	; (8102148 <HAL_UART_MspInit+0x148>)
 8102054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102058:	f003 0308 	and.w	r3, r3, #8
 810205c:	60fb      	str	r3, [r7, #12]
 810205e:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8102060:	f44f 7340 	mov.w	r3, #768	; 0x300
 8102064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102066:	2302      	movs	r3, #2
 8102068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810206a:	2300      	movs	r3, #0
 810206c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810206e:	2300      	movs	r3, #0
 8102070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102072:	2307      	movs	r3, #7
 8102074:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102076:	f107 0314 	add.w	r3, r7, #20
 810207a:	4619      	mov	r1, r3
 810207c:	4833      	ldr	r0, [pc, #204]	; (810214c <HAL_UART_MspInit+0x14c>)
 810207e:	f002 fd3f 	bl	8104b00 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA2_Stream2;
 8102082:	4b33      	ldr	r3, [pc, #204]	; (8102150 <HAL_UART_MspInit+0x150>)
 8102084:	4a33      	ldr	r2, [pc, #204]	; (8102154 <HAL_UART_MspInit+0x154>)
 8102086:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8102088:	4b31      	ldr	r3, [pc, #196]	; (8102150 <HAL_UART_MspInit+0x150>)
 810208a:	222d      	movs	r2, #45	; 0x2d
 810208c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 810208e:	4b30      	ldr	r3, [pc, #192]	; (8102150 <HAL_UART_MspInit+0x150>)
 8102090:	2200      	movs	r2, #0
 8102092:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8102094:	4b2e      	ldr	r3, [pc, #184]	; (8102150 <HAL_UART_MspInit+0x150>)
 8102096:	2200      	movs	r2, #0
 8102098:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 810209a:	4b2d      	ldr	r3, [pc, #180]	; (8102150 <HAL_UART_MspInit+0x150>)
 810209c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81020a0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 81020a2:	4b2b      	ldr	r3, [pc, #172]	; (8102150 <HAL_UART_MspInit+0x150>)
 81020a4:	2200      	movs	r2, #0
 81020a6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 81020a8:	4b29      	ldr	r3, [pc, #164]	; (8102150 <HAL_UART_MspInit+0x150>)
 81020aa:	2200      	movs	r2, #0
 81020ac:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 81020ae:	4b28      	ldr	r3, [pc, #160]	; (8102150 <HAL_UART_MspInit+0x150>)
 81020b0:	2200      	movs	r2, #0
 81020b2:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 81020b4:	4b26      	ldr	r3, [pc, #152]	; (8102150 <HAL_UART_MspInit+0x150>)
 81020b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 81020ba:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 81020bc:	4b24      	ldr	r3, [pc, #144]	; (8102150 <HAL_UART_MspInit+0x150>)
 81020be:	2200      	movs	r2, #0
 81020c0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 81020c2:	4823      	ldr	r0, [pc, #140]	; (8102150 <HAL_UART_MspInit+0x150>)
 81020c4:	f000 fa02 	bl	81024cc <HAL_DMA_Init>
 81020c8:	4603      	mov	r3, r0
 81020ca:	2b00      	cmp	r3, #0
 81020cc:	d001      	beq.n	81020d2 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 81020ce:	f7ff fb43 	bl	8101758 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 81020d2:	687b      	ldr	r3, [r7, #4]
 81020d4:	4a1e      	ldr	r2, [pc, #120]	; (8102150 <HAL_UART_MspInit+0x150>)
 81020d6:	679a      	str	r2, [r3, #120]	; 0x78
 81020d8:	4a1d      	ldr	r2, [pc, #116]	; (8102150 <HAL_UART_MspInit+0x150>)
 81020da:	687b      	ldr	r3, [r7, #4]
 81020dc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA2_Stream3;
 81020de:	4b1e      	ldr	r3, [pc, #120]	; (8102158 <HAL_UART_MspInit+0x158>)
 81020e0:	4a1e      	ldr	r2, [pc, #120]	; (810215c <HAL_UART_MspInit+0x15c>)
 81020e2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 81020e4:	4b1c      	ldr	r3, [pc, #112]	; (8102158 <HAL_UART_MspInit+0x158>)
 81020e6:	222e      	movs	r2, #46	; 0x2e
 81020e8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 81020ea:	4b1b      	ldr	r3, [pc, #108]	; (8102158 <HAL_UART_MspInit+0x158>)
 81020ec:	2240      	movs	r2, #64	; 0x40
 81020ee:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 81020f0:	4b19      	ldr	r3, [pc, #100]	; (8102158 <HAL_UART_MspInit+0x158>)
 81020f2:	2200      	movs	r2, #0
 81020f4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 81020f6:	4b18      	ldr	r3, [pc, #96]	; (8102158 <HAL_UART_MspInit+0x158>)
 81020f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81020fc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 81020fe:	4b16      	ldr	r3, [pc, #88]	; (8102158 <HAL_UART_MspInit+0x158>)
 8102100:	2200      	movs	r2, #0
 8102102:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8102104:	4b14      	ldr	r3, [pc, #80]	; (8102158 <HAL_UART_MspInit+0x158>)
 8102106:	2200      	movs	r2, #0
 8102108:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 810210a:	4b13      	ldr	r3, [pc, #76]	; (8102158 <HAL_UART_MspInit+0x158>)
 810210c:	2200      	movs	r2, #0
 810210e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8102110:	4b11      	ldr	r3, [pc, #68]	; (8102158 <HAL_UART_MspInit+0x158>)
 8102112:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8102116:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8102118:	4b0f      	ldr	r3, [pc, #60]	; (8102158 <HAL_UART_MspInit+0x158>)
 810211a:	2200      	movs	r2, #0
 810211c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 810211e:	480e      	ldr	r0, [pc, #56]	; (8102158 <HAL_UART_MspInit+0x158>)
 8102120:	f000 f9d4 	bl	81024cc <HAL_DMA_Init>
 8102124:	4603      	mov	r3, r0
 8102126:	2b00      	cmp	r3, #0
 8102128:	d001      	beq.n	810212e <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 810212a:	f7ff fb15 	bl	8101758 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 810212e:	687b      	ldr	r3, [r7, #4]
 8102130:	4a09      	ldr	r2, [pc, #36]	; (8102158 <HAL_UART_MspInit+0x158>)
 8102132:	675a      	str	r2, [r3, #116]	; 0x74
 8102134:	4a08      	ldr	r2, [pc, #32]	; (8102158 <HAL_UART_MspInit+0x158>)
 8102136:	687b      	ldr	r3, [r7, #4]
 8102138:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 810213a:	bf00      	nop
 810213c:	3728      	adds	r7, #40	; 0x28
 810213e:	46bd      	mov	sp, r7
 8102140:	bd80      	pop	{r7, pc}
 8102142:	bf00      	nop
 8102144:	40004800 	.word	0x40004800
 8102148:	58024400 	.word	0x58024400
 810214c:	58020c00 	.word	0x58020c00
 8102150:	10009d70 	.word	0x10009d70
 8102154:	40020440 	.word	0x40020440
 8102158:	10009e74 	.word	0x10009e74
 810215c:	40020458 	.word	0x40020458

08102160 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8102160:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102198 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8102164:	f7fe ffd8 	bl	8101118 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8102168:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 810216a:	e003      	b.n	8102174 <LoopCopyDataInit>

0810216c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 810216c:	4b0b      	ldr	r3, [pc, #44]	; (810219c <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 810216e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8102170:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8102172:	3104      	adds	r1, #4

08102174 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8102174:	480a      	ldr	r0, [pc, #40]	; (81021a0 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8102176:	4b0b      	ldr	r3, [pc, #44]	; (81021a4 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8102178:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 810217a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 810217c:	d3f6      	bcc.n	810216c <CopyDataInit>
  ldr  r2, =_sbss
 810217e:	4a0a      	ldr	r2, [pc, #40]	; (81021a8 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8102180:	e002      	b.n	8102188 <LoopFillZerobss>

08102182 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8102182:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8102184:	f842 3b04 	str.w	r3, [r2], #4

08102188 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8102188:	4b08      	ldr	r3, [pc, #32]	; (81021ac <LoopFillZerobss+0x24>)
  cmp  r2, r3
 810218a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 810218c:	d3f9      	bcc.n	8102182 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 810218e:	f00e fdef 	bl	8110d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102192:	f7ff fa77 	bl	8101684 <main>
  bx  lr    
 8102196:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102198:	10048000 	.word	0x10048000
  ldr  r3, =_sidata
 810219c:	08114b7c 	.word	0x08114b7c
  ldr  r0, =_sdata
 81021a0:	10000000 	.word	0x10000000
  ldr  r3, =_edata
 81021a4:	10000210 	.word	0x10000210
  ldr  r2, =_sbss
 81021a8:	10000210 	.word	0x10000210
  ldr  r3, = _ebss
 81021ac:	1000a374 	.word	0x1000a374

081021b0 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81021b0:	e7fe      	b.n	81021b0 <ADC3_IRQHandler>
	...

081021b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81021b4:	b580      	push	{r7, lr}
 81021b6:	b082      	sub	sp, #8
 81021b8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81021ba:	4b28      	ldr	r3, [pc, #160]	; (810225c <HAL_Init+0xa8>)
 81021bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81021c0:	4a26      	ldr	r2, [pc, #152]	; (810225c <HAL_Init+0xa8>)
 81021c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81021c6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81021ca:	4b24      	ldr	r3, [pc, #144]	; (810225c <HAL_Init+0xa8>)
 81021cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81021d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81021d4:	603b      	str	r3, [r7, #0]
 81021d6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81021d8:	4b21      	ldr	r3, [pc, #132]	; (8102260 <HAL_Init+0xac>)
 81021da:	681b      	ldr	r3, [r3, #0]
 81021dc:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81021e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81021e4:	4a1e      	ldr	r2, [pc, #120]	; (8102260 <HAL_Init+0xac>)
 81021e6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81021ea:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81021ec:	4b1c      	ldr	r3, [pc, #112]	; (8102260 <HAL_Init+0xac>)
 81021ee:	681b      	ldr	r3, [r3, #0]
 81021f0:	4a1b      	ldr	r2, [pc, #108]	; (8102260 <HAL_Init+0xac>)
 81021f2:	f043 0301 	orr.w	r3, r3, #1
 81021f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81021f8:	2003      	movs	r0, #3
 81021fa:	f000 f91b 	bl	8102434 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81021fe:	f004 f8a9 	bl	8106354 <HAL_RCC_GetSysClockFreq>
 8102202:	4601      	mov	r1, r0
 8102204:	4b15      	ldr	r3, [pc, #84]	; (810225c <HAL_Init+0xa8>)
 8102206:	699b      	ldr	r3, [r3, #24]
 8102208:	0a1b      	lsrs	r3, r3, #8
 810220a:	f003 030f 	and.w	r3, r3, #15
 810220e:	4a15      	ldr	r2, [pc, #84]	; (8102264 <HAL_Init+0xb0>)
 8102210:	5cd3      	ldrb	r3, [r2, r3]
 8102212:	f003 031f 	and.w	r3, r3, #31
 8102216:	fa21 f303 	lsr.w	r3, r1, r3
 810221a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810221c:	4b0f      	ldr	r3, [pc, #60]	; (810225c <HAL_Init+0xa8>)
 810221e:	699b      	ldr	r3, [r3, #24]
 8102220:	f003 030f 	and.w	r3, r3, #15
 8102224:	4a0f      	ldr	r2, [pc, #60]	; (8102264 <HAL_Init+0xb0>)
 8102226:	5cd3      	ldrb	r3, [r2, r3]
 8102228:	f003 031f 	and.w	r3, r3, #31
 810222c:	687a      	ldr	r2, [r7, #4]
 810222e:	fa22 f303 	lsr.w	r3, r2, r3
 8102232:	4a0d      	ldr	r2, [pc, #52]	; (8102268 <HAL_Init+0xb4>)
 8102234:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102236:	4b0c      	ldr	r3, [pc, #48]	; (8102268 <HAL_Init+0xb4>)
 8102238:	681b      	ldr	r3, [r3, #0]
 810223a:	4a0c      	ldr	r2, [pc, #48]	; (810226c <HAL_Init+0xb8>)
 810223c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810223e:	2000      	movs	r0, #0
 8102240:	f7ff fd18 	bl	8101c74 <HAL_InitTick>
 8102244:	4603      	mov	r3, r0
 8102246:	2b00      	cmp	r3, #0
 8102248:	d001      	beq.n	810224e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810224a:	2301      	movs	r3, #1
 810224c:	e002      	b.n	8102254 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810224e:	f7ff fcf3 	bl	8101c38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102252:	2300      	movs	r3, #0
}
 8102254:	4618      	mov	r0, r3
 8102256:	3708      	adds	r7, #8
 8102258:	46bd      	mov	sp, r7
 810225a:	bd80      	pop	{r7, pc}
 810225c:	58024400 	.word	0x58024400
 8102260:	40024400 	.word	0x40024400
 8102264:	08114294 	.word	0x08114294
 8102268:	10000004 	.word	0x10000004
 810226c:	10000000 	.word	0x10000000

08102270 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102270:	b480      	push	{r7}
 8102272:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8102274:	4b06      	ldr	r3, [pc, #24]	; (8102290 <HAL_IncTick+0x20>)
 8102276:	781b      	ldrb	r3, [r3, #0]
 8102278:	461a      	mov	r2, r3
 810227a:	4b06      	ldr	r3, [pc, #24]	; (8102294 <HAL_IncTick+0x24>)
 810227c:	681b      	ldr	r3, [r3, #0]
 810227e:	4413      	add	r3, r2
 8102280:	4a04      	ldr	r2, [pc, #16]	; (8102294 <HAL_IncTick+0x24>)
 8102282:	6013      	str	r3, [r2, #0]
}
 8102284:	bf00      	nop
 8102286:	46bd      	mov	sp, r7
 8102288:	f85d 7b04 	ldr.w	r7, [sp], #4
 810228c:	4770      	bx	lr
 810228e:	bf00      	nop
 8102290:	1000000c 	.word	0x1000000c
 8102294:	10009eec 	.word	0x10009eec

08102298 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102298:	b480      	push	{r7}
 810229a:	af00      	add	r7, sp, #0
  return uwTick;
 810229c:	4b03      	ldr	r3, [pc, #12]	; (81022ac <HAL_GetTick+0x14>)
 810229e:	681b      	ldr	r3, [r3, #0]
}
 81022a0:	4618      	mov	r0, r3
 81022a2:	46bd      	mov	sp, r7
 81022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022a8:	4770      	bx	lr
 81022aa:	bf00      	nop
 81022ac:	10009eec 	.word	0x10009eec

081022b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81022b0:	b480      	push	{r7}
 81022b2:	b085      	sub	sp, #20
 81022b4:	af00      	add	r7, sp, #0
 81022b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81022b8:	687b      	ldr	r3, [r7, #4]
 81022ba:	f003 0307 	and.w	r3, r3, #7
 81022be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81022c0:	4b0c      	ldr	r3, [pc, #48]	; (81022f4 <__NVIC_SetPriorityGrouping+0x44>)
 81022c2:	68db      	ldr	r3, [r3, #12]
 81022c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81022c6:	68ba      	ldr	r2, [r7, #8]
 81022c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81022cc:	4013      	ands	r3, r2
 81022ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81022d0:	68fb      	ldr	r3, [r7, #12]
 81022d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81022d4:	68bb      	ldr	r3, [r7, #8]
 81022d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81022d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81022dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81022e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81022e2:	4a04      	ldr	r2, [pc, #16]	; (81022f4 <__NVIC_SetPriorityGrouping+0x44>)
 81022e4:	68bb      	ldr	r3, [r7, #8]
 81022e6:	60d3      	str	r3, [r2, #12]
}
 81022e8:	bf00      	nop
 81022ea:	3714      	adds	r7, #20
 81022ec:	46bd      	mov	sp, r7
 81022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022f2:	4770      	bx	lr
 81022f4:	e000ed00 	.word	0xe000ed00

081022f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81022f8:	b480      	push	{r7}
 81022fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81022fc:	4b04      	ldr	r3, [pc, #16]	; (8102310 <__NVIC_GetPriorityGrouping+0x18>)
 81022fe:	68db      	ldr	r3, [r3, #12]
 8102300:	0a1b      	lsrs	r3, r3, #8
 8102302:	f003 0307 	and.w	r3, r3, #7
}
 8102306:	4618      	mov	r0, r3
 8102308:	46bd      	mov	sp, r7
 810230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810230e:	4770      	bx	lr
 8102310:	e000ed00 	.word	0xe000ed00

08102314 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102314:	b480      	push	{r7}
 8102316:	b083      	sub	sp, #12
 8102318:	af00      	add	r7, sp, #0
 810231a:	4603      	mov	r3, r0
 810231c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810231e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102322:	2b00      	cmp	r3, #0
 8102324:	db0b      	blt.n	810233e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8102326:	88fb      	ldrh	r3, [r7, #6]
 8102328:	f003 021f 	and.w	r2, r3, #31
 810232c:	4907      	ldr	r1, [pc, #28]	; (810234c <__NVIC_EnableIRQ+0x38>)
 810232e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102332:	095b      	lsrs	r3, r3, #5
 8102334:	2001      	movs	r0, #1
 8102336:	fa00 f202 	lsl.w	r2, r0, r2
 810233a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 810233e:	bf00      	nop
 8102340:	370c      	adds	r7, #12
 8102342:	46bd      	mov	sp, r7
 8102344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102348:	4770      	bx	lr
 810234a:	bf00      	nop
 810234c:	e000e100 	.word	0xe000e100

08102350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102350:	b480      	push	{r7}
 8102352:	b083      	sub	sp, #12
 8102354:	af00      	add	r7, sp, #0
 8102356:	4603      	mov	r3, r0
 8102358:	6039      	str	r1, [r7, #0]
 810235a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810235c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102360:	2b00      	cmp	r3, #0
 8102362:	db0a      	blt.n	810237a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102364:	683b      	ldr	r3, [r7, #0]
 8102366:	b2da      	uxtb	r2, r3
 8102368:	490c      	ldr	r1, [pc, #48]	; (810239c <__NVIC_SetPriority+0x4c>)
 810236a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810236e:	0112      	lsls	r2, r2, #4
 8102370:	b2d2      	uxtb	r2, r2
 8102372:	440b      	add	r3, r1
 8102374:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8102378:	e00a      	b.n	8102390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810237a:	683b      	ldr	r3, [r7, #0]
 810237c:	b2da      	uxtb	r2, r3
 810237e:	4908      	ldr	r1, [pc, #32]	; (81023a0 <__NVIC_SetPriority+0x50>)
 8102380:	88fb      	ldrh	r3, [r7, #6]
 8102382:	f003 030f 	and.w	r3, r3, #15
 8102386:	3b04      	subs	r3, #4
 8102388:	0112      	lsls	r2, r2, #4
 810238a:	b2d2      	uxtb	r2, r2
 810238c:	440b      	add	r3, r1
 810238e:	761a      	strb	r2, [r3, #24]
}
 8102390:	bf00      	nop
 8102392:	370c      	adds	r7, #12
 8102394:	46bd      	mov	sp, r7
 8102396:	f85d 7b04 	ldr.w	r7, [sp], #4
 810239a:	4770      	bx	lr
 810239c:	e000e100 	.word	0xe000e100
 81023a0:	e000ed00 	.word	0xe000ed00

081023a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81023a4:	b480      	push	{r7}
 81023a6:	b089      	sub	sp, #36	; 0x24
 81023a8:	af00      	add	r7, sp, #0
 81023aa:	60f8      	str	r0, [r7, #12]
 81023ac:	60b9      	str	r1, [r7, #8]
 81023ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81023b0:	68fb      	ldr	r3, [r7, #12]
 81023b2:	f003 0307 	and.w	r3, r3, #7
 81023b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81023b8:	69fb      	ldr	r3, [r7, #28]
 81023ba:	f1c3 0307 	rsb	r3, r3, #7
 81023be:	2b04      	cmp	r3, #4
 81023c0:	bf28      	it	cs
 81023c2:	2304      	movcs	r3, #4
 81023c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81023c6:	69fb      	ldr	r3, [r7, #28]
 81023c8:	3304      	adds	r3, #4
 81023ca:	2b06      	cmp	r3, #6
 81023cc:	d902      	bls.n	81023d4 <NVIC_EncodePriority+0x30>
 81023ce:	69fb      	ldr	r3, [r7, #28]
 81023d0:	3b03      	subs	r3, #3
 81023d2:	e000      	b.n	81023d6 <NVIC_EncodePriority+0x32>
 81023d4:	2300      	movs	r3, #0
 81023d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81023d8:	f04f 32ff 	mov.w	r2, #4294967295
 81023dc:	69bb      	ldr	r3, [r7, #24]
 81023de:	fa02 f303 	lsl.w	r3, r2, r3
 81023e2:	43da      	mvns	r2, r3
 81023e4:	68bb      	ldr	r3, [r7, #8]
 81023e6:	401a      	ands	r2, r3
 81023e8:	697b      	ldr	r3, [r7, #20]
 81023ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81023ec:	f04f 31ff 	mov.w	r1, #4294967295
 81023f0:	697b      	ldr	r3, [r7, #20]
 81023f2:	fa01 f303 	lsl.w	r3, r1, r3
 81023f6:	43d9      	mvns	r1, r3
 81023f8:	687b      	ldr	r3, [r7, #4]
 81023fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81023fc:	4313      	orrs	r3, r2
         );
}
 81023fe:	4618      	mov	r0, r3
 8102400:	3724      	adds	r7, #36	; 0x24
 8102402:	46bd      	mov	sp, r7
 8102404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102408:	4770      	bx	lr
	...

0810240c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 810240c:	b480      	push	{r7}
 810240e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8102410:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8102414:	4b05      	ldr	r3, [pc, #20]	; (810242c <__NVIC_SystemReset+0x20>)
 8102416:	68db      	ldr	r3, [r3, #12]
 8102418:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 810241c:	4903      	ldr	r1, [pc, #12]	; (810242c <__NVIC_SystemReset+0x20>)
 810241e:	4b04      	ldr	r3, [pc, #16]	; (8102430 <__NVIC_SystemReset+0x24>)
 8102420:	4313      	orrs	r3, r2
 8102422:	60cb      	str	r3, [r1, #12]
 8102424:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8102428:	bf00      	nop
 810242a:	e7fd      	b.n	8102428 <__NVIC_SystemReset+0x1c>
 810242c:	e000ed00 	.word	0xe000ed00
 8102430:	05fa0004 	.word	0x05fa0004

08102434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102434:	b580      	push	{r7, lr}
 8102436:	b082      	sub	sp, #8
 8102438:	af00      	add	r7, sp, #0
 810243a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 810243c:	6878      	ldr	r0, [r7, #4]
 810243e:	f7ff ff37 	bl	81022b0 <__NVIC_SetPriorityGrouping>
}
 8102442:	bf00      	nop
 8102444:	3708      	adds	r7, #8
 8102446:	46bd      	mov	sp, r7
 8102448:	bd80      	pop	{r7, pc}

0810244a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810244a:	b580      	push	{r7, lr}
 810244c:	b086      	sub	sp, #24
 810244e:	af00      	add	r7, sp, #0
 8102450:	4603      	mov	r3, r0
 8102452:	60b9      	str	r1, [r7, #8]
 8102454:	607a      	str	r2, [r7, #4]
 8102456:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102458:	f7ff ff4e 	bl	81022f8 <__NVIC_GetPriorityGrouping>
 810245c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810245e:	687a      	ldr	r2, [r7, #4]
 8102460:	68b9      	ldr	r1, [r7, #8]
 8102462:	6978      	ldr	r0, [r7, #20]
 8102464:	f7ff ff9e 	bl	81023a4 <NVIC_EncodePriority>
 8102468:	4602      	mov	r2, r0
 810246a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810246e:	4611      	mov	r1, r2
 8102470:	4618      	mov	r0, r3
 8102472:	f7ff ff6d 	bl	8102350 <__NVIC_SetPriority>
}
 8102476:	bf00      	nop
 8102478:	3718      	adds	r7, #24
 810247a:	46bd      	mov	sp, r7
 810247c:	bd80      	pop	{r7, pc}

0810247e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810247e:	b580      	push	{r7, lr}
 8102480:	b082      	sub	sp, #8
 8102482:	af00      	add	r7, sp, #0
 8102484:	4603      	mov	r3, r0
 8102486:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102488:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810248c:	4618      	mov	r0, r3
 810248e:	f7ff ff41 	bl	8102314 <__NVIC_EnableIRQ>
}
 8102492:	bf00      	nop
 8102494:	3708      	adds	r7, #8
 8102496:	46bd      	mov	sp, r7
 8102498:	bd80      	pop	{r7, pc}

0810249a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 810249a:	b580      	push	{r7, lr}
 810249c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 810249e:	f7ff ffb5 	bl	810240c <__NVIC_SystemReset>
	...

081024a4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81024a4:	b480      	push	{r7}
 81024a6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81024a8:	4b07      	ldr	r3, [pc, #28]	; (81024c8 <HAL_GetCurrentCPUID+0x24>)
 81024aa:	681b      	ldr	r3, [r3, #0]
 81024ac:	091b      	lsrs	r3, r3, #4
 81024ae:	f003 030f 	and.w	r3, r3, #15
 81024b2:	2b07      	cmp	r3, #7
 81024b4:	d101      	bne.n	81024ba <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81024b6:	2303      	movs	r3, #3
 81024b8:	e000      	b.n	81024bc <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81024ba:	2301      	movs	r3, #1
  }
}
 81024bc:	4618      	mov	r0, r3
 81024be:	46bd      	mov	sp, r7
 81024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024c4:	4770      	bx	lr
 81024c6:	bf00      	nop
 81024c8:	e000ed00 	.word	0xe000ed00

081024cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 81024cc:	b580      	push	{r7, lr}
 81024ce:	b086      	sub	sp, #24
 81024d0:	af00      	add	r7, sp, #0
 81024d2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 81024d4:	f7ff fee0 	bl	8102298 <HAL_GetTick>
 81024d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 81024da:	687b      	ldr	r3, [r7, #4]
 81024dc:	2b00      	cmp	r3, #0
 81024de:	d101      	bne.n	81024e4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 81024e0:	2301      	movs	r3, #1
 81024e2:	e314      	b.n	8102b0e <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81024e4:	687b      	ldr	r3, [r7, #4]
 81024e6:	681b      	ldr	r3, [r3, #0]
 81024e8:	4a66      	ldr	r2, [pc, #408]	; (8102684 <HAL_DMA_Init+0x1b8>)
 81024ea:	4293      	cmp	r3, r2
 81024ec:	d04a      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 81024ee:	687b      	ldr	r3, [r7, #4]
 81024f0:	681b      	ldr	r3, [r3, #0]
 81024f2:	4a65      	ldr	r2, [pc, #404]	; (8102688 <HAL_DMA_Init+0x1bc>)
 81024f4:	4293      	cmp	r3, r2
 81024f6:	d045      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 81024f8:	687b      	ldr	r3, [r7, #4]
 81024fa:	681b      	ldr	r3, [r3, #0]
 81024fc:	4a63      	ldr	r2, [pc, #396]	; (810268c <HAL_DMA_Init+0x1c0>)
 81024fe:	4293      	cmp	r3, r2
 8102500:	d040      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 8102502:	687b      	ldr	r3, [r7, #4]
 8102504:	681b      	ldr	r3, [r3, #0]
 8102506:	4a62      	ldr	r2, [pc, #392]	; (8102690 <HAL_DMA_Init+0x1c4>)
 8102508:	4293      	cmp	r3, r2
 810250a:	d03b      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 810250c:	687b      	ldr	r3, [r7, #4]
 810250e:	681b      	ldr	r3, [r3, #0]
 8102510:	4a60      	ldr	r2, [pc, #384]	; (8102694 <HAL_DMA_Init+0x1c8>)
 8102512:	4293      	cmp	r3, r2
 8102514:	d036      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 8102516:	687b      	ldr	r3, [r7, #4]
 8102518:	681b      	ldr	r3, [r3, #0]
 810251a:	4a5f      	ldr	r2, [pc, #380]	; (8102698 <HAL_DMA_Init+0x1cc>)
 810251c:	4293      	cmp	r3, r2
 810251e:	d031      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 8102520:	687b      	ldr	r3, [r7, #4]
 8102522:	681b      	ldr	r3, [r3, #0]
 8102524:	4a5d      	ldr	r2, [pc, #372]	; (810269c <HAL_DMA_Init+0x1d0>)
 8102526:	4293      	cmp	r3, r2
 8102528:	d02c      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 810252a:	687b      	ldr	r3, [r7, #4]
 810252c:	681b      	ldr	r3, [r3, #0]
 810252e:	4a5c      	ldr	r2, [pc, #368]	; (81026a0 <HAL_DMA_Init+0x1d4>)
 8102530:	4293      	cmp	r3, r2
 8102532:	d027      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 8102534:	687b      	ldr	r3, [r7, #4]
 8102536:	681b      	ldr	r3, [r3, #0]
 8102538:	4a5a      	ldr	r2, [pc, #360]	; (81026a4 <HAL_DMA_Init+0x1d8>)
 810253a:	4293      	cmp	r3, r2
 810253c:	d022      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 810253e:	687b      	ldr	r3, [r7, #4]
 8102540:	681b      	ldr	r3, [r3, #0]
 8102542:	4a59      	ldr	r2, [pc, #356]	; (81026a8 <HAL_DMA_Init+0x1dc>)
 8102544:	4293      	cmp	r3, r2
 8102546:	d01d      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 8102548:	687b      	ldr	r3, [r7, #4]
 810254a:	681b      	ldr	r3, [r3, #0]
 810254c:	4a57      	ldr	r2, [pc, #348]	; (81026ac <HAL_DMA_Init+0x1e0>)
 810254e:	4293      	cmp	r3, r2
 8102550:	d018      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 8102552:	687b      	ldr	r3, [r7, #4]
 8102554:	681b      	ldr	r3, [r3, #0]
 8102556:	4a56      	ldr	r2, [pc, #344]	; (81026b0 <HAL_DMA_Init+0x1e4>)
 8102558:	4293      	cmp	r3, r2
 810255a:	d013      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 810255c:	687b      	ldr	r3, [r7, #4]
 810255e:	681b      	ldr	r3, [r3, #0]
 8102560:	4a54      	ldr	r2, [pc, #336]	; (81026b4 <HAL_DMA_Init+0x1e8>)
 8102562:	4293      	cmp	r3, r2
 8102564:	d00e      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 8102566:	687b      	ldr	r3, [r7, #4]
 8102568:	681b      	ldr	r3, [r3, #0]
 810256a:	4a53      	ldr	r2, [pc, #332]	; (81026b8 <HAL_DMA_Init+0x1ec>)
 810256c:	4293      	cmp	r3, r2
 810256e:	d009      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 8102570:	687b      	ldr	r3, [r7, #4]
 8102572:	681b      	ldr	r3, [r3, #0]
 8102574:	4a51      	ldr	r2, [pc, #324]	; (81026bc <HAL_DMA_Init+0x1f0>)
 8102576:	4293      	cmp	r3, r2
 8102578:	d004      	beq.n	8102584 <HAL_DMA_Init+0xb8>
 810257a:	687b      	ldr	r3, [r7, #4]
 810257c:	681b      	ldr	r3, [r3, #0]
 810257e:	4a50      	ldr	r2, [pc, #320]	; (81026c0 <HAL_DMA_Init+0x1f4>)
 8102580:	4293      	cmp	r3, r2
 8102582:	d101      	bne.n	8102588 <HAL_DMA_Init+0xbc>
 8102584:	2301      	movs	r3, #1
 8102586:	e000      	b.n	810258a <HAL_DMA_Init+0xbe>
 8102588:	2300      	movs	r3, #0
 810258a:	2b00      	cmp	r3, #0
 810258c:	f000 813b 	beq.w	8102806 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8102590:	687b      	ldr	r3, [r7, #4]
 8102592:	2200      	movs	r2, #0
 8102594:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102598:	687b      	ldr	r3, [r7, #4]
 810259a:	2202      	movs	r2, #2
 810259c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 81025a0:	687b      	ldr	r3, [r7, #4]
 81025a2:	681b      	ldr	r3, [r3, #0]
 81025a4:	4a37      	ldr	r2, [pc, #220]	; (8102684 <HAL_DMA_Init+0x1b8>)
 81025a6:	4293      	cmp	r3, r2
 81025a8:	d04a      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025aa:	687b      	ldr	r3, [r7, #4]
 81025ac:	681b      	ldr	r3, [r3, #0]
 81025ae:	4a36      	ldr	r2, [pc, #216]	; (8102688 <HAL_DMA_Init+0x1bc>)
 81025b0:	4293      	cmp	r3, r2
 81025b2:	d045      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025b4:	687b      	ldr	r3, [r7, #4]
 81025b6:	681b      	ldr	r3, [r3, #0]
 81025b8:	4a34      	ldr	r2, [pc, #208]	; (810268c <HAL_DMA_Init+0x1c0>)
 81025ba:	4293      	cmp	r3, r2
 81025bc:	d040      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025be:	687b      	ldr	r3, [r7, #4]
 81025c0:	681b      	ldr	r3, [r3, #0]
 81025c2:	4a33      	ldr	r2, [pc, #204]	; (8102690 <HAL_DMA_Init+0x1c4>)
 81025c4:	4293      	cmp	r3, r2
 81025c6:	d03b      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025c8:	687b      	ldr	r3, [r7, #4]
 81025ca:	681b      	ldr	r3, [r3, #0]
 81025cc:	4a31      	ldr	r2, [pc, #196]	; (8102694 <HAL_DMA_Init+0x1c8>)
 81025ce:	4293      	cmp	r3, r2
 81025d0:	d036      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025d2:	687b      	ldr	r3, [r7, #4]
 81025d4:	681b      	ldr	r3, [r3, #0]
 81025d6:	4a30      	ldr	r2, [pc, #192]	; (8102698 <HAL_DMA_Init+0x1cc>)
 81025d8:	4293      	cmp	r3, r2
 81025da:	d031      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025dc:	687b      	ldr	r3, [r7, #4]
 81025de:	681b      	ldr	r3, [r3, #0]
 81025e0:	4a2e      	ldr	r2, [pc, #184]	; (810269c <HAL_DMA_Init+0x1d0>)
 81025e2:	4293      	cmp	r3, r2
 81025e4:	d02c      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025e6:	687b      	ldr	r3, [r7, #4]
 81025e8:	681b      	ldr	r3, [r3, #0]
 81025ea:	4a2d      	ldr	r2, [pc, #180]	; (81026a0 <HAL_DMA_Init+0x1d4>)
 81025ec:	4293      	cmp	r3, r2
 81025ee:	d027      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025f0:	687b      	ldr	r3, [r7, #4]
 81025f2:	681b      	ldr	r3, [r3, #0]
 81025f4:	4a2b      	ldr	r2, [pc, #172]	; (81026a4 <HAL_DMA_Init+0x1d8>)
 81025f6:	4293      	cmp	r3, r2
 81025f8:	d022      	beq.n	8102640 <HAL_DMA_Init+0x174>
 81025fa:	687b      	ldr	r3, [r7, #4]
 81025fc:	681b      	ldr	r3, [r3, #0]
 81025fe:	4a2a      	ldr	r2, [pc, #168]	; (81026a8 <HAL_DMA_Init+0x1dc>)
 8102600:	4293      	cmp	r3, r2
 8102602:	d01d      	beq.n	8102640 <HAL_DMA_Init+0x174>
 8102604:	687b      	ldr	r3, [r7, #4]
 8102606:	681b      	ldr	r3, [r3, #0]
 8102608:	4a28      	ldr	r2, [pc, #160]	; (81026ac <HAL_DMA_Init+0x1e0>)
 810260a:	4293      	cmp	r3, r2
 810260c:	d018      	beq.n	8102640 <HAL_DMA_Init+0x174>
 810260e:	687b      	ldr	r3, [r7, #4]
 8102610:	681b      	ldr	r3, [r3, #0]
 8102612:	4a27      	ldr	r2, [pc, #156]	; (81026b0 <HAL_DMA_Init+0x1e4>)
 8102614:	4293      	cmp	r3, r2
 8102616:	d013      	beq.n	8102640 <HAL_DMA_Init+0x174>
 8102618:	687b      	ldr	r3, [r7, #4]
 810261a:	681b      	ldr	r3, [r3, #0]
 810261c:	4a25      	ldr	r2, [pc, #148]	; (81026b4 <HAL_DMA_Init+0x1e8>)
 810261e:	4293      	cmp	r3, r2
 8102620:	d00e      	beq.n	8102640 <HAL_DMA_Init+0x174>
 8102622:	687b      	ldr	r3, [r7, #4]
 8102624:	681b      	ldr	r3, [r3, #0]
 8102626:	4a24      	ldr	r2, [pc, #144]	; (81026b8 <HAL_DMA_Init+0x1ec>)
 8102628:	4293      	cmp	r3, r2
 810262a:	d009      	beq.n	8102640 <HAL_DMA_Init+0x174>
 810262c:	687b      	ldr	r3, [r7, #4]
 810262e:	681b      	ldr	r3, [r3, #0]
 8102630:	4a22      	ldr	r2, [pc, #136]	; (81026bc <HAL_DMA_Init+0x1f0>)
 8102632:	4293      	cmp	r3, r2
 8102634:	d004      	beq.n	8102640 <HAL_DMA_Init+0x174>
 8102636:	687b      	ldr	r3, [r7, #4]
 8102638:	681b      	ldr	r3, [r3, #0]
 810263a:	4a21      	ldr	r2, [pc, #132]	; (81026c0 <HAL_DMA_Init+0x1f4>)
 810263c:	4293      	cmp	r3, r2
 810263e:	d108      	bne.n	8102652 <HAL_DMA_Init+0x186>
 8102640:	687b      	ldr	r3, [r7, #4]
 8102642:	681b      	ldr	r3, [r3, #0]
 8102644:	681a      	ldr	r2, [r3, #0]
 8102646:	687b      	ldr	r3, [r7, #4]
 8102648:	681b      	ldr	r3, [r3, #0]
 810264a:	f022 0201 	bic.w	r2, r2, #1
 810264e:	601a      	str	r2, [r3, #0]
 8102650:	e007      	b.n	8102662 <HAL_DMA_Init+0x196>
 8102652:	687b      	ldr	r3, [r7, #4]
 8102654:	681b      	ldr	r3, [r3, #0]
 8102656:	681a      	ldr	r2, [r3, #0]
 8102658:	687b      	ldr	r3, [r7, #4]
 810265a:	681b      	ldr	r3, [r3, #0]
 810265c:	f022 0201 	bic.w	r2, r2, #1
 8102660:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102662:	e02f      	b.n	81026c4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8102664:	f7ff fe18 	bl	8102298 <HAL_GetTick>
 8102668:	4602      	mov	r2, r0
 810266a:	693b      	ldr	r3, [r7, #16]
 810266c:	1ad3      	subs	r3, r2, r3
 810266e:	2b05      	cmp	r3, #5
 8102670:	d928      	bls.n	81026c4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8102672:	687b      	ldr	r3, [r7, #4]
 8102674:	2220      	movs	r2, #32
 8102676:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8102678:	687b      	ldr	r3, [r7, #4]
 810267a:	2203      	movs	r2, #3
 810267c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8102680:	2301      	movs	r3, #1
 8102682:	e244      	b.n	8102b0e <HAL_DMA_Init+0x642>
 8102684:	40020010 	.word	0x40020010
 8102688:	40020028 	.word	0x40020028
 810268c:	40020040 	.word	0x40020040
 8102690:	40020058 	.word	0x40020058
 8102694:	40020070 	.word	0x40020070
 8102698:	40020088 	.word	0x40020088
 810269c:	400200a0 	.word	0x400200a0
 81026a0:	400200b8 	.word	0x400200b8
 81026a4:	40020410 	.word	0x40020410
 81026a8:	40020428 	.word	0x40020428
 81026ac:	40020440 	.word	0x40020440
 81026b0:	40020458 	.word	0x40020458
 81026b4:	40020470 	.word	0x40020470
 81026b8:	40020488 	.word	0x40020488
 81026bc:	400204a0 	.word	0x400204a0
 81026c0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81026c4:	687b      	ldr	r3, [r7, #4]
 81026c6:	681b      	ldr	r3, [r3, #0]
 81026c8:	681b      	ldr	r3, [r3, #0]
 81026ca:	f003 0301 	and.w	r3, r3, #1
 81026ce:	2b00      	cmp	r3, #0
 81026d0:	d1c8      	bne.n	8102664 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 81026d2:	687b      	ldr	r3, [r7, #4]
 81026d4:	681b      	ldr	r3, [r3, #0]
 81026d6:	681b      	ldr	r3, [r3, #0]
 81026d8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81026da:	697a      	ldr	r2, [r7, #20]
 81026dc:	4b84      	ldr	r3, [pc, #528]	; (81028f0 <HAL_DMA_Init+0x424>)
 81026de:	4013      	ands	r3, r2
 81026e0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 81026e2:	687b      	ldr	r3, [r7, #4]
 81026e4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81026e6:	687b      	ldr	r3, [r7, #4]
 81026e8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 81026ea:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81026ec:	687b      	ldr	r3, [r7, #4]
 81026ee:	691b      	ldr	r3, [r3, #16]
 81026f0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81026f2:	687b      	ldr	r3, [r7, #4]
 81026f4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81026f6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81026f8:	687b      	ldr	r3, [r7, #4]
 81026fa:	699b      	ldr	r3, [r3, #24]
 81026fc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 81026fe:	687b      	ldr	r3, [r7, #4]
 8102700:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102702:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8102704:	687b      	ldr	r3, [r7, #4]
 8102706:	6a1b      	ldr	r3, [r3, #32]
 8102708:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 810270a:	697a      	ldr	r2, [r7, #20]
 810270c:	4313      	orrs	r3, r2
 810270e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8102710:	687b      	ldr	r3, [r7, #4]
 8102712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102714:	2b04      	cmp	r3, #4
 8102716:	d107      	bne.n	8102728 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8102718:	687b      	ldr	r3, [r7, #4]
 810271a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810271c:	687b      	ldr	r3, [r7, #4]
 810271e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102720:	4313      	orrs	r3, r2
 8102722:	697a      	ldr	r2, [r7, #20]
 8102724:	4313      	orrs	r3, r2
 8102726:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transfering data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8102728:	4b72      	ldr	r3, [pc, #456]	; (81028f4 <HAL_DMA_Init+0x428>)
 810272a:	681b      	ldr	r3, [r3, #0]
 810272c:	0c1b      	lsrs	r3, r3, #16
 810272e:	041b      	lsls	r3, r3, #16
 8102730:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102734:	d328      	bcc.n	8102788 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8102736:	687b      	ldr	r3, [r7, #4]
 8102738:	685b      	ldr	r3, [r3, #4]
 810273a:	2b28      	cmp	r3, #40	; 0x28
 810273c:	d903      	bls.n	8102746 <HAL_DMA_Init+0x27a>
 810273e:	687b      	ldr	r3, [r7, #4]
 8102740:	685b      	ldr	r3, [r3, #4]
 8102742:	2b2e      	cmp	r3, #46	; 0x2e
 8102744:	d917      	bls.n	8102776 <HAL_DMA_Init+0x2aa>
 8102746:	687b      	ldr	r3, [r7, #4]
 8102748:	685b      	ldr	r3, [r3, #4]
 810274a:	2b3e      	cmp	r3, #62	; 0x3e
 810274c:	d903      	bls.n	8102756 <HAL_DMA_Init+0x28a>
 810274e:	687b      	ldr	r3, [r7, #4]
 8102750:	685b      	ldr	r3, [r3, #4]
 8102752:	2b42      	cmp	r3, #66	; 0x42
 8102754:	d90f      	bls.n	8102776 <HAL_DMA_Init+0x2aa>
 8102756:	687b      	ldr	r3, [r7, #4]
 8102758:	685b      	ldr	r3, [r3, #4]
 810275a:	2b46      	cmp	r3, #70	; 0x46
 810275c:	d903      	bls.n	8102766 <HAL_DMA_Init+0x29a>
 810275e:	687b      	ldr	r3, [r7, #4]
 8102760:	685b      	ldr	r3, [r3, #4]
 8102762:	2b48      	cmp	r3, #72	; 0x48
 8102764:	d907      	bls.n	8102776 <HAL_DMA_Init+0x2aa>
 8102766:	687b      	ldr	r3, [r7, #4]
 8102768:	685b      	ldr	r3, [r3, #4]
 810276a:	2b4e      	cmp	r3, #78	; 0x4e
 810276c:	d905      	bls.n	810277a <HAL_DMA_Init+0x2ae>
 810276e:	687b      	ldr	r3, [r7, #4]
 8102770:	685b      	ldr	r3, [r3, #4]
 8102772:	2b52      	cmp	r3, #82	; 0x52
 8102774:	d801      	bhi.n	810277a <HAL_DMA_Init+0x2ae>
 8102776:	2301      	movs	r3, #1
 8102778:	e000      	b.n	810277c <HAL_DMA_Init+0x2b0>
 810277a:	2300      	movs	r3, #0
 810277c:	2b00      	cmp	r3, #0
 810277e:	d003      	beq.n	8102788 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8102780:	697b      	ldr	r3, [r7, #20]
 8102782:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8102786:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8102788:	687b      	ldr	r3, [r7, #4]
 810278a:	681b      	ldr	r3, [r3, #0]
 810278c:	697a      	ldr	r2, [r7, #20]
 810278e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8102790:	687b      	ldr	r3, [r7, #4]
 8102792:	681b      	ldr	r3, [r3, #0]
 8102794:	695b      	ldr	r3, [r3, #20]
 8102796:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8102798:	697b      	ldr	r3, [r7, #20]
 810279a:	f023 0307 	bic.w	r3, r3, #7
 810279e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 81027a0:	687b      	ldr	r3, [r7, #4]
 81027a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81027a4:	697a      	ldr	r2, [r7, #20]
 81027a6:	4313      	orrs	r3, r2
 81027a8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 81027aa:	687b      	ldr	r3, [r7, #4]
 81027ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81027ae:	2b04      	cmp	r3, #4
 81027b0:	d117      	bne.n	81027e2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 81027b2:	687b      	ldr	r3, [r7, #4]
 81027b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81027b6:	697a      	ldr	r2, [r7, #20]
 81027b8:	4313      	orrs	r3, r2
 81027ba:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 81027bc:	687b      	ldr	r3, [r7, #4]
 81027be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81027c0:	2b00      	cmp	r3, #0
 81027c2:	d00e      	beq.n	81027e2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 81027c4:	6878      	ldr	r0, [r7, #4]
 81027c6:	f002 f811 	bl	81047ec <DMA_CheckFifoParam>
 81027ca:	4603      	mov	r3, r0
 81027cc:	2b00      	cmp	r3, #0
 81027ce:	d008      	beq.n	81027e2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81027d0:	687b      	ldr	r3, [r7, #4]
 81027d2:	2240      	movs	r2, #64	; 0x40
 81027d4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81027d6:	687b      	ldr	r3, [r7, #4]
 81027d8:	2201      	movs	r2, #1
 81027da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 81027de:	2301      	movs	r3, #1
 81027e0:	e195      	b.n	8102b0e <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 81027e2:	687b      	ldr	r3, [r7, #4]
 81027e4:	681b      	ldr	r3, [r3, #0]
 81027e6:	697a      	ldr	r2, [r7, #20]
 81027e8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 81027ea:	6878      	ldr	r0, [r7, #4]
 81027ec:	f001 ff4c 	bl	8104688 <DMA_CalcBaseAndBitshift>
 81027f0:	4603      	mov	r3, r0
 81027f2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 81027f4:	687b      	ldr	r3, [r7, #4]
 81027f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81027f8:	f003 031f 	and.w	r3, r3, #31
 81027fc:	223f      	movs	r2, #63	; 0x3f
 81027fe:	409a      	lsls	r2, r3
 8102800:	68bb      	ldr	r3, [r7, #8]
 8102802:	609a      	str	r2, [r3, #8]
 8102804:	e0cb      	b.n	810299e <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8102806:	687b      	ldr	r3, [r7, #4]
 8102808:	681b      	ldr	r3, [r3, #0]
 810280a:	4a3b      	ldr	r2, [pc, #236]	; (81028f8 <HAL_DMA_Init+0x42c>)
 810280c:	4293      	cmp	r3, r2
 810280e:	d022      	beq.n	8102856 <HAL_DMA_Init+0x38a>
 8102810:	687b      	ldr	r3, [r7, #4]
 8102812:	681b      	ldr	r3, [r3, #0]
 8102814:	4a39      	ldr	r2, [pc, #228]	; (81028fc <HAL_DMA_Init+0x430>)
 8102816:	4293      	cmp	r3, r2
 8102818:	d01d      	beq.n	8102856 <HAL_DMA_Init+0x38a>
 810281a:	687b      	ldr	r3, [r7, #4]
 810281c:	681b      	ldr	r3, [r3, #0]
 810281e:	4a38      	ldr	r2, [pc, #224]	; (8102900 <HAL_DMA_Init+0x434>)
 8102820:	4293      	cmp	r3, r2
 8102822:	d018      	beq.n	8102856 <HAL_DMA_Init+0x38a>
 8102824:	687b      	ldr	r3, [r7, #4]
 8102826:	681b      	ldr	r3, [r3, #0]
 8102828:	4a36      	ldr	r2, [pc, #216]	; (8102904 <HAL_DMA_Init+0x438>)
 810282a:	4293      	cmp	r3, r2
 810282c:	d013      	beq.n	8102856 <HAL_DMA_Init+0x38a>
 810282e:	687b      	ldr	r3, [r7, #4]
 8102830:	681b      	ldr	r3, [r3, #0]
 8102832:	4a35      	ldr	r2, [pc, #212]	; (8102908 <HAL_DMA_Init+0x43c>)
 8102834:	4293      	cmp	r3, r2
 8102836:	d00e      	beq.n	8102856 <HAL_DMA_Init+0x38a>
 8102838:	687b      	ldr	r3, [r7, #4]
 810283a:	681b      	ldr	r3, [r3, #0]
 810283c:	4a33      	ldr	r2, [pc, #204]	; (810290c <HAL_DMA_Init+0x440>)
 810283e:	4293      	cmp	r3, r2
 8102840:	d009      	beq.n	8102856 <HAL_DMA_Init+0x38a>
 8102842:	687b      	ldr	r3, [r7, #4]
 8102844:	681b      	ldr	r3, [r3, #0]
 8102846:	4a32      	ldr	r2, [pc, #200]	; (8102910 <HAL_DMA_Init+0x444>)
 8102848:	4293      	cmp	r3, r2
 810284a:	d004      	beq.n	8102856 <HAL_DMA_Init+0x38a>
 810284c:	687b      	ldr	r3, [r7, #4]
 810284e:	681b      	ldr	r3, [r3, #0]
 8102850:	4a30      	ldr	r2, [pc, #192]	; (8102914 <HAL_DMA_Init+0x448>)
 8102852:	4293      	cmp	r3, r2
 8102854:	d101      	bne.n	810285a <HAL_DMA_Init+0x38e>
 8102856:	2301      	movs	r3, #1
 8102858:	e000      	b.n	810285c <HAL_DMA_Init+0x390>
 810285a:	2300      	movs	r3, #0
 810285c:	2b00      	cmp	r3, #0
 810285e:	f000 8095 	beq.w	810298c <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8102862:	687b      	ldr	r3, [r7, #4]
 8102864:	681b      	ldr	r3, [r3, #0]
 8102866:	4a24      	ldr	r2, [pc, #144]	; (81028f8 <HAL_DMA_Init+0x42c>)
 8102868:	4293      	cmp	r3, r2
 810286a:	d021      	beq.n	81028b0 <HAL_DMA_Init+0x3e4>
 810286c:	687b      	ldr	r3, [r7, #4]
 810286e:	681b      	ldr	r3, [r3, #0]
 8102870:	4a22      	ldr	r2, [pc, #136]	; (81028fc <HAL_DMA_Init+0x430>)
 8102872:	4293      	cmp	r3, r2
 8102874:	d01c      	beq.n	81028b0 <HAL_DMA_Init+0x3e4>
 8102876:	687b      	ldr	r3, [r7, #4]
 8102878:	681b      	ldr	r3, [r3, #0]
 810287a:	4a21      	ldr	r2, [pc, #132]	; (8102900 <HAL_DMA_Init+0x434>)
 810287c:	4293      	cmp	r3, r2
 810287e:	d017      	beq.n	81028b0 <HAL_DMA_Init+0x3e4>
 8102880:	687b      	ldr	r3, [r7, #4]
 8102882:	681b      	ldr	r3, [r3, #0]
 8102884:	4a1f      	ldr	r2, [pc, #124]	; (8102904 <HAL_DMA_Init+0x438>)
 8102886:	4293      	cmp	r3, r2
 8102888:	d012      	beq.n	81028b0 <HAL_DMA_Init+0x3e4>
 810288a:	687b      	ldr	r3, [r7, #4]
 810288c:	681b      	ldr	r3, [r3, #0]
 810288e:	4a1e      	ldr	r2, [pc, #120]	; (8102908 <HAL_DMA_Init+0x43c>)
 8102890:	4293      	cmp	r3, r2
 8102892:	d00d      	beq.n	81028b0 <HAL_DMA_Init+0x3e4>
 8102894:	687b      	ldr	r3, [r7, #4]
 8102896:	681b      	ldr	r3, [r3, #0]
 8102898:	4a1c      	ldr	r2, [pc, #112]	; (810290c <HAL_DMA_Init+0x440>)
 810289a:	4293      	cmp	r3, r2
 810289c:	d008      	beq.n	81028b0 <HAL_DMA_Init+0x3e4>
 810289e:	687b      	ldr	r3, [r7, #4]
 81028a0:	681b      	ldr	r3, [r3, #0]
 81028a2:	4a1b      	ldr	r2, [pc, #108]	; (8102910 <HAL_DMA_Init+0x444>)
 81028a4:	4293      	cmp	r3, r2
 81028a6:	d003      	beq.n	81028b0 <HAL_DMA_Init+0x3e4>
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	681b      	ldr	r3, [r3, #0]
 81028ac:	4a19      	ldr	r2, [pc, #100]	; (8102914 <HAL_DMA_Init+0x448>)
 81028ae:	4293      	cmp	r3, r2
 81028b0:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81028b2:	687b      	ldr	r3, [r7, #4]
 81028b4:	2200      	movs	r2, #0
 81028b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81028ba:	687b      	ldr	r3, [r7, #4]
 81028bc:	2202      	movs	r2, #2
 81028be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 81028c2:	687b      	ldr	r3, [r7, #4]
 81028c4:	681b      	ldr	r3, [r3, #0]
 81028c6:	681b      	ldr	r3, [r3, #0]
 81028c8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 81028ca:	697b      	ldr	r3, [r7, #20]
 81028cc:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 81028d0:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 81028d4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81028d6:	687b      	ldr	r3, [r7, #4]
 81028d8:	689b      	ldr	r3, [r3, #8]
 81028da:	2b40      	cmp	r3, #64	; 0x40
 81028dc:	d01c      	beq.n	8102918 <HAL_DMA_Init+0x44c>
 81028de:	687b      	ldr	r3, [r7, #4]
 81028e0:	689b      	ldr	r3, [r3, #8]
 81028e2:	2b80      	cmp	r3, #128	; 0x80
 81028e4:	d102      	bne.n	81028ec <HAL_DMA_Init+0x420>
 81028e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 81028ea:	e016      	b.n	810291a <HAL_DMA_Init+0x44e>
 81028ec:	2300      	movs	r3, #0
 81028ee:	e014      	b.n	810291a <HAL_DMA_Init+0x44e>
 81028f0:	fe10803f 	.word	0xfe10803f
 81028f4:	5c001000 	.word	0x5c001000
 81028f8:	58025408 	.word	0x58025408
 81028fc:	5802541c 	.word	0x5802541c
 8102900:	58025430 	.word	0x58025430
 8102904:	58025444 	.word	0x58025444
 8102908:	58025458 	.word	0x58025458
 810290c:	5802546c 	.word	0x5802546c
 8102910:	58025480 	.word	0x58025480
 8102914:	58025494 	.word	0x58025494
 8102918:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 810291a:	687a      	ldr	r2, [r7, #4]
 810291c:	68d2      	ldr	r2, [r2, #12]
 810291e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102920:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102922:	687b      	ldr	r3, [r7, #4]
 8102924:	691b      	ldr	r3, [r3, #16]
 8102926:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8102928:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 810292a:	687b      	ldr	r3, [r7, #4]
 810292c:	695b      	ldr	r3, [r3, #20]
 810292e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102930:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102932:	687b      	ldr	r3, [r7, #4]
 8102934:	699b      	ldr	r3, [r3, #24]
 8102936:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8102938:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 810293a:	687b      	ldr	r3, [r7, #4]
 810293c:	69db      	ldr	r3, [r3, #28]
 810293e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102940:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8102942:	687b      	ldr	r3, [r7, #4]
 8102944:	6a1b      	ldr	r3, [r3, #32]
 8102946:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8102948:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 810294a:	697a      	ldr	r2, [r7, #20]
 810294c:	4313      	orrs	r3, r2
 810294e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8102950:	687b      	ldr	r3, [r7, #4]
 8102952:	681b      	ldr	r3, [r3, #0]
 8102954:	697a      	ldr	r2, [r7, #20]
 8102956:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8102958:	687b      	ldr	r3, [r7, #4]
 810295a:	681b      	ldr	r3, [r3, #0]
 810295c:	461a      	mov	r2, r3
 810295e:	4b6e      	ldr	r3, [pc, #440]	; (8102b18 <HAL_DMA_Init+0x64c>)
 8102960:	4413      	add	r3, r2
 8102962:	4a6e      	ldr	r2, [pc, #440]	; (8102b1c <HAL_DMA_Init+0x650>)
 8102964:	fba2 2303 	umull	r2, r3, r2, r3
 8102968:	091b      	lsrs	r3, r3, #4
 810296a:	009a      	lsls	r2, r3, #2
 810296c:	687b      	ldr	r3, [r7, #4]
 810296e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8102970:	6878      	ldr	r0, [r7, #4]
 8102972:	f001 fe89 	bl	8104688 <DMA_CalcBaseAndBitshift>
 8102976:	4603      	mov	r3, r0
 8102978:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 810297a:	687b      	ldr	r3, [r7, #4]
 810297c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810297e:	f003 031f 	and.w	r3, r3, #31
 8102982:	2201      	movs	r2, #1
 8102984:	409a      	lsls	r2, r3
 8102986:	68fb      	ldr	r3, [r7, #12]
 8102988:	605a      	str	r2, [r3, #4]
 810298a:	e008      	b.n	810299e <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 810298c:	687b      	ldr	r3, [r7, #4]
 810298e:	2240      	movs	r2, #64	; 0x40
 8102990:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8102992:	687b      	ldr	r3, [r7, #4]
 8102994:	2203      	movs	r2, #3
 8102996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 810299a:	2301      	movs	r3, #1
 810299c:	e0b7      	b.n	8102b0e <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810299e:	687b      	ldr	r3, [r7, #4]
 81029a0:	681b      	ldr	r3, [r3, #0]
 81029a2:	4a5f      	ldr	r2, [pc, #380]	; (8102b20 <HAL_DMA_Init+0x654>)
 81029a4:	4293      	cmp	r3, r2
 81029a6:	d072      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029a8:	687b      	ldr	r3, [r7, #4]
 81029aa:	681b      	ldr	r3, [r3, #0]
 81029ac:	4a5d      	ldr	r2, [pc, #372]	; (8102b24 <HAL_DMA_Init+0x658>)
 81029ae:	4293      	cmp	r3, r2
 81029b0:	d06d      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029b2:	687b      	ldr	r3, [r7, #4]
 81029b4:	681b      	ldr	r3, [r3, #0]
 81029b6:	4a5c      	ldr	r2, [pc, #368]	; (8102b28 <HAL_DMA_Init+0x65c>)
 81029b8:	4293      	cmp	r3, r2
 81029ba:	d068      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029bc:	687b      	ldr	r3, [r7, #4]
 81029be:	681b      	ldr	r3, [r3, #0]
 81029c0:	4a5a      	ldr	r2, [pc, #360]	; (8102b2c <HAL_DMA_Init+0x660>)
 81029c2:	4293      	cmp	r3, r2
 81029c4:	d063      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029c6:	687b      	ldr	r3, [r7, #4]
 81029c8:	681b      	ldr	r3, [r3, #0]
 81029ca:	4a59      	ldr	r2, [pc, #356]	; (8102b30 <HAL_DMA_Init+0x664>)
 81029cc:	4293      	cmp	r3, r2
 81029ce:	d05e      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029d0:	687b      	ldr	r3, [r7, #4]
 81029d2:	681b      	ldr	r3, [r3, #0]
 81029d4:	4a57      	ldr	r2, [pc, #348]	; (8102b34 <HAL_DMA_Init+0x668>)
 81029d6:	4293      	cmp	r3, r2
 81029d8:	d059      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029da:	687b      	ldr	r3, [r7, #4]
 81029dc:	681b      	ldr	r3, [r3, #0]
 81029de:	4a56      	ldr	r2, [pc, #344]	; (8102b38 <HAL_DMA_Init+0x66c>)
 81029e0:	4293      	cmp	r3, r2
 81029e2:	d054      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029e4:	687b      	ldr	r3, [r7, #4]
 81029e6:	681b      	ldr	r3, [r3, #0]
 81029e8:	4a54      	ldr	r2, [pc, #336]	; (8102b3c <HAL_DMA_Init+0x670>)
 81029ea:	4293      	cmp	r3, r2
 81029ec:	d04f      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029ee:	687b      	ldr	r3, [r7, #4]
 81029f0:	681b      	ldr	r3, [r3, #0]
 81029f2:	4a53      	ldr	r2, [pc, #332]	; (8102b40 <HAL_DMA_Init+0x674>)
 81029f4:	4293      	cmp	r3, r2
 81029f6:	d04a      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 81029f8:	687b      	ldr	r3, [r7, #4]
 81029fa:	681b      	ldr	r3, [r3, #0]
 81029fc:	4a51      	ldr	r2, [pc, #324]	; (8102b44 <HAL_DMA_Init+0x678>)
 81029fe:	4293      	cmp	r3, r2
 8102a00:	d045      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a02:	687b      	ldr	r3, [r7, #4]
 8102a04:	681b      	ldr	r3, [r3, #0]
 8102a06:	4a50      	ldr	r2, [pc, #320]	; (8102b48 <HAL_DMA_Init+0x67c>)
 8102a08:	4293      	cmp	r3, r2
 8102a0a:	d040      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a0c:	687b      	ldr	r3, [r7, #4]
 8102a0e:	681b      	ldr	r3, [r3, #0]
 8102a10:	4a4e      	ldr	r2, [pc, #312]	; (8102b4c <HAL_DMA_Init+0x680>)
 8102a12:	4293      	cmp	r3, r2
 8102a14:	d03b      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a16:	687b      	ldr	r3, [r7, #4]
 8102a18:	681b      	ldr	r3, [r3, #0]
 8102a1a:	4a4d      	ldr	r2, [pc, #308]	; (8102b50 <HAL_DMA_Init+0x684>)
 8102a1c:	4293      	cmp	r3, r2
 8102a1e:	d036      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	681b      	ldr	r3, [r3, #0]
 8102a24:	4a4b      	ldr	r2, [pc, #300]	; (8102b54 <HAL_DMA_Init+0x688>)
 8102a26:	4293      	cmp	r3, r2
 8102a28:	d031      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a2a:	687b      	ldr	r3, [r7, #4]
 8102a2c:	681b      	ldr	r3, [r3, #0]
 8102a2e:	4a4a      	ldr	r2, [pc, #296]	; (8102b58 <HAL_DMA_Init+0x68c>)
 8102a30:	4293      	cmp	r3, r2
 8102a32:	d02c      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a34:	687b      	ldr	r3, [r7, #4]
 8102a36:	681b      	ldr	r3, [r3, #0]
 8102a38:	4a48      	ldr	r2, [pc, #288]	; (8102b5c <HAL_DMA_Init+0x690>)
 8102a3a:	4293      	cmp	r3, r2
 8102a3c:	d027      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a3e:	687b      	ldr	r3, [r7, #4]
 8102a40:	681b      	ldr	r3, [r3, #0]
 8102a42:	4a47      	ldr	r2, [pc, #284]	; (8102b60 <HAL_DMA_Init+0x694>)
 8102a44:	4293      	cmp	r3, r2
 8102a46:	d022      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a48:	687b      	ldr	r3, [r7, #4]
 8102a4a:	681b      	ldr	r3, [r3, #0]
 8102a4c:	4a45      	ldr	r2, [pc, #276]	; (8102b64 <HAL_DMA_Init+0x698>)
 8102a4e:	4293      	cmp	r3, r2
 8102a50:	d01d      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a52:	687b      	ldr	r3, [r7, #4]
 8102a54:	681b      	ldr	r3, [r3, #0]
 8102a56:	4a44      	ldr	r2, [pc, #272]	; (8102b68 <HAL_DMA_Init+0x69c>)
 8102a58:	4293      	cmp	r3, r2
 8102a5a:	d018      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a5c:	687b      	ldr	r3, [r7, #4]
 8102a5e:	681b      	ldr	r3, [r3, #0]
 8102a60:	4a42      	ldr	r2, [pc, #264]	; (8102b6c <HAL_DMA_Init+0x6a0>)
 8102a62:	4293      	cmp	r3, r2
 8102a64:	d013      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a66:	687b      	ldr	r3, [r7, #4]
 8102a68:	681b      	ldr	r3, [r3, #0]
 8102a6a:	4a41      	ldr	r2, [pc, #260]	; (8102b70 <HAL_DMA_Init+0x6a4>)
 8102a6c:	4293      	cmp	r3, r2
 8102a6e:	d00e      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a70:	687b      	ldr	r3, [r7, #4]
 8102a72:	681b      	ldr	r3, [r3, #0]
 8102a74:	4a3f      	ldr	r2, [pc, #252]	; (8102b74 <HAL_DMA_Init+0x6a8>)
 8102a76:	4293      	cmp	r3, r2
 8102a78:	d009      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a7a:	687b      	ldr	r3, [r7, #4]
 8102a7c:	681b      	ldr	r3, [r3, #0]
 8102a7e:	4a3e      	ldr	r2, [pc, #248]	; (8102b78 <HAL_DMA_Init+0x6ac>)
 8102a80:	4293      	cmp	r3, r2
 8102a82:	d004      	beq.n	8102a8e <HAL_DMA_Init+0x5c2>
 8102a84:	687b      	ldr	r3, [r7, #4]
 8102a86:	681b      	ldr	r3, [r3, #0]
 8102a88:	4a3c      	ldr	r2, [pc, #240]	; (8102b7c <HAL_DMA_Init+0x6b0>)
 8102a8a:	4293      	cmp	r3, r2
 8102a8c:	d101      	bne.n	8102a92 <HAL_DMA_Init+0x5c6>
 8102a8e:	2301      	movs	r3, #1
 8102a90:	e000      	b.n	8102a94 <HAL_DMA_Init+0x5c8>
 8102a92:	2300      	movs	r3, #0
 8102a94:	2b00      	cmp	r3, #0
 8102a96:	d032      	beq.n	8102afe <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8102a98:	6878      	ldr	r0, [r7, #4]
 8102a9a:	f001 ff23 	bl	81048e4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	689b      	ldr	r3, [r3, #8]
 8102aa2:	2b80      	cmp	r3, #128	; 0x80
 8102aa4:	d102      	bne.n	8102aac <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8102aa6:	687b      	ldr	r3, [r7, #4]
 8102aa8:	2200      	movs	r2, #0
 8102aaa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8102aac:	687b      	ldr	r3, [r7, #4]
 8102aae:	685a      	ldr	r2, [r3, #4]
 8102ab0:	687b      	ldr	r3, [r7, #4]
 8102ab2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102ab4:	b2d2      	uxtb	r2, r2
 8102ab6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8102ab8:	687b      	ldr	r3, [r7, #4]
 8102aba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102abc:	687a      	ldr	r2, [r7, #4]
 8102abe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8102ac0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8102ac2:	687b      	ldr	r3, [r7, #4]
 8102ac4:	685b      	ldr	r3, [r3, #4]
 8102ac6:	2b00      	cmp	r3, #0
 8102ac8:	d010      	beq.n	8102aec <HAL_DMA_Init+0x620>
 8102aca:	687b      	ldr	r3, [r7, #4]
 8102acc:	685b      	ldr	r3, [r3, #4]
 8102ace:	2b08      	cmp	r3, #8
 8102ad0:	d80c      	bhi.n	8102aec <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8102ad2:	6878      	ldr	r0, [r7, #4]
 8102ad4:	f001 ffa0 	bl	8104a18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8102ad8:	687b      	ldr	r3, [r7, #4]
 8102ada:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102adc:	2200      	movs	r2, #0
 8102ade:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8102ae0:	687b      	ldr	r3, [r7, #4]
 8102ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8102ae4:	687a      	ldr	r2, [r7, #4]
 8102ae6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8102ae8:	605a      	str	r2, [r3, #4]
 8102aea:	e008      	b.n	8102afe <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8102aec:	687b      	ldr	r3, [r7, #4]
 8102aee:	2200      	movs	r2, #0
 8102af0:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8102af2:	687b      	ldr	r3, [r7, #4]
 8102af4:	2200      	movs	r2, #0
 8102af6:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8102af8:	687b      	ldr	r3, [r7, #4]
 8102afa:	2200      	movs	r2, #0
 8102afc:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8102afe:	687b      	ldr	r3, [r7, #4]
 8102b00:	2200      	movs	r2, #0
 8102b02:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8102b04:	687b      	ldr	r3, [r7, #4]
 8102b06:	2201      	movs	r2, #1
 8102b08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8102b0c:	2300      	movs	r3, #0
}
 8102b0e:	4618      	mov	r0, r3
 8102b10:	3718      	adds	r7, #24
 8102b12:	46bd      	mov	sp, r7
 8102b14:	bd80      	pop	{r7, pc}
 8102b16:	bf00      	nop
 8102b18:	a7fdabf8 	.word	0xa7fdabf8
 8102b1c:	cccccccd 	.word	0xcccccccd
 8102b20:	40020010 	.word	0x40020010
 8102b24:	40020028 	.word	0x40020028
 8102b28:	40020040 	.word	0x40020040
 8102b2c:	40020058 	.word	0x40020058
 8102b30:	40020070 	.word	0x40020070
 8102b34:	40020088 	.word	0x40020088
 8102b38:	400200a0 	.word	0x400200a0
 8102b3c:	400200b8 	.word	0x400200b8
 8102b40:	40020410 	.word	0x40020410
 8102b44:	40020428 	.word	0x40020428
 8102b48:	40020440 	.word	0x40020440
 8102b4c:	40020458 	.word	0x40020458
 8102b50:	40020470 	.word	0x40020470
 8102b54:	40020488 	.word	0x40020488
 8102b58:	400204a0 	.word	0x400204a0
 8102b5c:	400204b8 	.word	0x400204b8
 8102b60:	58025408 	.word	0x58025408
 8102b64:	5802541c 	.word	0x5802541c
 8102b68:	58025430 	.word	0x58025430
 8102b6c:	58025444 	.word	0x58025444
 8102b70:	58025458 	.word	0x58025458
 8102b74:	5802546c 	.word	0x5802546c
 8102b78:	58025480 	.word	0x58025480
 8102b7c:	58025494 	.word	0x58025494

08102b80 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8102b80:	b580      	push	{r7, lr}
 8102b82:	b086      	sub	sp, #24
 8102b84:	af00      	add	r7, sp, #0
 8102b86:	60f8      	str	r0, [r7, #12]
 8102b88:	60b9      	str	r1, [r7, #8]
 8102b8a:	607a      	str	r2, [r7, #4]
 8102b8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8102b8e:	2300      	movs	r3, #0
 8102b90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8102b92:	68fb      	ldr	r3, [r7, #12]
 8102b94:	2b00      	cmp	r3, #0
 8102b96:	d101      	bne.n	8102b9c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8102b98:	2301      	movs	r3, #1
 8102b9a:	e226      	b.n	8102fea <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8102b9c:	68fb      	ldr	r3, [r7, #12]
 8102b9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8102ba2:	2b01      	cmp	r3, #1
 8102ba4:	d101      	bne.n	8102baa <HAL_DMA_Start_IT+0x2a>
 8102ba6:	2302      	movs	r3, #2
 8102ba8:	e21f      	b.n	8102fea <HAL_DMA_Start_IT+0x46a>
 8102baa:	68fb      	ldr	r3, [r7, #12]
 8102bac:	2201      	movs	r2, #1
 8102bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8102bb2:	68fb      	ldr	r3, [r7, #12]
 8102bb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8102bb8:	b2db      	uxtb	r3, r3
 8102bba:	2b01      	cmp	r3, #1
 8102bbc:	f040 820a 	bne.w	8102fd4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102bc0:	68fb      	ldr	r3, [r7, #12]
 8102bc2:	2202      	movs	r2, #2
 8102bc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8102bc8:	68fb      	ldr	r3, [r7, #12]
 8102bca:	2200      	movs	r2, #0
 8102bcc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8102bce:	68fb      	ldr	r3, [r7, #12]
 8102bd0:	681b      	ldr	r3, [r3, #0]
 8102bd2:	4a68      	ldr	r2, [pc, #416]	; (8102d74 <HAL_DMA_Start_IT+0x1f4>)
 8102bd4:	4293      	cmp	r3, r2
 8102bd6:	d04a      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102bd8:	68fb      	ldr	r3, [r7, #12]
 8102bda:	681b      	ldr	r3, [r3, #0]
 8102bdc:	4a66      	ldr	r2, [pc, #408]	; (8102d78 <HAL_DMA_Start_IT+0x1f8>)
 8102bde:	4293      	cmp	r3, r2
 8102be0:	d045      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102be2:	68fb      	ldr	r3, [r7, #12]
 8102be4:	681b      	ldr	r3, [r3, #0]
 8102be6:	4a65      	ldr	r2, [pc, #404]	; (8102d7c <HAL_DMA_Start_IT+0x1fc>)
 8102be8:	4293      	cmp	r3, r2
 8102bea:	d040      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102bec:	68fb      	ldr	r3, [r7, #12]
 8102bee:	681b      	ldr	r3, [r3, #0]
 8102bf0:	4a63      	ldr	r2, [pc, #396]	; (8102d80 <HAL_DMA_Start_IT+0x200>)
 8102bf2:	4293      	cmp	r3, r2
 8102bf4:	d03b      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102bf6:	68fb      	ldr	r3, [r7, #12]
 8102bf8:	681b      	ldr	r3, [r3, #0]
 8102bfa:	4a62      	ldr	r2, [pc, #392]	; (8102d84 <HAL_DMA_Start_IT+0x204>)
 8102bfc:	4293      	cmp	r3, r2
 8102bfe:	d036      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c00:	68fb      	ldr	r3, [r7, #12]
 8102c02:	681b      	ldr	r3, [r3, #0]
 8102c04:	4a60      	ldr	r2, [pc, #384]	; (8102d88 <HAL_DMA_Start_IT+0x208>)
 8102c06:	4293      	cmp	r3, r2
 8102c08:	d031      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c0a:	68fb      	ldr	r3, [r7, #12]
 8102c0c:	681b      	ldr	r3, [r3, #0]
 8102c0e:	4a5f      	ldr	r2, [pc, #380]	; (8102d8c <HAL_DMA_Start_IT+0x20c>)
 8102c10:	4293      	cmp	r3, r2
 8102c12:	d02c      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c14:	68fb      	ldr	r3, [r7, #12]
 8102c16:	681b      	ldr	r3, [r3, #0]
 8102c18:	4a5d      	ldr	r2, [pc, #372]	; (8102d90 <HAL_DMA_Start_IT+0x210>)
 8102c1a:	4293      	cmp	r3, r2
 8102c1c:	d027      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c1e:	68fb      	ldr	r3, [r7, #12]
 8102c20:	681b      	ldr	r3, [r3, #0]
 8102c22:	4a5c      	ldr	r2, [pc, #368]	; (8102d94 <HAL_DMA_Start_IT+0x214>)
 8102c24:	4293      	cmp	r3, r2
 8102c26:	d022      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c28:	68fb      	ldr	r3, [r7, #12]
 8102c2a:	681b      	ldr	r3, [r3, #0]
 8102c2c:	4a5a      	ldr	r2, [pc, #360]	; (8102d98 <HAL_DMA_Start_IT+0x218>)
 8102c2e:	4293      	cmp	r3, r2
 8102c30:	d01d      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c32:	68fb      	ldr	r3, [r7, #12]
 8102c34:	681b      	ldr	r3, [r3, #0]
 8102c36:	4a59      	ldr	r2, [pc, #356]	; (8102d9c <HAL_DMA_Start_IT+0x21c>)
 8102c38:	4293      	cmp	r3, r2
 8102c3a:	d018      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c3c:	68fb      	ldr	r3, [r7, #12]
 8102c3e:	681b      	ldr	r3, [r3, #0]
 8102c40:	4a57      	ldr	r2, [pc, #348]	; (8102da0 <HAL_DMA_Start_IT+0x220>)
 8102c42:	4293      	cmp	r3, r2
 8102c44:	d013      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c46:	68fb      	ldr	r3, [r7, #12]
 8102c48:	681b      	ldr	r3, [r3, #0]
 8102c4a:	4a56      	ldr	r2, [pc, #344]	; (8102da4 <HAL_DMA_Start_IT+0x224>)
 8102c4c:	4293      	cmp	r3, r2
 8102c4e:	d00e      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c50:	68fb      	ldr	r3, [r7, #12]
 8102c52:	681b      	ldr	r3, [r3, #0]
 8102c54:	4a54      	ldr	r2, [pc, #336]	; (8102da8 <HAL_DMA_Start_IT+0x228>)
 8102c56:	4293      	cmp	r3, r2
 8102c58:	d009      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c5a:	68fb      	ldr	r3, [r7, #12]
 8102c5c:	681b      	ldr	r3, [r3, #0]
 8102c5e:	4a53      	ldr	r2, [pc, #332]	; (8102dac <HAL_DMA_Start_IT+0x22c>)
 8102c60:	4293      	cmp	r3, r2
 8102c62:	d004      	beq.n	8102c6e <HAL_DMA_Start_IT+0xee>
 8102c64:	68fb      	ldr	r3, [r7, #12]
 8102c66:	681b      	ldr	r3, [r3, #0]
 8102c68:	4a51      	ldr	r2, [pc, #324]	; (8102db0 <HAL_DMA_Start_IT+0x230>)
 8102c6a:	4293      	cmp	r3, r2
 8102c6c:	d108      	bne.n	8102c80 <HAL_DMA_Start_IT+0x100>
 8102c6e:	68fb      	ldr	r3, [r7, #12]
 8102c70:	681b      	ldr	r3, [r3, #0]
 8102c72:	681a      	ldr	r2, [r3, #0]
 8102c74:	68fb      	ldr	r3, [r7, #12]
 8102c76:	681b      	ldr	r3, [r3, #0]
 8102c78:	f022 0201 	bic.w	r2, r2, #1
 8102c7c:	601a      	str	r2, [r3, #0]
 8102c7e:	e007      	b.n	8102c90 <HAL_DMA_Start_IT+0x110>
 8102c80:	68fb      	ldr	r3, [r7, #12]
 8102c82:	681b      	ldr	r3, [r3, #0]
 8102c84:	681a      	ldr	r2, [r3, #0]
 8102c86:	68fb      	ldr	r3, [r7, #12]
 8102c88:	681b      	ldr	r3, [r3, #0]
 8102c8a:	f022 0201 	bic.w	r2, r2, #1
 8102c8e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8102c90:	683b      	ldr	r3, [r7, #0]
 8102c92:	687a      	ldr	r2, [r7, #4]
 8102c94:	68b9      	ldr	r1, [r7, #8]
 8102c96:	68f8      	ldr	r0, [r7, #12]
 8102c98:	f001 fb4a 	bl	8104330 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102c9c:	68fb      	ldr	r3, [r7, #12]
 8102c9e:	681b      	ldr	r3, [r3, #0]
 8102ca0:	4a34      	ldr	r2, [pc, #208]	; (8102d74 <HAL_DMA_Start_IT+0x1f4>)
 8102ca2:	4293      	cmp	r3, r2
 8102ca4:	d04a      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102ca6:	68fb      	ldr	r3, [r7, #12]
 8102ca8:	681b      	ldr	r3, [r3, #0]
 8102caa:	4a33      	ldr	r2, [pc, #204]	; (8102d78 <HAL_DMA_Start_IT+0x1f8>)
 8102cac:	4293      	cmp	r3, r2
 8102cae:	d045      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102cb0:	68fb      	ldr	r3, [r7, #12]
 8102cb2:	681b      	ldr	r3, [r3, #0]
 8102cb4:	4a31      	ldr	r2, [pc, #196]	; (8102d7c <HAL_DMA_Start_IT+0x1fc>)
 8102cb6:	4293      	cmp	r3, r2
 8102cb8:	d040      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102cba:	68fb      	ldr	r3, [r7, #12]
 8102cbc:	681b      	ldr	r3, [r3, #0]
 8102cbe:	4a30      	ldr	r2, [pc, #192]	; (8102d80 <HAL_DMA_Start_IT+0x200>)
 8102cc0:	4293      	cmp	r3, r2
 8102cc2:	d03b      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102cc4:	68fb      	ldr	r3, [r7, #12]
 8102cc6:	681b      	ldr	r3, [r3, #0]
 8102cc8:	4a2e      	ldr	r2, [pc, #184]	; (8102d84 <HAL_DMA_Start_IT+0x204>)
 8102cca:	4293      	cmp	r3, r2
 8102ccc:	d036      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102cce:	68fb      	ldr	r3, [r7, #12]
 8102cd0:	681b      	ldr	r3, [r3, #0]
 8102cd2:	4a2d      	ldr	r2, [pc, #180]	; (8102d88 <HAL_DMA_Start_IT+0x208>)
 8102cd4:	4293      	cmp	r3, r2
 8102cd6:	d031      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102cd8:	68fb      	ldr	r3, [r7, #12]
 8102cda:	681b      	ldr	r3, [r3, #0]
 8102cdc:	4a2b      	ldr	r2, [pc, #172]	; (8102d8c <HAL_DMA_Start_IT+0x20c>)
 8102cde:	4293      	cmp	r3, r2
 8102ce0:	d02c      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102ce2:	68fb      	ldr	r3, [r7, #12]
 8102ce4:	681b      	ldr	r3, [r3, #0]
 8102ce6:	4a2a      	ldr	r2, [pc, #168]	; (8102d90 <HAL_DMA_Start_IT+0x210>)
 8102ce8:	4293      	cmp	r3, r2
 8102cea:	d027      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102cec:	68fb      	ldr	r3, [r7, #12]
 8102cee:	681b      	ldr	r3, [r3, #0]
 8102cf0:	4a28      	ldr	r2, [pc, #160]	; (8102d94 <HAL_DMA_Start_IT+0x214>)
 8102cf2:	4293      	cmp	r3, r2
 8102cf4:	d022      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102cf6:	68fb      	ldr	r3, [r7, #12]
 8102cf8:	681b      	ldr	r3, [r3, #0]
 8102cfa:	4a27      	ldr	r2, [pc, #156]	; (8102d98 <HAL_DMA_Start_IT+0x218>)
 8102cfc:	4293      	cmp	r3, r2
 8102cfe:	d01d      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102d00:	68fb      	ldr	r3, [r7, #12]
 8102d02:	681b      	ldr	r3, [r3, #0]
 8102d04:	4a25      	ldr	r2, [pc, #148]	; (8102d9c <HAL_DMA_Start_IT+0x21c>)
 8102d06:	4293      	cmp	r3, r2
 8102d08:	d018      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102d0a:	68fb      	ldr	r3, [r7, #12]
 8102d0c:	681b      	ldr	r3, [r3, #0]
 8102d0e:	4a24      	ldr	r2, [pc, #144]	; (8102da0 <HAL_DMA_Start_IT+0x220>)
 8102d10:	4293      	cmp	r3, r2
 8102d12:	d013      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102d14:	68fb      	ldr	r3, [r7, #12]
 8102d16:	681b      	ldr	r3, [r3, #0]
 8102d18:	4a22      	ldr	r2, [pc, #136]	; (8102da4 <HAL_DMA_Start_IT+0x224>)
 8102d1a:	4293      	cmp	r3, r2
 8102d1c:	d00e      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102d1e:	68fb      	ldr	r3, [r7, #12]
 8102d20:	681b      	ldr	r3, [r3, #0]
 8102d22:	4a21      	ldr	r2, [pc, #132]	; (8102da8 <HAL_DMA_Start_IT+0x228>)
 8102d24:	4293      	cmp	r3, r2
 8102d26:	d009      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102d28:	68fb      	ldr	r3, [r7, #12]
 8102d2a:	681b      	ldr	r3, [r3, #0]
 8102d2c:	4a1f      	ldr	r2, [pc, #124]	; (8102dac <HAL_DMA_Start_IT+0x22c>)
 8102d2e:	4293      	cmp	r3, r2
 8102d30:	d004      	beq.n	8102d3c <HAL_DMA_Start_IT+0x1bc>
 8102d32:	68fb      	ldr	r3, [r7, #12]
 8102d34:	681b      	ldr	r3, [r3, #0]
 8102d36:	4a1e      	ldr	r2, [pc, #120]	; (8102db0 <HAL_DMA_Start_IT+0x230>)
 8102d38:	4293      	cmp	r3, r2
 8102d3a:	d101      	bne.n	8102d40 <HAL_DMA_Start_IT+0x1c0>
 8102d3c:	2301      	movs	r3, #1
 8102d3e:	e000      	b.n	8102d42 <HAL_DMA_Start_IT+0x1c2>
 8102d40:	2300      	movs	r3, #0
 8102d42:	2b00      	cmp	r3, #0
 8102d44:	d036      	beq.n	8102db4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8102d46:	68fb      	ldr	r3, [r7, #12]
 8102d48:	681b      	ldr	r3, [r3, #0]
 8102d4a:	681b      	ldr	r3, [r3, #0]
 8102d4c:	f023 021e 	bic.w	r2, r3, #30
 8102d50:	68fb      	ldr	r3, [r7, #12]
 8102d52:	681b      	ldr	r3, [r3, #0]
 8102d54:	f042 0216 	orr.w	r2, r2, #22
 8102d58:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8102d5a:	68fb      	ldr	r3, [r7, #12]
 8102d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102d5e:	2b00      	cmp	r3, #0
 8102d60:	d03e      	beq.n	8102de0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8102d62:	68fb      	ldr	r3, [r7, #12]
 8102d64:	681b      	ldr	r3, [r3, #0]
 8102d66:	681a      	ldr	r2, [r3, #0]
 8102d68:	68fb      	ldr	r3, [r7, #12]
 8102d6a:	681b      	ldr	r3, [r3, #0]
 8102d6c:	f042 0208 	orr.w	r2, r2, #8
 8102d70:	601a      	str	r2, [r3, #0]
 8102d72:	e035      	b.n	8102de0 <HAL_DMA_Start_IT+0x260>
 8102d74:	40020010 	.word	0x40020010
 8102d78:	40020028 	.word	0x40020028
 8102d7c:	40020040 	.word	0x40020040
 8102d80:	40020058 	.word	0x40020058
 8102d84:	40020070 	.word	0x40020070
 8102d88:	40020088 	.word	0x40020088
 8102d8c:	400200a0 	.word	0x400200a0
 8102d90:	400200b8 	.word	0x400200b8
 8102d94:	40020410 	.word	0x40020410
 8102d98:	40020428 	.word	0x40020428
 8102d9c:	40020440 	.word	0x40020440
 8102da0:	40020458 	.word	0x40020458
 8102da4:	40020470 	.word	0x40020470
 8102da8:	40020488 	.word	0x40020488
 8102dac:	400204a0 	.word	0x400204a0
 8102db0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8102db4:	68fb      	ldr	r3, [r7, #12]
 8102db6:	681b      	ldr	r3, [r3, #0]
 8102db8:	681b      	ldr	r3, [r3, #0]
 8102dba:	f023 020e 	bic.w	r2, r3, #14
 8102dbe:	68fb      	ldr	r3, [r7, #12]
 8102dc0:	681b      	ldr	r3, [r3, #0]
 8102dc2:	f042 020a 	orr.w	r2, r2, #10
 8102dc6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8102dc8:	68fb      	ldr	r3, [r7, #12]
 8102dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102dcc:	2b00      	cmp	r3, #0
 8102dce:	d007      	beq.n	8102de0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8102dd0:	68fb      	ldr	r3, [r7, #12]
 8102dd2:	681b      	ldr	r3, [r3, #0]
 8102dd4:	681a      	ldr	r2, [r3, #0]
 8102dd6:	68fb      	ldr	r3, [r7, #12]
 8102dd8:	681b      	ldr	r3, [r3, #0]
 8102dda:	f042 0204 	orr.w	r2, r2, #4
 8102dde:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102de0:	68fb      	ldr	r3, [r7, #12]
 8102de2:	681b      	ldr	r3, [r3, #0]
 8102de4:	4a83      	ldr	r2, [pc, #524]	; (8102ff4 <HAL_DMA_Start_IT+0x474>)
 8102de6:	4293      	cmp	r3, r2
 8102de8:	d072      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102dea:	68fb      	ldr	r3, [r7, #12]
 8102dec:	681b      	ldr	r3, [r3, #0]
 8102dee:	4a82      	ldr	r2, [pc, #520]	; (8102ff8 <HAL_DMA_Start_IT+0x478>)
 8102df0:	4293      	cmp	r3, r2
 8102df2:	d06d      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102df4:	68fb      	ldr	r3, [r7, #12]
 8102df6:	681b      	ldr	r3, [r3, #0]
 8102df8:	4a80      	ldr	r2, [pc, #512]	; (8102ffc <HAL_DMA_Start_IT+0x47c>)
 8102dfa:	4293      	cmp	r3, r2
 8102dfc:	d068      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102dfe:	68fb      	ldr	r3, [r7, #12]
 8102e00:	681b      	ldr	r3, [r3, #0]
 8102e02:	4a7f      	ldr	r2, [pc, #508]	; (8103000 <HAL_DMA_Start_IT+0x480>)
 8102e04:	4293      	cmp	r3, r2
 8102e06:	d063      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e08:	68fb      	ldr	r3, [r7, #12]
 8102e0a:	681b      	ldr	r3, [r3, #0]
 8102e0c:	4a7d      	ldr	r2, [pc, #500]	; (8103004 <HAL_DMA_Start_IT+0x484>)
 8102e0e:	4293      	cmp	r3, r2
 8102e10:	d05e      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e12:	68fb      	ldr	r3, [r7, #12]
 8102e14:	681b      	ldr	r3, [r3, #0]
 8102e16:	4a7c      	ldr	r2, [pc, #496]	; (8103008 <HAL_DMA_Start_IT+0x488>)
 8102e18:	4293      	cmp	r3, r2
 8102e1a:	d059      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e1c:	68fb      	ldr	r3, [r7, #12]
 8102e1e:	681b      	ldr	r3, [r3, #0]
 8102e20:	4a7a      	ldr	r2, [pc, #488]	; (810300c <HAL_DMA_Start_IT+0x48c>)
 8102e22:	4293      	cmp	r3, r2
 8102e24:	d054      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e26:	68fb      	ldr	r3, [r7, #12]
 8102e28:	681b      	ldr	r3, [r3, #0]
 8102e2a:	4a79      	ldr	r2, [pc, #484]	; (8103010 <HAL_DMA_Start_IT+0x490>)
 8102e2c:	4293      	cmp	r3, r2
 8102e2e:	d04f      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e30:	68fb      	ldr	r3, [r7, #12]
 8102e32:	681b      	ldr	r3, [r3, #0]
 8102e34:	4a77      	ldr	r2, [pc, #476]	; (8103014 <HAL_DMA_Start_IT+0x494>)
 8102e36:	4293      	cmp	r3, r2
 8102e38:	d04a      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e3a:	68fb      	ldr	r3, [r7, #12]
 8102e3c:	681b      	ldr	r3, [r3, #0]
 8102e3e:	4a76      	ldr	r2, [pc, #472]	; (8103018 <HAL_DMA_Start_IT+0x498>)
 8102e40:	4293      	cmp	r3, r2
 8102e42:	d045      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e44:	68fb      	ldr	r3, [r7, #12]
 8102e46:	681b      	ldr	r3, [r3, #0]
 8102e48:	4a74      	ldr	r2, [pc, #464]	; (810301c <HAL_DMA_Start_IT+0x49c>)
 8102e4a:	4293      	cmp	r3, r2
 8102e4c:	d040      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e4e:	68fb      	ldr	r3, [r7, #12]
 8102e50:	681b      	ldr	r3, [r3, #0]
 8102e52:	4a73      	ldr	r2, [pc, #460]	; (8103020 <HAL_DMA_Start_IT+0x4a0>)
 8102e54:	4293      	cmp	r3, r2
 8102e56:	d03b      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e58:	68fb      	ldr	r3, [r7, #12]
 8102e5a:	681b      	ldr	r3, [r3, #0]
 8102e5c:	4a71      	ldr	r2, [pc, #452]	; (8103024 <HAL_DMA_Start_IT+0x4a4>)
 8102e5e:	4293      	cmp	r3, r2
 8102e60:	d036      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e62:	68fb      	ldr	r3, [r7, #12]
 8102e64:	681b      	ldr	r3, [r3, #0]
 8102e66:	4a70      	ldr	r2, [pc, #448]	; (8103028 <HAL_DMA_Start_IT+0x4a8>)
 8102e68:	4293      	cmp	r3, r2
 8102e6a:	d031      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e6c:	68fb      	ldr	r3, [r7, #12]
 8102e6e:	681b      	ldr	r3, [r3, #0]
 8102e70:	4a6e      	ldr	r2, [pc, #440]	; (810302c <HAL_DMA_Start_IT+0x4ac>)
 8102e72:	4293      	cmp	r3, r2
 8102e74:	d02c      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e76:	68fb      	ldr	r3, [r7, #12]
 8102e78:	681b      	ldr	r3, [r3, #0]
 8102e7a:	4a6d      	ldr	r2, [pc, #436]	; (8103030 <HAL_DMA_Start_IT+0x4b0>)
 8102e7c:	4293      	cmp	r3, r2
 8102e7e:	d027      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e80:	68fb      	ldr	r3, [r7, #12]
 8102e82:	681b      	ldr	r3, [r3, #0]
 8102e84:	4a6b      	ldr	r2, [pc, #428]	; (8103034 <HAL_DMA_Start_IT+0x4b4>)
 8102e86:	4293      	cmp	r3, r2
 8102e88:	d022      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e8a:	68fb      	ldr	r3, [r7, #12]
 8102e8c:	681b      	ldr	r3, [r3, #0]
 8102e8e:	4a6a      	ldr	r2, [pc, #424]	; (8103038 <HAL_DMA_Start_IT+0x4b8>)
 8102e90:	4293      	cmp	r3, r2
 8102e92:	d01d      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e94:	68fb      	ldr	r3, [r7, #12]
 8102e96:	681b      	ldr	r3, [r3, #0]
 8102e98:	4a68      	ldr	r2, [pc, #416]	; (810303c <HAL_DMA_Start_IT+0x4bc>)
 8102e9a:	4293      	cmp	r3, r2
 8102e9c:	d018      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102e9e:	68fb      	ldr	r3, [r7, #12]
 8102ea0:	681b      	ldr	r3, [r3, #0]
 8102ea2:	4a67      	ldr	r2, [pc, #412]	; (8103040 <HAL_DMA_Start_IT+0x4c0>)
 8102ea4:	4293      	cmp	r3, r2
 8102ea6:	d013      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102ea8:	68fb      	ldr	r3, [r7, #12]
 8102eaa:	681b      	ldr	r3, [r3, #0]
 8102eac:	4a65      	ldr	r2, [pc, #404]	; (8103044 <HAL_DMA_Start_IT+0x4c4>)
 8102eae:	4293      	cmp	r3, r2
 8102eb0:	d00e      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102eb2:	68fb      	ldr	r3, [r7, #12]
 8102eb4:	681b      	ldr	r3, [r3, #0]
 8102eb6:	4a64      	ldr	r2, [pc, #400]	; (8103048 <HAL_DMA_Start_IT+0x4c8>)
 8102eb8:	4293      	cmp	r3, r2
 8102eba:	d009      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102ebc:	68fb      	ldr	r3, [r7, #12]
 8102ebe:	681b      	ldr	r3, [r3, #0]
 8102ec0:	4a62      	ldr	r2, [pc, #392]	; (810304c <HAL_DMA_Start_IT+0x4cc>)
 8102ec2:	4293      	cmp	r3, r2
 8102ec4:	d004      	beq.n	8102ed0 <HAL_DMA_Start_IT+0x350>
 8102ec6:	68fb      	ldr	r3, [r7, #12]
 8102ec8:	681b      	ldr	r3, [r3, #0]
 8102eca:	4a61      	ldr	r2, [pc, #388]	; (8103050 <HAL_DMA_Start_IT+0x4d0>)
 8102ecc:	4293      	cmp	r3, r2
 8102ece:	d101      	bne.n	8102ed4 <HAL_DMA_Start_IT+0x354>
 8102ed0:	2301      	movs	r3, #1
 8102ed2:	e000      	b.n	8102ed6 <HAL_DMA_Start_IT+0x356>
 8102ed4:	2300      	movs	r3, #0
 8102ed6:	2b00      	cmp	r3, #0
 8102ed8:	d01a      	beq.n	8102f10 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8102eda:	68fb      	ldr	r3, [r7, #12]
 8102edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102ede:	681b      	ldr	r3, [r3, #0]
 8102ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102ee4:	2b00      	cmp	r3, #0
 8102ee6:	d007      	beq.n	8102ef8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8102ee8:	68fb      	ldr	r3, [r7, #12]
 8102eea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102eec:	681a      	ldr	r2, [r3, #0]
 8102eee:	68fb      	ldr	r3, [r7, #12]
 8102ef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102ef2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102ef6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8102ef8:	68fb      	ldr	r3, [r7, #12]
 8102efa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102efc:	2b00      	cmp	r3, #0
 8102efe:	d007      	beq.n	8102f10 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8102f00:	68fb      	ldr	r3, [r7, #12]
 8102f02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102f04:	681a      	ldr	r2, [r3, #0]
 8102f06:	68fb      	ldr	r3, [r7, #12]
 8102f08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102f0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102f0e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8102f10:	68fb      	ldr	r3, [r7, #12]
 8102f12:	681b      	ldr	r3, [r3, #0]
 8102f14:	4a37      	ldr	r2, [pc, #220]	; (8102ff4 <HAL_DMA_Start_IT+0x474>)
 8102f16:	4293      	cmp	r3, r2
 8102f18:	d04a      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f1a:	68fb      	ldr	r3, [r7, #12]
 8102f1c:	681b      	ldr	r3, [r3, #0]
 8102f1e:	4a36      	ldr	r2, [pc, #216]	; (8102ff8 <HAL_DMA_Start_IT+0x478>)
 8102f20:	4293      	cmp	r3, r2
 8102f22:	d045      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f24:	68fb      	ldr	r3, [r7, #12]
 8102f26:	681b      	ldr	r3, [r3, #0]
 8102f28:	4a34      	ldr	r2, [pc, #208]	; (8102ffc <HAL_DMA_Start_IT+0x47c>)
 8102f2a:	4293      	cmp	r3, r2
 8102f2c:	d040      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f2e:	68fb      	ldr	r3, [r7, #12]
 8102f30:	681b      	ldr	r3, [r3, #0]
 8102f32:	4a33      	ldr	r2, [pc, #204]	; (8103000 <HAL_DMA_Start_IT+0x480>)
 8102f34:	4293      	cmp	r3, r2
 8102f36:	d03b      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f38:	68fb      	ldr	r3, [r7, #12]
 8102f3a:	681b      	ldr	r3, [r3, #0]
 8102f3c:	4a31      	ldr	r2, [pc, #196]	; (8103004 <HAL_DMA_Start_IT+0x484>)
 8102f3e:	4293      	cmp	r3, r2
 8102f40:	d036      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f42:	68fb      	ldr	r3, [r7, #12]
 8102f44:	681b      	ldr	r3, [r3, #0]
 8102f46:	4a30      	ldr	r2, [pc, #192]	; (8103008 <HAL_DMA_Start_IT+0x488>)
 8102f48:	4293      	cmp	r3, r2
 8102f4a:	d031      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f4c:	68fb      	ldr	r3, [r7, #12]
 8102f4e:	681b      	ldr	r3, [r3, #0]
 8102f50:	4a2e      	ldr	r2, [pc, #184]	; (810300c <HAL_DMA_Start_IT+0x48c>)
 8102f52:	4293      	cmp	r3, r2
 8102f54:	d02c      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f56:	68fb      	ldr	r3, [r7, #12]
 8102f58:	681b      	ldr	r3, [r3, #0]
 8102f5a:	4a2d      	ldr	r2, [pc, #180]	; (8103010 <HAL_DMA_Start_IT+0x490>)
 8102f5c:	4293      	cmp	r3, r2
 8102f5e:	d027      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f60:	68fb      	ldr	r3, [r7, #12]
 8102f62:	681b      	ldr	r3, [r3, #0]
 8102f64:	4a2b      	ldr	r2, [pc, #172]	; (8103014 <HAL_DMA_Start_IT+0x494>)
 8102f66:	4293      	cmp	r3, r2
 8102f68:	d022      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f6a:	68fb      	ldr	r3, [r7, #12]
 8102f6c:	681b      	ldr	r3, [r3, #0]
 8102f6e:	4a2a      	ldr	r2, [pc, #168]	; (8103018 <HAL_DMA_Start_IT+0x498>)
 8102f70:	4293      	cmp	r3, r2
 8102f72:	d01d      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f74:	68fb      	ldr	r3, [r7, #12]
 8102f76:	681b      	ldr	r3, [r3, #0]
 8102f78:	4a28      	ldr	r2, [pc, #160]	; (810301c <HAL_DMA_Start_IT+0x49c>)
 8102f7a:	4293      	cmp	r3, r2
 8102f7c:	d018      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f7e:	68fb      	ldr	r3, [r7, #12]
 8102f80:	681b      	ldr	r3, [r3, #0]
 8102f82:	4a27      	ldr	r2, [pc, #156]	; (8103020 <HAL_DMA_Start_IT+0x4a0>)
 8102f84:	4293      	cmp	r3, r2
 8102f86:	d013      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f88:	68fb      	ldr	r3, [r7, #12]
 8102f8a:	681b      	ldr	r3, [r3, #0]
 8102f8c:	4a25      	ldr	r2, [pc, #148]	; (8103024 <HAL_DMA_Start_IT+0x4a4>)
 8102f8e:	4293      	cmp	r3, r2
 8102f90:	d00e      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f92:	68fb      	ldr	r3, [r7, #12]
 8102f94:	681b      	ldr	r3, [r3, #0]
 8102f96:	4a24      	ldr	r2, [pc, #144]	; (8103028 <HAL_DMA_Start_IT+0x4a8>)
 8102f98:	4293      	cmp	r3, r2
 8102f9a:	d009      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102f9c:	68fb      	ldr	r3, [r7, #12]
 8102f9e:	681b      	ldr	r3, [r3, #0]
 8102fa0:	4a22      	ldr	r2, [pc, #136]	; (810302c <HAL_DMA_Start_IT+0x4ac>)
 8102fa2:	4293      	cmp	r3, r2
 8102fa4:	d004      	beq.n	8102fb0 <HAL_DMA_Start_IT+0x430>
 8102fa6:	68fb      	ldr	r3, [r7, #12]
 8102fa8:	681b      	ldr	r3, [r3, #0]
 8102faa:	4a21      	ldr	r2, [pc, #132]	; (8103030 <HAL_DMA_Start_IT+0x4b0>)
 8102fac:	4293      	cmp	r3, r2
 8102fae:	d108      	bne.n	8102fc2 <HAL_DMA_Start_IT+0x442>
 8102fb0:	68fb      	ldr	r3, [r7, #12]
 8102fb2:	681b      	ldr	r3, [r3, #0]
 8102fb4:	681a      	ldr	r2, [r3, #0]
 8102fb6:	68fb      	ldr	r3, [r7, #12]
 8102fb8:	681b      	ldr	r3, [r3, #0]
 8102fba:	f042 0201 	orr.w	r2, r2, #1
 8102fbe:	601a      	str	r2, [r3, #0]
 8102fc0:	e012      	b.n	8102fe8 <HAL_DMA_Start_IT+0x468>
 8102fc2:	68fb      	ldr	r3, [r7, #12]
 8102fc4:	681b      	ldr	r3, [r3, #0]
 8102fc6:	681a      	ldr	r2, [r3, #0]
 8102fc8:	68fb      	ldr	r3, [r7, #12]
 8102fca:	681b      	ldr	r3, [r3, #0]
 8102fcc:	f042 0201 	orr.w	r2, r2, #1
 8102fd0:	601a      	str	r2, [r3, #0]
 8102fd2:	e009      	b.n	8102fe8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8102fd4:	68fb      	ldr	r3, [r7, #12]
 8102fd6:	2200      	movs	r2, #0
 8102fd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8102fdc:	68fb      	ldr	r3, [r7, #12]
 8102fde:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8102fe2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8102fe4:	2301      	movs	r3, #1
 8102fe6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8102fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8102fea:	4618      	mov	r0, r3
 8102fec:	3718      	adds	r7, #24
 8102fee:	46bd      	mov	sp, r7
 8102ff0:	bd80      	pop	{r7, pc}
 8102ff2:	bf00      	nop
 8102ff4:	40020010 	.word	0x40020010
 8102ff8:	40020028 	.word	0x40020028
 8102ffc:	40020040 	.word	0x40020040
 8103000:	40020058 	.word	0x40020058
 8103004:	40020070 	.word	0x40020070
 8103008:	40020088 	.word	0x40020088
 810300c:	400200a0 	.word	0x400200a0
 8103010:	400200b8 	.word	0x400200b8
 8103014:	40020410 	.word	0x40020410
 8103018:	40020428 	.word	0x40020428
 810301c:	40020440 	.word	0x40020440
 8103020:	40020458 	.word	0x40020458
 8103024:	40020470 	.word	0x40020470
 8103028:	40020488 	.word	0x40020488
 810302c:	400204a0 	.word	0x400204a0
 8103030:	400204b8 	.word	0x400204b8
 8103034:	58025408 	.word	0x58025408
 8103038:	5802541c 	.word	0x5802541c
 810303c:	58025430 	.word	0x58025430
 8103040:	58025444 	.word	0x58025444
 8103044:	58025458 	.word	0x58025458
 8103048:	5802546c 	.word	0x5802546c
 810304c:	58025480 	.word	0x58025480
 8103050:	58025494 	.word	0x58025494

08103054 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8103054:	b580      	push	{r7, lr}
 8103056:	b084      	sub	sp, #16
 8103058:	af00      	add	r7, sp, #0
 810305a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 810305c:	687b      	ldr	r3, [r7, #4]
 810305e:	2b00      	cmp	r3, #0
 8103060:	d101      	bne.n	8103066 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8103062:	2301      	movs	r3, #1
 8103064:	e205      	b.n	8103472 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8103066:	687b      	ldr	r3, [r7, #4]
 8103068:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 810306c:	b2db      	uxtb	r3, r3
 810306e:	2b02      	cmp	r3, #2
 8103070:	d004      	beq.n	810307c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8103072:	687b      	ldr	r3, [r7, #4]
 8103074:	2280      	movs	r2, #128	; 0x80
 8103076:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8103078:	2301      	movs	r3, #1
 810307a:	e1fa      	b.n	8103472 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 810307c:	687b      	ldr	r3, [r7, #4]
 810307e:	681b      	ldr	r3, [r3, #0]
 8103080:	4a8c      	ldr	r2, [pc, #560]	; (81032b4 <HAL_DMA_Abort_IT+0x260>)
 8103082:	4293      	cmp	r3, r2
 8103084:	d04a      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 8103086:	687b      	ldr	r3, [r7, #4]
 8103088:	681b      	ldr	r3, [r3, #0]
 810308a:	4a8b      	ldr	r2, [pc, #556]	; (81032b8 <HAL_DMA_Abort_IT+0x264>)
 810308c:	4293      	cmp	r3, r2
 810308e:	d045      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 8103090:	687b      	ldr	r3, [r7, #4]
 8103092:	681b      	ldr	r3, [r3, #0]
 8103094:	4a89      	ldr	r2, [pc, #548]	; (81032bc <HAL_DMA_Abort_IT+0x268>)
 8103096:	4293      	cmp	r3, r2
 8103098:	d040      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 810309a:	687b      	ldr	r3, [r7, #4]
 810309c:	681b      	ldr	r3, [r3, #0]
 810309e:	4a88      	ldr	r2, [pc, #544]	; (81032c0 <HAL_DMA_Abort_IT+0x26c>)
 81030a0:	4293      	cmp	r3, r2
 81030a2:	d03b      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030a4:	687b      	ldr	r3, [r7, #4]
 81030a6:	681b      	ldr	r3, [r3, #0]
 81030a8:	4a86      	ldr	r2, [pc, #536]	; (81032c4 <HAL_DMA_Abort_IT+0x270>)
 81030aa:	4293      	cmp	r3, r2
 81030ac:	d036      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030ae:	687b      	ldr	r3, [r7, #4]
 81030b0:	681b      	ldr	r3, [r3, #0]
 81030b2:	4a85      	ldr	r2, [pc, #532]	; (81032c8 <HAL_DMA_Abort_IT+0x274>)
 81030b4:	4293      	cmp	r3, r2
 81030b6:	d031      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030b8:	687b      	ldr	r3, [r7, #4]
 81030ba:	681b      	ldr	r3, [r3, #0]
 81030bc:	4a83      	ldr	r2, [pc, #524]	; (81032cc <HAL_DMA_Abort_IT+0x278>)
 81030be:	4293      	cmp	r3, r2
 81030c0:	d02c      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030c2:	687b      	ldr	r3, [r7, #4]
 81030c4:	681b      	ldr	r3, [r3, #0]
 81030c6:	4a82      	ldr	r2, [pc, #520]	; (81032d0 <HAL_DMA_Abort_IT+0x27c>)
 81030c8:	4293      	cmp	r3, r2
 81030ca:	d027      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030cc:	687b      	ldr	r3, [r7, #4]
 81030ce:	681b      	ldr	r3, [r3, #0]
 81030d0:	4a80      	ldr	r2, [pc, #512]	; (81032d4 <HAL_DMA_Abort_IT+0x280>)
 81030d2:	4293      	cmp	r3, r2
 81030d4:	d022      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030d6:	687b      	ldr	r3, [r7, #4]
 81030d8:	681b      	ldr	r3, [r3, #0]
 81030da:	4a7f      	ldr	r2, [pc, #508]	; (81032d8 <HAL_DMA_Abort_IT+0x284>)
 81030dc:	4293      	cmp	r3, r2
 81030de:	d01d      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030e0:	687b      	ldr	r3, [r7, #4]
 81030e2:	681b      	ldr	r3, [r3, #0]
 81030e4:	4a7d      	ldr	r2, [pc, #500]	; (81032dc <HAL_DMA_Abort_IT+0x288>)
 81030e6:	4293      	cmp	r3, r2
 81030e8:	d018      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030ea:	687b      	ldr	r3, [r7, #4]
 81030ec:	681b      	ldr	r3, [r3, #0]
 81030ee:	4a7c      	ldr	r2, [pc, #496]	; (81032e0 <HAL_DMA_Abort_IT+0x28c>)
 81030f0:	4293      	cmp	r3, r2
 81030f2:	d013      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030f4:	687b      	ldr	r3, [r7, #4]
 81030f6:	681b      	ldr	r3, [r3, #0]
 81030f8:	4a7a      	ldr	r2, [pc, #488]	; (81032e4 <HAL_DMA_Abort_IT+0x290>)
 81030fa:	4293      	cmp	r3, r2
 81030fc:	d00e      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 81030fe:	687b      	ldr	r3, [r7, #4]
 8103100:	681b      	ldr	r3, [r3, #0]
 8103102:	4a79      	ldr	r2, [pc, #484]	; (81032e8 <HAL_DMA_Abort_IT+0x294>)
 8103104:	4293      	cmp	r3, r2
 8103106:	d009      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 8103108:	687b      	ldr	r3, [r7, #4]
 810310a:	681b      	ldr	r3, [r3, #0]
 810310c:	4a77      	ldr	r2, [pc, #476]	; (81032ec <HAL_DMA_Abort_IT+0x298>)
 810310e:	4293      	cmp	r3, r2
 8103110:	d004      	beq.n	810311c <HAL_DMA_Abort_IT+0xc8>
 8103112:	687b      	ldr	r3, [r7, #4]
 8103114:	681b      	ldr	r3, [r3, #0]
 8103116:	4a76      	ldr	r2, [pc, #472]	; (81032f0 <HAL_DMA_Abort_IT+0x29c>)
 8103118:	4293      	cmp	r3, r2
 810311a:	d101      	bne.n	8103120 <HAL_DMA_Abort_IT+0xcc>
 810311c:	2301      	movs	r3, #1
 810311e:	e000      	b.n	8103122 <HAL_DMA_Abort_IT+0xce>
 8103120:	2300      	movs	r3, #0
 8103122:	2b00      	cmp	r3, #0
 8103124:	d065      	beq.n	81031f2 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8103126:	687b      	ldr	r3, [r7, #4]
 8103128:	2204      	movs	r2, #4
 810312a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 810312e:	687b      	ldr	r3, [r7, #4]
 8103130:	681b      	ldr	r3, [r3, #0]
 8103132:	4a60      	ldr	r2, [pc, #384]	; (81032b4 <HAL_DMA_Abort_IT+0x260>)
 8103134:	4293      	cmp	r3, r2
 8103136:	d04a      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 8103138:	687b      	ldr	r3, [r7, #4]
 810313a:	681b      	ldr	r3, [r3, #0]
 810313c:	4a5e      	ldr	r2, [pc, #376]	; (81032b8 <HAL_DMA_Abort_IT+0x264>)
 810313e:	4293      	cmp	r3, r2
 8103140:	d045      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 8103142:	687b      	ldr	r3, [r7, #4]
 8103144:	681b      	ldr	r3, [r3, #0]
 8103146:	4a5d      	ldr	r2, [pc, #372]	; (81032bc <HAL_DMA_Abort_IT+0x268>)
 8103148:	4293      	cmp	r3, r2
 810314a:	d040      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 810314c:	687b      	ldr	r3, [r7, #4]
 810314e:	681b      	ldr	r3, [r3, #0]
 8103150:	4a5b      	ldr	r2, [pc, #364]	; (81032c0 <HAL_DMA_Abort_IT+0x26c>)
 8103152:	4293      	cmp	r3, r2
 8103154:	d03b      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 8103156:	687b      	ldr	r3, [r7, #4]
 8103158:	681b      	ldr	r3, [r3, #0]
 810315a:	4a5a      	ldr	r2, [pc, #360]	; (81032c4 <HAL_DMA_Abort_IT+0x270>)
 810315c:	4293      	cmp	r3, r2
 810315e:	d036      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 8103160:	687b      	ldr	r3, [r7, #4]
 8103162:	681b      	ldr	r3, [r3, #0]
 8103164:	4a58      	ldr	r2, [pc, #352]	; (81032c8 <HAL_DMA_Abort_IT+0x274>)
 8103166:	4293      	cmp	r3, r2
 8103168:	d031      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 810316a:	687b      	ldr	r3, [r7, #4]
 810316c:	681b      	ldr	r3, [r3, #0]
 810316e:	4a57      	ldr	r2, [pc, #348]	; (81032cc <HAL_DMA_Abort_IT+0x278>)
 8103170:	4293      	cmp	r3, r2
 8103172:	d02c      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 8103174:	687b      	ldr	r3, [r7, #4]
 8103176:	681b      	ldr	r3, [r3, #0]
 8103178:	4a55      	ldr	r2, [pc, #340]	; (81032d0 <HAL_DMA_Abort_IT+0x27c>)
 810317a:	4293      	cmp	r3, r2
 810317c:	d027      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 810317e:	687b      	ldr	r3, [r7, #4]
 8103180:	681b      	ldr	r3, [r3, #0]
 8103182:	4a54      	ldr	r2, [pc, #336]	; (81032d4 <HAL_DMA_Abort_IT+0x280>)
 8103184:	4293      	cmp	r3, r2
 8103186:	d022      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 8103188:	687b      	ldr	r3, [r7, #4]
 810318a:	681b      	ldr	r3, [r3, #0]
 810318c:	4a52      	ldr	r2, [pc, #328]	; (81032d8 <HAL_DMA_Abort_IT+0x284>)
 810318e:	4293      	cmp	r3, r2
 8103190:	d01d      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 8103192:	687b      	ldr	r3, [r7, #4]
 8103194:	681b      	ldr	r3, [r3, #0]
 8103196:	4a51      	ldr	r2, [pc, #324]	; (81032dc <HAL_DMA_Abort_IT+0x288>)
 8103198:	4293      	cmp	r3, r2
 810319a:	d018      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 810319c:	687b      	ldr	r3, [r7, #4]
 810319e:	681b      	ldr	r3, [r3, #0]
 81031a0:	4a4f      	ldr	r2, [pc, #316]	; (81032e0 <HAL_DMA_Abort_IT+0x28c>)
 81031a2:	4293      	cmp	r3, r2
 81031a4:	d013      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 81031a6:	687b      	ldr	r3, [r7, #4]
 81031a8:	681b      	ldr	r3, [r3, #0]
 81031aa:	4a4e      	ldr	r2, [pc, #312]	; (81032e4 <HAL_DMA_Abort_IT+0x290>)
 81031ac:	4293      	cmp	r3, r2
 81031ae:	d00e      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 81031b0:	687b      	ldr	r3, [r7, #4]
 81031b2:	681b      	ldr	r3, [r3, #0]
 81031b4:	4a4c      	ldr	r2, [pc, #304]	; (81032e8 <HAL_DMA_Abort_IT+0x294>)
 81031b6:	4293      	cmp	r3, r2
 81031b8:	d009      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 81031ba:	687b      	ldr	r3, [r7, #4]
 81031bc:	681b      	ldr	r3, [r3, #0]
 81031be:	4a4b      	ldr	r2, [pc, #300]	; (81032ec <HAL_DMA_Abort_IT+0x298>)
 81031c0:	4293      	cmp	r3, r2
 81031c2:	d004      	beq.n	81031ce <HAL_DMA_Abort_IT+0x17a>
 81031c4:	687b      	ldr	r3, [r7, #4]
 81031c6:	681b      	ldr	r3, [r3, #0]
 81031c8:	4a49      	ldr	r2, [pc, #292]	; (81032f0 <HAL_DMA_Abort_IT+0x29c>)
 81031ca:	4293      	cmp	r3, r2
 81031cc:	d108      	bne.n	81031e0 <HAL_DMA_Abort_IT+0x18c>
 81031ce:	687b      	ldr	r3, [r7, #4]
 81031d0:	681b      	ldr	r3, [r3, #0]
 81031d2:	681a      	ldr	r2, [r3, #0]
 81031d4:	687b      	ldr	r3, [r7, #4]
 81031d6:	681b      	ldr	r3, [r3, #0]
 81031d8:	f022 0201 	bic.w	r2, r2, #1
 81031dc:	601a      	str	r2, [r3, #0]
 81031de:	e147      	b.n	8103470 <HAL_DMA_Abort_IT+0x41c>
 81031e0:	687b      	ldr	r3, [r7, #4]
 81031e2:	681b      	ldr	r3, [r3, #0]
 81031e4:	681a      	ldr	r2, [r3, #0]
 81031e6:	687b      	ldr	r3, [r7, #4]
 81031e8:	681b      	ldr	r3, [r3, #0]
 81031ea:	f022 0201 	bic.w	r2, r2, #1
 81031ee:	601a      	str	r2, [r3, #0]
 81031f0:	e13e      	b.n	8103470 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 81031f2:	687b      	ldr	r3, [r7, #4]
 81031f4:	681b      	ldr	r3, [r3, #0]
 81031f6:	681a      	ldr	r2, [r3, #0]
 81031f8:	687b      	ldr	r3, [r7, #4]
 81031fa:	681b      	ldr	r3, [r3, #0]
 81031fc:	f022 020e 	bic.w	r2, r2, #14
 8103200:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8103202:	687b      	ldr	r3, [r7, #4]
 8103204:	681b      	ldr	r3, [r3, #0]
 8103206:	4a2b      	ldr	r2, [pc, #172]	; (81032b4 <HAL_DMA_Abort_IT+0x260>)
 8103208:	4293      	cmp	r3, r2
 810320a:	d04a      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 810320c:	687b      	ldr	r3, [r7, #4]
 810320e:	681b      	ldr	r3, [r3, #0]
 8103210:	4a29      	ldr	r2, [pc, #164]	; (81032b8 <HAL_DMA_Abort_IT+0x264>)
 8103212:	4293      	cmp	r3, r2
 8103214:	d045      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103216:	687b      	ldr	r3, [r7, #4]
 8103218:	681b      	ldr	r3, [r3, #0]
 810321a:	4a28      	ldr	r2, [pc, #160]	; (81032bc <HAL_DMA_Abort_IT+0x268>)
 810321c:	4293      	cmp	r3, r2
 810321e:	d040      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103220:	687b      	ldr	r3, [r7, #4]
 8103222:	681b      	ldr	r3, [r3, #0]
 8103224:	4a26      	ldr	r2, [pc, #152]	; (81032c0 <HAL_DMA_Abort_IT+0x26c>)
 8103226:	4293      	cmp	r3, r2
 8103228:	d03b      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 810322a:	687b      	ldr	r3, [r7, #4]
 810322c:	681b      	ldr	r3, [r3, #0]
 810322e:	4a25      	ldr	r2, [pc, #148]	; (81032c4 <HAL_DMA_Abort_IT+0x270>)
 8103230:	4293      	cmp	r3, r2
 8103232:	d036      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103234:	687b      	ldr	r3, [r7, #4]
 8103236:	681b      	ldr	r3, [r3, #0]
 8103238:	4a23      	ldr	r2, [pc, #140]	; (81032c8 <HAL_DMA_Abort_IT+0x274>)
 810323a:	4293      	cmp	r3, r2
 810323c:	d031      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 810323e:	687b      	ldr	r3, [r7, #4]
 8103240:	681b      	ldr	r3, [r3, #0]
 8103242:	4a22      	ldr	r2, [pc, #136]	; (81032cc <HAL_DMA_Abort_IT+0x278>)
 8103244:	4293      	cmp	r3, r2
 8103246:	d02c      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103248:	687b      	ldr	r3, [r7, #4]
 810324a:	681b      	ldr	r3, [r3, #0]
 810324c:	4a20      	ldr	r2, [pc, #128]	; (81032d0 <HAL_DMA_Abort_IT+0x27c>)
 810324e:	4293      	cmp	r3, r2
 8103250:	d027      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103252:	687b      	ldr	r3, [r7, #4]
 8103254:	681b      	ldr	r3, [r3, #0]
 8103256:	4a1f      	ldr	r2, [pc, #124]	; (81032d4 <HAL_DMA_Abort_IT+0x280>)
 8103258:	4293      	cmp	r3, r2
 810325a:	d022      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 810325c:	687b      	ldr	r3, [r7, #4]
 810325e:	681b      	ldr	r3, [r3, #0]
 8103260:	4a1d      	ldr	r2, [pc, #116]	; (81032d8 <HAL_DMA_Abort_IT+0x284>)
 8103262:	4293      	cmp	r3, r2
 8103264:	d01d      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103266:	687b      	ldr	r3, [r7, #4]
 8103268:	681b      	ldr	r3, [r3, #0]
 810326a:	4a1c      	ldr	r2, [pc, #112]	; (81032dc <HAL_DMA_Abort_IT+0x288>)
 810326c:	4293      	cmp	r3, r2
 810326e:	d018      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103270:	687b      	ldr	r3, [r7, #4]
 8103272:	681b      	ldr	r3, [r3, #0]
 8103274:	4a1a      	ldr	r2, [pc, #104]	; (81032e0 <HAL_DMA_Abort_IT+0x28c>)
 8103276:	4293      	cmp	r3, r2
 8103278:	d013      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 810327a:	687b      	ldr	r3, [r7, #4]
 810327c:	681b      	ldr	r3, [r3, #0]
 810327e:	4a19      	ldr	r2, [pc, #100]	; (81032e4 <HAL_DMA_Abort_IT+0x290>)
 8103280:	4293      	cmp	r3, r2
 8103282:	d00e      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103284:	687b      	ldr	r3, [r7, #4]
 8103286:	681b      	ldr	r3, [r3, #0]
 8103288:	4a17      	ldr	r2, [pc, #92]	; (81032e8 <HAL_DMA_Abort_IT+0x294>)
 810328a:	4293      	cmp	r3, r2
 810328c:	d009      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 810328e:	687b      	ldr	r3, [r7, #4]
 8103290:	681b      	ldr	r3, [r3, #0]
 8103292:	4a16      	ldr	r2, [pc, #88]	; (81032ec <HAL_DMA_Abort_IT+0x298>)
 8103294:	4293      	cmp	r3, r2
 8103296:	d004      	beq.n	81032a2 <HAL_DMA_Abort_IT+0x24e>
 8103298:	687b      	ldr	r3, [r7, #4]
 810329a:	681b      	ldr	r3, [r3, #0]
 810329c:	4a14      	ldr	r2, [pc, #80]	; (81032f0 <HAL_DMA_Abort_IT+0x29c>)
 810329e:	4293      	cmp	r3, r2
 81032a0:	d128      	bne.n	81032f4 <HAL_DMA_Abort_IT+0x2a0>
 81032a2:	687b      	ldr	r3, [r7, #4]
 81032a4:	681b      	ldr	r3, [r3, #0]
 81032a6:	681a      	ldr	r2, [r3, #0]
 81032a8:	687b      	ldr	r3, [r7, #4]
 81032aa:	681b      	ldr	r3, [r3, #0]
 81032ac:	f022 0201 	bic.w	r2, r2, #1
 81032b0:	601a      	str	r2, [r3, #0]
 81032b2:	e027      	b.n	8103304 <HAL_DMA_Abort_IT+0x2b0>
 81032b4:	40020010 	.word	0x40020010
 81032b8:	40020028 	.word	0x40020028
 81032bc:	40020040 	.word	0x40020040
 81032c0:	40020058 	.word	0x40020058
 81032c4:	40020070 	.word	0x40020070
 81032c8:	40020088 	.word	0x40020088
 81032cc:	400200a0 	.word	0x400200a0
 81032d0:	400200b8 	.word	0x400200b8
 81032d4:	40020410 	.word	0x40020410
 81032d8:	40020428 	.word	0x40020428
 81032dc:	40020440 	.word	0x40020440
 81032e0:	40020458 	.word	0x40020458
 81032e4:	40020470 	.word	0x40020470
 81032e8:	40020488 	.word	0x40020488
 81032ec:	400204a0 	.word	0x400204a0
 81032f0:	400204b8 	.word	0x400204b8
 81032f4:	687b      	ldr	r3, [r7, #4]
 81032f6:	681b      	ldr	r3, [r3, #0]
 81032f8:	681a      	ldr	r2, [r3, #0]
 81032fa:	687b      	ldr	r3, [r7, #4]
 81032fc:	681b      	ldr	r3, [r3, #0]
 81032fe:	f022 0201 	bic.w	r2, r2, #1
 8103302:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103304:	687b      	ldr	r3, [r7, #4]
 8103306:	681b      	ldr	r3, [r3, #0]
 8103308:	4a5c      	ldr	r2, [pc, #368]	; (810347c <HAL_DMA_Abort_IT+0x428>)
 810330a:	4293      	cmp	r3, r2
 810330c:	d072      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 810330e:	687b      	ldr	r3, [r7, #4]
 8103310:	681b      	ldr	r3, [r3, #0]
 8103312:	4a5b      	ldr	r2, [pc, #364]	; (8103480 <HAL_DMA_Abort_IT+0x42c>)
 8103314:	4293      	cmp	r3, r2
 8103316:	d06d      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103318:	687b      	ldr	r3, [r7, #4]
 810331a:	681b      	ldr	r3, [r3, #0]
 810331c:	4a59      	ldr	r2, [pc, #356]	; (8103484 <HAL_DMA_Abort_IT+0x430>)
 810331e:	4293      	cmp	r3, r2
 8103320:	d068      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103322:	687b      	ldr	r3, [r7, #4]
 8103324:	681b      	ldr	r3, [r3, #0]
 8103326:	4a58      	ldr	r2, [pc, #352]	; (8103488 <HAL_DMA_Abort_IT+0x434>)
 8103328:	4293      	cmp	r3, r2
 810332a:	d063      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 810332c:	687b      	ldr	r3, [r7, #4]
 810332e:	681b      	ldr	r3, [r3, #0]
 8103330:	4a56      	ldr	r2, [pc, #344]	; (810348c <HAL_DMA_Abort_IT+0x438>)
 8103332:	4293      	cmp	r3, r2
 8103334:	d05e      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103336:	687b      	ldr	r3, [r7, #4]
 8103338:	681b      	ldr	r3, [r3, #0]
 810333a:	4a55      	ldr	r2, [pc, #340]	; (8103490 <HAL_DMA_Abort_IT+0x43c>)
 810333c:	4293      	cmp	r3, r2
 810333e:	d059      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103340:	687b      	ldr	r3, [r7, #4]
 8103342:	681b      	ldr	r3, [r3, #0]
 8103344:	4a53      	ldr	r2, [pc, #332]	; (8103494 <HAL_DMA_Abort_IT+0x440>)
 8103346:	4293      	cmp	r3, r2
 8103348:	d054      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 810334a:	687b      	ldr	r3, [r7, #4]
 810334c:	681b      	ldr	r3, [r3, #0]
 810334e:	4a52      	ldr	r2, [pc, #328]	; (8103498 <HAL_DMA_Abort_IT+0x444>)
 8103350:	4293      	cmp	r3, r2
 8103352:	d04f      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103354:	687b      	ldr	r3, [r7, #4]
 8103356:	681b      	ldr	r3, [r3, #0]
 8103358:	4a50      	ldr	r2, [pc, #320]	; (810349c <HAL_DMA_Abort_IT+0x448>)
 810335a:	4293      	cmp	r3, r2
 810335c:	d04a      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 810335e:	687b      	ldr	r3, [r7, #4]
 8103360:	681b      	ldr	r3, [r3, #0]
 8103362:	4a4f      	ldr	r2, [pc, #316]	; (81034a0 <HAL_DMA_Abort_IT+0x44c>)
 8103364:	4293      	cmp	r3, r2
 8103366:	d045      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103368:	687b      	ldr	r3, [r7, #4]
 810336a:	681b      	ldr	r3, [r3, #0]
 810336c:	4a4d      	ldr	r2, [pc, #308]	; (81034a4 <HAL_DMA_Abort_IT+0x450>)
 810336e:	4293      	cmp	r3, r2
 8103370:	d040      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103372:	687b      	ldr	r3, [r7, #4]
 8103374:	681b      	ldr	r3, [r3, #0]
 8103376:	4a4c      	ldr	r2, [pc, #304]	; (81034a8 <HAL_DMA_Abort_IT+0x454>)
 8103378:	4293      	cmp	r3, r2
 810337a:	d03b      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 810337c:	687b      	ldr	r3, [r7, #4]
 810337e:	681b      	ldr	r3, [r3, #0]
 8103380:	4a4a      	ldr	r2, [pc, #296]	; (81034ac <HAL_DMA_Abort_IT+0x458>)
 8103382:	4293      	cmp	r3, r2
 8103384:	d036      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103386:	687b      	ldr	r3, [r7, #4]
 8103388:	681b      	ldr	r3, [r3, #0]
 810338a:	4a49      	ldr	r2, [pc, #292]	; (81034b0 <HAL_DMA_Abort_IT+0x45c>)
 810338c:	4293      	cmp	r3, r2
 810338e:	d031      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 8103390:	687b      	ldr	r3, [r7, #4]
 8103392:	681b      	ldr	r3, [r3, #0]
 8103394:	4a47      	ldr	r2, [pc, #284]	; (81034b4 <HAL_DMA_Abort_IT+0x460>)
 8103396:	4293      	cmp	r3, r2
 8103398:	d02c      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 810339a:	687b      	ldr	r3, [r7, #4]
 810339c:	681b      	ldr	r3, [r3, #0]
 810339e:	4a46      	ldr	r2, [pc, #280]	; (81034b8 <HAL_DMA_Abort_IT+0x464>)
 81033a0:	4293      	cmp	r3, r2
 81033a2:	d027      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 81033a4:	687b      	ldr	r3, [r7, #4]
 81033a6:	681b      	ldr	r3, [r3, #0]
 81033a8:	4a44      	ldr	r2, [pc, #272]	; (81034bc <HAL_DMA_Abort_IT+0x468>)
 81033aa:	4293      	cmp	r3, r2
 81033ac:	d022      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 81033ae:	687b      	ldr	r3, [r7, #4]
 81033b0:	681b      	ldr	r3, [r3, #0]
 81033b2:	4a43      	ldr	r2, [pc, #268]	; (81034c0 <HAL_DMA_Abort_IT+0x46c>)
 81033b4:	4293      	cmp	r3, r2
 81033b6:	d01d      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 81033b8:	687b      	ldr	r3, [r7, #4]
 81033ba:	681b      	ldr	r3, [r3, #0]
 81033bc:	4a41      	ldr	r2, [pc, #260]	; (81034c4 <HAL_DMA_Abort_IT+0x470>)
 81033be:	4293      	cmp	r3, r2
 81033c0:	d018      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 81033c2:	687b      	ldr	r3, [r7, #4]
 81033c4:	681b      	ldr	r3, [r3, #0]
 81033c6:	4a40      	ldr	r2, [pc, #256]	; (81034c8 <HAL_DMA_Abort_IT+0x474>)
 81033c8:	4293      	cmp	r3, r2
 81033ca:	d013      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 81033cc:	687b      	ldr	r3, [r7, #4]
 81033ce:	681b      	ldr	r3, [r3, #0]
 81033d0:	4a3e      	ldr	r2, [pc, #248]	; (81034cc <HAL_DMA_Abort_IT+0x478>)
 81033d2:	4293      	cmp	r3, r2
 81033d4:	d00e      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 81033d6:	687b      	ldr	r3, [r7, #4]
 81033d8:	681b      	ldr	r3, [r3, #0]
 81033da:	4a3d      	ldr	r2, [pc, #244]	; (81034d0 <HAL_DMA_Abort_IT+0x47c>)
 81033dc:	4293      	cmp	r3, r2
 81033de:	d009      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 81033e0:	687b      	ldr	r3, [r7, #4]
 81033e2:	681b      	ldr	r3, [r3, #0]
 81033e4:	4a3b      	ldr	r2, [pc, #236]	; (81034d4 <HAL_DMA_Abort_IT+0x480>)
 81033e6:	4293      	cmp	r3, r2
 81033e8:	d004      	beq.n	81033f4 <HAL_DMA_Abort_IT+0x3a0>
 81033ea:	687b      	ldr	r3, [r7, #4]
 81033ec:	681b      	ldr	r3, [r3, #0]
 81033ee:	4a3a      	ldr	r2, [pc, #232]	; (81034d8 <HAL_DMA_Abort_IT+0x484>)
 81033f0:	4293      	cmp	r3, r2
 81033f2:	d101      	bne.n	81033f8 <HAL_DMA_Abort_IT+0x3a4>
 81033f4:	2301      	movs	r3, #1
 81033f6:	e000      	b.n	81033fa <HAL_DMA_Abort_IT+0x3a6>
 81033f8:	2300      	movs	r3, #0
 81033fa:	2b00      	cmp	r3, #0
 81033fc:	d028      	beq.n	8103450 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 81033fe:	687b      	ldr	r3, [r7, #4]
 8103400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103402:	681a      	ldr	r2, [r3, #0]
 8103404:	687b      	ldr	r3, [r7, #4]
 8103406:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103408:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 810340c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 810340e:	687b      	ldr	r3, [r7, #4]
 8103410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103412:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103414:	687b      	ldr	r3, [r7, #4]
 8103416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103418:	f003 031f 	and.w	r3, r3, #31
 810341c:	2201      	movs	r2, #1
 810341e:	409a      	lsls	r2, r3
 8103420:	68fb      	ldr	r3, [r7, #12]
 8103422:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103424:	687b      	ldr	r3, [r7, #4]
 8103426:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103428:	687a      	ldr	r2, [r7, #4]
 810342a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 810342c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 810342e:	687b      	ldr	r3, [r7, #4]
 8103430:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103432:	2b00      	cmp	r3, #0
 8103434:	d00c      	beq.n	8103450 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8103436:	687b      	ldr	r3, [r7, #4]
 8103438:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810343a:	681a      	ldr	r2, [r3, #0]
 810343c:	687b      	ldr	r3, [r7, #4]
 810343e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103440:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8103444:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103446:	687b      	ldr	r3, [r7, #4]
 8103448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810344a:	687a      	ldr	r2, [r7, #4]
 810344c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 810344e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8103450:	687b      	ldr	r3, [r7, #4]
 8103452:	2200      	movs	r2, #0
 8103454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8103458:	687b      	ldr	r3, [r7, #4]
 810345a:	2201      	movs	r2, #1
 810345c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8103460:	687b      	ldr	r3, [r7, #4]
 8103462:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103464:	2b00      	cmp	r3, #0
 8103466:	d003      	beq.n	8103470 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8103468:	687b      	ldr	r3, [r7, #4]
 810346a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810346c:	6878      	ldr	r0, [r7, #4]
 810346e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8103470:	2300      	movs	r3, #0
}
 8103472:	4618      	mov	r0, r3
 8103474:	3710      	adds	r7, #16
 8103476:	46bd      	mov	sp, r7
 8103478:	bd80      	pop	{r7, pc}
 810347a:	bf00      	nop
 810347c:	40020010 	.word	0x40020010
 8103480:	40020028 	.word	0x40020028
 8103484:	40020040 	.word	0x40020040
 8103488:	40020058 	.word	0x40020058
 810348c:	40020070 	.word	0x40020070
 8103490:	40020088 	.word	0x40020088
 8103494:	400200a0 	.word	0x400200a0
 8103498:	400200b8 	.word	0x400200b8
 810349c:	40020410 	.word	0x40020410
 81034a0:	40020428 	.word	0x40020428
 81034a4:	40020440 	.word	0x40020440
 81034a8:	40020458 	.word	0x40020458
 81034ac:	40020470 	.word	0x40020470
 81034b0:	40020488 	.word	0x40020488
 81034b4:	400204a0 	.word	0x400204a0
 81034b8:	400204b8 	.word	0x400204b8
 81034bc:	58025408 	.word	0x58025408
 81034c0:	5802541c 	.word	0x5802541c
 81034c4:	58025430 	.word	0x58025430
 81034c8:	58025444 	.word	0x58025444
 81034cc:	58025458 	.word	0x58025458
 81034d0:	5802546c 	.word	0x5802546c
 81034d4:	58025480 	.word	0x58025480
 81034d8:	58025494 	.word	0x58025494

081034dc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 81034dc:	b580      	push	{r7, lr}
 81034de:	b08a      	sub	sp, #40	; 0x28
 81034e0:	af00      	add	r7, sp, #0
 81034e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 81034e4:	2300      	movs	r3, #0
 81034e6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 81034e8:	4b67      	ldr	r3, [pc, #412]	; (8103688 <HAL_DMA_IRQHandler+0x1ac>)
 81034ea:	681b      	ldr	r3, [r3, #0]
 81034ec:	4a67      	ldr	r2, [pc, #412]	; (810368c <HAL_DMA_IRQHandler+0x1b0>)
 81034ee:	fba2 2303 	umull	r2, r3, r2, r3
 81034f2:	0a9b      	lsrs	r3, r3, #10
 81034f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 81034f6:	687b      	ldr	r3, [r7, #4]
 81034f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81034fa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81034fc:	687b      	ldr	r3, [r7, #4]
 81034fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103500:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8103502:	6a3b      	ldr	r3, [r7, #32]
 8103504:	681b      	ldr	r3, [r3, #0]
 8103506:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8103508:	69fb      	ldr	r3, [r7, #28]
 810350a:	681b      	ldr	r3, [r3, #0]
 810350c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 810350e:	687b      	ldr	r3, [r7, #4]
 8103510:	681b      	ldr	r3, [r3, #0]
 8103512:	4a5f      	ldr	r2, [pc, #380]	; (8103690 <HAL_DMA_IRQHandler+0x1b4>)
 8103514:	4293      	cmp	r3, r2
 8103516:	d04a      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103518:	687b      	ldr	r3, [r7, #4]
 810351a:	681b      	ldr	r3, [r3, #0]
 810351c:	4a5d      	ldr	r2, [pc, #372]	; (8103694 <HAL_DMA_IRQHandler+0x1b8>)
 810351e:	4293      	cmp	r3, r2
 8103520:	d045      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103522:	687b      	ldr	r3, [r7, #4]
 8103524:	681b      	ldr	r3, [r3, #0]
 8103526:	4a5c      	ldr	r2, [pc, #368]	; (8103698 <HAL_DMA_IRQHandler+0x1bc>)
 8103528:	4293      	cmp	r3, r2
 810352a:	d040      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 810352c:	687b      	ldr	r3, [r7, #4]
 810352e:	681b      	ldr	r3, [r3, #0]
 8103530:	4a5a      	ldr	r2, [pc, #360]	; (810369c <HAL_DMA_IRQHandler+0x1c0>)
 8103532:	4293      	cmp	r3, r2
 8103534:	d03b      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103536:	687b      	ldr	r3, [r7, #4]
 8103538:	681b      	ldr	r3, [r3, #0]
 810353a:	4a59      	ldr	r2, [pc, #356]	; (81036a0 <HAL_DMA_IRQHandler+0x1c4>)
 810353c:	4293      	cmp	r3, r2
 810353e:	d036      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103540:	687b      	ldr	r3, [r7, #4]
 8103542:	681b      	ldr	r3, [r3, #0]
 8103544:	4a57      	ldr	r2, [pc, #348]	; (81036a4 <HAL_DMA_IRQHandler+0x1c8>)
 8103546:	4293      	cmp	r3, r2
 8103548:	d031      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 810354a:	687b      	ldr	r3, [r7, #4]
 810354c:	681b      	ldr	r3, [r3, #0]
 810354e:	4a56      	ldr	r2, [pc, #344]	; (81036a8 <HAL_DMA_IRQHandler+0x1cc>)
 8103550:	4293      	cmp	r3, r2
 8103552:	d02c      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103554:	687b      	ldr	r3, [r7, #4]
 8103556:	681b      	ldr	r3, [r3, #0]
 8103558:	4a54      	ldr	r2, [pc, #336]	; (81036ac <HAL_DMA_IRQHandler+0x1d0>)
 810355a:	4293      	cmp	r3, r2
 810355c:	d027      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 810355e:	687b      	ldr	r3, [r7, #4]
 8103560:	681b      	ldr	r3, [r3, #0]
 8103562:	4a53      	ldr	r2, [pc, #332]	; (81036b0 <HAL_DMA_IRQHandler+0x1d4>)
 8103564:	4293      	cmp	r3, r2
 8103566:	d022      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103568:	687b      	ldr	r3, [r7, #4]
 810356a:	681b      	ldr	r3, [r3, #0]
 810356c:	4a51      	ldr	r2, [pc, #324]	; (81036b4 <HAL_DMA_IRQHandler+0x1d8>)
 810356e:	4293      	cmp	r3, r2
 8103570:	d01d      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103572:	687b      	ldr	r3, [r7, #4]
 8103574:	681b      	ldr	r3, [r3, #0]
 8103576:	4a50      	ldr	r2, [pc, #320]	; (81036b8 <HAL_DMA_IRQHandler+0x1dc>)
 8103578:	4293      	cmp	r3, r2
 810357a:	d018      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 810357c:	687b      	ldr	r3, [r7, #4]
 810357e:	681b      	ldr	r3, [r3, #0]
 8103580:	4a4e      	ldr	r2, [pc, #312]	; (81036bc <HAL_DMA_IRQHandler+0x1e0>)
 8103582:	4293      	cmp	r3, r2
 8103584:	d013      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103586:	687b      	ldr	r3, [r7, #4]
 8103588:	681b      	ldr	r3, [r3, #0]
 810358a:	4a4d      	ldr	r2, [pc, #308]	; (81036c0 <HAL_DMA_IRQHandler+0x1e4>)
 810358c:	4293      	cmp	r3, r2
 810358e:	d00e      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 8103590:	687b      	ldr	r3, [r7, #4]
 8103592:	681b      	ldr	r3, [r3, #0]
 8103594:	4a4b      	ldr	r2, [pc, #300]	; (81036c4 <HAL_DMA_IRQHandler+0x1e8>)
 8103596:	4293      	cmp	r3, r2
 8103598:	d009      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 810359a:	687b      	ldr	r3, [r7, #4]
 810359c:	681b      	ldr	r3, [r3, #0]
 810359e:	4a4a      	ldr	r2, [pc, #296]	; (81036c8 <HAL_DMA_IRQHandler+0x1ec>)
 81035a0:	4293      	cmp	r3, r2
 81035a2:	d004      	beq.n	81035ae <HAL_DMA_IRQHandler+0xd2>
 81035a4:	687b      	ldr	r3, [r7, #4]
 81035a6:	681b      	ldr	r3, [r3, #0]
 81035a8:	4a48      	ldr	r2, [pc, #288]	; (81036cc <HAL_DMA_IRQHandler+0x1f0>)
 81035aa:	4293      	cmp	r3, r2
 81035ac:	d101      	bne.n	81035b2 <HAL_DMA_IRQHandler+0xd6>
 81035ae:	2301      	movs	r3, #1
 81035b0:	e000      	b.n	81035b4 <HAL_DMA_IRQHandler+0xd8>
 81035b2:	2300      	movs	r3, #0
 81035b4:	2b00      	cmp	r3, #0
 81035b6:	f000 842b 	beq.w	8103e10 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81035ba:	687b      	ldr	r3, [r7, #4]
 81035bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81035be:	f003 031f 	and.w	r3, r3, #31
 81035c2:	2208      	movs	r2, #8
 81035c4:	409a      	lsls	r2, r3
 81035c6:	69bb      	ldr	r3, [r7, #24]
 81035c8:	4013      	ands	r3, r2
 81035ca:	2b00      	cmp	r3, #0
 81035cc:	f000 80a2 	beq.w	8103714 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 81035d0:	687b      	ldr	r3, [r7, #4]
 81035d2:	681b      	ldr	r3, [r3, #0]
 81035d4:	4a2e      	ldr	r2, [pc, #184]	; (8103690 <HAL_DMA_IRQHandler+0x1b4>)
 81035d6:	4293      	cmp	r3, r2
 81035d8:	d04a      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 81035da:	687b      	ldr	r3, [r7, #4]
 81035dc:	681b      	ldr	r3, [r3, #0]
 81035de:	4a2d      	ldr	r2, [pc, #180]	; (8103694 <HAL_DMA_IRQHandler+0x1b8>)
 81035e0:	4293      	cmp	r3, r2
 81035e2:	d045      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 81035e4:	687b      	ldr	r3, [r7, #4]
 81035e6:	681b      	ldr	r3, [r3, #0]
 81035e8:	4a2b      	ldr	r2, [pc, #172]	; (8103698 <HAL_DMA_IRQHandler+0x1bc>)
 81035ea:	4293      	cmp	r3, r2
 81035ec:	d040      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 81035ee:	687b      	ldr	r3, [r7, #4]
 81035f0:	681b      	ldr	r3, [r3, #0]
 81035f2:	4a2a      	ldr	r2, [pc, #168]	; (810369c <HAL_DMA_IRQHandler+0x1c0>)
 81035f4:	4293      	cmp	r3, r2
 81035f6:	d03b      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 81035f8:	687b      	ldr	r3, [r7, #4]
 81035fa:	681b      	ldr	r3, [r3, #0]
 81035fc:	4a28      	ldr	r2, [pc, #160]	; (81036a0 <HAL_DMA_IRQHandler+0x1c4>)
 81035fe:	4293      	cmp	r3, r2
 8103600:	d036      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 8103602:	687b      	ldr	r3, [r7, #4]
 8103604:	681b      	ldr	r3, [r3, #0]
 8103606:	4a27      	ldr	r2, [pc, #156]	; (81036a4 <HAL_DMA_IRQHandler+0x1c8>)
 8103608:	4293      	cmp	r3, r2
 810360a:	d031      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 810360c:	687b      	ldr	r3, [r7, #4]
 810360e:	681b      	ldr	r3, [r3, #0]
 8103610:	4a25      	ldr	r2, [pc, #148]	; (81036a8 <HAL_DMA_IRQHandler+0x1cc>)
 8103612:	4293      	cmp	r3, r2
 8103614:	d02c      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 8103616:	687b      	ldr	r3, [r7, #4]
 8103618:	681b      	ldr	r3, [r3, #0]
 810361a:	4a24      	ldr	r2, [pc, #144]	; (81036ac <HAL_DMA_IRQHandler+0x1d0>)
 810361c:	4293      	cmp	r3, r2
 810361e:	d027      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 8103620:	687b      	ldr	r3, [r7, #4]
 8103622:	681b      	ldr	r3, [r3, #0]
 8103624:	4a22      	ldr	r2, [pc, #136]	; (81036b0 <HAL_DMA_IRQHandler+0x1d4>)
 8103626:	4293      	cmp	r3, r2
 8103628:	d022      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 810362a:	687b      	ldr	r3, [r7, #4]
 810362c:	681b      	ldr	r3, [r3, #0]
 810362e:	4a21      	ldr	r2, [pc, #132]	; (81036b4 <HAL_DMA_IRQHandler+0x1d8>)
 8103630:	4293      	cmp	r3, r2
 8103632:	d01d      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 8103634:	687b      	ldr	r3, [r7, #4]
 8103636:	681b      	ldr	r3, [r3, #0]
 8103638:	4a1f      	ldr	r2, [pc, #124]	; (81036b8 <HAL_DMA_IRQHandler+0x1dc>)
 810363a:	4293      	cmp	r3, r2
 810363c:	d018      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 810363e:	687b      	ldr	r3, [r7, #4]
 8103640:	681b      	ldr	r3, [r3, #0]
 8103642:	4a1e      	ldr	r2, [pc, #120]	; (81036bc <HAL_DMA_IRQHandler+0x1e0>)
 8103644:	4293      	cmp	r3, r2
 8103646:	d013      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 8103648:	687b      	ldr	r3, [r7, #4]
 810364a:	681b      	ldr	r3, [r3, #0]
 810364c:	4a1c      	ldr	r2, [pc, #112]	; (81036c0 <HAL_DMA_IRQHandler+0x1e4>)
 810364e:	4293      	cmp	r3, r2
 8103650:	d00e      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 8103652:	687b      	ldr	r3, [r7, #4]
 8103654:	681b      	ldr	r3, [r3, #0]
 8103656:	4a1b      	ldr	r2, [pc, #108]	; (81036c4 <HAL_DMA_IRQHandler+0x1e8>)
 8103658:	4293      	cmp	r3, r2
 810365a:	d009      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 810365c:	687b      	ldr	r3, [r7, #4]
 810365e:	681b      	ldr	r3, [r3, #0]
 8103660:	4a19      	ldr	r2, [pc, #100]	; (81036c8 <HAL_DMA_IRQHandler+0x1ec>)
 8103662:	4293      	cmp	r3, r2
 8103664:	d004      	beq.n	8103670 <HAL_DMA_IRQHandler+0x194>
 8103666:	687b      	ldr	r3, [r7, #4]
 8103668:	681b      	ldr	r3, [r3, #0]
 810366a:	4a18      	ldr	r2, [pc, #96]	; (81036cc <HAL_DMA_IRQHandler+0x1f0>)
 810366c:	4293      	cmp	r3, r2
 810366e:	d12f      	bne.n	81036d0 <HAL_DMA_IRQHandler+0x1f4>
 8103670:	687b      	ldr	r3, [r7, #4]
 8103672:	681b      	ldr	r3, [r3, #0]
 8103674:	681b      	ldr	r3, [r3, #0]
 8103676:	f003 0304 	and.w	r3, r3, #4
 810367a:	2b00      	cmp	r3, #0
 810367c:	bf14      	ite	ne
 810367e:	2301      	movne	r3, #1
 8103680:	2300      	moveq	r3, #0
 8103682:	b2db      	uxtb	r3, r3
 8103684:	e02e      	b.n	81036e4 <HAL_DMA_IRQHandler+0x208>
 8103686:	bf00      	nop
 8103688:	10000000 	.word	0x10000000
 810368c:	1b4e81b5 	.word	0x1b4e81b5
 8103690:	40020010 	.word	0x40020010
 8103694:	40020028 	.word	0x40020028
 8103698:	40020040 	.word	0x40020040
 810369c:	40020058 	.word	0x40020058
 81036a0:	40020070 	.word	0x40020070
 81036a4:	40020088 	.word	0x40020088
 81036a8:	400200a0 	.word	0x400200a0
 81036ac:	400200b8 	.word	0x400200b8
 81036b0:	40020410 	.word	0x40020410
 81036b4:	40020428 	.word	0x40020428
 81036b8:	40020440 	.word	0x40020440
 81036bc:	40020458 	.word	0x40020458
 81036c0:	40020470 	.word	0x40020470
 81036c4:	40020488 	.word	0x40020488
 81036c8:	400204a0 	.word	0x400204a0
 81036cc:	400204b8 	.word	0x400204b8
 81036d0:	687b      	ldr	r3, [r7, #4]
 81036d2:	681b      	ldr	r3, [r3, #0]
 81036d4:	681b      	ldr	r3, [r3, #0]
 81036d6:	f003 0308 	and.w	r3, r3, #8
 81036da:	2b00      	cmp	r3, #0
 81036dc:	bf14      	ite	ne
 81036de:	2301      	movne	r3, #1
 81036e0:	2300      	moveq	r3, #0
 81036e2:	b2db      	uxtb	r3, r3
 81036e4:	2b00      	cmp	r3, #0
 81036e6:	d015      	beq.n	8103714 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 81036e8:	687b      	ldr	r3, [r7, #4]
 81036ea:	681b      	ldr	r3, [r3, #0]
 81036ec:	681a      	ldr	r2, [r3, #0]
 81036ee:	687b      	ldr	r3, [r7, #4]
 81036f0:	681b      	ldr	r3, [r3, #0]
 81036f2:	f022 0204 	bic.w	r2, r2, #4
 81036f6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81036f8:	687b      	ldr	r3, [r7, #4]
 81036fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81036fc:	f003 031f 	and.w	r3, r3, #31
 8103700:	2208      	movs	r2, #8
 8103702:	409a      	lsls	r2, r3
 8103704:	6a3b      	ldr	r3, [r7, #32]
 8103706:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8103708:	687b      	ldr	r3, [r7, #4]
 810370a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810370c:	f043 0201 	orr.w	r2, r3, #1
 8103710:	687b      	ldr	r3, [r7, #4]
 8103712:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103714:	687b      	ldr	r3, [r7, #4]
 8103716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103718:	f003 031f 	and.w	r3, r3, #31
 810371c:	69ba      	ldr	r2, [r7, #24]
 810371e:	fa22 f303 	lsr.w	r3, r2, r3
 8103722:	f003 0301 	and.w	r3, r3, #1
 8103726:	2b00      	cmp	r3, #0
 8103728:	d06e      	beq.n	8103808 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 810372a:	687b      	ldr	r3, [r7, #4]
 810372c:	681b      	ldr	r3, [r3, #0]
 810372e:	4a69      	ldr	r2, [pc, #420]	; (81038d4 <HAL_DMA_IRQHandler+0x3f8>)
 8103730:	4293      	cmp	r3, r2
 8103732:	d04a      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 8103734:	687b      	ldr	r3, [r7, #4]
 8103736:	681b      	ldr	r3, [r3, #0]
 8103738:	4a67      	ldr	r2, [pc, #412]	; (81038d8 <HAL_DMA_IRQHandler+0x3fc>)
 810373a:	4293      	cmp	r3, r2
 810373c:	d045      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 810373e:	687b      	ldr	r3, [r7, #4]
 8103740:	681b      	ldr	r3, [r3, #0]
 8103742:	4a66      	ldr	r2, [pc, #408]	; (81038dc <HAL_DMA_IRQHandler+0x400>)
 8103744:	4293      	cmp	r3, r2
 8103746:	d040      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 8103748:	687b      	ldr	r3, [r7, #4]
 810374a:	681b      	ldr	r3, [r3, #0]
 810374c:	4a64      	ldr	r2, [pc, #400]	; (81038e0 <HAL_DMA_IRQHandler+0x404>)
 810374e:	4293      	cmp	r3, r2
 8103750:	d03b      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 8103752:	687b      	ldr	r3, [r7, #4]
 8103754:	681b      	ldr	r3, [r3, #0]
 8103756:	4a63      	ldr	r2, [pc, #396]	; (81038e4 <HAL_DMA_IRQHandler+0x408>)
 8103758:	4293      	cmp	r3, r2
 810375a:	d036      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 810375c:	687b      	ldr	r3, [r7, #4]
 810375e:	681b      	ldr	r3, [r3, #0]
 8103760:	4a61      	ldr	r2, [pc, #388]	; (81038e8 <HAL_DMA_IRQHandler+0x40c>)
 8103762:	4293      	cmp	r3, r2
 8103764:	d031      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 8103766:	687b      	ldr	r3, [r7, #4]
 8103768:	681b      	ldr	r3, [r3, #0]
 810376a:	4a60      	ldr	r2, [pc, #384]	; (81038ec <HAL_DMA_IRQHandler+0x410>)
 810376c:	4293      	cmp	r3, r2
 810376e:	d02c      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 8103770:	687b      	ldr	r3, [r7, #4]
 8103772:	681b      	ldr	r3, [r3, #0]
 8103774:	4a5e      	ldr	r2, [pc, #376]	; (81038f0 <HAL_DMA_IRQHandler+0x414>)
 8103776:	4293      	cmp	r3, r2
 8103778:	d027      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 810377a:	687b      	ldr	r3, [r7, #4]
 810377c:	681b      	ldr	r3, [r3, #0]
 810377e:	4a5d      	ldr	r2, [pc, #372]	; (81038f4 <HAL_DMA_IRQHandler+0x418>)
 8103780:	4293      	cmp	r3, r2
 8103782:	d022      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 8103784:	687b      	ldr	r3, [r7, #4]
 8103786:	681b      	ldr	r3, [r3, #0]
 8103788:	4a5b      	ldr	r2, [pc, #364]	; (81038f8 <HAL_DMA_IRQHandler+0x41c>)
 810378a:	4293      	cmp	r3, r2
 810378c:	d01d      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 810378e:	687b      	ldr	r3, [r7, #4]
 8103790:	681b      	ldr	r3, [r3, #0]
 8103792:	4a5a      	ldr	r2, [pc, #360]	; (81038fc <HAL_DMA_IRQHandler+0x420>)
 8103794:	4293      	cmp	r3, r2
 8103796:	d018      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 8103798:	687b      	ldr	r3, [r7, #4]
 810379a:	681b      	ldr	r3, [r3, #0]
 810379c:	4a58      	ldr	r2, [pc, #352]	; (8103900 <HAL_DMA_IRQHandler+0x424>)
 810379e:	4293      	cmp	r3, r2
 81037a0:	d013      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 81037a2:	687b      	ldr	r3, [r7, #4]
 81037a4:	681b      	ldr	r3, [r3, #0]
 81037a6:	4a57      	ldr	r2, [pc, #348]	; (8103904 <HAL_DMA_IRQHandler+0x428>)
 81037a8:	4293      	cmp	r3, r2
 81037aa:	d00e      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 81037ac:	687b      	ldr	r3, [r7, #4]
 81037ae:	681b      	ldr	r3, [r3, #0]
 81037b0:	4a55      	ldr	r2, [pc, #340]	; (8103908 <HAL_DMA_IRQHandler+0x42c>)
 81037b2:	4293      	cmp	r3, r2
 81037b4:	d009      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 81037b6:	687b      	ldr	r3, [r7, #4]
 81037b8:	681b      	ldr	r3, [r3, #0]
 81037ba:	4a54      	ldr	r2, [pc, #336]	; (810390c <HAL_DMA_IRQHandler+0x430>)
 81037bc:	4293      	cmp	r3, r2
 81037be:	d004      	beq.n	81037ca <HAL_DMA_IRQHandler+0x2ee>
 81037c0:	687b      	ldr	r3, [r7, #4]
 81037c2:	681b      	ldr	r3, [r3, #0]
 81037c4:	4a52      	ldr	r2, [pc, #328]	; (8103910 <HAL_DMA_IRQHandler+0x434>)
 81037c6:	4293      	cmp	r3, r2
 81037c8:	d10a      	bne.n	81037e0 <HAL_DMA_IRQHandler+0x304>
 81037ca:	687b      	ldr	r3, [r7, #4]
 81037cc:	681b      	ldr	r3, [r3, #0]
 81037ce:	695b      	ldr	r3, [r3, #20]
 81037d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81037d4:	2b00      	cmp	r3, #0
 81037d6:	bf14      	ite	ne
 81037d8:	2301      	movne	r3, #1
 81037da:	2300      	moveq	r3, #0
 81037dc:	b2db      	uxtb	r3, r3
 81037de:	e003      	b.n	81037e8 <HAL_DMA_IRQHandler+0x30c>
 81037e0:	687b      	ldr	r3, [r7, #4]
 81037e2:	681b      	ldr	r3, [r3, #0]
 81037e4:	681b      	ldr	r3, [r3, #0]
 81037e6:	2300      	movs	r3, #0
 81037e8:	2b00      	cmp	r3, #0
 81037ea:	d00d      	beq.n	8103808 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 81037ec:	687b      	ldr	r3, [r7, #4]
 81037ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81037f0:	f003 031f 	and.w	r3, r3, #31
 81037f4:	2201      	movs	r2, #1
 81037f6:	409a      	lsls	r2, r3
 81037f8:	6a3b      	ldr	r3, [r7, #32]
 81037fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 81037fc:	687b      	ldr	r3, [r7, #4]
 81037fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103800:	f043 0202 	orr.w	r2, r3, #2
 8103804:	687b      	ldr	r3, [r7, #4]
 8103806:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103808:	687b      	ldr	r3, [r7, #4]
 810380a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810380c:	f003 031f 	and.w	r3, r3, #31
 8103810:	2204      	movs	r2, #4
 8103812:	409a      	lsls	r2, r3
 8103814:	69bb      	ldr	r3, [r7, #24]
 8103816:	4013      	ands	r3, r2
 8103818:	2b00      	cmp	r3, #0
 810381a:	f000 808f 	beq.w	810393c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 810381e:	687b      	ldr	r3, [r7, #4]
 8103820:	681b      	ldr	r3, [r3, #0]
 8103822:	4a2c      	ldr	r2, [pc, #176]	; (81038d4 <HAL_DMA_IRQHandler+0x3f8>)
 8103824:	4293      	cmp	r3, r2
 8103826:	d04a      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 8103828:	687b      	ldr	r3, [r7, #4]
 810382a:	681b      	ldr	r3, [r3, #0]
 810382c:	4a2a      	ldr	r2, [pc, #168]	; (81038d8 <HAL_DMA_IRQHandler+0x3fc>)
 810382e:	4293      	cmp	r3, r2
 8103830:	d045      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 8103832:	687b      	ldr	r3, [r7, #4]
 8103834:	681b      	ldr	r3, [r3, #0]
 8103836:	4a29      	ldr	r2, [pc, #164]	; (81038dc <HAL_DMA_IRQHandler+0x400>)
 8103838:	4293      	cmp	r3, r2
 810383a:	d040      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 810383c:	687b      	ldr	r3, [r7, #4]
 810383e:	681b      	ldr	r3, [r3, #0]
 8103840:	4a27      	ldr	r2, [pc, #156]	; (81038e0 <HAL_DMA_IRQHandler+0x404>)
 8103842:	4293      	cmp	r3, r2
 8103844:	d03b      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 8103846:	687b      	ldr	r3, [r7, #4]
 8103848:	681b      	ldr	r3, [r3, #0]
 810384a:	4a26      	ldr	r2, [pc, #152]	; (81038e4 <HAL_DMA_IRQHandler+0x408>)
 810384c:	4293      	cmp	r3, r2
 810384e:	d036      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 8103850:	687b      	ldr	r3, [r7, #4]
 8103852:	681b      	ldr	r3, [r3, #0]
 8103854:	4a24      	ldr	r2, [pc, #144]	; (81038e8 <HAL_DMA_IRQHandler+0x40c>)
 8103856:	4293      	cmp	r3, r2
 8103858:	d031      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 810385a:	687b      	ldr	r3, [r7, #4]
 810385c:	681b      	ldr	r3, [r3, #0]
 810385e:	4a23      	ldr	r2, [pc, #140]	; (81038ec <HAL_DMA_IRQHandler+0x410>)
 8103860:	4293      	cmp	r3, r2
 8103862:	d02c      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 8103864:	687b      	ldr	r3, [r7, #4]
 8103866:	681b      	ldr	r3, [r3, #0]
 8103868:	4a21      	ldr	r2, [pc, #132]	; (81038f0 <HAL_DMA_IRQHandler+0x414>)
 810386a:	4293      	cmp	r3, r2
 810386c:	d027      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 810386e:	687b      	ldr	r3, [r7, #4]
 8103870:	681b      	ldr	r3, [r3, #0]
 8103872:	4a20      	ldr	r2, [pc, #128]	; (81038f4 <HAL_DMA_IRQHandler+0x418>)
 8103874:	4293      	cmp	r3, r2
 8103876:	d022      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 8103878:	687b      	ldr	r3, [r7, #4]
 810387a:	681b      	ldr	r3, [r3, #0]
 810387c:	4a1e      	ldr	r2, [pc, #120]	; (81038f8 <HAL_DMA_IRQHandler+0x41c>)
 810387e:	4293      	cmp	r3, r2
 8103880:	d01d      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 8103882:	687b      	ldr	r3, [r7, #4]
 8103884:	681b      	ldr	r3, [r3, #0]
 8103886:	4a1d      	ldr	r2, [pc, #116]	; (81038fc <HAL_DMA_IRQHandler+0x420>)
 8103888:	4293      	cmp	r3, r2
 810388a:	d018      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 810388c:	687b      	ldr	r3, [r7, #4]
 810388e:	681b      	ldr	r3, [r3, #0]
 8103890:	4a1b      	ldr	r2, [pc, #108]	; (8103900 <HAL_DMA_IRQHandler+0x424>)
 8103892:	4293      	cmp	r3, r2
 8103894:	d013      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 8103896:	687b      	ldr	r3, [r7, #4]
 8103898:	681b      	ldr	r3, [r3, #0]
 810389a:	4a1a      	ldr	r2, [pc, #104]	; (8103904 <HAL_DMA_IRQHandler+0x428>)
 810389c:	4293      	cmp	r3, r2
 810389e:	d00e      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 81038a0:	687b      	ldr	r3, [r7, #4]
 81038a2:	681b      	ldr	r3, [r3, #0]
 81038a4:	4a18      	ldr	r2, [pc, #96]	; (8103908 <HAL_DMA_IRQHandler+0x42c>)
 81038a6:	4293      	cmp	r3, r2
 81038a8:	d009      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 81038aa:	687b      	ldr	r3, [r7, #4]
 81038ac:	681b      	ldr	r3, [r3, #0]
 81038ae:	4a17      	ldr	r2, [pc, #92]	; (810390c <HAL_DMA_IRQHandler+0x430>)
 81038b0:	4293      	cmp	r3, r2
 81038b2:	d004      	beq.n	81038be <HAL_DMA_IRQHandler+0x3e2>
 81038b4:	687b      	ldr	r3, [r7, #4]
 81038b6:	681b      	ldr	r3, [r3, #0]
 81038b8:	4a15      	ldr	r2, [pc, #84]	; (8103910 <HAL_DMA_IRQHandler+0x434>)
 81038ba:	4293      	cmp	r3, r2
 81038bc:	d12a      	bne.n	8103914 <HAL_DMA_IRQHandler+0x438>
 81038be:	687b      	ldr	r3, [r7, #4]
 81038c0:	681b      	ldr	r3, [r3, #0]
 81038c2:	681b      	ldr	r3, [r3, #0]
 81038c4:	f003 0302 	and.w	r3, r3, #2
 81038c8:	2b00      	cmp	r3, #0
 81038ca:	bf14      	ite	ne
 81038cc:	2301      	movne	r3, #1
 81038ce:	2300      	moveq	r3, #0
 81038d0:	b2db      	uxtb	r3, r3
 81038d2:	e023      	b.n	810391c <HAL_DMA_IRQHandler+0x440>
 81038d4:	40020010 	.word	0x40020010
 81038d8:	40020028 	.word	0x40020028
 81038dc:	40020040 	.word	0x40020040
 81038e0:	40020058 	.word	0x40020058
 81038e4:	40020070 	.word	0x40020070
 81038e8:	40020088 	.word	0x40020088
 81038ec:	400200a0 	.word	0x400200a0
 81038f0:	400200b8 	.word	0x400200b8
 81038f4:	40020410 	.word	0x40020410
 81038f8:	40020428 	.word	0x40020428
 81038fc:	40020440 	.word	0x40020440
 8103900:	40020458 	.word	0x40020458
 8103904:	40020470 	.word	0x40020470
 8103908:	40020488 	.word	0x40020488
 810390c:	400204a0 	.word	0x400204a0
 8103910:	400204b8 	.word	0x400204b8
 8103914:	687b      	ldr	r3, [r7, #4]
 8103916:	681b      	ldr	r3, [r3, #0]
 8103918:	681b      	ldr	r3, [r3, #0]
 810391a:	2300      	movs	r3, #0
 810391c:	2b00      	cmp	r3, #0
 810391e:	d00d      	beq.n	810393c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103920:	687b      	ldr	r3, [r7, #4]
 8103922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103924:	f003 031f 	and.w	r3, r3, #31
 8103928:	2204      	movs	r2, #4
 810392a:	409a      	lsls	r2, r3
 810392c:	6a3b      	ldr	r3, [r7, #32]
 810392e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8103930:	687b      	ldr	r3, [r7, #4]
 8103932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103934:	f043 0204 	orr.w	r2, r3, #4
 8103938:	687b      	ldr	r3, [r7, #4]
 810393a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810393c:	687b      	ldr	r3, [r7, #4]
 810393e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103940:	f003 031f 	and.w	r3, r3, #31
 8103944:	2210      	movs	r2, #16
 8103946:	409a      	lsls	r2, r3
 8103948:	69bb      	ldr	r3, [r7, #24]
 810394a:	4013      	ands	r3, r2
 810394c:	2b00      	cmp	r3, #0
 810394e:	f000 80a6 	beq.w	8103a9e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8103952:	687b      	ldr	r3, [r7, #4]
 8103954:	681b      	ldr	r3, [r3, #0]
 8103956:	4a85      	ldr	r2, [pc, #532]	; (8103b6c <HAL_DMA_IRQHandler+0x690>)
 8103958:	4293      	cmp	r3, r2
 810395a:	d04a      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 810395c:	687b      	ldr	r3, [r7, #4]
 810395e:	681b      	ldr	r3, [r3, #0]
 8103960:	4a83      	ldr	r2, [pc, #524]	; (8103b70 <HAL_DMA_IRQHandler+0x694>)
 8103962:	4293      	cmp	r3, r2
 8103964:	d045      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 8103966:	687b      	ldr	r3, [r7, #4]
 8103968:	681b      	ldr	r3, [r3, #0]
 810396a:	4a82      	ldr	r2, [pc, #520]	; (8103b74 <HAL_DMA_IRQHandler+0x698>)
 810396c:	4293      	cmp	r3, r2
 810396e:	d040      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 8103970:	687b      	ldr	r3, [r7, #4]
 8103972:	681b      	ldr	r3, [r3, #0]
 8103974:	4a80      	ldr	r2, [pc, #512]	; (8103b78 <HAL_DMA_IRQHandler+0x69c>)
 8103976:	4293      	cmp	r3, r2
 8103978:	d03b      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 810397a:	687b      	ldr	r3, [r7, #4]
 810397c:	681b      	ldr	r3, [r3, #0]
 810397e:	4a7f      	ldr	r2, [pc, #508]	; (8103b7c <HAL_DMA_IRQHandler+0x6a0>)
 8103980:	4293      	cmp	r3, r2
 8103982:	d036      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 8103984:	687b      	ldr	r3, [r7, #4]
 8103986:	681b      	ldr	r3, [r3, #0]
 8103988:	4a7d      	ldr	r2, [pc, #500]	; (8103b80 <HAL_DMA_IRQHandler+0x6a4>)
 810398a:	4293      	cmp	r3, r2
 810398c:	d031      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 810398e:	687b      	ldr	r3, [r7, #4]
 8103990:	681b      	ldr	r3, [r3, #0]
 8103992:	4a7c      	ldr	r2, [pc, #496]	; (8103b84 <HAL_DMA_IRQHandler+0x6a8>)
 8103994:	4293      	cmp	r3, r2
 8103996:	d02c      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 8103998:	687b      	ldr	r3, [r7, #4]
 810399a:	681b      	ldr	r3, [r3, #0]
 810399c:	4a7a      	ldr	r2, [pc, #488]	; (8103b88 <HAL_DMA_IRQHandler+0x6ac>)
 810399e:	4293      	cmp	r3, r2
 81039a0:	d027      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 81039a2:	687b      	ldr	r3, [r7, #4]
 81039a4:	681b      	ldr	r3, [r3, #0]
 81039a6:	4a79      	ldr	r2, [pc, #484]	; (8103b8c <HAL_DMA_IRQHandler+0x6b0>)
 81039a8:	4293      	cmp	r3, r2
 81039aa:	d022      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 81039ac:	687b      	ldr	r3, [r7, #4]
 81039ae:	681b      	ldr	r3, [r3, #0]
 81039b0:	4a77      	ldr	r2, [pc, #476]	; (8103b90 <HAL_DMA_IRQHandler+0x6b4>)
 81039b2:	4293      	cmp	r3, r2
 81039b4:	d01d      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 81039b6:	687b      	ldr	r3, [r7, #4]
 81039b8:	681b      	ldr	r3, [r3, #0]
 81039ba:	4a76      	ldr	r2, [pc, #472]	; (8103b94 <HAL_DMA_IRQHandler+0x6b8>)
 81039bc:	4293      	cmp	r3, r2
 81039be:	d018      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 81039c0:	687b      	ldr	r3, [r7, #4]
 81039c2:	681b      	ldr	r3, [r3, #0]
 81039c4:	4a74      	ldr	r2, [pc, #464]	; (8103b98 <HAL_DMA_IRQHandler+0x6bc>)
 81039c6:	4293      	cmp	r3, r2
 81039c8:	d013      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 81039ca:	687b      	ldr	r3, [r7, #4]
 81039cc:	681b      	ldr	r3, [r3, #0]
 81039ce:	4a73      	ldr	r2, [pc, #460]	; (8103b9c <HAL_DMA_IRQHandler+0x6c0>)
 81039d0:	4293      	cmp	r3, r2
 81039d2:	d00e      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 81039d4:	687b      	ldr	r3, [r7, #4]
 81039d6:	681b      	ldr	r3, [r3, #0]
 81039d8:	4a71      	ldr	r2, [pc, #452]	; (8103ba0 <HAL_DMA_IRQHandler+0x6c4>)
 81039da:	4293      	cmp	r3, r2
 81039dc:	d009      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 81039de:	687b      	ldr	r3, [r7, #4]
 81039e0:	681b      	ldr	r3, [r3, #0]
 81039e2:	4a70      	ldr	r2, [pc, #448]	; (8103ba4 <HAL_DMA_IRQHandler+0x6c8>)
 81039e4:	4293      	cmp	r3, r2
 81039e6:	d004      	beq.n	81039f2 <HAL_DMA_IRQHandler+0x516>
 81039e8:	687b      	ldr	r3, [r7, #4]
 81039ea:	681b      	ldr	r3, [r3, #0]
 81039ec:	4a6e      	ldr	r2, [pc, #440]	; (8103ba8 <HAL_DMA_IRQHandler+0x6cc>)
 81039ee:	4293      	cmp	r3, r2
 81039f0:	d10a      	bne.n	8103a08 <HAL_DMA_IRQHandler+0x52c>
 81039f2:	687b      	ldr	r3, [r7, #4]
 81039f4:	681b      	ldr	r3, [r3, #0]
 81039f6:	681b      	ldr	r3, [r3, #0]
 81039f8:	f003 0308 	and.w	r3, r3, #8
 81039fc:	2b00      	cmp	r3, #0
 81039fe:	bf14      	ite	ne
 8103a00:	2301      	movne	r3, #1
 8103a02:	2300      	moveq	r3, #0
 8103a04:	b2db      	uxtb	r3, r3
 8103a06:	e009      	b.n	8103a1c <HAL_DMA_IRQHandler+0x540>
 8103a08:	687b      	ldr	r3, [r7, #4]
 8103a0a:	681b      	ldr	r3, [r3, #0]
 8103a0c:	681b      	ldr	r3, [r3, #0]
 8103a0e:	f003 0304 	and.w	r3, r3, #4
 8103a12:	2b00      	cmp	r3, #0
 8103a14:	bf14      	ite	ne
 8103a16:	2301      	movne	r3, #1
 8103a18:	2300      	moveq	r3, #0
 8103a1a:	b2db      	uxtb	r3, r3
 8103a1c:	2b00      	cmp	r3, #0
 8103a1e:	d03e      	beq.n	8103a9e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103a20:	687b      	ldr	r3, [r7, #4]
 8103a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103a24:	f003 031f 	and.w	r3, r3, #31
 8103a28:	2210      	movs	r2, #16
 8103a2a:	409a      	lsls	r2, r3
 8103a2c:	6a3b      	ldr	r3, [r7, #32]
 8103a2e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103a30:	687b      	ldr	r3, [r7, #4]
 8103a32:	681b      	ldr	r3, [r3, #0]
 8103a34:	681b      	ldr	r3, [r3, #0]
 8103a36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103a3a:	2b00      	cmp	r3, #0
 8103a3c:	d018      	beq.n	8103a70 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103a3e:	687b      	ldr	r3, [r7, #4]
 8103a40:	681b      	ldr	r3, [r3, #0]
 8103a42:	681b      	ldr	r3, [r3, #0]
 8103a44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103a48:	2b00      	cmp	r3, #0
 8103a4a:	d108      	bne.n	8103a5e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8103a4c:	687b      	ldr	r3, [r7, #4]
 8103a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103a50:	2b00      	cmp	r3, #0
 8103a52:	d024      	beq.n	8103a9e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8103a54:	687b      	ldr	r3, [r7, #4]
 8103a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103a58:	6878      	ldr	r0, [r7, #4]
 8103a5a:	4798      	blx	r3
 8103a5c:	e01f      	b.n	8103a9e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8103a5e:	687b      	ldr	r3, [r7, #4]
 8103a60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103a62:	2b00      	cmp	r3, #0
 8103a64:	d01b      	beq.n	8103a9e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8103a66:	687b      	ldr	r3, [r7, #4]
 8103a68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103a6a:	6878      	ldr	r0, [r7, #4]
 8103a6c:	4798      	blx	r3
 8103a6e:	e016      	b.n	8103a9e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103a70:	687b      	ldr	r3, [r7, #4]
 8103a72:	681b      	ldr	r3, [r3, #0]
 8103a74:	681b      	ldr	r3, [r3, #0]
 8103a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103a7a:	2b00      	cmp	r3, #0
 8103a7c:	d107      	bne.n	8103a8e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8103a7e:	687b      	ldr	r3, [r7, #4]
 8103a80:	681b      	ldr	r3, [r3, #0]
 8103a82:	681a      	ldr	r2, [r3, #0]
 8103a84:	687b      	ldr	r3, [r7, #4]
 8103a86:	681b      	ldr	r3, [r3, #0]
 8103a88:	f022 0208 	bic.w	r2, r2, #8
 8103a8c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8103a8e:	687b      	ldr	r3, [r7, #4]
 8103a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103a92:	2b00      	cmp	r3, #0
 8103a94:	d003      	beq.n	8103a9e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8103a96:	687b      	ldr	r3, [r7, #4]
 8103a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103a9a:	6878      	ldr	r0, [r7, #4]
 8103a9c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103a9e:	687b      	ldr	r3, [r7, #4]
 8103aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103aa2:	f003 031f 	and.w	r3, r3, #31
 8103aa6:	2220      	movs	r2, #32
 8103aa8:	409a      	lsls	r2, r3
 8103aaa:	69bb      	ldr	r3, [r7, #24]
 8103aac:	4013      	ands	r3, r2
 8103aae:	2b00      	cmp	r3, #0
 8103ab0:	f000 8110 	beq.w	8103cd4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8103ab4:	687b      	ldr	r3, [r7, #4]
 8103ab6:	681b      	ldr	r3, [r3, #0]
 8103ab8:	4a2c      	ldr	r2, [pc, #176]	; (8103b6c <HAL_DMA_IRQHandler+0x690>)
 8103aba:	4293      	cmp	r3, r2
 8103abc:	d04a      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103abe:	687b      	ldr	r3, [r7, #4]
 8103ac0:	681b      	ldr	r3, [r3, #0]
 8103ac2:	4a2b      	ldr	r2, [pc, #172]	; (8103b70 <HAL_DMA_IRQHandler+0x694>)
 8103ac4:	4293      	cmp	r3, r2
 8103ac6:	d045      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103ac8:	687b      	ldr	r3, [r7, #4]
 8103aca:	681b      	ldr	r3, [r3, #0]
 8103acc:	4a29      	ldr	r2, [pc, #164]	; (8103b74 <HAL_DMA_IRQHandler+0x698>)
 8103ace:	4293      	cmp	r3, r2
 8103ad0:	d040      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103ad2:	687b      	ldr	r3, [r7, #4]
 8103ad4:	681b      	ldr	r3, [r3, #0]
 8103ad6:	4a28      	ldr	r2, [pc, #160]	; (8103b78 <HAL_DMA_IRQHandler+0x69c>)
 8103ad8:	4293      	cmp	r3, r2
 8103ada:	d03b      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103adc:	687b      	ldr	r3, [r7, #4]
 8103ade:	681b      	ldr	r3, [r3, #0]
 8103ae0:	4a26      	ldr	r2, [pc, #152]	; (8103b7c <HAL_DMA_IRQHandler+0x6a0>)
 8103ae2:	4293      	cmp	r3, r2
 8103ae4:	d036      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103ae6:	687b      	ldr	r3, [r7, #4]
 8103ae8:	681b      	ldr	r3, [r3, #0]
 8103aea:	4a25      	ldr	r2, [pc, #148]	; (8103b80 <HAL_DMA_IRQHandler+0x6a4>)
 8103aec:	4293      	cmp	r3, r2
 8103aee:	d031      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103af0:	687b      	ldr	r3, [r7, #4]
 8103af2:	681b      	ldr	r3, [r3, #0]
 8103af4:	4a23      	ldr	r2, [pc, #140]	; (8103b84 <HAL_DMA_IRQHandler+0x6a8>)
 8103af6:	4293      	cmp	r3, r2
 8103af8:	d02c      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103afa:	687b      	ldr	r3, [r7, #4]
 8103afc:	681b      	ldr	r3, [r3, #0]
 8103afe:	4a22      	ldr	r2, [pc, #136]	; (8103b88 <HAL_DMA_IRQHandler+0x6ac>)
 8103b00:	4293      	cmp	r3, r2
 8103b02:	d027      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103b04:	687b      	ldr	r3, [r7, #4]
 8103b06:	681b      	ldr	r3, [r3, #0]
 8103b08:	4a20      	ldr	r2, [pc, #128]	; (8103b8c <HAL_DMA_IRQHandler+0x6b0>)
 8103b0a:	4293      	cmp	r3, r2
 8103b0c:	d022      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103b0e:	687b      	ldr	r3, [r7, #4]
 8103b10:	681b      	ldr	r3, [r3, #0]
 8103b12:	4a1f      	ldr	r2, [pc, #124]	; (8103b90 <HAL_DMA_IRQHandler+0x6b4>)
 8103b14:	4293      	cmp	r3, r2
 8103b16:	d01d      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103b18:	687b      	ldr	r3, [r7, #4]
 8103b1a:	681b      	ldr	r3, [r3, #0]
 8103b1c:	4a1d      	ldr	r2, [pc, #116]	; (8103b94 <HAL_DMA_IRQHandler+0x6b8>)
 8103b1e:	4293      	cmp	r3, r2
 8103b20:	d018      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103b22:	687b      	ldr	r3, [r7, #4]
 8103b24:	681b      	ldr	r3, [r3, #0]
 8103b26:	4a1c      	ldr	r2, [pc, #112]	; (8103b98 <HAL_DMA_IRQHandler+0x6bc>)
 8103b28:	4293      	cmp	r3, r2
 8103b2a:	d013      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103b2c:	687b      	ldr	r3, [r7, #4]
 8103b2e:	681b      	ldr	r3, [r3, #0]
 8103b30:	4a1a      	ldr	r2, [pc, #104]	; (8103b9c <HAL_DMA_IRQHandler+0x6c0>)
 8103b32:	4293      	cmp	r3, r2
 8103b34:	d00e      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103b36:	687b      	ldr	r3, [r7, #4]
 8103b38:	681b      	ldr	r3, [r3, #0]
 8103b3a:	4a19      	ldr	r2, [pc, #100]	; (8103ba0 <HAL_DMA_IRQHandler+0x6c4>)
 8103b3c:	4293      	cmp	r3, r2
 8103b3e:	d009      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103b40:	687b      	ldr	r3, [r7, #4]
 8103b42:	681b      	ldr	r3, [r3, #0]
 8103b44:	4a17      	ldr	r2, [pc, #92]	; (8103ba4 <HAL_DMA_IRQHandler+0x6c8>)
 8103b46:	4293      	cmp	r3, r2
 8103b48:	d004      	beq.n	8103b54 <HAL_DMA_IRQHandler+0x678>
 8103b4a:	687b      	ldr	r3, [r7, #4]
 8103b4c:	681b      	ldr	r3, [r3, #0]
 8103b4e:	4a16      	ldr	r2, [pc, #88]	; (8103ba8 <HAL_DMA_IRQHandler+0x6cc>)
 8103b50:	4293      	cmp	r3, r2
 8103b52:	d12b      	bne.n	8103bac <HAL_DMA_IRQHandler+0x6d0>
 8103b54:	687b      	ldr	r3, [r7, #4]
 8103b56:	681b      	ldr	r3, [r3, #0]
 8103b58:	681b      	ldr	r3, [r3, #0]
 8103b5a:	f003 0310 	and.w	r3, r3, #16
 8103b5e:	2b00      	cmp	r3, #0
 8103b60:	bf14      	ite	ne
 8103b62:	2301      	movne	r3, #1
 8103b64:	2300      	moveq	r3, #0
 8103b66:	b2db      	uxtb	r3, r3
 8103b68:	e02a      	b.n	8103bc0 <HAL_DMA_IRQHandler+0x6e4>
 8103b6a:	bf00      	nop
 8103b6c:	40020010 	.word	0x40020010
 8103b70:	40020028 	.word	0x40020028
 8103b74:	40020040 	.word	0x40020040
 8103b78:	40020058 	.word	0x40020058
 8103b7c:	40020070 	.word	0x40020070
 8103b80:	40020088 	.word	0x40020088
 8103b84:	400200a0 	.word	0x400200a0
 8103b88:	400200b8 	.word	0x400200b8
 8103b8c:	40020410 	.word	0x40020410
 8103b90:	40020428 	.word	0x40020428
 8103b94:	40020440 	.word	0x40020440
 8103b98:	40020458 	.word	0x40020458
 8103b9c:	40020470 	.word	0x40020470
 8103ba0:	40020488 	.word	0x40020488
 8103ba4:	400204a0 	.word	0x400204a0
 8103ba8:	400204b8 	.word	0x400204b8
 8103bac:	687b      	ldr	r3, [r7, #4]
 8103bae:	681b      	ldr	r3, [r3, #0]
 8103bb0:	681b      	ldr	r3, [r3, #0]
 8103bb2:	f003 0302 	and.w	r3, r3, #2
 8103bb6:	2b00      	cmp	r3, #0
 8103bb8:	bf14      	ite	ne
 8103bba:	2301      	movne	r3, #1
 8103bbc:	2300      	moveq	r3, #0
 8103bbe:	b2db      	uxtb	r3, r3
 8103bc0:	2b00      	cmp	r3, #0
 8103bc2:	f000 8087 	beq.w	8103cd4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103bc6:	687b      	ldr	r3, [r7, #4]
 8103bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103bca:	f003 031f 	and.w	r3, r3, #31
 8103bce:	2220      	movs	r2, #32
 8103bd0:	409a      	lsls	r2, r3
 8103bd2:	6a3b      	ldr	r3, [r7, #32]
 8103bd4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8103bd6:	687b      	ldr	r3, [r7, #4]
 8103bd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8103bdc:	b2db      	uxtb	r3, r3
 8103bde:	2b04      	cmp	r3, #4
 8103be0:	d139      	bne.n	8103c56 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8103be2:	687b      	ldr	r3, [r7, #4]
 8103be4:	681b      	ldr	r3, [r3, #0]
 8103be6:	681a      	ldr	r2, [r3, #0]
 8103be8:	687b      	ldr	r3, [r7, #4]
 8103bea:	681b      	ldr	r3, [r3, #0]
 8103bec:	f022 0216 	bic.w	r2, r2, #22
 8103bf0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8103bf2:	687b      	ldr	r3, [r7, #4]
 8103bf4:	681b      	ldr	r3, [r3, #0]
 8103bf6:	695a      	ldr	r2, [r3, #20]
 8103bf8:	687b      	ldr	r3, [r7, #4]
 8103bfa:	681b      	ldr	r3, [r3, #0]
 8103bfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8103c00:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8103c02:	687b      	ldr	r3, [r7, #4]
 8103c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103c06:	2b00      	cmp	r3, #0
 8103c08:	d103      	bne.n	8103c12 <HAL_DMA_IRQHandler+0x736>
 8103c0a:	687b      	ldr	r3, [r7, #4]
 8103c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103c0e:	2b00      	cmp	r3, #0
 8103c10:	d007      	beq.n	8103c22 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	681b      	ldr	r3, [r3, #0]
 8103c16:	681a      	ldr	r2, [r3, #0]
 8103c18:	687b      	ldr	r3, [r7, #4]
 8103c1a:	681b      	ldr	r3, [r3, #0]
 8103c1c:	f022 0208 	bic.w	r2, r2, #8
 8103c20:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103c22:	687b      	ldr	r3, [r7, #4]
 8103c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103c26:	f003 031f 	and.w	r3, r3, #31
 8103c2a:	223f      	movs	r2, #63	; 0x3f
 8103c2c:	409a      	lsls	r2, r3
 8103c2e:	6a3b      	ldr	r3, [r7, #32]
 8103c30:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8103c32:	687b      	ldr	r3, [r7, #4]
 8103c34:	2200      	movs	r2, #0
 8103c36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8103c3a:	687b      	ldr	r3, [r7, #4]
 8103c3c:	2201      	movs	r2, #1
 8103c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8103c42:	687b      	ldr	r3, [r7, #4]
 8103c44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103c46:	2b00      	cmp	r3, #0
 8103c48:	f000 834a 	beq.w	81042e0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8103c4c:	687b      	ldr	r3, [r7, #4]
 8103c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103c50:	6878      	ldr	r0, [r7, #4]
 8103c52:	4798      	blx	r3
          }
          return;
 8103c54:	e344      	b.n	81042e0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103c56:	687b      	ldr	r3, [r7, #4]
 8103c58:	681b      	ldr	r3, [r3, #0]
 8103c5a:	681b      	ldr	r3, [r3, #0]
 8103c5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8103c60:	2b00      	cmp	r3, #0
 8103c62:	d018      	beq.n	8103c96 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103c64:	687b      	ldr	r3, [r7, #4]
 8103c66:	681b      	ldr	r3, [r3, #0]
 8103c68:	681b      	ldr	r3, [r3, #0]
 8103c6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8103c6e:	2b00      	cmp	r3, #0
 8103c70:	d108      	bne.n	8103c84 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8103c72:	687b      	ldr	r3, [r7, #4]
 8103c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103c76:	2b00      	cmp	r3, #0
 8103c78:	d02c      	beq.n	8103cd4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8103c7a:	687b      	ldr	r3, [r7, #4]
 8103c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103c7e:	6878      	ldr	r0, [r7, #4]
 8103c80:	4798      	blx	r3
 8103c82:	e027      	b.n	8103cd4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8103c84:	687b      	ldr	r3, [r7, #4]
 8103c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103c88:	2b00      	cmp	r3, #0
 8103c8a:	d023      	beq.n	8103cd4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8103c8c:	687b      	ldr	r3, [r7, #4]
 8103c8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103c90:	6878      	ldr	r0, [r7, #4]
 8103c92:	4798      	blx	r3
 8103c94:	e01e      	b.n	8103cd4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103c96:	687b      	ldr	r3, [r7, #4]
 8103c98:	681b      	ldr	r3, [r3, #0]
 8103c9a:	681b      	ldr	r3, [r3, #0]
 8103c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103ca0:	2b00      	cmp	r3, #0
 8103ca2:	d10f      	bne.n	8103cc4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8103ca4:	687b      	ldr	r3, [r7, #4]
 8103ca6:	681b      	ldr	r3, [r3, #0]
 8103ca8:	681a      	ldr	r2, [r3, #0]
 8103caa:	687b      	ldr	r3, [r7, #4]
 8103cac:	681b      	ldr	r3, [r3, #0]
 8103cae:	f022 0210 	bic.w	r2, r2, #16
 8103cb2:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8103cb4:	687b      	ldr	r3, [r7, #4]
 8103cb6:	2200      	movs	r2, #0
 8103cb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8103cbc:	687b      	ldr	r3, [r7, #4]
 8103cbe:	2201      	movs	r2, #1
 8103cc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8103cc4:	687b      	ldr	r3, [r7, #4]
 8103cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103cc8:	2b00      	cmp	r3, #0
 8103cca:	d003      	beq.n	8103cd4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8103ccc:	687b      	ldr	r3, [r7, #4]
 8103cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103cd0:	6878      	ldr	r0, [r7, #4]
 8103cd2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8103cd4:	687b      	ldr	r3, [r7, #4]
 8103cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103cd8:	2b00      	cmp	r3, #0
 8103cda:	f000 8306 	beq.w	81042ea <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8103cde:	687b      	ldr	r3, [r7, #4]
 8103ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103ce2:	f003 0301 	and.w	r3, r3, #1
 8103ce6:	2b00      	cmp	r3, #0
 8103ce8:	f000 8088 	beq.w	8103dfc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8103cec:	687b      	ldr	r3, [r7, #4]
 8103cee:	2204      	movs	r2, #4
 8103cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8103cf4:	687b      	ldr	r3, [r7, #4]
 8103cf6:	681b      	ldr	r3, [r3, #0]
 8103cf8:	4a7a      	ldr	r2, [pc, #488]	; (8103ee4 <HAL_DMA_IRQHandler+0xa08>)
 8103cfa:	4293      	cmp	r3, r2
 8103cfc:	d04a      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103cfe:	687b      	ldr	r3, [r7, #4]
 8103d00:	681b      	ldr	r3, [r3, #0]
 8103d02:	4a79      	ldr	r2, [pc, #484]	; (8103ee8 <HAL_DMA_IRQHandler+0xa0c>)
 8103d04:	4293      	cmp	r3, r2
 8103d06:	d045      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d08:	687b      	ldr	r3, [r7, #4]
 8103d0a:	681b      	ldr	r3, [r3, #0]
 8103d0c:	4a77      	ldr	r2, [pc, #476]	; (8103eec <HAL_DMA_IRQHandler+0xa10>)
 8103d0e:	4293      	cmp	r3, r2
 8103d10:	d040      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d12:	687b      	ldr	r3, [r7, #4]
 8103d14:	681b      	ldr	r3, [r3, #0]
 8103d16:	4a76      	ldr	r2, [pc, #472]	; (8103ef0 <HAL_DMA_IRQHandler+0xa14>)
 8103d18:	4293      	cmp	r3, r2
 8103d1a:	d03b      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d1c:	687b      	ldr	r3, [r7, #4]
 8103d1e:	681b      	ldr	r3, [r3, #0]
 8103d20:	4a74      	ldr	r2, [pc, #464]	; (8103ef4 <HAL_DMA_IRQHandler+0xa18>)
 8103d22:	4293      	cmp	r3, r2
 8103d24:	d036      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d26:	687b      	ldr	r3, [r7, #4]
 8103d28:	681b      	ldr	r3, [r3, #0]
 8103d2a:	4a73      	ldr	r2, [pc, #460]	; (8103ef8 <HAL_DMA_IRQHandler+0xa1c>)
 8103d2c:	4293      	cmp	r3, r2
 8103d2e:	d031      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d30:	687b      	ldr	r3, [r7, #4]
 8103d32:	681b      	ldr	r3, [r3, #0]
 8103d34:	4a71      	ldr	r2, [pc, #452]	; (8103efc <HAL_DMA_IRQHandler+0xa20>)
 8103d36:	4293      	cmp	r3, r2
 8103d38:	d02c      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d3a:	687b      	ldr	r3, [r7, #4]
 8103d3c:	681b      	ldr	r3, [r3, #0]
 8103d3e:	4a70      	ldr	r2, [pc, #448]	; (8103f00 <HAL_DMA_IRQHandler+0xa24>)
 8103d40:	4293      	cmp	r3, r2
 8103d42:	d027      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d44:	687b      	ldr	r3, [r7, #4]
 8103d46:	681b      	ldr	r3, [r3, #0]
 8103d48:	4a6e      	ldr	r2, [pc, #440]	; (8103f04 <HAL_DMA_IRQHandler+0xa28>)
 8103d4a:	4293      	cmp	r3, r2
 8103d4c:	d022      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d4e:	687b      	ldr	r3, [r7, #4]
 8103d50:	681b      	ldr	r3, [r3, #0]
 8103d52:	4a6d      	ldr	r2, [pc, #436]	; (8103f08 <HAL_DMA_IRQHandler+0xa2c>)
 8103d54:	4293      	cmp	r3, r2
 8103d56:	d01d      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d58:	687b      	ldr	r3, [r7, #4]
 8103d5a:	681b      	ldr	r3, [r3, #0]
 8103d5c:	4a6b      	ldr	r2, [pc, #428]	; (8103f0c <HAL_DMA_IRQHandler+0xa30>)
 8103d5e:	4293      	cmp	r3, r2
 8103d60:	d018      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d62:	687b      	ldr	r3, [r7, #4]
 8103d64:	681b      	ldr	r3, [r3, #0]
 8103d66:	4a6a      	ldr	r2, [pc, #424]	; (8103f10 <HAL_DMA_IRQHandler+0xa34>)
 8103d68:	4293      	cmp	r3, r2
 8103d6a:	d013      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d6c:	687b      	ldr	r3, [r7, #4]
 8103d6e:	681b      	ldr	r3, [r3, #0]
 8103d70:	4a68      	ldr	r2, [pc, #416]	; (8103f14 <HAL_DMA_IRQHandler+0xa38>)
 8103d72:	4293      	cmp	r3, r2
 8103d74:	d00e      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d76:	687b      	ldr	r3, [r7, #4]
 8103d78:	681b      	ldr	r3, [r3, #0]
 8103d7a:	4a67      	ldr	r2, [pc, #412]	; (8103f18 <HAL_DMA_IRQHandler+0xa3c>)
 8103d7c:	4293      	cmp	r3, r2
 8103d7e:	d009      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d80:	687b      	ldr	r3, [r7, #4]
 8103d82:	681b      	ldr	r3, [r3, #0]
 8103d84:	4a65      	ldr	r2, [pc, #404]	; (8103f1c <HAL_DMA_IRQHandler+0xa40>)
 8103d86:	4293      	cmp	r3, r2
 8103d88:	d004      	beq.n	8103d94 <HAL_DMA_IRQHandler+0x8b8>
 8103d8a:	687b      	ldr	r3, [r7, #4]
 8103d8c:	681b      	ldr	r3, [r3, #0]
 8103d8e:	4a64      	ldr	r2, [pc, #400]	; (8103f20 <HAL_DMA_IRQHandler+0xa44>)
 8103d90:	4293      	cmp	r3, r2
 8103d92:	d108      	bne.n	8103da6 <HAL_DMA_IRQHandler+0x8ca>
 8103d94:	687b      	ldr	r3, [r7, #4]
 8103d96:	681b      	ldr	r3, [r3, #0]
 8103d98:	681a      	ldr	r2, [r3, #0]
 8103d9a:	687b      	ldr	r3, [r7, #4]
 8103d9c:	681b      	ldr	r3, [r3, #0]
 8103d9e:	f022 0201 	bic.w	r2, r2, #1
 8103da2:	601a      	str	r2, [r3, #0]
 8103da4:	e007      	b.n	8103db6 <HAL_DMA_IRQHandler+0x8da>
 8103da6:	687b      	ldr	r3, [r7, #4]
 8103da8:	681b      	ldr	r3, [r3, #0]
 8103daa:	681a      	ldr	r2, [r3, #0]
 8103dac:	687b      	ldr	r3, [r7, #4]
 8103dae:	681b      	ldr	r3, [r3, #0]
 8103db0:	f022 0201 	bic.w	r2, r2, #1
 8103db4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8103db6:	68fb      	ldr	r3, [r7, #12]
 8103db8:	3301      	adds	r3, #1
 8103dba:	60fb      	str	r3, [r7, #12]
 8103dbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8103dbe:	429a      	cmp	r2, r3
 8103dc0:	d307      	bcc.n	8103dd2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8103dc2:	687b      	ldr	r3, [r7, #4]
 8103dc4:	681b      	ldr	r3, [r3, #0]
 8103dc6:	681b      	ldr	r3, [r3, #0]
 8103dc8:	f003 0301 	and.w	r3, r3, #1
 8103dcc:	2b00      	cmp	r3, #0
 8103dce:	d1f2      	bne.n	8103db6 <HAL_DMA_IRQHandler+0x8da>
 8103dd0:	e000      	b.n	8103dd4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8103dd2:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8103dd4:	687b      	ldr	r3, [r7, #4]
 8103dd6:	2200      	movs	r2, #0
 8103dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8103ddc:	687b      	ldr	r3, [r7, #4]
 8103dde:	681b      	ldr	r3, [r3, #0]
 8103de0:	681b      	ldr	r3, [r3, #0]
 8103de2:	f003 0301 	and.w	r3, r3, #1
 8103de6:	2b00      	cmp	r3, #0
 8103de8:	d004      	beq.n	8103df4 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8103dea:	687b      	ldr	r3, [r7, #4]
 8103dec:	2203      	movs	r2, #3
 8103dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8103df2:	e003      	b.n	8103dfc <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8103df4:	687b      	ldr	r3, [r7, #4]
 8103df6:	2201      	movs	r2, #1
 8103df8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8103dfc:	687b      	ldr	r3, [r7, #4]
 8103dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103e00:	2b00      	cmp	r3, #0
 8103e02:	f000 8272 	beq.w	81042ea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8103e06:	687b      	ldr	r3, [r7, #4]
 8103e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103e0a:	6878      	ldr	r0, [r7, #4]
 8103e0c:	4798      	blx	r3
 8103e0e:	e26c      	b.n	81042ea <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8103e10:	687b      	ldr	r3, [r7, #4]
 8103e12:	681b      	ldr	r3, [r3, #0]
 8103e14:	4a43      	ldr	r2, [pc, #268]	; (8103f24 <HAL_DMA_IRQHandler+0xa48>)
 8103e16:	4293      	cmp	r3, r2
 8103e18:	d022      	beq.n	8103e60 <HAL_DMA_IRQHandler+0x984>
 8103e1a:	687b      	ldr	r3, [r7, #4]
 8103e1c:	681b      	ldr	r3, [r3, #0]
 8103e1e:	4a42      	ldr	r2, [pc, #264]	; (8103f28 <HAL_DMA_IRQHandler+0xa4c>)
 8103e20:	4293      	cmp	r3, r2
 8103e22:	d01d      	beq.n	8103e60 <HAL_DMA_IRQHandler+0x984>
 8103e24:	687b      	ldr	r3, [r7, #4]
 8103e26:	681b      	ldr	r3, [r3, #0]
 8103e28:	4a40      	ldr	r2, [pc, #256]	; (8103f2c <HAL_DMA_IRQHandler+0xa50>)
 8103e2a:	4293      	cmp	r3, r2
 8103e2c:	d018      	beq.n	8103e60 <HAL_DMA_IRQHandler+0x984>
 8103e2e:	687b      	ldr	r3, [r7, #4]
 8103e30:	681b      	ldr	r3, [r3, #0]
 8103e32:	4a3f      	ldr	r2, [pc, #252]	; (8103f30 <HAL_DMA_IRQHandler+0xa54>)
 8103e34:	4293      	cmp	r3, r2
 8103e36:	d013      	beq.n	8103e60 <HAL_DMA_IRQHandler+0x984>
 8103e38:	687b      	ldr	r3, [r7, #4]
 8103e3a:	681b      	ldr	r3, [r3, #0]
 8103e3c:	4a3d      	ldr	r2, [pc, #244]	; (8103f34 <HAL_DMA_IRQHandler+0xa58>)
 8103e3e:	4293      	cmp	r3, r2
 8103e40:	d00e      	beq.n	8103e60 <HAL_DMA_IRQHandler+0x984>
 8103e42:	687b      	ldr	r3, [r7, #4]
 8103e44:	681b      	ldr	r3, [r3, #0]
 8103e46:	4a3c      	ldr	r2, [pc, #240]	; (8103f38 <HAL_DMA_IRQHandler+0xa5c>)
 8103e48:	4293      	cmp	r3, r2
 8103e4a:	d009      	beq.n	8103e60 <HAL_DMA_IRQHandler+0x984>
 8103e4c:	687b      	ldr	r3, [r7, #4]
 8103e4e:	681b      	ldr	r3, [r3, #0]
 8103e50:	4a3a      	ldr	r2, [pc, #232]	; (8103f3c <HAL_DMA_IRQHandler+0xa60>)
 8103e52:	4293      	cmp	r3, r2
 8103e54:	d004      	beq.n	8103e60 <HAL_DMA_IRQHandler+0x984>
 8103e56:	687b      	ldr	r3, [r7, #4]
 8103e58:	681b      	ldr	r3, [r3, #0]
 8103e5a:	4a39      	ldr	r2, [pc, #228]	; (8103f40 <HAL_DMA_IRQHandler+0xa64>)
 8103e5c:	4293      	cmp	r3, r2
 8103e5e:	d101      	bne.n	8103e64 <HAL_DMA_IRQHandler+0x988>
 8103e60:	2301      	movs	r3, #1
 8103e62:	e000      	b.n	8103e66 <HAL_DMA_IRQHandler+0x98a>
 8103e64:	2300      	movs	r3, #0
 8103e66:	2b00      	cmp	r3, #0
 8103e68:	f000 823f 	beq.w	81042ea <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8103e6c:	687b      	ldr	r3, [r7, #4]
 8103e6e:	681b      	ldr	r3, [r3, #0]
 8103e70:	681b      	ldr	r3, [r3, #0]
 8103e72:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103e74:	687b      	ldr	r3, [r7, #4]
 8103e76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103e78:	f003 031f 	and.w	r3, r3, #31
 8103e7c:	2204      	movs	r2, #4
 8103e7e:	409a      	lsls	r2, r3
 8103e80:	697b      	ldr	r3, [r7, #20]
 8103e82:	4013      	ands	r3, r2
 8103e84:	2b00      	cmp	r3, #0
 8103e86:	f000 80cd 	beq.w	8104024 <HAL_DMA_IRQHandler+0xb48>
 8103e8a:	693b      	ldr	r3, [r7, #16]
 8103e8c:	f003 0304 	and.w	r3, r3, #4
 8103e90:	2b00      	cmp	r3, #0
 8103e92:	f000 80c7 	beq.w	8104024 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8103e96:	687b      	ldr	r3, [r7, #4]
 8103e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103e9a:	f003 031f 	and.w	r3, r3, #31
 8103e9e:	2204      	movs	r2, #4
 8103ea0:	409a      	lsls	r2, r3
 8103ea2:	69fb      	ldr	r3, [r7, #28]
 8103ea4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103ea6:	693b      	ldr	r3, [r7, #16]
 8103ea8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103eac:	2b00      	cmp	r3, #0
 8103eae:	d049      	beq.n	8103f44 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8103eb0:	693b      	ldr	r3, [r7, #16]
 8103eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103eb6:	2b00      	cmp	r3, #0
 8103eb8:	d109      	bne.n	8103ece <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8103eba:	687b      	ldr	r3, [r7, #4]
 8103ebc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103ebe:	2b00      	cmp	r3, #0
 8103ec0:	f000 8210 	beq.w	81042e4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8103ec4:	687b      	ldr	r3, [r7, #4]
 8103ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103ec8:	6878      	ldr	r0, [r7, #4]
 8103eca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103ecc:	e20a      	b.n	81042e4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8103ece:	687b      	ldr	r3, [r7, #4]
 8103ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103ed2:	2b00      	cmp	r3, #0
 8103ed4:	f000 8206 	beq.w	81042e4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8103ed8:	687b      	ldr	r3, [r7, #4]
 8103eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103edc:	6878      	ldr	r0, [r7, #4]
 8103ede:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103ee0:	e200      	b.n	81042e4 <HAL_DMA_IRQHandler+0xe08>
 8103ee2:	bf00      	nop
 8103ee4:	40020010 	.word	0x40020010
 8103ee8:	40020028 	.word	0x40020028
 8103eec:	40020040 	.word	0x40020040
 8103ef0:	40020058 	.word	0x40020058
 8103ef4:	40020070 	.word	0x40020070
 8103ef8:	40020088 	.word	0x40020088
 8103efc:	400200a0 	.word	0x400200a0
 8103f00:	400200b8 	.word	0x400200b8
 8103f04:	40020410 	.word	0x40020410
 8103f08:	40020428 	.word	0x40020428
 8103f0c:	40020440 	.word	0x40020440
 8103f10:	40020458 	.word	0x40020458
 8103f14:	40020470 	.word	0x40020470
 8103f18:	40020488 	.word	0x40020488
 8103f1c:	400204a0 	.word	0x400204a0
 8103f20:	400204b8 	.word	0x400204b8
 8103f24:	58025408 	.word	0x58025408
 8103f28:	5802541c 	.word	0x5802541c
 8103f2c:	58025430 	.word	0x58025430
 8103f30:	58025444 	.word	0x58025444
 8103f34:	58025458 	.word	0x58025458
 8103f38:	5802546c 	.word	0x5802546c
 8103f3c:	58025480 	.word	0x58025480
 8103f40:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8103f44:	693b      	ldr	r3, [r7, #16]
 8103f46:	f003 0320 	and.w	r3, r3, #32
 8103f4a:	2b00      	cmp	r3, #0
 8103f4c:	d160      	bne.n	8104010 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8103f4e:	687b      	ldr	r3, [r7, #4]
 8103f50:	681b      	ldr	r3, [r3, #0]
 8103f52:	4a8c      	ldr	r2, [pc, #560]	; (8104184 <HAL_DMA_IRQHandler+0xca8>)
 8103f54:	4293      	cmp	r3, r2
 8103f56:	d04a      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103f58:	687b      	ldr	r3, [r7, #4]
 8103f5a:	681b      	ldr	r3, [r3, #0]
 8103f5c:	4a8a      	ldr	r2, [pc, #552]	; (8104188 <HAL_DMA_IRQHandler+0xcac>)
 8103f5e:	4293      	cmp	r3, r2
 8103f60:	d045      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103f62:	687b      	ldr	r3, [r7, #4]
 8103f64:	681b      	ldr	r3, [r3, #0]
 8103f66:	4a89      	ldr	r2, [pc, #548]	; (810418c <HAL_DMA_IRQHandler+0xcb0>)
 8103f68:	4293      	cmp	r3, r2
 8103f6a:	d040      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103f6c:	687b      	ldr	r3, [r7, #4]
 8103f6e:	681b      	ldr	r3, [r3, #0]
 8103f70:	4a87      	ldr	r2, [pc, #540]	; (8104190 <HAL_DMA_IRQHandler+0xcb4>)
 8103f72:	4293      	cmp	r3, r2
 8103f74:	d03b      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103f76:	687b      	ldr	r3, [r7, #4]
 8103f78:	681b      	ldr	r3, [r3, #0]
 8103f7a:	4a86      	ldr	r2, [pc, #536]	; (8104194 <HAL_DMA_IRQHandler+0xcb8>)
 8103f7c:	4293      	cmp	r3, r2
 8103f7e:	d036      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103f80:	687b      	ldr	r3, [r7, #4]
 8103f82:	681b      	ldr	r3, [r3, #0]
 8103f84:	4a84      	ldr	r2, [pc, #528]	; (8104198 <HAL_DMA_IRQHandler+0xcbc>)
 8103f86:	4293      	cmp	r3, r2
 8103f88:	d031      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103f8a:	687b      	ldr	r3, [r7, #4]
 8103f8c:	681b      	ldr	r3, [r3, #0]
 8103f8e:	4a83      	ldr	r2, [pc, #524]	; (810419c <HAL_DMA_IRQHandler+0xcc0>)
 8103f90:	4293      	cmp	r3, r2
 8103f92:	d02c      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103f94:	687b      	ldr	r3, [r7, #4]
 8103f96:	681b      	ldr	r3, [r3, #0]
 8103f98:	4a81      	ldr	r2, [pc, #516]	; (81041a0 <HAL_DMA_IRQHandler+0xcc4>)
 8103f9a:	4293      	cmp	r3, r2
 8103f9c:	d027      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103f9e:	687b      	ldr	r3, [r7, #4]
 8103fa0:	681b      	ldr	r3, [r3, #0]
 8103fa2:	4a80      	ldr	r2, [pc, #512]	; (81041a4 <HAL_DMA_IRQHandler+0xcc8>)
 8103fa4:	4293      	cmp	r3, r2
 8103fa6:	d022      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103fa8:	687b      	ldr	r3, [r7, #4]
 8103faa:	681b      	ldr	r3, [r3, #0]
 8103fac:	4a7e      	ldr	r2, [pc, #504]	; (81041a8 <HAL_DMA_IRQHandler+0xccc>)
 8103fae:	4293      	cmp	r3, r2
 8103fb0:	d01d      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103fb2:	687b      	ldr	r3, [r7, #4]
 8103fb4:	681b      	ldr	r3, [r3, #0]
 8103fb6:	4a7d      	ldr	r2, [pc, #500]	; (81041ac <HAL_DMA_IRQHandler+0xcd0>)
 8103fb8:	4293      	cmp	r3, r2
 8103fba:	d018      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103fbc:	687b      	ldr	r3, [r7, #4]
 8103fbe:	681b      	ldr	r3, [r3, #0]
 8103fc0:	4a7b      	ldr	r2, [pc, #492]	; (81041b0 <HAL_DMA_IRQHandler+0xcd4>)
 8103fc2:	4293      	cmp	r3, r2
 8103fc4:	d013      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103fc6:	687b      	ldr	r3, [r7, #4]
 8103fc8:	681b      	ldr	r3, [r3, #0]
 8103fca:	4a7a      	ldr	r2, [pc, #488]	; (81041b4 <HAL_DMA_IRQHandler+0xcd8>)
 8103fcc:	4293      	cmp	r3, r2
 8103fce:	d00e      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103fd0:	687b      	ldr	r3, [r7, #4]
 8103fd2:	681b      	ldr	r3, [r3, #0]
 8103fd4:	4a78      	ldr	r2, [pc, #480]	; (81041b8 <HAL_DMA_IRQHandler+0xcdc>)
 8103fd6:	4293      	cmp	r3, r2
 8103fd8:	d009      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103fda:	687b      	ldr	r3, [r7, #4]
 8103fdc:	681b      	ldr	r3, [r3, #0]
 8103fde:	4a77      	ldr	r2, [pc, #476]	; (81041bc <HAL_DMA_IRQHandler+0xce0>)
 8103fe0:	4293      	cmp	r3, r2
 8103fe2:	d004      	beq.n	8103fee <HAL_DMA_IRQHandler+0xb12>
 8103fe4:	687b      	ldr	r3, [r7, #4]
 8103fe6:	681b      	ldr	r3, [r3, #0]
 8103fe8:	4a75      	ldr	r2, [pc, #468]	; (81041c0 <HAL_DMA_IRQHandler+0xce4>)
 8103fea:	4293      	cmp	r3, r2
 8103fec:	d108      	bne.n	8104000 <HAL_DMA_IRQHandler+0xb24>
 8103fee:	687b      	ldr	r3, [r7, #4]
 8103ff0:	681b      	ldr	r3, [r3, #0]
 8103ff2:	681a      	ldr	r2, [r3, #0]
 8103ff4:	687b      	ldr	r3, [r7, #4]
 8103ff6:	681b      	ldr	r3, [r3, #0]
 8103ff8:	f022 0208 	bic.w	r2, r2, #8
 8103ffc:	601a      	str	r2, [r3, #0]
 8103ffe:	e007      	b.n	8104010 <HAL_DMA_IRQHandler+0xb34>
 8104000:	687b      	ldr	r3, [r7, #4]
 8104002:	681b      	ldr	r3, [r3, #0]
 8104004:	681a      	ldr	r2, [r3, #0]
 8104006:	687b      	ldr	r3, [r7, #4]
 8104008:	681b      	ldr	r3, [r3, #0]
 810400a:	f022 0204 	bic.w	r2, r2, #4
 810400e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8104010:	687b      	ldr	r3, [r7, #4]
 8104012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104014:	2b00      	cmp	r3, #0
 8104016:	f000 8165 	beq.w	81042e4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 810401a:	687b      	ldr	r3, [r7, #4]
 810401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810401e:	6878      	ldr	r0, [r7, #4]
 8104020:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104022:	e15f      	b.n	81042e4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8104024:	687b      	ldr	r3, [r7, #4]
 8104026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104028:	f003 031f 	and.w	r3, r3, #31
 810402c:	2202      	movs	r2, #2
 810402e:	409a      	lsls	r2, r3
 8104030:	697b      	ldr	r3, [r7, #20]
 8104032:	4013      	ands	r3, r2
 8104034:	2b00      	cmp	r3, #0
 8104036:	f000 80c5 	beq.w	81041c4 <HAL_DMA_IRQHandler+0xce8>
 810403a:	693b      	ldr	r3, [r7, #16]
 810403c:	f003 0302 	and.w	r3, r3, #2
 8104040:	2b00      	cmp	r3, #0
 8104042:	f000 80bf 	beq.w	81041c4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8104046:	687b      	ldr	r3, [r7, #4]
 8104048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810404a:	f003 031f 	and.w	r3, r3, #31
 810404e:	2202      	movs	r2, #2
 8104050:	409a      	lsls	r2, r3
 8104052:	69fb      	ldr	r3, [r7, #28]
 8104054:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104056:	693b      	ldr	r3, [r7, #16]
 8104058:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810405c:	2b00      	cmp	r3, #0
 810405e:	d018      	beq.n	8104092 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8104060:	693b      	ldr	r3, [r7, #16]
 8104062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8104066:	2b00      	cmp	r3, #0
 8104068:	d109      	bne.n	810407e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 810406a:	687b      	ldr	r3, [r7, #4]
 810406c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810406e:	2b00      	cmp	r3, #0
 8104070:	f000 813a 	beq.w	81042e8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8104074:	687b      	ldr	r3, [r7, #4]
 8104076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104078:	6878      	ldr	r0, [r7, #4]
 810407a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810407c:	e134      	b.n	81042e8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 810407e:	687b      	ldr	r3, [r7, #4]
 8104080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104082:	2b00      	cmp	r3, #0
 8104084:	f000 8130 	beq.w	81042e8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8104088:	687b      	ldr	r3, [r7, #4]
 810408a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810408c:	6878      	ldr	r0, [r7, #4]
 810408e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104090:	e12a      	b.n	81042e8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8104092:	693b      	ldr	r3, [r7, #16]
 8104094:	f003 0320 	and.w	r3, r3, #32
 8104098:	2b00      	cmp	r3, #0
 810409a:	d168      	bne.n	810416e <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 810409c:	687b      	ldr	r3, [r7, #4]
 810409e:	681b      	ldr	r3, [r3, #0]
 81040a0:	4a38      	ldr	r2, [pc, #224]	; (8104184 <HAL_DMA_IRQHandler+0xca8>)
 81040a2:	4293      	cmp	r3, r2
 81040a4:	d04a      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040a6:	687b      	ldr	r3, [r7, #4]
 81040a8:	681b      	ldr	r3, [r3, #0]
 81040aa:	4a37      	ldr	r2, [pc, #220]	; (8104188 <HAL_DMA_IRQHandler+0xcac>)
 81040ac:	4293      	cmp	r3, r2
 81040ae:	d045      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040b0:	687b      	ldr	r3, [r7, #4]
 81040b2:	681b      	ldr	r3, [r3, #0]
 81040b4:	4a35      	ldr	r2, [pc, #212]	; (810418c <HAL_DMA_IRQHandler+0xcb0>)
 81040b6:	4293      	cmp	r3, r2
 81040b8:	d040      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040ba:	687b      	ldr	r3, [r7, #4]
 81040bc:	681b      	ldr	r3, [r3, #0]
 81040be:	4a34      	ldr	r2, [pc, #208]	; (8104190 <HAL_DMA_IRQHandler+0xcb4>)
 81040c0:	4293      	cmp	r3, r2
 81040c2:	d03b      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040c4:	687b      	ldr	r3, [r7, #4]
 81040c6:	681b      	ldr	r3, [r3, #0]
 81040c8:	4a32      	ldr	r2, [pc, #200]	; (8104194 <HAL_DMA_IRQHandler+0xcb8>)
 81040ca:	4293      	cmp	r3, r2
 81040cc:	d036      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040ce:	687b      	ldr	r3, [r7, #4]
 81040d0:	681b      	ldr	r3, [r3, #0]
 81040d2:	4a31      	ldr	r2, [pc, #196]	; (8104198 <HAL_DMA_IRQHandler+0xcbc>)
 81040d4:	4293      	cmp	r3, r2
 81040d6:	d031      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040d8:	687b      	ldr	r3, [r7, #4]
 81040da:	681b      	ldr	r3, [r3, #0]
 81040dc:	4a2f      	ldr	r2, [pc, #188]	; (810419c <HAL_DMA_IRQHandler+0xcc0>)
 81040de:	4293      	cmp	r3, r2
 81040e0:	d02c      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040e2:	687b      	ldr	r3, [r7, #4]
 81040e4:	681b      	ldr	r3, [r3, #0]
 81040e6:	4a2e      	ldr	r2, [pc, #184]	; (81041a0 <HAL_DMA_IRQHandler+0xcc4>)
 81040e8:	4293      	cmp	r3, r2
 81040ea:	d027      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040ec:	687b      	ldr	r3, [r7, #4]
 81040ee:	681b      	ldr	r3, [r3, #0]
 81040f0:	4a2c      	ldr	r2, [pc, #176]	; (81041a4 <HAL_DMA_IRQHandler+0xcc8>)
 81040f2:	4293      	cmp	r3, r2
 81040f4:	d022      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 81040f6:	687b      	ldr	r3, [r7, #4]
 81040f8:	681b      	ldr	r3, [r3, #0]
 81040fa:	4a2b      	ldr	r2, [pc, #172]	; (81041a8 <HAL_DMA_IRQHandler+0xccc>)
 81040fc:	4293      	cmp	r3, r2
 81040fe:	d01d      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 8104100:	687b      	ldr	r3, [r7, #4]
 8104102:	681b      	ldr	r3, [r3, #0]
 8104104:	4a29      	ldr	r2, [pc, #164]	; (81041ac <HAL_DMA_IRQHandler+0xcd0>)
 8104106:	4293      	cmp	r3, r2
 8104108:	d018      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 810410a:	687b      	ldr	r3, [r7, #4]
 810410c:	681b      	ldr	r3, [r3, #0]
 810410e:	4a28      	ldr	r2, [pc, #160]	; (81041b0 <HAL_DMA_IRQHandler+0xcd4>)
 8104110:	4293      	cmp	r3, r2
 8104112:	d013      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 8104114:	687b      	ldr	r3, [r7, #4]
 8104116:	681b      	ldr	r3, [r3, #0]
 8104118:	4a26      	ldr	r2, [pc, #152]	; (81041b4 <HAL_DMA_IRQHandler+0xcd8>)
 810411a:	4293      	cmp	r3, r2
 810411c:	d00e      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 810411e:	687b      	ldr	r3, [r7, #4]
 8104120:	681b      	ldr	r3, [r3, #0]
 8104122:	4a25      	ldr	r2, [pc, #148]	; (81041b8 <HAL_DMA_IRQHandler+0xcdc>)
 8104124:	4293      	cmp	r3, r2
 8104126:	d009      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 8104128:	687b      	ldr	r3, [r7, #4]
 810412a:	681b      	ldr	r3, [r3, #0]
 810412c:	4a23      	ldr	r2, [pc, #140]	; (81041bc <HAL_DMA_IRQHandler+0xce0>)
 810412e:	4293      	cmp	r3, r2
 8104130:	d004      	beq.n	810413c <HAL_DMA_IRQHandler+0xc60>
 8104132:	687b      	ldr	r3, [r7, #4]
 8104134:	681b      	ldr	r3, [r3, #0]
 8104136:	4a22      	ldr	r2, [pc, #136]	; (81041c0 <HAL_DMA_IRQHandler+0xce4>)
 8104138:	4293      	cmp	r3, r2
 810413a:	d108      	bne.n	810414e <HAL_DMA_IRQHandler+0xc72>
 810413c:	687b      	ldr	r3, [r7, #4]
 810413e:	681b      	ldr	r3, [r3, #0]
 8104140:	681a      	ldr	r2, [r3, #0]
 8104142:	687b      	ldr	r3, [r7, #4]
 8104144:	681b      	ldr	r3, [r3, #0]
 8104146:	f022 0214 	bic.w	r2, r2, #20
 810414a:	601a      	str	r2, [r3, #0]
 810414c:	e007      	b.n	810415e <HAL_DMA_IRQHandler+0xc82>
 810414e:	687b      	ldr	r3, [r7, #4]
 8104150:	681b      	ldr	r3, [r3, #0]
 8104152:	681a      	ldr	r2, [r3, #0]
 8104154:	687b      	ldr	r3, [r7, #4]
 8104156:	681b      	ldr	r3, [r3, #0]
 8104158:	f022 020a 	bic.w	r2, r2, #10
 810415c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 810415e:	687b      	ldr	r3, [r7, #4]
 8104160:	2200      	movs	r2, #0
 8104162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8104166:	687b      	ldr	r3, [r7, #4]
 8104168:	2201      	movs	r2, #1
 810416a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 810416e:	687b      	ldr	r3, [r7, #4]
 8104170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104172:	2b00      	cmp	r3, #0
 8104174:	f000 80b8 	beq.w	81042e8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8104178:	687b      	ldr	r3, [r7, #4]
 810417a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810417c:	6878      	ldr	r0, [r7, #4]
 810417e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104180:	e0b2      	b.n	81042e8 <HAL_DMA_IRQHandler+0xe0c>
 8104182:	bf00      	nop
 8104184:	40020010 	.word	0x40020010
 8104188:	40020028 	.word	0x40020028
 810418c:	40020040 	.word	0x40020040
 8104190:	40020058 	.word	0x40020058
 8104194:	40020070 	.word	0x40020070
 8104198:	40020088 	.word	0x40020088
 810419c:	400200a0 	.word	0x400200a0
 81041a0:	400200b8 	.word	0x400200b8
 81041a4:	40020410 	.word	0x40020410
 81041a8:	40020428 	.word	0x40020428
 81041ac:	40020440 	.word	0x40020440
 81041b0:	40020458 	.word	0x40020458
 81041b4:	40020470 	.word	0x40020470
 81041b8:	40020488 	.word	0x40020488
 81041bc:	400204a0 	.word	0x400204a0
 81041c0:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 81041c4:	687b      	ldr	r3, [r7, #4]
 81041c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81041c8:	f003 031f 	and.w	r3, r3, #31
 81041cc:	2208      	movs	r2, #8
 81041ce:	409a      	lsls	r2, r3
 81041d0:	697b      	ldr	r3, [r7, #20]
 81041d2:	4013      	ands	r3, r2
 81041d4:	2b00      	cmp	r3, #0
 81041d6:	f000 8088 	beq.w	81042ea <HAL_DMA_IRQHandler+0xe0e>
 81041da:	693b      	ldr	r3, [r7, #16]
 81041dc:	f003 0308 	and.w	r3, r3, #8
 81041e0:	2b00      	cmp	r3, #0
 81041e2:	f000 8082 	beq.w	81042ea <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 81041e6:	687b      	ldr	r3, [r7, #4]
 81041e8:	681b      	ldr	r3, [r3, #0]
 81041ea:	4a41      	ldr	r2, [pc, #260]	; (81042f0 <HAL_DMA_IRQHandler+0xe14>)
 81041ec:	4293      	cmp	r3, r2
 81041ee:	d04a      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 81041f0:	687b      	ldr	r3, [r7, #4]
 81041f2:	681b      	ldr	r3, [r3, #0]
 81041f4:	4a3f      	ldr	r2, [pc, #252]	; (81042f4 <HAL_DMA_IRQHandler+0xe18>)
 81041f6:	4293      	cmp	r3, r2
 81041f8:	d045      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 81041fa:	687b      	ldr	r3, [r7, #4]
 81041fc:	681b      	ldr	r3, [r3, #0]
 81041fe:	4a3e      	ldr	r2, [pc, #248]	; (81042f8 <HAL_DMA_IRQHandler+0xe1c>)
 8104200:	4293      	cmp	r3, r2
 8104202:	d040      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 8104204:	687b      	ldr	r3, [r7, #4]
 8104206:	681b      	ldr	r3, [r3, #0]
 8104208:	4a3c      	ldr	r2, [pc, #240]	; (81042fc <HAL_DMA_IRQHandler+0xe20>)
 810420a:	4293      	cmp	r3, r2
 810420c:	d03b      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 810420e:	687b      	ldr	r3, [r7, #4]
 8104210:	681b      	ldr	r3, [r3, #0]
 8104212:	4a3b      	ldr	r2, [pc, #236]	; (8104300 <HAL_DMA_IRQHandler+0xe24>)
 8104214:	4293      	cmp	r3, r2
 8104216:	d036      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 8104218:	687b      	ldr	r3, [r7, #4]
 810421a:	681b      	ldr	r3, [r3, #0]
 810421c:	4a39      	ldr	r2, [pc, #228]	; (8104304 <HAL_DMA_IRQHandler+0xe28>)
 810421e:	4293      	cmp	r3, r2
 8104220:	d031      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 8104222:	687b      	ldr	r3, [r7, #4]
 8104224:	681b      	ldr	r3, [r3, #0]
 8104226:	4a38      	ldr	r2, [pc, #224]	; (8104308 <HAL_DMA_IRQHandler+0xe2c>)
 8104228:	4293      	cmp	r3, r2
 810422a:	d02c      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 810422c:	687b      	ldr	r3, [r7, #4]
 810422e:	681b      	ldr	r3, [r3, #0]
 8104230:	4a36      	ldr	r2, [pc, #216]	; (810430c <HAL_DMA_IRQHandler+0xe30>)
 8104232:	4293      	cmp	r3, r2
 8104234:	d027      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 8104236:	687b      	ldr	r3, [r7, #4]
 8104238:	681b      	ldr	r3, [r3, #0]
 810423a:	4a35      	ldr	r2, [pc, #212]	; (8104310 <HAL_DMA_IRQHandler+0xe34>)
 810423c:	4293      	cmp	r3, r2
 810423e:	d022      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 8104240:	687b      	ldr	r3, [r7, #4]
 8104242:	681b      	ldr	r3, [r3, #0]
 8104244:	4a33      	ldr	r2, [pc, #204]	; (8104314 <HAL_DMA_IRQHandler+0xe38>)
 8104246:	4293      	cmp	r3, r2
 8104248:	d01d      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 810424a:	687b      	ldr	r3, [r7, #4]
 810424c:	681b      	ldr	r3, [r3, #0]
 810424e:	4a32      	ldr	r2, [pc, #200]	; (8104318 <HAL_DMA_IRQHandler+0xe3c>)
 8104250:	4293      	cmp	r3, r2
 8104252:	d018      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 8104254:	687b      	ldr	r3, [r7, #4]
 8104256:	681b      	ldr	r3, [r3, #0]
 8104258:	4a30      	ldr	r2, [pc, #192]	; (810431c <HAL_DMA_IRQHandler+0xe40>)
 810425a:	4293      	cmp	r3, r2
 810425c:	d013      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 810425e:	687b      	ldr	r3, [r7, #4]
 8104260:	681b      	ldr	r3, [r3, #0]
 8104262:	4a2f      	ldr	r2, [pc, #188]	; (8104320 <HAL_DMA_IRQHandler+0xe44>)
 8104264:	4293      	cmp	r3, r2
 8104266:	d00e      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 8104268:	687b      	ldr	r3, [r7, #4]
 810426a:	681b      	ldr	r3, [r3, #0]
 810426c:	4a2d      	ldr	r2, [pc, #180]	; (8104324 <HAL_DMA_IRQHandler+0xe48>)
 810426e:	4293      	cmp	r3, r2
 8104270:	d009      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 8104272:	687b      	ldr	r3, [r7, #4]
 8104274:	681b      	ldr	r3, [r3, #0]
 8104276:	4a2c      	ldr	r2, [pc, #176]	; (8104328 <HAL_DMA_IRQHandler+0xe4c>)
 8104278:	4293      	cmp	r3, r2
 810427a:	d004      	beq.n	8104286 <HAL_DMA_IRQHandler+0xdaa>
 810427c:	687b      	ldr	r3, [r7, #4]
 810427e:	681b      	ldr	r3, [r3, #0]
 8104280:	4a2a      	ldr	r2, [pc, #168]	; (810432c <HAL_DMA_IRQHandler+0xe50>)
 8104282:	4293      	cmp	r3, r2
 8104284:	d108      	bne.n	8104298 <HAL_DMA_IRQHandler+0xdbc>
 8104286:	687b      	ldr	r3, [r7, #4]
 8104288:	681b      	ldr	r3, [r3, #0]
 810428a:	681a      	ldr	r2, [r3, #0]
 810428c:	687b      	ldr	r3, [r7, #4]
 810428e:	681b      	ldr	r3, [r3, #0]
 8104290:	f022 021c 	bic.w	r2, r2, #28
 8104294:	601a      	str	r2, [r3, #0]
 8104296:	e007      	b.n	81042a8 <HAL_DMA_IRQHandler+0xdcc>
 8104298:	687b      	ldr	r3, [r7, #4]
 810429a:	681b      	ldr	r3, [r3, #0]
 810429c:	681a      	ldr	r2, [r3, #0]
 810429e:	687b      	ldr	r3, [r7, #4]
 81042a0:	681b      	ldr	r3, [r3, #0]
 81042a2:	f022 020e 	bic.w	r2, r2, #14
 81042a6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81042a8:	687b      	ldr	r3, [r7, #4]
 81042aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81042ac:	f003 031f 	and.w	r3, r3, #31
 81042b0:	2201      	movs	r2, #1
 81042b2:	409a      	lsls	r2, r3
 81042b4:	69fb      	ldr	r3, [r7, #28]
 81042b6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 81042b8:	687b      	ldr	r3, [r7, #4]
 81042ba:	2201      	movs	r2, #1
 81042bc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 81042be:	687b      	ldr	r3, [r7, #4]
 81042c0:	2200      	movs	r2, #0
 81042c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 81042c6:	687b      	ldr	r3, [r7, #4]
 81042c8:	2201      	movs	r2, #1
 81042ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 81042ce:	687b      	ldr	r3, [r7, #4]
 81042d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81042d2:	2b00      	cmp	r3, #0
 81042d4:	d009      	beq.n	81042ea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 81042d6:	687b      	ldr	r3, [r7, #4]
 81042d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81042da:	6878      	ldr	r0, [r7, #4]
 81042dc:	4798      	blx	r3
 81042de:	e004      	b.n	81042ea <HAL_DMA_IRQHandler+0xe0e>
          return;
 81042e0:	bf00      	nop
 81042e2:	e002      	b.n	81042ea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81042e4:	bf00      	nop
 81042e6:	e000      	b.n	81042ea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81042e8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 81042ea:	3728      	adds	r7, #40	; 0x28
 81042ec:	46bd      	mov	sp, r7
 81042ee:	bd80      	pop	{r7, pc}
 81042f0:	40020010 	.word	0x40020010
 81042f4:	40020028 	.word	0x40020028
 81042f8:	40020040 	.word	0x40020040
 81042fc:	40020058 	.word	0x40020058
 8104300:	40020070 	.word	0x40020070
 8104304:	40020088 	.word	0x40020088
 8104308:	400200a0 	.word	0x400200a0
 810430c:	400200b8 	.word	0x400200b8
 8104310:	40020410 	.word	0x40020410
 8104314:	40020428 	.word	0x40020428
 8104318:	40020440 	.word	0x40020440
 810431c:	40020458 	.word	0x40020458
 8104320:	40020470 	.word	0x40020470
 8104324:	40020488 	.word	0x40020488
 8104328:	400204a0 	.word	0x400204a0
 810432c:	400204b8 	.word	0x400204b8

08104330 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8104330:	b480      	push	{r7}
 8104332:	b087      	sub	sp, #28
 8104334:	af00      	add	r7, sp, #0
 8104336:	60f8      	str	r0, [r7, #12]
 8104338:	60b9      	str	r1, [r7, #8]
 810433a:	607a      	str	r2, [r7, #4]
 810433c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 810433e:	68fb      	ldr	r3, [r7, #12]
 8104340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104342:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8104344:	68fb      	ldr	r3, [r7, #12]
 8104346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104348:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810434a:	68fb      	ldr	r3, [r7, #12]
 810434c:	681b      	ldr	r3, [r3, #0]
 810434e:	4a84      	ldr	r2, [pc, #528]	; (8104560 <DMA_SetConfig+0x230>)
 8104350:	4293      	cmp	r3, r2
 8104352:	d072      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104354:	68fb      	ldr	r3, [r7, #12]
 8104356:	681b      	ldr	r3, [r3, #0]
 8104358:	4a82      	ldr	r2, [pc, #520]	; (8104564 <DMA_SetConfig+0x234>)
 810435a:	4293      	cmp	r3, r2
 810435c:	d06d      	beq.n	810443a <DMA_SetConfig+0x10a>
 810435e:	68fb      	ldr	r3, [r7, #12]
 8104360:	681b      	ldr	r3, [r3, #0]
 8104362:	4a81      	ldr	r2, [pc, #516]	; (8104568 <DMA_SetConfig+0x238>)
 8104364:	4293      	cmp	r3, r2
 8104366:	d068      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104368:	68fb      	ldr	r3, [r7, #12]
 810436a:	681b      	ldr	r3, [r3, #0]
 810436c:	4a7f      	ldr	r2, [pc, #508]	; (810456c <DMA_SetConfig+0x23c>)
 810436e:	4293      	cmp	r3, r2
 8104370:	d063      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104372:	68fb      	ldr	r3, [r7, #12]
 8104374:	681b      	ldr	r3, [r3, #0]
 8104376:	4a7e      	ldr	r2, [pc, #504]	; (8104570 <DMA_SetConfig+0x240>)
 8104378:	4293      	cmp	r3, r2
 810437a:	d05e      	beq.n	810443a <DMA_SetConfig+0x10a>
 810437c:	68fb      	ldr	r3, [r7, #12]
 810437e:	681b      	ldr	r3, [r3, #0]
 8104380:	4a7c      	ldr	r2, [pc, #496]	; (8104574 <DMA_SetConfig+0x244>)
 8104382:	4293      	cmp	r3, r2
 8104384:	d059      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104386:	68fb      	ldr	r3, [r7, #12]
 8104388:	681b      	ldr	r3, [r3, #0]
 810438a:	4a7b      	ldr	r2, [pc, #492]	; (8104578 <DMA_SetConfig+0x248>)
 810438c:	4293      	cmp	r3, r2
 810438e:	d054      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104390:	68fb      	ldr	r3, [r7, #12]
 8104392:	681b      	ldr	r3, [r3, #0]
 8104394:	4a79      	ldr	r2, [pc, #484]	; (810457c <DMA_SetConfig+0x24c>)
 8104396:	4293      	cmp	r3, r2
 8104398:	d04f      	beq.n	810443a <DMA_SetConfig+0x10a>
 810439a:	68fb      	ldr	r3, [r7, #12]
 810439c:	681b      	ldr	r3, [r3, #0]
 810439e:	4a78      	ldr	r2, [pc, #480]	; (8104580 <DMA_SetConfig+0x250>)
 81043a0:	4293      	cmp	r3, r2
 81043a2:	d04a      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043a4:	68fb      	ldr	r3, [r7, #12]
 81043a6:	681b      	ldr	r3, [r3, #0]
 81043a8:	4a76      	ldr	r2, [pc, #472]	; (8104584 <DMA_SetConfig+0x254>)
 81043aa:	4293      	cmp	r3, r2
 81043ac:	d045      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043ae:	68fb      	ldr	r3, [r7, #12]
 81043b0:	681b      	ldr	r3, [r3, #0]
 81043b2:	4a75      	ldr	r2, [pc, #468]	; (8104588 <DMA_SetConfig+0x258>)
 81043b4:	4293      	cmp	r3, r2
 81043b6:	d040      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043b8:	68fb      	ldr	r3, [r7, #12]
 81043ba:	681b      	ldr	r3, [r3, #0]
 81043bc:	4a73      	ldr	r2, [pc, #460]	; (810458c <DMA_SetConfig+0x25c>)
 81043be:	4293      	cmp	r3, r2
 81043c0:	d03b      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043c2:	68fb      	ldr	r3, [r7, #12]
 81043c4:	681b      	ldr	r3, [r3, #0]
 81043c6:	4a72      	ldr	r2, [pc, #456]	; (8104590 <DMA_SetConfig+0x260>)
 81043c8:	4293      	cmp	r3, r2
 81043ca:	d036      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043cc:	68fb      	ldr	r3, [r7, #12]
 81043ce:	681b      	ldr	r3, [r3, #0]
 81043d0:	4a70      	ldr	r2, [pc, #448]	; (8104594 <DMA_SetConfig+0x264>)
 81043d2:	4293      	cmp	r3, r2
 81043d4:	d031      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043d6:	68fb      	ldr	r3, [r7, #12]
 81043d8:	681b      	ldr	r3, [r3, #0]
 81043da:	4a6f      	ldr	r2, [pc, #444]	; (8104598 <DMA_SetConfig+0x268>)
 81043dc:	4293      	cmp	r3, r2
 81043de:	d02c      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043e0:	68fb      	ldr	r3, [r7, #12]
 81043e2:	681b      	ldr	r3, [r3, #0]
 81043e4:	4a6d      	ldr	r2, [pc, #436]	; (810459c <DMA_SetConfig+0x26c>)
 81043e6:	4293      	cmp	r3, r2
 81043e8:	d027      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043ea:	68fb      	ldr	r3, [r7, #12]
 81043ec:	681b      	ldr	r3, [r3, #0]
 81043ee:	4a6c      	ldr	r2, [pc, #432]	; (81045a0 <DMA_SetConfig+0x270>)
 81043f0:	4293      	cmp	r3, r2
 81043f2:	d022      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043f4:	68fb      	ldr	r3, [r7, #12]
 81043f6:	681b      	ldr	r3, [r3, #0]
 81043f8:	4a6a      	ldr	r2, [pc, #424]	; (81045a4 <DMA_SetConfig+0x274>)
 81043fa:	4293      	cmp	r3, r2
 81043fc:	d01d      	beq.n	810443a <DMA_SetConfig+0x10a>
 81043fe:	68fb      	ldr	r3, [r7, #12]
 8104400:	681b      	ldr	r3, [r3, #0]
 8104402:	4a69      	ldr	r2, [pc, #420]	; (81045a8 <DMA_SetConfig+0x278>)
 8104404:	4293      	cmp	r3, r2
 8104406:	d018      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104408:	68fb      	ldr	r3, [r7, #12]
 810440a:	681b      	ldr	r3, [r3, #0]
 810440c:	4a67      	ldr	r2, [pc, #412]	; (81045ac <DMA_SetConfig+0x27c>)
 810440e:	4293      	cmp	r3, r2
 8104410:	d013      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104412:	68fb      	ldr	r3, [r7, #12]
 8104414:	681b      	ldr	r3, [r3, #0]
 8104416:	4a66      	ldr	r2, [pc, #408]	; (81045b0 <DMA_SetConfig+0x280>)
 8104418:	4293      	cmp	r3, r2
 810441a:	d00e      	beq.n	810443a <DMA_SetConfig+0x10a>
 810441c:	68fb      	ldr	r3, [r7, #12]
 810441e:	681b      	ldr	r3, [r3, #0]
 8104420:	4a64      	ldr	r2, [pc, #400]	; (81045b4 <DMA_SetConfig+0x284>)
 8104422:	4293      	cmp	r3, r2
 8104424:	d009      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104426:	68fb      	ldr	r3, [r7, #12]
 8104428:	681b      	ldr	r3, [r3, #0]
 810442a:	4a63      	ldr	r2, [pc, #396]	; (81045b8 <DMA_SetConfig+0x288>)
 810442c:	4293      	cmp	r3, r2
 810442e:	d004      	beq.n	810443a <DMA_SetConfig+0x10a>
 8104430:	68fb      	ldr	r3, [r7, #12]
 8104432:	681b      	ldr	r3, [r3, #0]
 8104434:	4a61      	ldr	r2, [pc, #388]	; (81045bc <DMA_SetConfig+0x28c>)
 8104436:	4293      	cmp	r3, r2
 8104438:	d101      	bne.n	810443e <DMA_SetConfig+0x10e>
 810443a:	2301      	movs	r3, #1
 810443c:	e000      	b.n	8104440 <DMA_SetConfig+0x110>
 810443e:	2300      	movs	r3, #0
 8104440:	2b00      	cmp	r3, #0
 8104442:	d00d      	beq.n	8104460 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8104444:	68fb      	ldr	r3, [r7, #12]
 8104446:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104448:	68fa      	ldr	r2, [r7, #12]
 810444a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 810444c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 810444e:	68fb      	ldr	r3, [r7, #12]
 8104450:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104452:	2b00      	cmp	r3, #0
 8104454:	d004      	beq.n	8104460 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8104456:	68fb      	ldr	r3, [r7, #12]
 8104458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810445a:	68fa      	ldr	r2, [r7, #12]
 810445c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 810445e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104460:	68fb      	ldr	r3, [r7, #12]
 8104462:	681b      	ldr	r3, [r3, #0]
 8104464:	4a3e      	ldr	r2, [pc, #248]	; (8104560 <DMA_SetConfig+0x230>)
 8104466:	4293      	cmp	r3, r2
 8104468:	d04a      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 810446a:	68fb      	ldr	r3, [r7, #12]
 810446c:	681b      	ldr	r3, [r3, #0]
 810446e:	4a3d      	ldr	r2, [pc, #244]	; (8104564 <DMA_SetConfig+0x234>)
 8104470:	4293      	cmp	r3, r2
 8104472:	d045      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 8104474:	68fb      	ldr	r3, [r7, #12]
 8104476:	681b      	ldr	r3, [r3, #0]
 8104478:	4a3b      	ldr	r2, [pc, #236]	; (8104568 <DMA_SetConfig+0x238>)
 810447a:	4293      	cmp	r3, r2
 810447c:	d040      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 810447e:	68fb      	ldr	r3, [r7, #12]
 8104480:	681b      	ldr	r3, [r3, #0]
 8104482:	4a3a      	ldr	r2, [pc, #232]	; (810456c <DMA_SetConfig+0x23c>)
 8104484:	4293      	cmp	r3, r2
 8104486:	d03b      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 8104488:	68fb      	ldr	r3, [r7, #12]
 810448a:	681b      	ldr	r3, [r3, #0]
 810448c:	4a38      	ldr	r2, [pc, #224]	; (8104570 <DMA_SetConfig+0x240>)
 810448e:	4293      	cmp	r3, r2
 8104490:	d036      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 8104492:	68fb      	ldr	r3, [r7, #12]
 8104494:	681b      	ldr	r3, [r3, #0]
 8104496:	4a37      	ldr	r2, [pc, #220]	; (8104574 <DMA_SetConfig+0x244>)
 8104498:	4293      	cmp	r3, r2
 810449a:	d031      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 810449c:	68fb      	ldr	r3, [r7, #12]
 810449e:	681b      	ldr	r3, [r3, #0]
 81044a0:	4a35      	ldr	r2, [pc, #212]	; (8104578 <DMA_SetConfig+0x248>)
 81044a2:	4293      	cmp	r3, r2
 81044a4:	d02c      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044a6:	68fb      	ldr	r3, [r7, #12]
 81044a8:	681b      	ldr	r3, [r3, #0]
 81044aa:	4a34      	ldr	r2, [pc, #208]	; (810457c <DMA_SetConfig+0x24c>)
 81044ac:	4293      	cmp	r3, r2
 81044ae:	d027      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044b0:	68fb      	ldr	r3, [r7, #12]
 81044b2:	681b      	ldr	r3, [r3, #0]
 81044b4:	4a32      	ldr	r2, [pc, #200]	; (8104580 <DMA_SetConfig+0x250>)
 81044b6:	4293      	cmp	r3, r2
 81044b8:	d022      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044ba:	68fb      	ldr	r3, [r7, #12]
 81044bc:	681b      	ldr	r3, [r3, #0]
 81044be:	4a31      	ldr	r2, [pc, #196]	; (8104584 <DMA_SetConfig+0x254>)
 81044c0:	4293      	cmp	r3, r2
 81044c2:	d01d      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044c4:	68fb      	ldr	r3, [r7, #12]
 81044c6:	681b      	ldr	r3, [r3, #0]
 81044c8:	4a2f      	ldr	r2, [pc, #188]	; (8104588 <DMA_SetConfig+0x258>)
 81044ca:	4293      	cmp	r3, r2
 81044cc:	d018      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044ce:	68fb      	ldr	r3, [r7, #12]
 81044d0:	681b      	ldr	r3, [r3, #0]
 81044d2:	4a2e      	ldr	r2, [pc, #184]	; (810458c <DMA_SetConfig+0x25c>)
 81044d4:	4293      	cmp	r3, r2
 81044d6:	d013      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044d8:	68fb      	ldr	r3, [r7, #12]
 81044da:	681b      	ldr	r3, [r3, #0]
 81044dc:	4a2c      	ldr	r2, [pc, #176]	; (8104590 <DMA_SetConfig+0x260>)
 81044de:	4293      	cmp	r3, r2
 81044e0:	d00e      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044e2:	68fb      	ldr	r3, [r7, #12]
 81044e4:	681b      	ldr	r3, [r3, #0]
 81044e6:	4a2b      	ldr	r2, [pc, #172]	; (8104594 <DMA_SetConfig+0x264>)
 81044e8:	4293      	cmp	r3, r2
 81044ea:	d009      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044ec:	68fb      	ldr	r3, [r7, #12]
 81044ee:	681b      	ldr	r3, [r3, #0]
 81044f0:	4a29      	ldr	r2, [pc, #164]	; (8104598 <DMA_SetConfig+0x268>)
 81044f2:	4293      	cmp	r3, r2
 81044f4:	d004      	beq.n	8104500 <DMA_SetConfig+0x1d0>
 81044f6:	68fb      	ldr	r3, [r7, #12]
 81044f8:	681b      	ldr	r3, [r3, #0]
 81044fa:	4a28      	ldr	r2, [pc, #160]	; (810459c <DMA_SetConfig+0x26c>)
 81044fc:	4293      	cmp	r3, r2
 81044fe:	d101      	bne.n	8104504 <DMA_SetConfig+0x1d4>
 8104500:	2301      	movs	r3, #1
 8104502:	e000      	b.n	8104506 <DMA_SetConfig+0x1d6>
 8104504:	2300      	movs	r3, #0
 8104506:	2b00      	cmp	r3, #0
 8104508:	d05a      	beq.n	81045c0 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 810450a:	68fb      	ldr	r3, [r7, #12]
 810450c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810450e:	f003 031f 	and.w	r3, r3, #31
 8104512:	223f      	movs	r2, #63	; 0x3f
 8104514:	409a      	lsls	r2, r3
 8104516:	697b      	ldr	r3, [r7, #20]
 8104518:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 810451a:	68fb      	ldr	r3, [r7, #12]
 810451c:	681b      	ldr	r3, [r3, #0]
 810451e:	681a      	ldr	r2, [r3, #0]
 8104520:	68fb      	ldr	r3, [r7, #12]
 8104522:	681b      	ldr	r3, [r3, #0]
 8104524:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8104528:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 810452a:	68fb      	ldr	r3, [r7, #12]
 810452c:	681b      	ldr	r3, [r3, #0]
 810452e:	683a      	ldr	r2, [r7, #0]
 8104530:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104532:	68fb      	ldr	r3, [r7, #12]
 8104534:	689b      	ldr	r3, [r3, #8]
 8104536:	2b40      	cmp	r3, #64	; 0x40
 8104538:	d108      	bne.n	810454c <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 810453a:	68fb      	ldr	r3, [r7, #12]
 810453c:	681b      	ldr	r3, [r3, #0]
 810453e:	687a      	ldr	r2, [r7, #4]
 8104540:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8104542:	68fb      	ldr	r3, [r7, #12]
 8104544:	681b      	ldr	r3, [r3, #0]
 8104546:	68ba      	ldr	r2, [r7, #8]
 8104548:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 810454a:	e087      	b.n	810465c <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 810454c:	68fb      	ldr	r3, [r7, #12]
 810454e:	681b      	ldr	r3, [r3, #0]
 8104550:	68ba      	ldr	r2, [r7, #8]
 8104552:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8104554:	68fb      	ldr	r3, [r7, #12]
 8104556:	681b      	ldr	r3, [r3, #0]
 8104558:	687a      	ldr	r2, [r7, #4]
 810455a:	60da      	str	r2, [r3, #12]
}
 810455c:	e07e      	b.n	810465c <DMA_SetConfig+0x32c>
 810455e:	bf00      	nop
 8104560:	40020010 	.word	0x40020010
 8104564:	40020028 	.word	0x40020028
 8104568:	40020040 	.word	0x40020040
 810456c:	40020058 	.word	0x40020058
 8104570:	40020070 	.word	0x40020070
 8104574:	40020088 	.word	0x40020088
 8104578:	400200a0 	.word	0x400200a0
 810457c:	400200b8 	.word	0x400200b8
 8104580:	40020410 	.word	0x40020410
 8104584:	40020428 	.word	0x40020428
 8104588:	40020440 	.word	0x40020440
 810458c:	40020458 	.word	0x40020458
 8104590:	40020470 	.word	0x40020470
 8104594:	40020488 	.word	0x40020488
 8104598:	400204a0 	.word	0x400204a0
 810459c:	400204b8 	.word	0x400204b8
 81045a0:	58025408 	.word	0x58025408
 81045a4:	5802541c 	.word	0x5802541c
 81045a8:	58025430 	.word	0x58025430
 81045ac:	58025444 	.word	0x58025444
 81045b0:	58025458 	.word	0x58025458
 81045b4:	5802546c 	.word	0x5802546c
 81045b8:	58025480 	.word	0x58025480
 81045bc:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81045c0:	68fb      	ldr	r3, [r7, #12]
 81045c2:	681b      	ldr	r3, [r3, #0]
 81045c4:	4a28      	ldr	r2, [pc, #160]	; (8104668 <DMA_SetConfig+0x338>)
 81045c6:	4293      	cmp	r3, r2
 81045c8:	d022      	beq.n	8104610 <DMA_SetConfig+0x2e0>
 81045ca:	68fb      	ldr	r3, [r7, #12]
 81045cc:	681b      	ldr	r3, [r3, #0]
 81045ce:	4a27      	ldr	r2, [pc, #156]	; (810466c <DMA_SetConfig+0x33c>)
 81045d0:	4293      	cmp	r3, r2
 81045d2:	d01d      	beq.n	8104610 <DMA_SetConfig+0x2e0>
 81045d4:	68fb      	ldr	r3, [r7, #12]
 81045d6:	681b      	ldr	r3, [r3, #0]
 81045d8:	4a25      	ldr	r2, [pc, #148]	; (8104670 <DMA_SetConfig+0x340>)
 81045da:	4293      	cmp	r3, r2
 81045dc:	d018      	beq.n	8104610 <DMA_SetConfig+0x2e0>
 81045de:	68fb      	ldr	r3, [r7, #12]
 81045e0:	681b      	ldr	r3, [r3, #0]
 81045e2:	4a24      	ldr	r2, [pc, #144]	; (8104674 <DMA_SetConfig+0x344>)
 81045e4:	4293      	cmp	r3, r2
 81045e6:	d013      	beq.n	8104610 <DMA_SetConfig+0x2e0>
 81045e8:	68fb      	ldr	r3, [r7, #12]
 81045ea:	681b      	ldr	r3, [r3, #0]
 81045ec:	4a22      	ldr	r2, [pc, #136]	; (8104678 <DMA_SetConfig+0x348>)
 81045ee:	4293      	cmp	r3, r2
 81045f0:	d00e      	beq.n	8104610 <DMA_SetConfig+0x2e0>
 81045f2:	68fb      	ldr	r3, [r7, #12]
 81045f4:	681b      	ldr	r3, [r3, #0]
 81045f6:	4a21      	ldr	r2, [pc, #132]	; (810467c <DMA_SetConfig+0x34c>)
 81045f8:	4293      	cmp	r3, r2
 81045fa:	d009      	beq.n	8104610 <DMA_SetConfig+0x2e0>
 81045fc:	68fb      	ldr	r3, [r7, #12]
 81045fe:	681b      	ldr	r3, [r3, #0]
 8104600:	4a1f      	ldr	r2, [pc, #124]	; (8104680 <DMA_SetConfig+0x350>)
 8104602:	4293      	cmp	r3, r2
 8104604:	d004      	beq.n	8104610 <DMA_SetConfig+0x2e0>
 8104606:	68fb      	ldr	r3, [r7, #12]
 8104608:	681b      	ldr	r3, [r3, #0]
 810460a:	4a1e      	ldr	r2, [pc, #120]	; (8104684 <DMA_SetConfig+0x354>)
 810460c:	4293      	cmp	r3, r2
 810460e:	d101      	bne.n	8104614 <DMA_SetConfig+0x2e4>
 8104610:	2301      	movs	r3, #1
 8104612:	e000      	b.n	8104616 <DMA_SetConfig+0x2e6>
 8104614:	2300      	movs	r3, #0
 8104616:	2b00      	cmp	r3, #0
 8104618:	d020      	beq.n	810465c <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 810461a:	68fb      	ldr	r3, [r7, #12]
 810461c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810461e:	f003 031f 	and.w	r3, r3, #31
 8104622:	2201      	movs	r2, #1
 8104624:	409a      	lsls	r2, r3
 8104626:	693b      	ldr	r3, [r7, #16]
 8104628:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 810462a:	68fb      	ldr	r3, [r7, #12]
 810462c:	681b      	ldr	r3, [r3, #0]
 810462e:	683a      	ldr	r2, [r7, #0]
 8104630:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104632:	68fb      	ldr	r3, [r7, #12]
 8104634:	689b      	ldr	r3, [r3, #8]
 8104636:	2b40      	cmp	r3, #64	; 0x40
 8104638:	d108      	bne.n	810464c <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 810463a:	68fb      	ldr	r3, [r7, #12]
 810463c:	681b      	ldr	r3, [r3, #0]
 810463e:	687a      	ldr	r2, [r7, #4]
 8104640:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8104642:	68fb      	ldr	r3, [r7, #12]
 8104644:	681b      	ldr	r3, [r3, #0]
 8104646:	68ba      	ldr	r2, [r7, #8]
 8104648:	60da      	str	r2, [r3, #12]
}
 810464a:	e007      	b.n	810465c <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 810464c:	68fb      	ldr	r3, [r7, #12]
 810464e:	681b      	ldr	r3, [r3, #0]
 8104650:	68ba      	ldr	r2, [r7, #8]
 8104652:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8104654:	68fb      	ldr	r3, [r7, #12]
 8104656:	681b      	ldr	r3, [r3, #0]
 8104658:	687a      	ldr	r2, [r7, #4]
 810465a:	60da      	str	r2, [r3, #12]
}
 810465c:	bf00      	nop
 810465e:	371c      	adds	r7, #28
 8104660:	46bd      	mov	sp, r7
 8104662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104666:	4770      	bx	lr
 8104668:	58025408 	.word	0x58025408
 810466c:	5802541c 	.word	0x5802541c
 8104670:	58025430 	.word	0x58025430
 8104674:	58025444 	.word	0x58025444
 8104678:	58025458 	.word	0x58025458
 810467c:	5802546c 	.word	0x5802546c
 8104680:	58025480 	.word	0x58025480
 8104684:	58025494 	.word	0x58025494

08104688 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8104688:	b480      	push	{r7}
 810468a:	b085      	sub	sp, #20
 810468c:	af00      	add	r7, sp, #0
 810468e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104690:	687b      	ldr	r3, [r7, #4]
 8104692:	681b      	ldr	r3, [r3, #0]
 8104694:	4a43      	ldr	r2, [pc, #268]	; (81047a4 <DMA_CalcBaseAndBitshift+0x11c>)
 8104696:	4293      	cmp	r3, r2
 8104698:	d04a      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 810469a:	687b      	ldr	r3, [r7, #4]
 810469c:	681b      	ldr	r3, [r3, #0]
 810469e:	4a42      	ldr	r2, [pc, #264]	; (81047a8 <DMA_CalcBaseAndBitshift+0x120>)
 81046a0:	4293      	cmp	r3, r2
 81046a2:	d045      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046a4:	687b      	ldr	r3, [r7, #4]
 81046a6:	681b      	ldr	r3, [r3, #0]
 81046a8:	4a40      	ldr	r2, [pc, #256]	; (81047ac <DMA_CalcBaseAndBitshift+0x124>)
 81046aa:	4293      	cmp	r3, r2
 81046ac:	d040      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046ae:	687b      	ldr	r3, [r7, #4]
 81046b0:	681b      	ldr	r3, [r3, #0]
 81046b2:	4a3f      	ldr	r2, [pc, #252]	; (81047b0 <DMA_CalcBaseAndBitshift+0x128>)
 81046b4:	4293      	cmp	r3, r2
 81046b6:	d03b      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046b8:	687b      	ldr	r3, [r7, #4]
 81046ba:	681b      	ldr	r3, [r3, #0]
 81046bc:	4a3d      	ldr	r2, [pc, #244]	; (81047b4 <DMA_CalcBaseAndBitshift+0x12c>)
 81046be:	4293      	cmp	r3, r2
 81046c0:	d036      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046c2:	687b      	ldr	r3, [r7, #4]
 81046c4:	681b      	ldr	r3, [r3, #0]
 81046c6:	4a3c      	ldr	r2, [pc, #240]	; (81047b8 <DMA_CalcBaseAndBitshift+0x130>)
 81046c8:	4293      	cmp	r3, r2
 81046ca:	d031      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046cc:	687b      	ldr	r3, [r7, #4]
 81046ce:	681b      	ldr	r3, [r3, #0]
 81046d0:	4a3a      	ldr	r2, [pc, #232]	; (81047bc <DMA_CalcBaseAndBitshift+0x134>)
 81046d2:	4293      	cmp	r3, r2
 81046d4:	d02c      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046d6:	687b      	ldr	r3, [r7, #4]
 81046d8:	681b      	ldr	r3, [r3, #0]
 81046da:	4a39      	ldr	r2, [pc, #228]	; (81047c0 <DMA_CalcBaseAndBitshift+0x138>)
 81046dc:	4293      	cmp	r3, r2
 81046de:	d027      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046e0:	687b      	ldr	r3, [r7, #4]
 81046e2:	681b      	ldr	r3, [r3, #0]
 81046e4:	4a37      	ldr	r2, [pc, #220]	; (81047c4 <DMA_CalcBaseAndBitshift+0x13c>)
 81046e6:	4293      	cmp	r3, r2
 81046e8:	d022      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046ea:	687b      	ldr	r3, [r7, #4]
 81046ec:	681b      	ldr	r3, [r3, #0]
 81046ee:	4a36      	ldr	r2, [pc, #216]	; (81047c8 <DMA_CalcBaseAndBitshift+0x140>)
 81046f0:	4293      	cmp	r3, r2
 81046f2:	d01d      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046f4:	687b      	ldr	r3, [r7, #4]
 81046f6:	681b      	ldr	r3, [r3, #0]
 81046f8:	4a34      	ldr	r2, [pc, #208]	; (81047cc <DMA_CalcBaseAndBitshift+0x144>)
 81046fa:	4293      	cmp	r3, r2
 81046fc:	d018      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 81046fe:	687b      	ldr	r3, [r7, #4]
 8104700:	681b      	ldr	r3, [r3, #0]
 8104702:	4a33      	ldr	r2, [pc, #204]	; (81047d0 <DMA_CalcBaseAndBitshift+0x148>)
 8104704:	4293      	cmp	r3, r2
 8104706:	d013      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 8104708:	687b      	ldr	r3, [r7, #4]
 810470a:	681b      	ldr	r3, [r3, #0]
 810470c:	4a31      	ldr	r2, [pc, #196]	; (81047d4 <DMA_CalcBaseAndBitshift+0x14c>)
 810470e:	4293      	cmp	r3, r2
 8104710:	d00e      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 8104712:	687b      	ldr	r3, [r7, #4]
 8104714:	681b      	ldr	r3, [r3, #0]
 8104716:	4a30      	ldr	r2, [pc, #192]	; (81047d8 <DMA_CalcBaseAndBitshift+0x150>)
 8104718:	4293      	cmp	r3, r2
 810471a:	d009      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 810471c:	687b      	ldr	r3, [r7, #4]
 810471e:	681b      	ldr	r3, [r3, #0]
 8104720:	4a2e      	ldr	r2, [pc, #184]	; (81047dc <DMA_CalcBaseAndBitshift+0x154>)
 8104722:	4293      	cmp	r3, r2
 8104724:	d004      	beq.n	8104730 <DMA_CalcBaseAndBitshift+0xa8>
 8104726:	687b      	ldr	r3, [r7, #4]
 8104728:	681b      	ldr	r3, [r3, #0]
 810472a:	4a2d      	ldr	r2, [pc, #180]	; (81047e0 <DMA_CalcBaseAndBitshift+0x158>)
 810472c:	4293      	cmp	r3, r2
 810472e:	d101      	bne.n	8104734 <DMA_CalcBaseAndBitshift+0xac>
 8104730:	2301      	movs	r3, #1
 8104732:	e000      	b.n	8104736 <DMA_CalcBaseAndBitshift+0xae>
 8104734:	2300      	movs	r3, #0
 8104736:	2b00      	cmp	r3, #0
 8104738:	d026      	beq.n	8104788 <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810473a:	687b      	ldr	r3, [r7, #4]
 810473c:	681b      	ldr	r3, [r3, #0]
 810473e:	b2db      	uxtb	r3, r3
 8104740:	3b10      	subs	r3, #16
 8104742:	4a28      	ldr	r2, [pc, #160]	; (81047e4 <DMA_CalcBaseAndBitshift+0x15c>)
 8104744:	fba2 2303 	umull	r2, r3, r2, r3
 8104748:	091b      	lsrs	r3, r3, #4
 810474a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 810474c:	68fb      	ldr	r3, [r7, #12]
 810474e:	f003 0307 	and.w	r3, r3, #7
 8104752:	4a25      	ldr	r2, [pc, #148]	; (81047e8 <DMA_CalcBaseAndBitshift+0x160>)
 8104754:	5cd3      	ldrb	r3, [r2, r3]
 8104756:	461a      	mov	r2, r3
 8104758:	687b      	ldr	r3, [r7, #4]
 810475a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 810475c:	68fb      	ldr	r3, [r7, #12]
 810475e:	2b03      	cmp	r3, #3
 8104760:	d909      	bls.n	8104776 <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8104762:	687b      	ldr	r3, [r7, #4]
 8104764:	681b      	ldr	r3, [r3, #0]
 8104766:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 810476a:	f023 0303 	bic.w	r3, r3, #3
 810476e:	1d1a      	adds	r2, r3, #4
 8104770:	687b      	ldr	r3, [r7, #4]
 8104772:	659a      	str	r2, [r3, #88]	; 0x58
 8104774:	e00e      	b.n	8104794 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8104776:	687b      	ldr	r3, [r7, #4]
 8104778:	681b      	ldr	r3, [r3, #0]
 810477a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 810477e:	f023 0303 	bic.w	r3, r3, #3
 8104782:	687a      	ldr	r2, [r7, #4]
 8104784:	6593      	str	r3, [r2, #88]	; 0x58
 8104786:	e005      	b.n	8104794 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8104788:	687b      	ldr	r3, [r7, #4]
 810478a:	681b      	ldr	r3, [r3, #0]
 810478c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8104790:	687b      	ldr	r3, [r7, #4]
 8104792:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8104794:	687b      	ldr	r3, [r7, #4]
 8104796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8104798:	4618      	mov	r0, r3
 810479a:	3714      	adds	r7, #20
 810479c:	46bd      	mov	sp, r7
 810479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81047a2:	4770      	bx	lr
 81047a4:	40020010 	.word	0x40020010
 81047a8:	40020028 	.word	0x40020028
 81047ac:	40020040 	.word	0x40020040
 81047b0:	40020058 	.word	0x40020058
 81047b4:	40020070 	.word	0x40020070
 81047b8:	40020088 	.word	0x40020088
 81047bc:	400200a0 	.word	0x400200a0
 81047c0:	400200b8 	.word	0x400200b8
 81047c4:	40020410 	.word	0x40020410
 81047c8:	40020428 	.word	0x40020428
 81047cc:	40020440 	.word	0x40020440
 81047d0:	40020458 	.word	0x40020458
 81047d4:	40020470 	.word	0x40020470
 81047d8:	40020488 	.word	0x40020488
 81047dc:	400204a0 	.word	0x400204a0
 81047e0:	400204b8 	.word	0x400204b8
 81047e4:	aaaaaaab 	.word	0xaaaaaaab
 81047e8:	081142a4 	.word	0x081142a4

081047ec <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 81047ec:	b480      	push	{r7}
 81047ee:	b085      	sub	sp, #20
 81047f0:	af00      	add	r7, sp, #0
 81047f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81047f4:	2300      	movs	r3, #0
 81047f6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 81047f8:	687b      	ldr	r3, [r7, #4]
 81047fa:	699b      	ldr	r3, [r3, #24]
 81047fc:	2b00      	cmp	r3, #0
 81047fe:	d120      	bne.n	8104842 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8104800:	687b      	ldr	r3, [r7, #4]
 8104802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104804:	2b03      	cmp	r3, #3
 8104806:	d858      	bhi.n	81048ba <DMA_CheckFifoParam+0xce>
 8104808:	a201      	add	r2, pc, #4	; (adr r2, 8104810 <DMA_CheckFifoParam+0x24>)
 810480a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810480e:	bf00      	nop
 8104810:	08104821 	.word	0x08104821
 8104814:	08104833 	.word	0x08104833
 8104818:	08104821 	.word	0x08104821
 810481c:	081048bb 	.word	0x081048bb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104820:	687b      	ldr	r3, [r7, #4]
 8104822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8104828:	2b00      	cmp	r3, #0
 810482a:	d048      	beq.n	81048be <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 810482c:	2301      	movs	r3, #1
 810482e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104830:	e045      	b.n	81048be <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104832:	687b      	ldr	r3, [r7, #4]
 8104834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104836:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 810483a:	d142      	bne.n	81048c2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 810483c:	2301      	movs	r3, #1
 810483e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104840:	e03f      	b.n	81048c2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8104842:	687b      	ldr	r3, [r7, #4]
 8104844:	699b      	ldr	r3, [r3, #24]
 8104846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810484a:	d123      	bne.n	8104894 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 810484c:	687b      	ldr	r3, [r7, #4]
 810484e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104850:	2b03      	cmp	r3, #3
 8104852:	d838      	bhi.n	81048c6 <DMA_CheckFifoParam+0xda>
 8104854:	a201      	add	r2, pc, #4	; (adr r2, 810485c <DMA_CheckFifoParam+0x70>)
 8104856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810485a:	bf00      	nop
 810485c:	0810486d 	.word	0x0810486d
 8104860:	08104873 	.word	0x08104873
 8104864:	0810486d 	.word	0x0810486d
 8104868:	08104885 	.word	0x08104885
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 810486c:	2301      	movs	r3, #1
 810486e:	73fb      	strb	r3, [r7, #15]
        break;
 8104870:	e030      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104872:	687b      	ldr	r3, [r7, #4]
 8104874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104876:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810487a:	2b00      	cmp	r3, #0
 810487c:	d025      	beq.n	81048ca <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 810487e:	2301      	movs	r3, #1
 8104880:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104882:	e022      	b.n	81048ca <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104884:	687b      	ldr	r3, [r7, #4]
 8104886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104888:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 810488c:	d11f      	bne.n	81048ce <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 810488e:	2301      	movs	r3, #1
 8104890:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104892:	e01c      	b.n	81048ce <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8104894:	687b      	ldr	r3, [r7, #4]
 8104896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104898:	2b02      	cmp	r3, #2
 810489a:	d902      	bls.n	81048a2 <DMA_CheckFifoParam+0xb6>
 810489c:	2b03      	cmp	r3, #3
 810489e:	d003      	beq.n	81048a8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 81048a0:	e018      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 81048a2:	2301      	movs	r3, #1
 81048a4:	73fb      	strb	r3, [r7, #15]
        break;
 81048a6:	e015      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81048a8:	687b      	ldr	r3, [r7, #4]
 81048aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81048ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81048b0:	2b00      	cmp	r3, #0
 81048b2:	d00e      	beq.n	81048d2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 81048b4:	2301      	movs	r3, #1
 81048b6:	73fb      	strb	r3, [r7, #15]
    break;
 81048b8:	e00b      	b.n	81048d2 <DMA_CheckFifoParam+0xe6>
        break;
 81048ba:	bf00      	nop
 81048bc:	e00a      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>
        break;
 81048be:	bf00      	nop
 81048c0:	e008      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>
        break;
 81048c2:	bf00      	nop
 81048c4:	e006      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>
        break;
 81048c6:	bf00      	nop
 81048c8:	e004      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>
        break;
 81048ca:	bf00      	nop
 81048cc:	e002      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>
        break;
 81048ce:	bf00      	nop
 81048d0:	e000      	b.n	81048d4 <DMA_CheckFifoParam+0xe8>
    break;
 81048d2:	bf00      	nop
    }
  }

  return status;
 81048d4:	7bfb      	ldrb	r3, [r7, #15]
}
 81048d6:	4618      	mov	r0, r3
 81048d8:	3714      	adds	r7, #20
 81048da:	46bd      	mov	sp, r7
 81048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81048e0:	4770      	bx	lr
 81048e2:	bf00      	nop

081048e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 81048e4:	b480      	push	{r7}
 81048e6:	b085      	sub	sp, #20
 81048e8:	af00      	add	r7, sp, #0
 81048ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 81048ec:	687b      	ldr	r3, [r7, #4]
 81048ee:	681b      	ldr	r3, [r3, #0]
 81048f0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81048f2:	687b      	ldr	r3, [r7, #4]
 81048f4:	681b      	ldr	r3, [r3, #0]
 81048f6:	4a3a      	ldr	r2, [pc, #232]	; (81049e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 81048f8:	4293      	cmp	r3, r2
 81048fa:	d022      	beq.n	8104942 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81048fc:	687b      	ldr	r3, [r7, #4]
 81048fe:	681b      	ldr	r3, [r3, #0]
 8104900:	4a38      	ldr	r2, [pc, #224]	; (81049e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8104902:	4293      	cmp	r3, r2
 8104904:	d01d      	beq.n	8104942 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104906:	687b      	ldr	r3, [r7, #4]
 8104908:	681b      	ldr	r3, [r3, #0]
 810490a:	4a37      	ldr	r2, [pc, #220]	; (81049e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 810490c:	4293      	cmp	r3, r2
 810490e:	d018      	beq.n	8104942 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104910:	687b      	ldr	r3, [r7, #4]
 8104912:	681b      	ldr	r3, [r3, #0]
 8104914:	4a35      	ldr	r2, [pc, #212]	; (81049ec <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8104916:	4293      	cmp	r3, r2
 8104918:	d013      	beq.n	8104942 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810491a:	687b      	ldr	r3, [r7, #4]
 810491c:	681b      	ldr	r3, [r3, #0]
 810491e:	4a34      	ldr	r2, [pc, #208]	; (81049f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8104920:	4293      	cmp	r3, r2
 8104922:	d00e      	beq.n	8104942 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104924:	687b      	ldr	r3, [r7, #4]
 8104926:	681b      	ldr	r3, [r3, #0]
 8104928:	4a32      	ldr	r2, [pc, #200]	; (81049f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 810492a:	4293      	cmp	r3, r2
 810492c:	d009      	beq.n	8104942 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810492e:	687b      	ldr	r3, [r7, #4]
 8104930:	681b      	ldr	r3, [r3, #0]
 8104932:	4a31      	ldr	r2, [pc, #196]	; (81049f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8104934:	4293      	cmp	r3, r2
 8104936:	d004      	beq.n	8104942 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104938:	687b      	ldr	r3, [r7, #4]
 810493a:	681b      	ldr	r3, [r3, #0]
 810493c:	4a2f      	ldr	r2, [pc, #188]	; (81049fc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 810493e:	4293      	cmp	r3, r2
 8104940:	d101      	bne.n	8104946 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8104942:	2301      	movs	r3, #1
 8104944:	e000      	b.n	8104948 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8104946:	2300      	movs	r3, #0
 8104948:	2b00      	cmp	r3, #0
 810494a:	d01c      	beq.n	8104986 <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 810494c:	687b      	ldr	r3, [r7, #4]
 810494e:	681b      	ldr	r3, [r3, #0]
 8104950:	b2db      	uxtb	r3, r3
 8104952:	3b08      	subs	r3, #8
 8104954:	4a2a      	ldr	r2, [pc, #168]	; (8104a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8104956:	fba2 2303 	umull	r2, r3, r2, r3
 810495a:	091b      	lsrs	r3, r3, #4
 810495c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 810495e:	68fb      	ldr	r3, [r7, #12]
 8104960:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 8104964:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 8104968:	009b      	lsls	r3, r3, #2
 810496a:	461a      	mov	r2, r3
 810496c:	687b      	ldr	r3, [r7, #4]
 810496e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8104970:	687b      	ldr	r3, [r7, #4]
 8104972:	4a24      	ldr	r2, [pc, #144]	; (8104a04 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8104974:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8104976:	68fb      	ldr	r3, [r7, #12]
 8104978:	f003 031f 	and.w	r3, r3, #31
 810497c:	2201      	movs	r2, #1
 810497e:	409a      	lsls	r2, r3
 8104980:	687b      	ldr	r3, [r7, #4]
 8104982:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8104984:	e026      	b.n	81049d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8104986:	687b      	ldr	r3, [r7, #4]
 8104988:	681b      	ldr	r3, [r3, #0]
 810498a:	b2db      	uxtb	r3, r3
 810498c:	3b10      	subs	r3, #16
 810498e:	4a1e      	ldr	r2, [pc, #120]	; (8104a08 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8104990:	fba2 2303 	umull	r2, r3, r2, r3
 8104994:	091b      	lsrs	r3, r3, #4
 8104996:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8104998:	68bb      	ldr	r3, [r7, #8]
 810499a:	4a1c      	ldr	r2, [pc, #112]	; (8104a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 810499c:	4293      	cmp	r3, r2
 810499e:	d806      	bhi.n	81049ae <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 81049a0:	68bb      	ldr	r3, [r7, #8]
 81049a2:	4a1b      	ldr	r2, [pc, #108]	; (8104a10 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 81049a4:	4293      	cmp	r3, r2
 81049a6:	d902      	bls.n	81049ae <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 81049a8:	68fb      	ldr	r3, [r7, #12]
 81049aa:	3308      	adds	r3, #8
 81049ac:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81049ae:	68fb      	ldr	r3, [r7, #12]
 81049b0:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 81049b4:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 81049b8:	009b      	lsls	r3, r3, #2
 81049ba:	461a      	mov	r2, r3
 81049bc:	687b      	ldr	r3, [r7, #4]
 81049be:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 81049c0:	687b      	ldr	r3, [r7, #4]
 81049c2:	4a14      	ldr	r2, [pc, #80]	; (8104a14 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 81049c4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81049c6:	68fb      	ldr	r3, [r7, #12]
 81049c8:	f003 031f 	and.w	r3, r3, #31
 81049cc:	2201      	movs	r2, #1
 81049ce:	409a      	lsls	r2, r3
 81049d0:	687b      	ldr	r3, [r7, #4]
 81049d2:	669a      	str	r2, [r3, #104]	; 0x68
}
 81049d4:	bf00      	nop
 81049d6:	3714      	adds	r7, #20
 81049d8:	46bd      	mov	sp, r7
 81049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81049de:	4770      	bx	lr
 81049e0:	58025408 	.word	0x58025408
 81049e4:	5802541c 	.word	0x5802541c
 81049e8:	58025430 	.word	0x58025430
 81049ec:	58025444 	.word	0x58025444
 81049f0:	58025458 	.word	0x58025458
 81049f4:	5802546c 	.word	0x5802546c
 81049f8:	58025480 	.word	0x58025480
 81049fc:	58025494 	.word	0x58025494
 8104a00:	cccccccd 	.word	0xcccccccd
 8104a04:	58025880 	.word	0x58025880
 8104a08:	aaaaaaab 	.word	0xaaaaaaab
 8104a0c:	400204b8 	.word	0x400204b8
 8104a10:	4002040f 	.word	0x4002040f
 8104a14:	40020880 	.word	0x40020880

08104a18 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104a18:	b480      	push	{r7}
 8104a1a:	b085      	sub	sp, #20
 8104a1c:	af00      	add	r7, sp, #0
 8104a1e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8104a20:	687b      	ldr	r3, [r7, #4]
 8104a22:	685b      	ldr	r3, [r3, #4]
 8104a24:	b2db      	uxtb	r3, r3
 8104a26:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8104a28:	68fb      	ldr	r3, [r7, #12]
 8104a2a:	2b00      	cmp	r3, #0
 8104a2c:	d04a      	beq.n	8104ac4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8104a2e:	68fb      	ldr	r3, [r7, #12]
 8104a30:	2b08      	cmp	r3, #8
 8104a32:	d847      	bhi.n	8104ac4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8104a34:	687b      	ldr	r3, [r7, #4]
 8104a36:	681b      	ldr	r3, [r3, #0]
 8104a38:	4a25      	ldr	r2, [pc, #148]	; (8104ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8104a3a:	4293      	cmp	r3, r2
 8104a3c:	d022      	beq.n	8104a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a3e:	687b      	ldr	r3, [r7, #4]
 8104a40:	681b      	ldr	r3, [r3, #0]
 8104a42:	4a24      	ldr	r2, [pc, #144]	; (8104ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8104a44:	4293      	cmp	r3, r2
 8104a46:	d01d      	beq.n	8104a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a48:	687b      	ldr	r3, [r7, #4]
 8104a4a:	681b      	ldr	r3, [r3, #0]
 8104a4c:	4a22      	ldr	r2, [pc, #136]	; (8104ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8104a4e:	4293      	cmp	r3, r2
 8104a50:	d018      	beq.n	8104a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a52:	687b      	ldr	r3, [r7, #4]
 8104a54:	681b      	ldr	r3, [r3, #0]
 8104a56:	4a21      	ldr	r2, [pc, #132]	; (8104adc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8104a58:	4293      	cmp	r3, r2
 8104a5a:	d013      	beq.n	8104a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a5c:	687b      	ldr	r3, [r7, #4]
 8104a5e:	681b      	ldr	r3, [r3, #0]
 8104a60:	4a1f      	ldr	r2, [pc, #124]	; (8104ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8104a62:	4293      	cmp	r3, r2
 8104a64:	d00e      	beq.n	8104a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a66:	687b      	ldr	r3, [r7, #4]
 8104a68:	681b      	ldr	r3, [r3, #0]
 8104a6a:	4a1e      	ldr	r2, [pc, #120]	; (8104ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8104a6c:	4293      	cmp	r3, r2
 8104a6e:	d009      	beq.n	8104a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a70:	687b      	ldr	r3, [r7, #4]
 8104a72:	681b      	ldr	r3, [r3, #0]
 8104a74:	4a1c      	ldr	r2, [pc, #112]	; (8104ae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8104a76:	4293      	cmp	r3, r2
 8104a78:	d004      	beq.n	8104a84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104a7a:	687b      	ldr	r3, [r7, #4]
 8104a7c:	681b      	ldr	r3, [r3, #0]
 8104a7e:	4a1b      	ldr	r2, [pc, #108]	; (8104aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8104a80:	4293      	cmp	r3, r2
 8104a82:	d101      	bne.n	8104a88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8104a84:	2301      	movs	r3, #1
 8104a86:	e000      	b.n	8104a8a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8104a88:	2300      	movs	r3, #0
 8104a8a:	2b00      	cmp	r3, #0
 8104a8c:	d00a      	beq.n	8104aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8104a8e:	68fa      	ldr	r2, [r7, #12]
 8104a90:	4b17      	ldr	r3, [pc, #92]	; (8104af0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8104a92:	4413      	add	r3, r2
 8104a94:	009b      	lsls	r3, r3, #2
 8104a96:	461a      	mov	r2, r3
 8104a98:	687b      	ldr	r3, [r7, #4]
 8104a9a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8104a9c:	687b      	ldr	r3, [r7, #4]
 8104a9e:	4a15      	ldr	r2, [pc, #84]	; (8104af4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8104aa0:	671a      	str	r2, [r3, #112]	; 0x70
 8104aa2:	e009      	b.n	8104ab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8104aa4:	68fa      	ldr	r2, [r7, #12]
 8104aa6:	4b14      	ldr	r3, [pc, #80]	; (8104af8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8104aa8:	4413      	add	r3, r2
 8104aaa:	009b      	lsls	r3, r3, #2
 8104aac:	461a      	mov	r2, r3
 8104aae:	687b      	ldr	r3, [r7, #4]
 8104ab0:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8104ab2:	687b      	ldr	r3, [r7, #4]
 8104ab4:	4a11      	ldr	r2, [pc, #68]	; (8104afc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8104ab6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8104ab8:	68fb      	ldr	r3, [r7, #12]
 8104aba:	3b01      	subs	r3, #1
 8104abc:	2201      	movs	r2, #1
 8104abe:	409a      	lsls	r2, r3
 8104ac0:	687b      	ldr	r3, [r7, #4]
 8104ac2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8104ac4:	bf00      	nop
 8104ac6:	3714      	adds	r7, #20
 8104ac8:	46bd      	mov	sp, r7
 8104aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104ace:	4770      	bx	lr
 8104ad0:	58025408 	.word	0x58025408
 8104ad4:	5802541c 	.word	0x5802541c
 8104ad8:	58025430 	.word	0x58025430
 8104adc:	58025444 	.word	0x58025444
 8104ae0:	58025458 	.word	0x58025458
 8104ae4:	5802546c 	.word	0x5802546c
 8104ae8:	58025480 	.word	0x58025480
 8104aec:	58025494 	.word	0x58025494
 8104af0:	1600963f 	.word	0x1600963f
 8104af4:	58025940 	.word	0x58025940
 8104af8:	1000823f 	.word	0x1000823f
 8104afc:	40020940 	.word	0x40020940

08104b00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8104b00:	b480      	push	{r7}
 8104b02:	b089      	sub	sp, #36	; 0x24
 8104b04:	af00      	add	r7, sp, #0
 8104b06:	6078      	str	r0, [r7, #4]
 8104b08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8104b0a:	2300      	movs	r3, #0
 8104b0c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8104b0e:	4b89      	ldr	r3, [pc, #548]	; (8104d34 <HAL_GPIO_Init+0x234>)
 8104b10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104b12:	e194      	b.n	8104e3e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8104b14:	683b      	ldr	r3, [r7, #0]
 8104b16:	681a      	ldr	r2, [r3, #0]
 8104b18:	2101      	movs	r1, #1
 8104b1a:	69fb      	ldr	r3, [r7, #28]
 8104b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8104b20:	4013      	ands	r3, r2
 8104b22:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8104b24:	693b      	ldr	r3, [r7, #16]
 8104b26:	2b00      	cmp	r3, #0
 8104b28:	f000 8186 	beq.w	8104e38 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8104b2c:	683b      	ldr	r3, [r7, #0]
 8104b2e:	685b      	ldr	r3, [r3, #4]
 8104b30:	2b01      	cmp	r3, #1
 8104b32:	d00b      	beq.n	8104b4c <HAL_GPIO_Init+0x4c>
 8104b34:	683b      	ldr	r3, [r7, #0]
 8104b36:	685b      	ldr	r3, [r3, #4]
 8104b38:	2b02      	cmp	r3, #2
 8104b3a:	d007      	beq.n	8104b4c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8104b3c:	683b      	ldr	r3, [r7, #0]
 8104b3e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8104b40:	2b11      	cmp	r3, #17
 8104b42:	d003      	beq.n	8104b4c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8104b44:	683b      	ldr	r3, [r7, #0]
 8104b46:	685b      	ldr	r3, [r3, #4]
 8104b48:	2b12      	cmp	r3, #18
 8104b4a:	d130      	bne.n	8104bae <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8104b4c:	687b      	ldr	r3, [r7, #4]
 8104b4e:	689b      	ldr	r3, [r3, #8]
 8104b50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104b52:	69fb      	ldr	r3, [r7, #28]
 8104b54:	005b      	lsls	r3, r3, #1
 8104b56:	2203      	movs	r2, #3
 8104b58:	fa02 f303 	lsl.w	r3, r2, r3
 8104b5c:	43db      	mvns	r3, r3
 8104b5e:	69ba      	ldr	r2, [r7, #24]
 8104b60:	4013      	ands	r3, r2
 8104b62:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8104b64:	683b      	ldr	r3, [r7, #0]
 8104b66:	68da      	ldr	r2, [r3, #12]
 8104b68:	69fb      	ldr	r3, [r7, #28]
 8104b6a:	005b      	lsls	r3, r3, #1
 8104b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8104b70:	69ba      	ldr	r2, [r7, #24]
 8104b72:	4313      	orrs	r3, r2
 8104b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8104b76:	687b      	ldr	r3, [r7, #4]
 8104b78:	69ba      	ldr	r2, [r7, #24]
 8104b7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8104b7c:	687b      	ldr	r3, [r7, #4]
 8104b7e:	685b      	ldr	r3, [r3, #4]
 8104b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8104b82:	2201      	movs	r2, #1
 8104b84:	69fb      	ldr	r3, [r7, #28]
 8104b86:	fa02 f303 	lsl.w	r3, r2, r3
 8104b8a:	43db      	mvns	r3, r3
 8104b8c:	69ba      	ldr	r2, [r7, #24]
 8104b8e:	4013      	ands	r3, r2
 8104b90:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8104b92:	683b      	ldr	r3, [r7, #0]
 8104b94:	685b      	ldr	r3, [r3, #4]
 8104b96:	091b      	lsrs	r3, r3, #4
 8104b98:	f003 0201 	and.w	r2, r3, #1
 8104b9c:	69fb      	ldr	r3, [r7, #28]
 8104b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8104ba2:	69ba      	ldr	r2, [r7, #24]
 8104ba4:	4313      	orrs	r3, r2
 8104ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8104ba8:	687b      	ldr	r3, [r7, #4]
 8104baa:	69ba      	ldr	r2, [r7, #24]
 8104bac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8104bae:	687b      	ldr	r3, [r7, #4]
 8104bb0:	68db      	ldr	r3, [r3, #12]
 8104bb2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8104bb4:	69fb      	ldr	r3, [r7, #28]
 8104bb6:	005b      	lsls	r3, r3, #1
 8104bb8:	2203      	movs	r2, #3
 8104bba:	fa02 f303 	lsl.w	r3, r2, r3
 8104bbe:	43db      	mvns	r3, r3
 8104bc0:	69ba      	ldr	r2, [r7, #24]
 8104bc2:	4013      	ands	r3, r2
 8104bc4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8104bc6:	683b      	ldr	r3, [r7, #0]
 8104bc8:	689a      	ldr	r2, [r3, #8]
 8104bca:	69fb      	ldr	r3, [r7, #28]
 8104bcc:	005b      	lsls	r3, r3, #1
 8104bce:	fa02 f303 	lsl.w	r3, r2, r3
 8104bd2:	69ba      	ldr	r2, [r7, #24]
 8104bd4:	4313      	orrs	r3, r2
 8104bd6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8104bd8:	687b      	ldr	r3, [r7, #4]
 8104bda:	69ba      	ldr	r2, [r7, #24]
 8104bdc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8104bde:	683b      	ldr	r3, [r7, #0]
 8104be0:	685b      	ldr	r3, [r3, #4]
 8104be2:	2b02      	cmp	r3, #2
 8104be4:	d003      	beq.n	8104bee <HAL_GPIO_Init+0xee>
 8104be6:	683b      	ldr	r3, [r7, #0]
 8104be8:	685b      	ldr	r3, [r3, #4]
 8104bea:	2b12      	cmp	r3, #18
 8104bec:	d123      	bne.n	8104c36 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8104bee:	69fb      	ldr	r3, [r7, #28]
 8104bf0:	08da      	lsrs	r2, r3, #3
 8104bf2:	687b      	ldr	r3, [r7, #4]
 8104bf4:	3208      	adds	r2, #8
 8104bf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8104bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8104bfc:	69fb      	ldr	r3, [r7, #28]
 8104bfe:	f003 0307 	and.w	r3, r3, #7
 8104c02:	009b      	lsls	r3, r3, #2
 8104c04:	220f      	movs	r2, #15
 8104c06:	fa02 f303 	lsl.w	r3, r2, r3
 8104c0a:	43db      	mvns	r3, r3
 8104c0c:	69ba      	ldr	r2, [r7, #24]
 8104c0e:	4013      	ands	r3, r2
 8104c10:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8104c12:	683b      	ldr	r3, [r7, #0]
 8104c14:	691a      	ldr	r2, [r3, #16]
 8104c16:	69fb      	ldr	r3, [r7, #28]
 8104c18:	f003 0307 	and.w	r3, r3, #7
 8104c1c:	009b      	lsls	r3, r3, #2
 8104c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8104c22:	69ba      	ldr	r2, [r7, #24]
 8104c24:	4313      	orrs	r3, r2
 8104c26:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8104c28:	69fb      	ldr	r3, [r7, #28]
 8104c2a:	08da      	lsrs	r2, r3, #3
 8104c2c:	687b      	ldr	r3, [r7, #4]
 8104c2e:	3208      	adds	r2, #8
 8104c30:	69b9      	ldr	r1, [r7, #24]
 8104c32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8104c36:	687b      	ldr	r3, [r7, #4]
 8104c38:	681b      	ldr	r3, [r3, #0]
 8104c3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8104c3c:	69fb      	ldr	r3, [r7, #28]
 8104c3e:	005b      	lsls	r3, r3, #1
 8104c40:	2203      	movs	r2, #3
 8104c42:	fa02 f303 	lsl.w	r3, r2, r3
 8104c46:	43db      	mvns	r3, r3
 8104c48:	69ba      	ldr	r2, [r7, #24]
 8104c4a:	4013      	ands	r3, r2
 8104c4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8104c4e:	683b      	ldr	r3, [r7, #0]
 8104c50:	685b      	ldr	r3, [r3, #4]
 8104c52:	f003 0203 	and.w	r2, r3, #3
 8104c56:	69fb      	ldr	r3, [r7, #28]
 8104c58:	005b      	lsls	r3, r3, #1
 8104c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8104c5e:	69ba      	ldr	r2, [r7, #24]
 8104c60:	4313      	orrs	r3, r2
 8104c62:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8104c64:	687b      	ldr	r3, [r7, #4]
 8104c66:	69ba      	ldr	r2, [r7, #24]
 8104c68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8104c6a:	683b      	ldr	r3, [r7, #0]
 8104c6c:	685b      	ldr	r3, [r3, #4]
 8104c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8104c72:	2b00      	cmp	r3, #0
 8104c74:	f000 80e0 	beq.w	8104e38 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104c78:	4b2f      	ldr	r3, [pc, #188]	; (8104d38 <HAL_GPIO_Init+0x238>)
 8104c7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104c7e:	4a2e      	ldr	r2, [pc, #184]	; (8104d38 <HAL_GPIO_Init+0x238>)
 8104c80:	f043 0302 	orr.w	r3, r3, #2
 8104c84:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8104c88:	4b2b      	ldr	r3, [pc, #172]	; (8104d38 <HAL_GPIO_Init+0x238>)
 8104c8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8104c8e:	f003 0302 	and.w	r3, r3, #2
 8104c92:	60fb      	str	r3, [r7, #12]
 8104c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8104c96:	4a29      	ldr	r2, [pc, #164]	; (8104d3c <HAL_GPIO_Init+0x23c>)
 8104c98:	69fb      	ldr	r3, [r7, #28]
 8104c9a:	089b      	lsrs	r3, r3, #2
 8104c9c:	3302      	adds	r3, #2
 8104c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8104ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104ca4:	69fb      	ldr	r3, [r7, #28]
 8104ca6:	f003 0303 	and.w	r3, r3, #3
 8104caa:	009b      	lsls	r3, r3, #2
 8104cac:	220f      	movs	r2, #15
 8104cae:	fa02 f303 	lsl.w	r3, r2, r3
 8104cb2:	43db      	mvns	r3, r3
 8104cb4:	69ba      	ldr	r2, [r7, #24]
 8104cb6:	4013      	ands	r3, r2
 8104cb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8104cba:	687b      	ldr	r3, [r7, #4]
 8104cbc:	4a20      	ldr	r2, [pc, #128]	; (8104d40 <HAL_GPIO_Init+0x240>)
 8104cbe:	4293      	cmp	r3, r2
 8104cc0:	d052      	beq.n	8104d68 <HAL_GPIO_Init+0x268>
 8104cc2:	687b      	ldr	r3, [r7, #4]
 8104cc4:	4a1f      	ldr	r2, [pc, #124]	; (8104d44 <HAL_GPIO_Init+0x244>)
 8104cc6:	4293      	cmp	r3, r2
 8104cc8:	d031      	beq.n	8104d2e <HAL_GPIO_Init+0x22e>
 8104cca:	687b      	ldr	r3, [r7, #4]
 8104ccc:	4a1e      	ldr	r2, [pc, #120]	; (8104d48 <HAL_GPIO_Init+0x248>)
 8104cce:	4293      	cmp	r3, r2
 8104cd0:	d02b      	beq.n	8104d2a <HAL_GPIO_Init+0x22a>
 8104cd2:	687b      	ldr	r3, [r7, #4]
 8104cd4:	4a1d      	ldr	r2, [pc, #116]	; (8104d4c <HAL_GPIO_Init+0x24c>)
 8104cd6:	4293      	cmp	r3, r2
 8104cd8:	d025      	beq.n	8104d26 <HAL_GPIO_Init+0x226>
 8104cda:	687b      	ldr	r3, [r7, #4]
 8104cdc:	4a1c      	ldr	r2, [pc, #112]	; (8104d50 <HAL_GPIO_Init+0x250>)
 8104cde:	4293      	cmp	r3, r2
 8104ce0:	d01f      	beq.n	8104d22 <HAL_GPIO_Init+0x222>
 8104ce2:	687b      	ldr	r3, [r7, #4]
 8104ce4:	4a1b      	ldr	r2, [pc, #108]	; (8104d54 <HAL_GPIO_Init+0x254>)
 8104ce6:	4293      	cmp	r3, r2
 8104ce8:	d019      	beq.n	8104d1e <HAL_GPIO_Init+0x21e>
 8104cea:	687b      	ldr	r3, [r7, #4]
 8104cec:	4a1a      	ldr	r2, [pc, #104]	; (8104d58 <HAL_GPIO_Init+0x258>)
 8104cee:	4293      	cmp	r3, r2
 8104cf0:	d013      	beq.n	8104d1a <HAL_GPIO_Init+0x21a>
 8104cf2:	687b      	ldr	r3, [r7, #4]
 8104cf4:	4a19      	ldr	r2, [pc, #100]	; (8104d5c <HAL_GPIO_Init+0x25c>)
 8104cf6:	4293      	cmp	r3, r2
 8104cf8:	d00d      	beq.n	8104d16 <HAL_GPIO_Init+0x216>
 8104cfa:	687b      	ldr	r3, [r7, #4]
 8104cfc:	4a18      	ldr	r2, [pc, #96]	; (8104d60 <HAL_GPIO_Init+0x260>)
 8104cfe:	4293      	cmp	r3, r2
 8104d00:	d007      	beq.n	8104d12 <HAL_GPIO_Init+0x212>
 8104d02:	687b      	ldr	r3, [r7, #4]
 8104d04:	4a17      	ldr	r2, [pc, #92]	; (8104d64 <HAL_GPIO_Init+0x264>)
 8104d06:	4293      	cmp	r3, r2
 8104d08:	d101      	bne.n	8104d0e <HAL_GPIO_Init+0x20e>
 8104d0a:	2309      	movs	r3, #9
 8104d0c:	e02d      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d0e:	230a      	movs	r3, #10
 8104d10:	e02b      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d12:	2308      	movs	r3, #8
 8104d14:	e029      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d16:	2307      	movs	r3, #7
 8104d18:	e027      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d1a:	2306      	movs	r3, #6
 8104d1c:	e025      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d1e:	2305      	movs	r3, #5
 8104d20:	e023      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d22:	2304      	movs	r3, #4
 8104d24:	e021      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d26:	2303      	movs	r3, #3
 8104d28:	e01f      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d2a:	2302      	movs	r3, #2
 8104d2c:	e01d      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d2e:	2301      	movs	r3, #1
 8104d30:	e01b      	b.n	8104d6a <HAL_GPIO_Init+0x26a>
 8104d32:	bf00      	nop
 8104d34:	580000c0 	.word	0x580000c0
 8104d38:	58024400 	.word	0x58024400
 8104d3c:	58000400 	.word	0x58000400
 8104d40:	58020000 	.word	0x58020000
 8104d44:	58020400 	.word	0x58020400
 8104d48:	58020800 	.word	0x58020800
 8104d4c:	58020c00 	.word	0x58020c00
 8104d50:	58021000 	.word	0x58021000
 8104d54:	58021400 	.word	0x58021400
 8104d58:	58021800 	.word	0x58021800
 8104d5c:	58021c00 	.word	0x58021c00
 8104d60:	58022000 	.word	0x58022000
 8104d64:	58022400 	.word	0x58022400
 8104d68:	2300      	movs	r3, #0
 8104d6a:	69fa      	ldr	r2, [r7, #28]
 8104d6c:	f002 0203 	and.w	r2, r2, #3
 8104d70:	0092      	lsls	r2, r2, #2
 8104d72:	4093      	lsls	r3, r2
 8104d74:	69ba      	ldr	r2, [r7, #24]
 8104d76:	4313      	orrs	r3, r2
 8104d78:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8104d7a:	4938      	ldr	r1, [pc, #224]	; (8104e5c <HAL_GPIO_Init+0x35c>)
 8104d7c:	69fb      	ldr	r3, [r7, #28]
 8104d7e:	089b      	lsrs	r3, r3, #2
 8104d80:	3302      	adds	r3, #2
 8104d82:	69ba      	ldr	r2, [r7, #24]
 8104d84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8104d88:	697b      	ldr	r3, [r7, #20]
 8104d8a:	681b      	ldr	r3, [r3, #0]
 8104d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104d8e:	693b      	ldr	r3, [r7, #16]
 8104d90:	43db      	mvns	r3, r3
 8104d92:	69ba      	ldr	r2, [r7, #24]
 8104d94:	4013      	ands	r3, r2
 8104d96:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8104d98:	683b      	ldr	r3, [r7, #0]
 8104d9a:	685b      	ldr	r3, [r3, #4]
 8104d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8104da0:	2b00      	cmp	r3, #0
 8104da2:	d003      	beq.n	8104dac <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8104da4:	69ba      	ldr	r2, [r7, #24]
 8104da6:	693b      	ldr	r3, [r7, #16]
 8104da8:	4313      	orrs	r3, r2
 8104daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8104dac:	697b      	ldr	r3, [r7, #20]
 8104dae:	69ba      	ldr	r2, [r7, #24]
 8104db0:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8104db2:	697b      	ldr	r3, [r7, #20]
 8104db4:	685b      	ldr	r3, [r3, #4]
 8104db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104db8:	693b      	ldr	r3, [r7, #16]
 8104dba:	43db      	mvns	r3, r3
 8104dbc:	69ba      	ldr	r2, [r7, #24]
 8104dbe:	4013      	ands	r3, r2
 8104dc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8104dc2:	683b      	ldr	r3, [r7, #0]
 8104dc4:	685b      	ldr	r3, [r3, #4]
 8104dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104dca:	2b00      	cmp	r3, #0
 8104dcc:	d003      	beq.n	8104dd6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8104dce:	69ba      	ldr	r2, [r7, #24]
 8104dd0:	693b      	ldr	r3, [r7, #16]
 8104dd2:	4313      	orrs	r3, r2
 8104dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8104dd6:	697b      	ldr	r3, [r7, #20]
 8104dd8:	69ba      	ldr	r2, [r7, #24]
 8104dda:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8104ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8104de0:	681b      	ldr	r3, [r3, #0]
 8104de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104de4:	693b      	ldr	r3, [r7, #16]
 8104de6:	43db      	mvns	r3, r3
 8104de8:	69ba      	ldr	r2, [r7, #24]
 8104dea:	4013      	ands	r3, r2
 8104dec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8104dee:	683b      	ldr	r3, [r7, #0]
 8104df0:	685b      	ldr	r3, [r3, #4]
 8104df2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8104df6:	2b00      	cmp	r3, #0
 8104df8:	d003      	beq.n	8104e02 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8104dfa:	69ba      	ldr	r2, [r7, #24]
 8104dfc:	693b      	ldr	r3, [r7, #16]
 8104dfe:	4313      	orrs	r3, r2
 8104e00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8104e02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8104e06:	69bb      	ldr	r3, [r7, #24]
 8104e08:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8104e0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8104e0e:	685b      	ldr	r3, [r3, #4]
 8104e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104e12:	693b      	ldr	r3, [r7, #16]
 8104e14:	43db      	mvns	r3, r3
 8104e16:	69ba      	ldr	r2, [r7, #24]
 8104e18:	4013      	ands	r3, r2
 8104e1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8104e1c:	683b      	ldr	r3, [r7, #0]
 8104e1e:	685b      	ldr	r3, [r3, #4]
 8104e20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8104e24:	2b00      	cmp	r3, #0
 8104e26:	d003      	beq.n	8104e30 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8104e28:	69ba      	ldr	r2, [r7, #24]
 8104e2a:	693b      	ldr	r3, [r7, #16]
 8104e2c:	4313      	orrs	r3, r2
 8104e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8104e30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8104e34:	69bb      	ldr	r3, [r7, #24]
 8104e36:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8104e38:	69fb      	ldr	r3, [r7, #28]
 8104e3a:	3301      	adds	r3, #1
 8104e3c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104e3e:	683b      	ldr	r3, [r7, #0]
 8104e40:	681a      	ldr	r2, [r3, #0]
 8104e42:	69fb      	ldr	r3, [r7, #28]
 8104e44:	fa22 f303 	lsr.w	r3, r2, r3
 8104e48:	2b00      	cmp	r3, #0
 8104e4a:	f47f ae63 	bne.w	8104b14 <HAL_GPIO_Init+0x14>
  }
}
 8104e4e:	bf00      	nop
 8104e50:	3724      	adds	r7, #36	; 0x24
 8104e52:	46bd      	mov	sp, r7
 8104e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e58:	4770      	bx	lr
 8104e5a:	bf00      	nop
 8104e5c:	58000400 	.word	0x58000400

08104e60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8104e60:	b480      	push	{r7}
 8104e62:	b085      	sub	sp, #20
 8104e64:	af00      	add	r7, sp, #0
 8104e66:	6078      	str	r0, [r7, #4]
 8104e68:	460b      	mov	r3, r1
 8104e6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8104e6c:	687b      	ldr	r3, [r7, #4]
 8104e6e:	691a      	ldr	r2, [r3, #16]
 8104e70:	887b      	ldrh	r3, [r7, #2]
 8104e72:	4013      	ands	r3, r2
 8104e74:	2b00      	cmp	r3, #0
 8104e76:	d002      	beq.n	8104e7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8104e78:	2301      	movs	r3, #1
 8104e7a:	73fb      	strb	r3, [r7, #15]
 8104e7c:	e001      	b.n	8104e82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8104e7e:	2300      	movs	r3, #0
 8104e80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8104e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8104e84:	4618      	mov	r0, r3
 8104e86:	3714      	adds	r7, #20
 8104e88:	46bd      	mov	sp, r7
 8104e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104e8e:	4770      	bx	lr

08104e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8104e90:	b480      	push	{r7}
 8104e92:	b083      	sub	sp, #12
 8104e94:	af00      	add	r7, sp, #0
 8104e96:	6078      	str	r0, [r7, #4]
 8104e98:	460b      	mov	r3, r1
 8104e9a:	807b      	strh	r3, [r7, #2]
 8104e9c:	4613      	mov	r3, r2
 8104e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8104ea0:	787b      	ldrb	r3, [r7, #1]
 8104ea2:	2b00      	cmp	r3, #0
 8104ea4:	d003      	beq.n	8104eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8104ea6:	887a      	ldrh	r2, [r7, #2]
 8104ea8:	687b      	ldr	r3, [r7, #4]
 8104eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8104eac:	e003      	b.n	8104eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8104eae:	887b      	ldrh	r3, [r7, #2]
 8104eb0:	041a      	lsls	r2, r3, #16
 8104eb2:	687b      	ldr	r3, [r7, #4]
 8104eb4:	619a      	str	r2, [r3, #24]
}
 8104eb6:	bf00      	nop
 8104eb8:	370c      	adds	r7, #12
 8104eba:	46bd      	mov	sp, r7
 8104ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104ec0:	4770      	bx	lr
	...

08104ec4 <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 8104ec4:	b480      	push	{r7}
 8104ec6:	b083      	sub	sp, #12
 8104ec8:	af00      	add	r7, sp, #0
 8104eca:	6078      	str	r0, [r7, #4]
 8104ecc:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 8104ece:	490e      	ldr	r1, [pc, #56]	; (8104f08 <HAL_HSEM_Take+0x44>)
 8104ed0:	683b      	ldr	r3, [r7, #0]
 8104ed2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8104ed6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104eda:	687a      	ldr	r2, [r7, #4]
 8104edc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 8104ee0:	4a09      	ldr	r2, [pc, #36]	; (8104f08 <HAL_HSEM_Take+0x44>)
 8104ee2:	687b      	ldr	r3, [r7, #4]
 8104ee4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8104ee8:	683b      	ldr	r3, [r7, #0]
 8104eea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8104eee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104ef2:	429a      	cmp	r2, r3
 8104ef4:	d101      	bne.n	8104efa <HAL_HSEM_Take+0x36>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 8104ef6:	2300      	movs	r3, #0
 8104ef8:	e000      	b.n	8104efc <HAL_HSEM_Take+0x38>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 8104efa:	2301      	movs	r3, #1
}
 8104efc:	4618      	mov	r0, r3
 8104efe:	370c      	adds	r7, #12
 8104f00:	46bd      	mov	sp, r7
 8104f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f06:	4770      	bx	lr
 8104f08:	58026400 	.word	0x58026400

08104f0c <HAL_HSEM_IsSemTaken>:
  * @brief  Check semaphore state Taken or not.
  * @param  SemID: semaphore ID
  * @retval HAL HSEM state
  */
uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID)
{
 8104f0c:	b480      	push	{r7}
 8104f0e:	b083      	sub	sp, #12
 8104f10:	af00      	add	r7, sp, #0
 8104f12:	6078      	str	r0, [r7, #4]
  return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL);
 8104f14:	4a07      	ldr	r2, [pc, #28]	; (8104f34 <HAL_HSEM_IsSemTaken+0x28>)
 8104f16:	687b      	ldr	r3, [r7, #4]
 8104f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8104f1c:	2b00      	cmp	r3, #0
 8104f1e:	da01      	bge.n	8104f24 <HAL_HSEM_IsSemTaken+0x18>
 8104f20:	2301      	movs	r3, #1
 8104f22:	e000      	b.n	8104f26 <HAL_HSEM_IsSemTaken+0x1a>
 8104f24:	2300      	movs	r3, #0
}
 8104f26:	4618      	mov	r0, r3
 8104f28:	370c      	adds	r7, #12
 8104f2a:	46bd      	mov	sp, r7
 8104f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f30:	4770      	bx	lr
 8104f32:	bf00      	nop
 8104f34:	58026400 	.word	0x58026400

08104f38 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8104f38:	b480      	push	{r7}
 8104f3a:	b083      	sub	sp, #12
 8104f3c:	af00      	add	r7, sp, #0
 8104f3e:	6078      	str	r0, [r7, #4]
 8104f40:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8104f42:	4906      	ldr	r1, [pc, #24]	; (8104f5c <HAL_HSEM_Release+0x24>)
 8104f44:	683b      	ldr	r3, [r7, #0]
 8104f46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104f4a:	687b      	ldr	r3, [r7, #4]
 8104f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8104f50:	bf00      	nop
 8104f52:	370c      	adds	r7, #12
 8104f54:	46bd      	mov	sp, r7
 8104f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f5a:	4770      	bx	lr
 8104f5c:	58026400 	.word	0x58026400

08104f60 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8104f60:	b480      	push	{r7}
 8104f62:	b083      	sub	sp, #12
 8104f64:	af00      	add	r7, sp, #0
 8104f66:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8104f68:	4b05      	ldr	r3, [pc, #20]	; (8104f80 <HAL_HSEM_ActivateNotification+0x20>)
 8104f6a:	681a      	ldr	r2, [r3, #0]
 8104f6c:	4904      	ldr	r1, [pc, #16]	; (8104f80 <HAL_HSEM_ActivateNotification+0x20>)
 8104f6e:	687b      	ldr	r3, [r7, #4]
 8104f70:	4313      	orrs	r3, r2
 8104f72:	600b      	str	r3, [r1, #0]
#endif
}
 8104f74:	bf00      	nop
 8104f76:	370c      	adds	r7, #12
 8104f78:	46bd      	mov	sp, r7
 8104f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104f7e:	4770      	bx	lr
 8104f80:	58026510 	.word	0x58026510

08104f84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8104f84:	b580      	push	{r7, lr}
 8104f86:	b082      	sub	sp, #8
 8104f88:	af00      	add	r7, sp, #0
 8104f8a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8104f8c:	687b      	ldr	r3, [r7, #4]
 8104f8e:	2b00      	cmp	r3, #0
 8104f90:	d101      	bne.n	8104f96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8104f92:	2301      	movs	r3, #1
 8104f94:	e081      	b.n	810509a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8104f96:	687b      	ldr	r3, [r7, #4]
 8104f98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8104f9c:	b2db      	uxtb	r3, r3
 8104f9e:	2b00      	cmp	r3, #0
 8104fa0:	d106      	bne.n	8104fb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8104fa2:	687b      	ldr	r3, [r7, #4]
 8104fa4:	2200      	movs	r2, #0
 8104fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8104faa:	6878      	ldr	r0, [r7, #4]
 8104fac:	f7fc fa70 	bl	8101490 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8104fb0:	687b      	ldr	r3, [r7, #4]
 8104fb2:	2224      	movs	r2, #36	; 0x24
 8104fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8104fb8:	687b      	ldr	r3, [r7, #4]
 8104fba:	681b      	ldr	r3, [r3, #0]
 8104fbc:	681a      	ldr	r2, [r3, #0]
 8104fbe:	687b      	ldr	r3, [r7, #4]
 8104fc0:	681b      	ldr	r3, [r3, #0]
 8104fc2:	f022 0201 	bic.w	r2, r2, #1
 8104fc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8104fc8:	687b      	ldr	r3, [r7, #4]
 8104fca:	685a      	ldr	r2, [r3, #4]
 8104fcc:	687b      	ldr	r3, [r7, #4]
 8104fce:	681b      	ldr	r3, [r3, #0]
 8104fd0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8104fd4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8104fd6:	687b      	ldr	r3, [r7, #4]
 8104fd8:	681b      	ldr	r3, [r3, #0]
 8104fda:	689a      	ldr	r2, [r3, #8]
 8104fdc:	687b      	ldr	r3, [r7, #4]
 8104fde:	681b      	ldr	r3, [r3, #0]
 8104fe0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8104fe4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8104fe6:	687b      	ldr	r3, [r7, #4]
 8104fe8:	68db      	ldr	r3, [r3, #12]
 8104fea:	2b01      	cmp	r3, #1
 8104fec:	d107      	bne.n	8104ffe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8104fee:	687b      	ldr	r3, [r7, #4]
 8104ff0:	689a      	ldr	r2, [r3, #8]
 8104ff2:	687b      	ldr	r3, [r7, #4]
 8104ff4:	681b      	ldr	r3, [r3, #0]
 8104ff6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8104ffa:	609a      	str	r2, [r3, #8]
 8104ffc:	e006      	b.n	810500c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8104ffe:	687b      	ldr	r3, [r7, #4]
 8105000:	689a      	ldr	r2, [r3, #8]
 8105002:	687b      	ldr	r3, [r7, #4]
 8105004:	681b      	ldr	r3, [r3, #0]
 8105006:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 810500a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 810500c:	687b      	ldr	r3, [r7, #4]
 810500e:	68db      	ldr	r3, [r3, #12]
 8105010:	2b02      	cmp	r3, #2
 8105012:	d104      	bne.n	810501e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8105014:	687b      	ldr	r3, [r7, #4]
 8105016:	681b      	ldr	r3, [r3, #0]
 8105018:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810501c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 810501e:	687b      	ldr	r3, [r7, #4]
 8105020:	681b      	ldr	r3, [r3, #0]
 8105022:	685b      	ldr	r3, [r3, #4]
 8105024:	687a      	ldr	r2, [r7, #4]
 8105026:	6812      	ldr	r2, [r2, #0]
 8105028:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810502c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8105030:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8105032:	687b      	ldr	r3, [r7, #4]
 8105034:	681b      	ldr	r3, [r3, #0]
 8105036:	68da      	ldr	r2, [r3, #12]
 8105038:	687b      	ldr	r3, [r7, #4]
 810503a:	681b      	ldr	r3, [r3, #0]
 810503c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8105040:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8105042:	687b      	ldr	r3, [r7, #4]
 8105044:	691a      	ldr	r2, [r3, #16]
 8105046:	687b      	ldr	r3, [r7, #4]
 8105048:	695b      	ldr	r3, [r3, #20]
 810504a:	ea42 0103 	orr.w	r1, r2, r3
 810504e:	687b      	ldr	r3, [r7, #4]
 8105050:	699b      	ldr	r3, [r3, #24]
 8105052:	021a      	lsls	r2, r3, #8
 8105054:	687b      	ldr	r3, [r7, #4]
 8105056:	681b      	ldr	r3, [r3, #0]
 8105058:	430a      	orrs	r2, r1
 810505a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 810505c:	687b      	ldr	r3, [r7, #4]
 810505e:	69d9      	ldr	r1, [r3, #28]
 8105060:	687b      	ldr	r3, [r7, #4]
 8105062:	6a1a      	ldr	r2, [r3, #32]
 8105064:	687b      	ldr	r3, [r7, #4]
 8105066:	681b      	ldr	r3, [r3, #0]
 8105068:	430a      	orrs	r2, r1
 810506a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 810506c:	687b      	ldr	r3, [r7, #4]
 810506e:	681b      	ldr	r3, [r3, #0]
 8105070:	681a      	ldr	r2, [r3, #0]
 8105072:	687b      	ldr	r3, [r7, #4]
 8105074:	681b      	ldr	r3, [r3, #0]
 8105076:	f042 0201 	orr.w	r2, r2, #1
 810507a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810507c:	687b      	ldr	r3, [r7, #4]
 810507e:	2200      	movs	r2, #0
 8105080:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8105082:	687b      	ldr	r3, [r7, #4]
 8105084:	2220      	movs	r2, #32
 8105086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 810508a:	687b      	ldr	r3, [r7, #4]
 810508c:	2200      	movs	r2, #0
 810508e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8105090:	687b      	ldr	r3, [r7, #4]
 8105092:	2200      	movs	r2, #0
 8105094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8105098:	2300      	movs	r3, #0
}
 810509a:	4618      	mov	r0, r3
 810509c:	3708      	adds	r7, #8
 810509e:	46bd      	mov	sp, r7
 81050a0:	bd80      	pop	{r7, pc}
	...

081050a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81050a4:	b580      	push	{r7, lr}
 81050a6:	b088      	sub	sp, #32
 81050a8:	af02      	add	r7, sp, #8
 81050aa:	60f8      	str	r0, [r7, #12]
 81050ac:	607a      	str	r2, [r7, #4]
 81050ae:	461a      	mov	r2, r3
 81050b0:	460b      	mov	r3, r1
 81050b2:	817b      	strh	r3, [r7, #10]
 81050b4:	4613      	mov	r3, r2
 81050b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81050b8:	68fb      	ldr	r3, [r7, #12]
 81050ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81050be:	b2db      	uxtb	r3, r3
 81050c0:	2b20      	cmp	r3, #32
 81050c2:	f040 80da 	bne.w	810527a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81050c6:	68fb      	ldr	r3, [r7, #12]
 81050c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81050cc:	2b01      	cmp	r3, #1
 81050ce:	d101      	bne.n	81050d4 <HAL_I2C_Master_Transmit+0x30>
 81050d0:	2302      	movs	r3, #2
 81050d2:	e0d3      	b.n	810527c <HAL_I2C_Master_Transmit+0x1d8>
 81050d4:	68fb      	ldr	r3, [r7, #12]
 81050d6:	2201      	movs	r2, #1
 81050d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81050dc:	f7fd f8dc 	bl	8102298 <HAL_GetTick>
 81050e0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81050e2:	697b      	ldr	r3, [r7, #20]
 81050e4:	9300      	str	r3, [sp, #0]
 81050e6:	2319      	movs	r3, #25
 81050e8:	2201      	movs	r2, #1
 81050ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81050ee:	68f8      	ldr	r0, [r7, #12]
 81050f0:	f000 fdde 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 81050f4:	4603      	mov	r3, r0
 81050f6:	2b00      	cmp	r3, #0
 81050f8:	d001      	beq.n	81050fe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 81050fa:	2301      	movs	r3, #1
 81050fc:	e0be      	b.n	810527c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 81050fe:	68fb      	ldr	r3, [r7, #12]
 8105100:	2221      	movs	r2, #33	; 0x21
 8105102:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8105106:	68fb      	ldr	r3, [r7, #12]
 8105108:	2210      	movs	r2, #16
 810510a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 810510e:	68fb      	ldr	r3, [r7, #12]
 8105110:	2200      	movs	r2, #0
 8105112:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8105114:	68fb      	ldr	r3, [r7, #12]
 8105116:	687a      	ldr	r2, [r7, #4]
 8105118:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 810511a:	68fb      	ldr	r3, [r7, #12]
 810511c:	893a      	ldrh	r2, [r7, #8]
 810511e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8105120:	68fb      	ldr	r3, [r7, #12]
 8105122:	2200      	movs	r2, #0
 8105124:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105126:	68fb      	ldr	r3, [r7, #12]
 8105128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810512a:	b29b      	uxth	r3, r3
 810512c:	2bff      	cmp	r3, #255	; 0xff
 810512e:	d90e      	bls.n	810514e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8105130:	68fb      	ldr	r3, [r7, #12]
 8105132:	22ff      	movs	r2, #255	; 0xff
 8105134:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8105136:	68fb      	ldr	r3, [r7, #12]
 8105138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810513a:	b2da      	uxtb	r2, r3
 810513c:	8979      	ldrh	r1, [r7, #10]
 810513e:	4b51      	ldr	r3, [pc, #324]	; (8105284 <HAL_I2C_Master_Transmit+0x1e0>)
 8105140:	9300      	str	r3, [sp, #0]
 8105142:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105146:	68f8      	ldr	r0, [r7, #12]
 8105148:	f000 ff40 	bl	8105fcc <I2C_TransferConfig>
 810514c:	e06c      	b.n	8105228 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 810514e:	68fb      	ldr	r3, [r7, #12]
 8105150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105152:	b29a      	uxth	r2, r3
 8105154:	68fb      	ldr	r3, [r7, #12]
 8105156:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8105158:	68fb      	ldr	r3, [r7, #12]
 810515a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810515c:	b2da      	uxtb	r2, r3
 810515e:	8979      	ldrh	r1, [r7, #10]
 8105160:	4b48      	ldr	r3, [pc, #288]	; (8105284 <HAL_I2C_Master_Transmit+0x1e0>)
 8105162:	9300      	str	r3, [sp, #0]
 8105164:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105168:	68f8      	ldr	r0, [r7, #12]
 810516a:	f000 ff2f 	bl	8105fcc <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 810516e:	e05b      	b.n	8105228 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8105170:	697a      	ldr	r2, [r7, #20]
 8105172:	6a39      	ldr	r1, [r7, #32]
 8105174:	68f8      	ldr	r0, [r7, #12]
 8105176:	f000 fddb 	bl	8105d30 <I2C_WaitOnTXISFlagUntilTimeout>
 810517a:	4603      	mov	r3, r0
 810517c:	2b00      	cmp	r3, #0
 810517e:	d001      	beq.n	8105184 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8105180:	2301      	movs	r3, #1
 8105182:	e07b      	b.n	810527c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8105184:	68fb      	ldr	r3, [r7, #12]
 8105186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105188:	781a      	ldrb	r2, [r3, #0]
 810518a:	68fb      	ldr	r3, [r7, #12]
 810518c:	681b      	ldr	r3, [r3, #0]
 810518e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8105190:	68fb      	ldr	r3, [r7, #12]
 8105192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105194:	1c5a      	adds	r2, r3, #1
 8105196:	68fb      	ldr	r3, [r7, #12]
 8105198:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 810519a:	68fb      	ldr	r3, [r7, #12]
 810519c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810519e:	b29b      	uxth	r3, r3
 81051a0:	3b01      	subs	r3, #1
 81051a2:	b29a      	uxth	r2, r3
 81051a4:	68fb      	ldr	r3, [r7, #12]
 81051a6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 81051a8:	68fb      	ldr	r3, [r7, #12]
 81051aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81051ac:	3b01      	subs	r3, #1
 81051ae:	b29a      	uxth	r2, r3
 81051b0:	68fb      	ldr	r3, [r7, #12]
 81051b2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81051b4:	68fb      	ldr	r3, [r7, #12]
 81051b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81051b8:	b29b      	uxth	r3, r3
 81051ba:	2b00      	cmp	r3, #0
 81051bc:	d034      	beq.n	8105228 <HAL_I2C_Master_Transmit+0x184>
 81051be:	68fb      	ldr	r3, [r7, #12]
 81051c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81051c2:	2b00      	cmp	r3, #0
 81051c4:	d130      	bne.n	8105228 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81051c6:	697b      	ldr	r3, [r7, #20]
 81051c8:	9300      	str	r3, [sp, #0]
 81051ca:	6a3b      	ldr	r3, [r7, #32]
 81051cc:	2200      	movs	r2, #0
 81051ce:	2180      	movs	r1, #128	; 0x80
 81051d0:	68f8      	ldr	r0, [r7, #12]
 81051d2:	f000 fd6d 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 81051d6:	4603      	mov	r3, r0
 81051d8:	2b00      	cmp	r3, #0
 81051da:	d001      	beq.n	81051e0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 81051dc:	2301      	movs	r3, #1
 81051de:	e04d      	b.n	810527c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81051e0:	68fb      	ldr	r3, [r7, #12]
 81051e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81051e4:	b29b      	uxth	r3, r3
 81051e6:	2bff      	cmp	r3, #255	; 0xff
 81051e8:	d90e      	bls.n	8105208 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81051ea:	68fb      	ldr	r3, [r7, #12]
 81051ec:	22ff      	movs	r2, #255	; 0xff
 81051ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 81051f0:	68fb      	ldr	r3, [r7, #12]
 81051f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81051f4:	b2da      	uxtb	r2, r3
 81051f6:	8979      	ldrh	r1, [r7, #10]
 81051f8:	2300      	movs	r3, #0
 81051fa:	9300      	str	r3, [sp, #0]
 81051fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105200:	68f8      	ldr	r0, [r7, #12]
 8105202:	f000 fee3 	bl	8105fcc <I2C_TransferConfig>
 8105206:	e00f      	b.n	8105228 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8105208:	68fb      	ldr	r3, [r7, #12]
 810520a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810520c:	b29a      	uxth	r2, r3
 810520e:	68fb      	ldr	r3, [r7, #12]
 8105210:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8105212:	68fb      	ldr	r3, [r7, #12]
 8105214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105216:	b2da      	uxtb	r2, r3
 8105218:	8979      	ldrh	r1, [r7, #10]
 810521a:	2300      	movs	r3, #0
 810521c:	9300      	str	r3, [sp, #0]
 810521e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105222:	68f8      	ldr	r0, [r7, #12]
 8105224:	f000 fed2 	bl	8105fcc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8105228:	68fb      	ldr	r3, [r7, #12]
 810522a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810522c:	b29b      	uxth	r3, r3
 810522e:	2b00      	cmp	r3, #0
 8105230:	d19e      	bne.n	8105170 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8105232:	697a      	ldr	r2, [r7, #20]
 8105234:	6a39      	ldr	r1, [r7, #32]
 8105236:	68f8      	ldr	r0, [r7, #12]
 8105238:	f000 fdba 	bl	8105db0 <I2C_WaitOnSTOPFlagUntilTimeout>
 810523c:	4603      	mov	r3, r0
 810523e:	2b00      	cmp	r3, #0
 8105240:	d001      	beq.n	8105246 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8105242:	2301      	movs	r3, #1
 8105244:	e01a      	b.n	810527c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105246:	68fb      	ldr	r3, [r7, #12]
 8105248:	681b      	ldr	r3, [r3, #0]
 810524a:	2220      	movs	r2, #32
 810524c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810524e:	68fb      	ldr	r3, [r7, #12]
 8105250:	681b      	ldr	r3, [r3, #0]
 8105252:	6859      	ldr	r1, [r3, #4]
 8105254:	68fb      	ldr	r3, [r7, #12]
 8105256:	681a      	ldr	r2, [r3, #0]
 8105258:	4b0b      	ldr	r3, [pc, #44]	; (8105288 <HAL_I2C_Master_Transmit+0x1e4>)
 810525a:	400b      	ands	r3, r1
 810525c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 810525e:	68fb      	ldr	r3, [r7, #12]
 8105260:	2220      	movs	r2, #32
 8105262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8105266:	68fb      	ldr	r3, [r7, #12]
 8105268:	2200      	movs	r2, #0
 810526a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810526e:	68fb      	ldr	r3, [r7, #12]
 8105270:	2200      	movs	r2, #0
 8105272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8105276:	2300      	movs	r3, #0
 8105278:	e000      	b.n	810527c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 810527a:	2302      	movs	r3, #2
  }
}
 810527c:	4618      	mov	r0, r3
 810527e:	3718      	adds	r7, #24
 8105280:	46bd      	mov	sp, r7
 8105282:	bd80      	pop	{r7, pc}
 8105284:	80002000 	.word	0x80002000
 8105288:	fe00e800 	.word	0xfe00e800

0810528c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 810528c:	b580      	push	{r7, lr}
 810528e:	b088      	sub	sp, #32
 8105290:	af02      	add	r7, sp, #8
 8105292:	60f8      	str	r0, [r7, #12]
 8105294:	607a      	str	r2, [r7, #4]
 8105296:	461a      	mov	r2, r3
 8105298:	460b      	mov	r3, r1
 810529a:	817b      	strh	r3, [r7, #10]
 810529c:	4613      	mov	r3, r2
 810529e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81052a0:	68fb      	ldr	r3, [r7, #12]
 81052a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81052a6:	b2db      	uxtb	r3, r3
 81052a8:	2b20      	cmp	r3, #32
 81052aa:	f040 80db 	bne.w	8105464 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81052ae:	68fb      	ldr	r3, [r7, #12]
 81052b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81052b4:	2b01      	cmp	r3, #1
 81052b6:	d101      	bne.n	81052bc <HAL_I2C_Master_Receive+0x30>
 81052b8:	2302      	movs	r3, #2
 81052ba:	e0d4      	b.n	8105466 <HAL_I2C_Master_Receive+0x1da>
 81052bc:	68fb      	ldr	r3, [r7, #12]
 81052be:	2201      	movs	r2, #1
 81052c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81052c4:	f7fc ffe8 	bl	8102298 <HAL_GetTick>
 81052c8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81052ca:	697b      	ldr	r3, [r7, #20]
 81052cc:	9300      	str	r3, [sp, #0]
 81052ce:	2319      	movs	r3, #25
 81052d0:	2201      	movs	r2, #1
 81052d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81052d6:	68f8      	ldr	r0, [r7, #12]
 81052d8:	f000 fcea 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 81052dc:	4603      	mov	r3, r0
 81052de:	2b00      	cmp	r3, #0
 81052e0:	d001      	beq.n	81052e6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 81052e2:	2301      	movs	r3, #1
 81052e4:	e0bf      	b.n	8105466 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 81052e6:	68fb      	ldr	r3, [r7, #12]
 81052e8:	2222      	movs	r2, #34	; 0x22
 81052ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 81052ee:	68fb      	ldr	r3, [r7, #12]
 81052f0:	2210      	movs	r2, #16
 81052f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81052f6:	68fb      	ldr	r3, [r7, #12]
 81052f8:	2200      	movs	r2, #0
 81052fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 81052fc:	68fb      	ldr	r3, [r7, #12]
 81052fe:	687a      	ldr	r2, [r7, #4]
 8105300:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8105302:	68fb      	ldr	r3, [r7, #12]
 8105304:	893a      	ldrh	r2, [r7, #8]
 8105306:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8105308:	68fb      	ldr	r3, [r7, #12]
 810530a:	2200      	movs	r2, #0
 810530c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810530e:	68fb      	ldr	r3, [r7, #12]
 8105310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105312:	b29b      	uxth	r3, r3
 8105314:	2bff      	cmp	r3, #255	; 0xff
 8105316:	d90e      	bls.n	8105336 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8105318:	68fb      	ldr	r3, [r7, #12]
 810531a:	22ff      	movs	r2, #255	; 0xff
 810531c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 810531e:	68fb      	ldr	r3, [r7, #12]
 8105320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105322:	b2da      	uxtb	r2, r3
 8105324:	8979      	ldrh	r1, [r7, #10]
 8105326:	4b52      	ldr	r3, [pc, #328]	; (8105470 <HAL_I2C_Master_Receive+0x1e4>)
 8105328:	9300      	str	r3, [sp, #0]
 810532a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 810532e:	68f8      	ldr	r0, [r7, #12]
 8105330:	f000 fe4c 	bl	8105fcc <I2C_TransferConfig>
 8105334:	e06d      	b.n	8105412 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8105336:	68fb      	ldr	r3, [r7, #12]
 8105338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810533a:	b29a      	uxth	r2, r3
 810533c:	68fb      	ldr	r3, [r7, #12]
 810533e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8105340:	68fb      	ldr	r3, [r7, #12]
 8105342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105344:	b2da      	uxtb	r2, r3
 8105346:	8979      	ldrh	r1, [r7, #10]
 8105348:	4b49      	ldr	r3, [pc, #292]	; (8105470 <HAL_I2C_Master_Receive+0x1e4>)
 810534a:	9300      	str	r3, [sp, #0]
 810534c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105350:	68f8      	ldr	r0, [r7, #12]
 8105352:	f000 fe3b 	bl	8105fcc <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8105356:	e05c      	b.n	8105412 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8105358:	697a      	ldr	r2, [r7, #20]
 810535a:	6a39      	ldr	r1, [r7, #32]
 810535c:	68f8      	ldr	r0, [r7, #12]
 810535e:	f000 fd63 	bl	8105e28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8105362:	4603      	mov	r3, r0
 8105364:	2b00      	cmp	r3, #0
 8105366:	d001      	beq.n	810536c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8105368:	2301      	movs	r3, #1
 810536a:	e07c      	b.n	8105466 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 810536c:	68fb      	ldr	r3, [r7, #12]
 810536e:	681b      	ldr	r3, [r3, #0]
 8105370:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8105372:	68fb      	ldr	r3, [r7, #12]
 8105374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105376:	b2d2      	uxtb	r2, r2
 8105378:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 810537a:	68fb      	ldr	r3, [r7, #12]
 810537c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810537e:	1c5a      	adds	r2, r3, #1
 8105380:	68fb      	ldr	r3, [r7, #12]
 8105382:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8105384:	68fb      	ldr	r3, [r7, #12]
 8105386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105388:	3b01      	subs	r3, #1
 810538a:	b29a      	uxth	r2, r3
 810538c:	68fb      	ldr	r3, [r7, #12]
 810538e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8105390:	68fb      	ldr	r3, [r7, #12]
 8105392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105394:	b29b      	uxth	r3, r3
 8105396:	3b01      	subs	r3, #1
 8105398:	b29a      	uxth	r2, r3
 810539a:	68fb      	ldr	r3, [r7, #12]
 810539c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 810539e:	68fb      	ldr	r3, [r7, #12]
 81053a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81053a2:	b29b      	uxth	r3, r3
 81053a4:	2b00      	cmp	r3, #0
 81053a6:	d034      	beq.n	8105412 <HAL_I2C_Master_Receive+0x186>
 81053a8:	68fb      	ldr	r3, [r7, #12]
 81053aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81053ac:	2b00      	cmp	r3, #0
 81053ae:	d130      	bne.n	8105412 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81053b0:	697b      	ldr	r3, [r7, #20]
 81053b2:	9300      	str	r3, [sp, #0]
 81053b4:	6a3b      	ldr	r3, [r7, #32]
 81053b6:	2200      	movs	r2, #0
 81053b8:	2180      	movs	r1, #128	; 0x80
 81053ba:	68f8      	ldr	r0, [r7, #12]
 81053bc:	f000 fc78 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 81053c0:	4603      	mov	r3, r0
 81053c2:	2b00      	cmp	r3, #0
 81053c4:	d001      	beq.n	81053ca <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 81053c6:	2301      	movs	r3, #1
 81053c8:	e04d      	b.n	8105466 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81053ca:	68fb      	ldr	r3, [r7, #12]
 81053cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81053ce:	b29b      	uxth	r3, r3
 81053d0:	2bff      	cmp	r3, #255	; 0xff
 81053d2:	d90e      	bls.n	81053f2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81053d4:	68fb      	ldr	r3, [r7, #12]
 81053d6:	22ff      	movs	r2, #255	; 0xff
 81053d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 81053da:	68fb      	ldr	r3, [r7, #12]
 81053dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81053de:	b2da      	uxtb	r2, r3
 81053e0:	8979      	ldrh	r1, [r7, #10]
 81053e2:	2300      	movs	r3, #0
 81053e4:	9300      	str	r3, [sp, #0]
 81053e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 81053ea:	68f8      	ldr	r0, [r7, #12]
 81053ec:	f000 fdee 	bl	8105fcc <I2C_TransferConfig>
 81053f0:	e00f      	b.n	8105412 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 81053f2:	68fb      	ldr	r3, [r7, #12]
 81053f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81053f6:	b29a      	uxth	r2, r3
 81053f8:	68fb      	ldr	r3, [r7, #12]
 81053fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 81053fc:	68fb      	ldr	r3, [r7, #12]
 81053fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105400:	b2da      	uxtb	r2, r3
 8105402:	8979      	ldrh	r1, [r7, #10]
 8105404:	2300      	movs	r3, #0
 8105406:	9300      	str	r3, [sp, #0]
 8105408:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810540c:	68f8      	ldr	r0, [r7, #12]
 810540e:	f000 fddd 	bl	8105fcc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8105412:	68fb      	ldr	r3, [r7, #12]
 8105414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105416:	b29b      	uxth	r3, r3
 8105418:	2b00      	cmp	r3, #0
 810541a:	d19d      	bne.n	8105358 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810541c:	697a      	ldr	r2, [r7, #20]
 810541e:	6a39      	ldr	r1, [r7, #32]
 8105420:	68f8      	ldr	r0, [r7, #12]
 8105422:	f000 fcc5 	bl	8105db0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8105426:	4603      	mov	r3, r0
 8105428:	2b00      	cmp	r3, #0
 810542a:	d001      	beq.n	8105430 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 810542c:	2301      	movs	r3, #1
 810542e:	e01a      	b.n	8105466 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105430:	68fb      	ldr	r3, [r7, #12]
 8105432:	681b      	ldr	r3, [r3, #0]
 8105434:	2220      	movs	r2, #32
 8105436:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8105438:	68fb      	ldr	r3, [r7, #12]
 810543a:	681b      	ldr	r3, [r3, #0]
 810543c:	6859      	ldr	r1, [r3, #4]
 810543e:	68fb      	ldr	r3, [r7, #12]
 8105440:	681a      	ldr	r2, [r3, #0]
 8105442:	4b0c      	ldr	r3, [pc, #48]	; (8105474 <HAL_I2C_Master_Receive+0x1e8>)
 8105444:	400b      	ands	r3, r1
 8105446:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8105448:	68fb      	ldr	r3, [r7, #12]
 810544a:	2220      	movs	r2, #32
 810544c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8105450:	68fb      	ldr	r3, [r7, #12]
 8105452:	2200      	movs	r2, #0
 8105454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8105458:	68fb      	ldr	r3, [r7, #12]
 810545a:	2200      	movs	r2, #0
 810545c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8105460:	2300      	movs	r3, #0
 8105462:	e000      	b.n	8105466 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8105464:	2302      	movs	r3, #2
  }
}
 8105466:	4618      	mov	r0, r3
 8105468:	3718      	adds	r7, #24
 810546a:	46bd      	mov	sp, r7
 810546c:	bd80      	pop	{r7, pc}
 810546e:	bf00      	nop
 8105470:	80002400 	.word	0x80002400
 8105474:	fe00e800 	.word	0xfe00e800

08105478 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8105478:	b580      	push	{r7, lr}
 810547a:	b088      	sub	sp, #32
 810547c:	af02      	add	r7, sp, #8
 810547e:	60f8      	str	r0, [r7, #12]
 8105480:	4608      	mov	r0, r1
 8105482:	4611      	mov	r1, r2
 8105484:	461a      	mov	r2, r3
 8105486:	4603      	mov	r3, r0
 8105488:	817b      	strh	r3, [r7, #10]
 810548a:	460b      	mov	r3, r1
 810548c:	813b      	strh	r3, [r7, #8]
 810548e:	4613      	mov	r3, r2
 8105490:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8105492:	68fb      	ldr	r3, [r7, #12]
 8105494:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8105498:	b2db      	uxtb	r3, r3
 810549a:	2b20      	cmp	r3, #32
 810549c:	f040 80f9 	bne.w	8105692 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 81054a0:	6a3b      	ldr	r3, [r7, #32]
 81054a2:	2b00      	cmp	r3, #0
 81054a4:	d002      	beq.n	81054ac <HAL_I2C_Mem_Write+0x34>
 81054a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 81054a8:	2b00      	cmp	r3, #0
 81054aa:	d105      	bne.n	81054b8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 81054ac:	68fb      	ldr	r3, [r7, #12]
 81054ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 81054b2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 81054b4:	2301      	movs	r3, #1
 81054b6:	e0ed      	b.n	8105694 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81054b8:	68fb      	ldr	r3, [r7, #12]
 81054ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81054be:	2b01      	cmp	r3, #1
 81054c0:	d101      	bne.n	81054c6 <HAL_I2C_Mem_Write+0x4e>
 81054c2:	2302      	movs	r3, #2
 81054c4:	e0e6      	b.n	8105694 <HAL_I2C_Mem_Write+0x21c>
 81054c6:	68fb      	ldr	r3, [r7, #12]
 81054c8:	2201      	movs	r2, #1
 81054ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81054ce:	f7fc fee3 	bl	8102298 <HAL_GetTick>
 81054d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81054d4:	697b      	ldr	r3, [r7, #20]
 81054d6:	9300      	str	r3, [sp, #0]
 81054d8:	2319      	movs	r3, #25
 81054da:	2201      	movs	r2, #1
 81054dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81054e0:	68f8      	ldr	r0, [r7, #12]
 81054e2:	f000 fbe5 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 81054e6:	4603      	mov	r3, r0
 81054e8:	2b00      	cmp	r3, #0
 81054ea:	d001      	beq.n	81054f0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 81054ec:	2301      	movs	r3, #1
 81054ee:	e0d1      	b.n	8105694 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 81054f0:	68fb      	ldr	r3, [r7, #12]
 81054f2:	2221      	movs	r2, #33	; 0x21
 81054f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 81054f8:	68fb      	ldr	r3, [r7, #12]
 81054fa:	2240      	movs	r2, #64	; 0x40
 81054fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105500:	68fb      	ldr	r3, [r7, #12]
 8105502:	2200      	movs	r2, #0
 8105504:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8105506:	68fb      	ldr	r3, [r7, #12]
 8105508:	6a3a      	ldr	r2, [r7, #32]
 810550a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 810550c:	68fb      	ldr	r3, [r7, #12]
 810550e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8105510:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8105512:	68fb      	ldr	r3, [r7, #12]
 8105514:	2200      	movs	r2, #0
 8105516:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8105518:	88f8      	ldrh	r0, [r7, #6]
 810551a:	893a      	ldrh	r2, [r7, #8]
 810551c:	8979      	ldrh	r1, [r7, #10]
 810551e:	697b      	ldr	r3, [r7, #20]
 8105520:	9301      	str	r3, [sp, #4]
 8105522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105524:	9300      	str	r3, [sp, #0]
 8105526:	4603      	mov	r3, r0
 8105528:	68f8      	ldr	r0, [r7, #12]
 810552a:	f000 faf5 	bl	8105b18 <I2C_RequestMemoryWrite>
 810552e:	4603      	mov	r3, r0
 8105530:	2b00      	cmp	r3, #0
 8105532:	d005      	beq.n	8105540 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8105534:	68fb      	ldr	r3, [r7, #12]
 8105536:	2200      	movs	r2, #0
 8105538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 810553c:	2301      	movs	r3, #1
 810553e:	e0a9      	b.n	8105694 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105540:	68fb      	ldr	r3, [r7, #12]
 8105542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105544:	b29b      	uxth	r3, r3
 8105546:	2bff      	cmp	r3, #255	; 0xff
 8105548:	d90e      	bls.n	8105568 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810554a:	68fb      	ldr	r3, [r7, #12]
 810554c:	22ff      	movs	r2, #255	; 0xff
 810554e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8105550:	68fb      	ldr	r3, [r7, #12]
 8105552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105554:	b2da      	uxtb	r2, r3
 8105556:	8979      	ldrh	r1, [r7, #10]
 8105558:	2300      	movs	r3, #0
 810555a:	9300      	str	r3, [sp, #0]
 810555c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105560:	68f8      	ldr	r0, [r7, #12]
 8105562:	f000 fd33 	bl	8105fcc <I2C_TransferConfig>
 8105566:	e00f      	b.n	8105588 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8105568:	68fb      	ldr	r3, [r7, #12]
 810556a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810556c:	b29a      	uxth	r2, r3
 810556e:	68fb      	ldr	r3, [r7, #12]
 8105570:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8105572:	68fb      	ldr	r3, [r7, #12]
 8105574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105576:	b2da      	uxtb	r2, r3
 8105578:	8979      	ldrh	r1, [r7, #10]
 810557a:	2300      	movs	r3, #0
 810557c:	9300      	str	r3, [sp, #0]
 810557e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8105582:	68f8      	ldr	r0, [r7, #12]
 8105584:	f000 fd22 	bl	8105fcc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8105588:	697a      	ldr	r2, [r7, #20]
 810558a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810558c:	68f8      	ldr	r0, [r7, #12]
 810558e:	f000 fbcf 	bl	8105d30 <I2C_WaitOnTXISFlagUntilTimeout>
 8105592:	4603      	mov	r3, r0
 8105594:	2b00      	cmp	r3, #0
 8105596:	d001      	beq.n	810559c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8105598:	2301      	movs	r3, #1
 810559a:	e07b      	b.n	8105694 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 810559c:	68fb      	ldr	r3, [r7, #12]
 810559e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81055a0:	781a      	ldrb	r2, [r3, #0]
 81055a2:	68fb      	ldr	r3, [r7, #12]
 81055a4:	681b      	ldr	r3, [r3, #0]
 81055a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81055a8:	68fb      	ldr	r3, [r7, #12]
 81055aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81055ac:	1c5a      	adds	r2, r3, #1
 81055ae:	68fb      	ldr	r3, [r7, #12]
 81055b0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 81055b2:	68fb      	ldr	r3, [r7, #12]
 81055b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81055b6:	b29b      	uxth	r3, r3
 81055b8:	3b01      	subs	r3, #1
 81055ba:	b29a      	uxth	r2, r3
 81055bc:	68fb      	ldr	r3, [r7, #12]
 81055be:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 81055c0:	68fb      	ldr	r3, [r7, #12]
 81055c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81055c4:	3b01      	subs	r3, #1
 81055c6:	b29a      	uxth	r2, r3
 81055c8:	68fb      	ldr	r3, [r7, #12]
 81055ca:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81055cc:	68fb      	ldr	r3, [r7, #12]
 81055ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81055d0:	b29b      	uxth	r3, r3
 81055d2:	2b00      	cmp	r3, #0
 81055d4:	d034      	beq.n	8105640 <HAL_I2C_Mem_Write+0x1c8>
 81055d6:	68fb      	ldr	r3, [r7, #12]
 81055d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81055da:	2b00      	cmp	r3, #0
 81055dc:	d130      	bne.n	8105640 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81055de:	697b      	ldr	r3, [r7, #20]
 81055e0:	9300      	str	r3, [sp, #0]
 81055e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81055e4:	2200      	movs	r2, #0
 81055e6:	2180      	movs	r1, #128	; 0x80
 81055e8:	68f8      	ldr	r0, [r7, #12]
 81055ea:	f000 fb61 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 81055ee:	4603      	mov	r3, r0
 81055f0:	2b00      	cmp	r3, #0
 81055f2:	d001      	beq.n	81055f8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 81055f4:	2301      	movs	r3, #1
 81055f6:	e04d      	b.n	8105694 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81055f8:	68fb      	ldr	r3, [r7, #12]
 81055fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81055fc:	b29b      	uxth	r3, r3
 81055fe:	2bff      	cmp	r3, #255	; 0xff
 8105600:	d90e      	bls.n	8105620 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8105602:	68fb      	ldr	r3, [r7, #12]
 8105604:	22ff      	movs	r2, #255	; 0xff
 8105606:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8105608:	68fb      	ldr	r3, [r7, #12]
 810560a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810560c:	b2da      	uxtb	r2, r3
 810560e:	8979      	ldrh	r1, [r7, #10]
 8105610:	2300      	movs	r3, #0
 8105612:	9300      	str	r3, [sp, #0]
 8105614:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105618:	68f8      	ldr	r0, [r7, #12]
 810561a:	f000 fcd7 	bl	8105fcc <I2C_TransferConfig>
 810561e:	e00f      	b.n	8105640 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8105620:	68fb      	ldr	r3, [r7, #12]
 8105622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105624:	b29a      	uxth	r2, r3
 8105626:	68fb      	ldr	r3, [r7, #12]
 8105628:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 810562a:	68fb      	ldr	r3, [r7, #12]
 810562c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810562e:	b2da      	uxtb	r2, r3
 8105630:	8979      	ldrh	r1, [r7, #10]
 8105632:	2300      	movs	r3, #0
 8105634:	9300      	str	r3, [sp, #0]
 8105636:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810563a:	68f8      	ldr	r0, [r7, #12]
 810563c:	f000 fcc6 	bl	8105fcc <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8105640:	68fb      	ldr	r3, [r7, #12]
 8105642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105644:	b29b      	uxth	r3, r3
 8105646:	2b00      	cmp	r3, #0
 8105648:	d19e      	bne.n	8105588 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810564a:	697a      	ldr	r2, [r7, #20]
 810564c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810564e:	68f8      	ldr	r0, [r7, #12]
 8105650:	f000 fbae 	bl	8105db0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8105654:	4603      	mov	r3, r0
 8105656:	2b00      	cmp	r3, #0
 8105658:	d001      	beq.n	810565e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 810565a:	2301      	movs	r3, #1
 810565c:	e01a      	b.n	8105694 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810565e:	68fb      	ldr	r3, [r7, #12]
 8105660:	681b      	ldr	r3, [r3, #0]
 8105662:	2220      	movs	r2, #32
 8105664:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8105666:	68fb      	ldr	r3, [r7, #12]
 8105668:	681b      	ldr	r3, [r3, #0]
 810566a:	6859      	ldr	r1, [r3, #4]
 810566c:	68fb      	ldr	r3, [r7, #12]
 810566e:	681a      	ldr	r2, [r3, #0]
 8105670:	4b0a      	ldr	r3, [pc, #40]	; (810569c <HAL_I2C_Mem_Write+0x224>)
 8105672:	400b      	ands	r3, r1
 8105674:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8105676:	68fb      	ldr	r3, [r7, #12]
 8105678:	2220      	movs	r2, #32
 810567a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 810567e:	68fb      	ldr	r3, [r7, #12]
 8105680:	2200      	movs	r2, #0
 8105682:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8105686:	68fb      	ldr	r3, [r7, #12]
 8105688:	2200      	movs	r2, #0
 810568a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 810568e:	2300      	movs	r3, #0
 8105690:	e000      	b.n	8105694 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8105692:	2302      	movs	r3, #2
  }
}
 8105694:	4618      	mov	r0, r3
 8105696:	3718      	adds	r7, #24
 8105698:	46bd      	mov	sp, r7
 810569a:	bd80      	pop	{r7, pc}
 810569c:	fe00e800 	.word	0xfe00e800

081056a0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81056a0:	b580      	push	{r7, lr}
 81056a2:	b088      	sub	sp, #32
 81056a4:	af02      	add	r7, sp, #8
 81056a6:	60f8      	str	r0, [r7, #12]
 81056a8:	4608      	mov	r0, r1
 81056aa:	4611      	mov	r1, r2
 81056ac:	461a      	mov	r2, r3
 81056ae:	4603      	mov	r3, r0
 81056b0:	817b      	strh	r3, [r7, #10]
 81056b2:	460b      	mov	r3, r1
 81056b4:	813b      	strh	r3, [r7, #8]
 81056b6:	4613      	mov	r3, r2
 81056b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81056ba:	68fb      	ldr	r3, [r7, #12]
 81056bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81056c0:	b2db      	uxtb	r3, r3
 81056c2:	2b20      	cmp	r3, #32
 81056c4:	f040 80fd 	bne.w	81058c2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 81056c8:	6a3b      	ldr	r3, [r7, #32]
 81056ca:	2b00      	cmp	r3, #0
 81056cc:	d002      	beq.n	81056d4 <HAL_I2C_Mem_Read+0x34>
 81056ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 81056d0:	2b00      	cmp	r3, #0
 81056d2:	d105      	bne.n	81056e0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 81056d4:	68fb      	ldr	r3, [r7, #12]
 81056d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 81056da:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 81056dc:	2301      	movs	r3, #1
 81056de:	e0f1      	b.n	81058c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81056e0:	68fb      	ldr	r3, [r7, #12]
 81056e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81056e6:	2b01      	cmp	r3, #1
 81056e8:	d101      	bne.n	81056ee <HAL_I2C_Mem_Read+0x4e>
 81056ea:	2302      	movs	r3, #2
 81056ec:	e0ea      	b.n	81058c4 <HAL_I2C_Mem_Read+0x224>
 81056ee:	68fb      	ldr	r3, [r7, #12]
 81056f0:	2201      	movs	r2, #1
 81056f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81056f6:	f7fc fdcf 	bl	8102298 <HAL_GetTick>
 81056fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81056fc:	697b      	ldr	r3, [r7, #20]
 81056fe:	9300      	str	r3, [sp, #0]
 8105700:	2319      	movs	r3, #25
 8105702:	2201      	movs	r2, #1
 8105704:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8105708:	68f8      	ldr	r0, [r7, #12]
 810570a:	f000 fad1 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 810570e:	4603      	mov	r3, r0
 8105710:	2b00      	cmp	r3, #0
 8105712:	d001      	beq.n	8105718 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8105714:	2301      	movs	r3, #1
 8105716:	e0d5      	b.n	81058c4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8105718:	68fb      	ldr	r3, [r7, #12]
 810571a:	2222      	movs	r2, #34	; 0x22
 810571c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8105720:	68fb      	ldr	r3, [r7, #12]
 8105722:	2240      	movs	r2, #64	; 0x40
 8105724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105728:	68fb      	ldr	r3, [r7, #12]
 810572a:	2200      	movs	r2, #0
 810572c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 810572e:	68fb      	ldr	r3, [r7, #12]
 8105730:	6a3a      	ldr	r2, [r7, #32]
 8105732:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8105734:	68fb      	ldr	r3, [r7, #12]
 8105736:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8105738:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 810573a:	68fb      	ldr	r3, [r7, #12]
 810573c:	2200      	movs	r2, #0
 810573e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8105740:	88f8      	ldrh	r0, [r7, #6]
 8105742:	893a      	ldrh	r2, [r7, #8]
 8105744:	8979      	ldrh	r1, [r7, #10]
 8105746:	697b      	ldr	r3, [r7, #20]
 8105748:	9301      	str	r3, [sp, #4]
 810574a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810574c:	9300      	str	r3, [sp, #0]
 810574e:	4603      	mov	r3, r0
 8105750:	68f8      	ldr	r0, [r7, #12]
 8105752:	f000 fa35 	bl	8105bc0 <I2C_RequestMemoryRead>
 8105756:	4603      	mov	r3, r0
 8105758:	2b00      	cmp	r3, #0
 810575a:	d005      	beq.n	8105768 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 810575c:	68fb      	ldr	r3, [r7, #12]
 810575e:	2200      	movs	r2, #0
 8105760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8105764:	2301      	movs	r3, #1
 8105766:	e0ad      	b.n	81058c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105768:	68fb      	ldr	r3, [r7, #12]
 810576a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810576c:	b29b      	uxth	r3, r3
 810576e:	2bff      	cmp	r3, #255	; 0xff
 8105770:	d90e      	bls.n	8105790 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8105772:	68fb      	ldr	r3, [r7, #12]
 8105774:	22ff      	movs	r2, #255	; 0xff
 8105776:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8105778:	68fb      	ldr	r3, [r7, #12]
 810577a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810577c:	b2da      	uxtb	r2, r3
 810577e:	8979      	ldrh	r1, [r7, #10]
 8105780:	4b52      	ldr	r3, [pc, #328]	; (81058cc <HAL_I2C_Mem_Read+0x22c>)
 8105782:	9300      	str	r3, [sp, #0]
 8105784:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105788:	68f8      	ldr	r0, [r7, #12]
 810578a:	f000 fc1f 	bl	8105fcc <I2C_TransferConfig>
 810578e:	e00f      	b.n	81057b0 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8105790:	68fb      	ldr	r3, [r7, #12]
 8105792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105794:	b29a      	uxth	r2, r3
 8105796:	68fb      	ldr	r3, [r7, #12]
 8105798:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 810579a:	68fb      	ldr	r3, [r7, #12]
 810579c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810579e:	b2da      	uxtb	r2, r3
 81057a0:	8979      	ldrh	r1, [r7, #10]
 81057a2:	4b4a      	ldr	r3, [pc, #296]	; (81058cc <HAL_I2C_Mem_Read+0x22c>)
 81057a4:	9300      	str	r3, [sp, #0]
 81057a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81057aa:	68f8      	ldr	r0, [r7, #12]
 81057ac:	f000 fc0e 	bl	8105fcc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 81057b0:	697b      	ldr	r3, [r7, #20]
 81057b2:	9300      	str	r3, [sp, #0]
 81057b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81057b6:	2200      	movs	r2, #0
 81057b8:	2104      	movs	r1, #4
 81057ba:	68f8      	ldr	r0, [r7, #12]
 81057bc:	f000 fa78 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 81057c0:	4603      	mov	r3, r0
 81057c2:	2b00      	cmp	r3, #0
 81057c4:	d001      	beq.n	81057ca <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 81057c6:	2301      	movs	r3, #1
 81057c8:	e07c      	b.n	81058c4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 81057ca:	68fb      	ldr	r3, [r7, #12]
 81057cc:	681b      	ldr	r3, [r3, #0]
 81057ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81057d0:	68fb      	ldr	r3, [r7, #12]
 81057d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81057d4:	b2d2      	uxtb	r2, r2
 81057d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81057d8:	68fb      	ldr	r3, [r7, #12]
 81057da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81057dc:	1c5a      	adds	r2, r3, #1
 81057de:	68fb      	ldr	r3, [r7, #12]
 81057e0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 81057e2:	68fb      	ldr	r3, [r7, #12]
 81057e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81057e6:	3b01      	subs	r3, #1
 81057e8:	b29a      	uxth	r2, r3
 81057ea:	68fb      	ldr	r3, [r7, #12]
 81057ec:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 81057ee:	68fb      	ldr	r3, [r7, #12]
 81057f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81057f2:	b29b      	uxth	r3, r3
 81057f4:	3b01      	subs	r3, #1
 81057f6:	b29a      	uxth	r2, r3
 81057f8:	68fb      	ldr	r3, [r7, #12]
 81057fa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81057fc:	68fb      	ldr	r3, [r7, #12]
 81057fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105800:	b29b      	uxth	r3, r3
 8105802:	2b00      	cmp	r3, #0
 8105804:	d034      	beq.n	8105870 <HAL_I2C_Mem_Read+0x1d0>
 8105806:	68fb      	ldr	r3, [r7, #12]
 8105808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810580a:	2b00      	cmp	r3, #0
 810580c:	d130      	bne.n	8105870 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 810580e:	697b      	ldr	r3, [r7, #20]
 8105810:	9300      	str	r3, [sp, #0]
 8105812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105814:	2200      	movs	r2, #0
 8105816:	2180      	movs	r1, #128	; 0x80
 8105818:	68f8      	ldr	r0, [r7, #12]
 810581a:	f000 fa49 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 810581e:	4603      	mov	r3, r0
 8105820:	2b00      	cmp	r3, #0
 8105822:	d001      	beq.n	8105828 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8105824:	2301      	movs	r3, #1
 8105826:	e04d      	b.n	81058c4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8105828:	68fb      	ldr	r3, [r7, #12]
 810582a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810582c:	b29b      	uxth	r3, r3
 810582e:	2bff      	cmp	r3, #255	; 0xff
 8105830:	d90e      	bls.n	8105850 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8105832:	68fb      	ldr	r3, [r7, #12]
 8105834:	22ff      	movs	r2, #255	; 0xff
 8105836:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8105838:	68fb      	ldr	r3, [r7, #12]
 810583a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810583c:	b2da      	uxtb	r2, r3
 810583e:	8979      	ldrh	r1, [r7, #10]
 8105840:	2300      	movs	r3, #0
 8105842:	9300      	str	r3, [sp, #0]
 8105844:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105848:	68f8      	ldr	r0, [r7, #12]
 810584a:	f000 fbbf 	bl	8105fcc <I2C_TransferConfig>
 810584e:	e00f      	b.n	8105870 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8105850:	68fb      	ldr	r3, [r7, #12]
 8105852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105854:	b29a      	uxth	r2, r3
 8105856:	68fb      	ldr	r3, [r7, #12]
 8105858:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 810585a:	68fb      	ldr	r3, [r7, #12]
 810585c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 810585e:	b2da      	uxtb	r2, r3
 8105860:	8979      	ldrh	r1, [r7, #10]
 8105862:	2300      	movs	r3, #0
 8105864:	9300      	str	r3, [sp, #0]
 8105866:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 810586a:	68f8      	ldr	r0, [r7, #12]
 810586c:	f000 fbae 	bl	8105fcc <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8105870:	68fb      	ldr	r3, [r7, #12]
 8105872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8105874:	b29b      	uxth	r3, r3
 8105876:	2b00      	cmp	r3, #0
 8105878:	d19a      	bne.n	81057b0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810587a:	697a      	ldr	r2, [r7, #20]
 810587c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810587e:	68f8      	ldr	r0, [r7, #12]
 8105880:	f000 fa96 	bl	8105db0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8105884:	4603      	mov	r3, r0
 8105886:	2b00      	cmp	r3, #0
 8105888:	d001      	beq.n	810588e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 810588a:	2301      	movs	r3, #1
 810588c:	e01a      	b.n	81058c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 810588e:	68fb      	ldr	r3, [r7, #12]
 8105890:	681b      	ldr	r3, [r3, #0]
 8105892:	2220      	movs	r2, #32
 8105894:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8105896:	68fb      	ldr	r3, [r7, #12]
 8105898:	681b      	ldr	r3, [r3, #0]
 810589a:	6859      	ldr	r1, [r3, #4]
 810589c:	68fb      	ldr	r3, [r7, #12]
 810589e:	681a      	ldr	r2, [r3, #0]
 81058a0:	4b0b      	ldr	r3, [pc, #44]	; (81058d0 <HAL_I2C_Mem_Read+0x230>)
 81058a2:	400b      	ands	r3, r1
 81058a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81058a6:	68fb      	ldr	r3, [r7, #12]
 81058a8:	2220      	movs	r2, #32
 81058aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81058ae:	68fb      	ldr	r3, [r7, #12]
 81058b0:	2200      	movs	r2, #0
 81058b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81058b6:	68fb      	ldr	r3, [r7, #12]
 81058b8:	2200      	movs	r2, #0
 81058ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81058be:	2300      	movs	r3, #0
 81058c0:	e000      	b.n	81058c4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 81058c2:	2302      	movs	r3, #2
  }
}
 81058c4:	4618      	mov	r0, r3
 81058c6:	3718      	adds	r7, #24
 81058c8:	46bd      	mov	sp, r7
 81058ca:	bd80      	pop	{r7, pc}
 81058cc:	80002400 	.word	0x80002400
 81058d0:	fe00e800 	.word	0xfe00e800

081058d4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 81058d4:	b580      	push	{r7, lr}
 81058d6:	b08a      	sub	sp, #40	; 0x28
 81058d8:	af02      	add	r7, sp, #8
 81058da:	60f8      	str	r0, [r7, #12]
 81058dc:	607a      	str	r2, [r7, #4]
 81058de:	603b      	str	r3, [r7, #0]
 81058e0:	460b      	mov	r3, r1
 81058e2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 81058e4:	2300      	movs	r3, #0
 81058e6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81058e8:	68fb      	ldr	r3, [r7, #12]
 81058ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81058ee:	b2db      	uxtb	r3, r3
 81058f0:	2b20      	cmp	r3, #32
 81058f2:	f040 80f1 	bne.w	8105ad8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 81058f6:	68fb      	ldr	r3, [r7, #12]
 81058f8:	681b      	ldr	r3, [r3, #0]
 81058fa:	699b      	ldr	r3, [r3, #24]
 81058fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105904:	d101      	bne.n	810590a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8105906:	2302      	movs	r3, #2
 8105908:	e0e7      	b.n	8105ada <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 810590a:	68fb      	ldr	r3, [r7, #12]
 810590c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8105910:	2b01      	cmp	r3, #1
 8105912:	d101      	bne.n	8105918 <HAL_I2C_IsDeviceReady+0x44>
 8105914:	2302      	movs	r3, #2
 8105916:	e0e0      	b.n	8105ada <HAL_I2C_IsDeviceReady+0x206>
 8105918:	68fb      	ldr	r3, [r7, #12]
 810591a:	2201      	movs	r2, #1
 810591c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8105920:	68fb      	ldr	r3, [r7, #12]
 8105922:	2224      	movs	r2, #36	; 0x24
 8105924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105928:	68fb      	ldr	r3, [r7, #12]
 810592a:	2200      	movs	r2, #0
 810592c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 810592e:	68fb      	ldr	r3, [r7, #12]
 8105930:	68db      	ldr	r3, [r3, #12]
 8105932:	2b01      	cmp	r3, #1
 8105934:	d107      	bne.n	8105946 <HAL_I2C_IsDeviceReady+0x72>
 8105936:	897b      	ldrh	r3, [r7, #10]
 8105938:	f3c3 0309 	ubfx	r3, r3, #0, #10
 810593c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8105940:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8105944:	e004      	b.n	8105950 <HAL_I2C_IsDeviceReady+0x7c>
 8105946:	897b      	ldrh	r3, [r7, #10]
 8105948:	f3c3 0309 	ubfx	r3, r3, #0, #10
 810594c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8105950:	68fa      	ldr	r2, [r7, #12]
 8105952:	6812      	ldr	r2, [r2, #0]
 8105954:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8105956:	f7fc fc9f 	bl	8102298 <HAL_GetTick>
 810595a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 810595c:	68fb      	ldr	r3, [r7, #12]
 810595e:	681b      	ldr	r3, [r3, #0]
 8105960:	699b      	ldr	r3, [r3, #24]
 8105962:	f003 0320 	and.w	r3, r3, #32
 8105966:	2b20      	cmp	r3, #32
 8105968:	bf0c      	ite	eq
 810596a:	2301      	moveq	r3, #1
 810596c:	2300      	movne	r3, #0
 810596e:	b2db      	uxtb	r3, r3
 8105970:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8105972:	68fb      	ldr	r3, [r7, #12]
 8105974:	681b      	ldr	r3, [r3, #0]
 8105976:	699b      	ldr	r3, [r3, #24]
 8105978:	f003 0310 	and.w	r3, r3, #16
 810597c:	2b10      	cmp	r3, #16
 810597e:	bf0c      	ite	eq
 8105980:	2301      	moveq	r3, #1
 8105982:	2300      	movne	r3, #0
 8105984:	b2db      	uxtb	r3, r3
 8105986:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8105988:	e034      	b.n	81059f4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 810598a:	683b      	ldr	r3, [r7, #0]
 810598c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105990:	d01a      	beq.n	81059c8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8105992:	f7fc fc81 	bl	8102298 <HAL_GetTick>
 8105996:	4602      	mov	r2, r0
 8105998:	69bb      	ldr	r3, [r7, #24]
 810599a:	1ad3      	subs	r3, r2, r3
 810599c:	683a      	ldr	r2, [r7, #0]
 810599e:	429a      	cmp	r2, r3
 81059a0:	d302      	bcc.n	81059a8 <HAL_I2C_IsDeviceReady+0xd4>
 81059a2:	683b      	ldr	r3, [r7, #0]
 81059a4:	2b00      	cmp	r3, #0
 81059a6:	d10f      	bne.n	81059c8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 81059a8:	68fb      	ldr	r3, [r7, #12]
 81059aa:	2220      	movs	r2, #32
 81059ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81059b0:	68fb      	ldr	r3, [r7, #12]
 81059b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81059b4:	f043 0220 	orr.w	r2, r3, #32
 81059b8:	68fb      	ldr	r3, [r7, #12]
 81059ba:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 81059bc:	68fb      	ldr	r3, [r7, #12]
 81059be:	2200      	movs	r2, #0
 81059c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 81059c4:	2301      	movs	r3, #1
 81059c6:	e088      	b.n	8105ada <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 81059c8:	68fb      	ldr	r3, [r7, #12]
 81059ca:	681b      	ldr	r3, [r3, #0]
 81059cc:	699b      	ldr	r3, [r3, #24]
 81059ce:	f003 0320 	and.w	r3, r3, #32
 81059d2:	2b20      	cmp	r3, #32
 81059d4:	bf0c      	ite	eq
 81059d6:	2301      	moveq	r3, #1
 81059d8:	2300      	movne	r3, #0
 81059da:	b2db      	uxtb	r3, r3
 81059dc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 81059de:	68fb      	ldr	r3, [r7, #12]
 81059e0:	681b      	ldr	r3, [r3, #0]
 81059e2:	699b      	ldr	r3, [r3, #24]
 81059e4:	f003 0310 	and.w	r3, r3, #16
 81059e8:	2b10      	cmp	r3, #16
 81059ea:	bf0c      	ite	eq
 81059ec:	2301      	moveq	r3, #1
 81059ee:	2300      	movne	r3, #0
 81059f0:	b2db      	uxtb	r3, r3
 81059f2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 81059f4:	7ffb      	ldrb	r3, [r7, #31]
 81059f6:	2b00      	cmp	r3, #0
 81059f8:	d102      	bne.n	8105a00 <HAL_I2C_IsDeviceReady+0x12c>
 81059fa:	7fbb      	ldrb	r3, [r7, #30]
 81059fc:	2b00      	cmp	r3, #0
 81059fe:	d0c4      	beq.n	810598a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8105a00:	68fb      	ldr	r3, [r7, #12]
 8105a02:	681b      	ldr	r3, [r3, #0]
 8105a04:	699b      	ldr	r3, [r3, #24]
 8105a06:	f003 0310 	and.w	r3, r3, #16
 8105a0a:	2b10      	cmp	r3, #16
 8105a0c:	d01a      	beq.n	8105a44 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8105a0e:	69bb      	ldr	r3, [r7, #24]
 8105a10:	9300      	str	r3, [sp, #0]
 8105a12:	683b      	ldr	r3, [r7, #0]
 8105a14:	2200      	movs	r2, #0
 8105a16:	2120      	movs	r1, #32
 8105a18:	68f8      	ldr	r0, [r7, #12]
 8105a1a:	f000 f949 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 8105a1e:	4603      	mov	r3, r0
 8105a20:	2b00      	cmp	r3, #0
 8105a22:	d001      	beq.n	8105a28 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8105a24:	2301      	movs	r3, #1
 8105a26:	e058      	b.n	8105ada <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105a28:	68fb      	ldr	r3, [r7, #12]
 8105a2a:	681b      	ldr	r3, [r3, #0]
 8105a2c:	2220      	movs	r2, #32
 8105a2e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8105a30:	68fb      	ldr	r3, [r7, #12]
 8105a32:	2220      	movs	r2, #32
 8105a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8105a38:	68fb      	ldr	r3, [r7, #12]
 8105a3a:	2200      	movs	r2, #0
 8105a3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8105a40:	2300      	movs	r3, #0
 8105a42:	e04a      	b.n	8105ada <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8105a44:	69bb      	ldr	r3, [r7, #24]
 8105a46:	9300      	str	r3, [sp, #0]
 8105a48:	683b      	ldr	r3, [r7, #0]
 8105a4a:	2200      	movs	r2, #0
 8105a4c:	2120      	movs	r1, #32
 8105a4e:	68f8      	ldr	r0, [r7, #12]
 8105a50:	f000 f92e 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 8105a54:	4603      	mov	r3, r0
 8105a56:	2b00      	cmp	r3, #0
 8105a58:	d001      	beq.n	8105a5e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8105a5a:	2301      	movs	r3, #1
 8105a5c:	e03d      	b.n	8105ada <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8105a5e:	68fb      	ldr	r3, [r7, #12]
 8105a60:	681b      	ldr	r3, [r3, #0]
 8105a62:	2210      	movs	r2, #16
 8105a64:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105a66:	68fb      	ldr	r3, [r7, #12]
 8105a68:	681b      	ldr	r3, [r3, #0]
 8105a6a:	2220      	movs	r2, #32
 8105a6c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8105a6e:	697b      	ldr	r3, [r7, #20]
 8105a70:	687a      	ldr	r2, [r7, #4]
 8105a72:	429a      	cmp	r2, r3
 8105a74:	d118      	bne.n	8105aa8 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8105a76:	68fb      	ldr	r3, [r7, #12]
 8105a78:	681b      	ldr	r3, [r3, #0]
 8105a7a:	685a      	ldr	r2, [r3, #4]
 8105a7c:	68fb      	ldr	r3, [r7, #12]
 8105a7e:	681b      	ldr	r3, [r3, #0]
 8105a80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8105a84:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8105a86:	69bb      	ldr	r3, [r7, #24]
 8105a88:	9300      	str	r3, [sp, #0]
 8105a8a:	683b      	ldr	r3, [r7, #0]
 8105a8c:	2200      	movs	r2, #0
 8105a8e:	2120      	movs	r1, #32
 8105a90:	68f8      	ldr	r0, [r7, #12]
 8105a92:	f000 f90d 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 8105a96:	4603      	mov	r3, r0
 8105a98:	2b00      	cmp	r3, #0
 8105a9a:	d001      	beq.n	8105aa0 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8105a9c:	2301      	movs	r3, #1
 8105a9e:	e01c      	b.n	8105ada <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105aa0:	68fb      	ldr	r3, [r7, #12]
 8105aa2:	681b      	ldr	r3, [r3, #0]
 8105aa4:	2220      	movs	r2, #32
 8105aa6:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8105aa8:	697b      	ldr	r3, [r7, #20]
 8105aaa:	3301      	adds	r3, #1
 8105aac:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 8105aae:	697b      	ldr	r3, [r7, #20]
 8105ab0:	687a      	ldr	r2, [r7, #4]
 8105ab2:	429a      	cmp	r2, r3
 8105ab4:	f63f af3b 	bhi.w	810592e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8105ab8:	68fb      	ldr	r3, [r7, #12]
 8105aba:	2220      	movs	r2, #32
 8105abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8105ac0:	68fb      	ldr	r3, [r7, #12]
 8105ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105ac4:	f043 0220 	orr.w	r2, r3, #32
 8105ac8:	68fb      	ldr	r3, [r7, #12]
 8105aca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8105acc:	68fb      	ldr	r3, [r7, #12]
 8105ace:	2200      	movs	r2, #0
 8105ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8105ad4:	2301      	movs	r3, #1
 8105ad6:	e000      	b.n	8105ada <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8105ad8:	2302      	movs	r3, #2
  }
}
 8105ada:	4618      	mov	r0, r3
 8105adc:	3720      	adds	r7, #32
 8105ade:	46bd      	mov	sp, r7
 8105ae0:	bd80      	pop	{r7, pc}

08105ae2 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8105ae2:	b480      	push	{r7}
 8105ae4:	b083      	sub	sp, #12
 8105ae6:	af00      	add	r7, sp, #0
 8105ae8:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8105aea:	687b      	ldr	r3, [r7, #4]
 8105aec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8105af0:	b2db      	uxtb	r3, r3
}
 8105af2:	4618      	mov	r0, r3
 8105af4:	370c      	adds	r7, #12
 8105af6:	46bd      	mov	sp, r7
 8105af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105afc:	4770      	bx	lr

08105afe <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
* @retval I2C Error Code
*/
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8105afe:	b480      	push	{r7}
 8105b00:	b083      	sub	sp, #12
 8105b02:	af00      	add	r7, sp, #0
 8105b04:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8105b06:	687b      	ldr	r3, [r7, #4]
 8105b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8105b0a:	4618      	mov	r0, r3
 8105b0c:	370c      	adds	r7, #12
 8105b0e:	46bd      	mov	sp, r7
 8105b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105b14:	4770      	bx	lr
	...

08105b18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8105b18:	b580      	push	{r7, lr}
 8105b1a:	b086      	sub	sp, #24
 8105b1c:	af02      	add	r7, sp, #8
 8105b1e:	60f8      	str	r0, [r7, #12]
 8105b20:	4608      	mov	r0, r1
 8105b22:	4611      	mov	r1, r2
 8105b24:	461a      	mov	r2, r3
 8105b26:	4603      	mov	r3, r0
 8105b28:	817b      	strh	r3, [r7, #10]
 8105b2a:	460b      	mov	r3, r1
 8105b2c:	813b      	strh	r3, [r7, #8]
 8105b2e:	4613      	mov	r3, r2
 8105b30:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8105b32:	88fb      	ldrh	r3, [r7, #6]
 8105b34:	b2da      	uxtb	r2, r3
 8105b36:	8979      	ldrh	r1, [r7, #10]
 8105b38:	4b20      	ldr	r3, [pc, #128]	; (8105bbc <I2C_RequestMemoryWrite+0xa4>)
 8105b3a:	9300      	str	r3, [sp, #0]
 8105b3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8105b40:	68f8      	ldr	r0, [r7, #12]
 8105b42:	f000 fa43 	bl	8105fcc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8105b46:	69fa      	ldr	r2, [r7, #28]
 8105b48:	69b9      	ldr	r1, [r7, #24]
 8105b4a:	68f8      	ldr	r0, [r7, #12]
 8105b4c:	f000 f8f0 	bl	8105d30 <I2C_WaitOnTXISFlagUntilTimeout>
 8105b50:	4603      	mov	r3, r0
 8105b52:	2b00      	cmp	r3, #0
 8105b54:	d001      	beq.n	8105b5a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8105b56:	2301      	movs	r3, #1
 8105b58:	e02c      	b.n	8105bb4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8105b5a:	88fb      	ldrh	r3, [r7, #6]
 8105b5c:	2b01      	cmp	r3, #1
 8105b5e:	d105      	bne.n	8105b6c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8105b60:	893b      	ldrh	r3, [r7, #8]
 8105b62:	b2da      	uxtb	r2, r3
 8105b64:	68fb      	ldr	r3, [r7, #12]
 8105b66:	681b      	ldr	r3, [r3, #0]
 8105b68:	629a      	str	r2, [r3, #40]	; 0x28
 8105b6a:	e015      	b.n	8105b98 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8105b6c:	893b      	ldrh	r3, [r7, #8]
 8105b6e:	0a1b      	lsrs	r3, r3, #8
 8105b70:	b29b      	uxth	r3, r3
 8105b72:	b2da      	uxtb	r2, r3
 8105b74:	68fb      	ldr	r3, [r7, #12]
 8105b76:	681b      	ldr	r3, [r3, #0]
 8105b78:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8105b7a:	69fa      	ldr	r2, [r7, #28]
 8105b7c:	69b9      	ldr	r1, [r7, #24]
 8105b7e:	68f8      	ldr	r0, [r7, #12]
 8105b80:	f000 f8d6 	bl	8105d30 <I2C_WaitOnTXISFlagUntilTimeout>
 8105b84:	4603      	mov	r3, r0
 8105b86:	2b00      	cmp	r3, #0
 8105b88:	d001      	beq.n	8105b8e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8105b8a:	2301      	movs	r3, #1
 8105b8c:	e012      	b.n	8105bb4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8105b8e:	893b      	ldrh	r3, [r7, #8]
 8105b90:	b2da      	uxtb	r2, r3
 8105b92:	68fb      	ldr	r3, [r7, #12]
 8105b94:	681b      	ldr	r3, [r3, #0]
 8105b96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8105b98:	69fb      	ldr	r3, [r7, #28]
 8105b9a:	9300      	str	r3, [sp, #0]
 8105b9c:	69bb      	ldr	r3, [r7, #24]
 8105b9e:	2200      	movs	r2, #0
 8105ba0:	2180      	movs	r1, #128	; 0x80
 8105ba2:	68f8      	ldr	r0, [r7, #12]
 8105ba4:	f000 f884 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 8105ba8:	4603      	mov	r3, r0
 8105baa:	2b00      	cmp	r3, #0
 8105bac:	d001      	beq.n	8105bb2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8105bae:	2301      	movs	r3, #1
 8105bb0:	e000      	b.n	8105bb4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8105bb2:	2300      	movs	r3, #0
}
 8105bb4:	4618      	mov	r0, r3
 8105bb6:	3710      	adds	r7, #16
 8105bb8:	46bd      	mov	sp, r7
 8105bba:	bd80      	pop	{r7, pc}
 8105bbc:	80002000 	.word	0x80002000

08105bc0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8105bc0:	b580      	push	{r7, lr}
 8105bc2:	b086      	sub	sp, #24
 8105bc4:	af02      	add	r7, sp, #8
 8105bc6:	60f8      	str	r0, [r7, #12]
 8105bc8:	4608      	mov	r0, r1
 8105bca:	4611      	mov	r1, r2
 8105bcc:	461a      	mov	r2, r3
 8105bce:	4603      	mov	r3, r0
 8105bd0:	817b      	strh	r3, [r7, #10]
 8105bd2:	460b      	mov	r3, r1
 8105bd4:	813b      	strh	r3, [r7, #8]
 8105bd6:	4613      	mov	r3, r2
 8105bd8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8105bda:	88fb      	ldrh	r3, [r7, #6]
 8105bdc:	b2da      	uxtb	r2, r3
 8105bde:	8979      	ldrh	r1, [r7, #10]
 8105be0:	4b20      	ldr	r3, [pc, #128]	; (8105c64 <I2C_RequestMemoryRead+0xa4>)
 8105be2:	9300      	str	r3, [sp, #0]
 8105be4:	2300      	movs	r3, #0
 8105be6:	68f8      	ldr	r0, [r7, #12]
 8105be8:	f000 f9f0 	bl	8105fcc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8105bec:	69fa      	ldr	r2, [r7, #28]
 8105bee:	69b9      	ldr	r1, [r7, #24]
 8105bf0:	68f8      	ldr	r0, [r7, #12]
 8105bf2:	f000 f89d 	bl	8105d30 <I2C_WaitOnTXISFlagUntilTimeout>
 8105bf6:	4603      	mov	r3, r0
 8105bf8:	2b00      	cmp	r3, #0
 8105bfa:	d001      	beq.n	8105c00 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8105bfc:	2301      	movs	r3, #1
 8105bfe:	e02c      	b.n	8105c5a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8105c00:	88fb      	ldrh	r3, [r7, #6]
 8105c02:	2b01      	cmp	r3, #1
 8105c04:	d105      	bne.n	8105c12 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8105c06:	893b      	ldrh	r3, [r7, #8]
 8105c08:	b2da      	uxtb	r2, r3
 8105c0a:	68fb      	ldr	r3, [r7, #12]
 8105c0c:	681b      	ldr	r3, [r3, #0]
 8105c0e:	629a      	str	r2, [r3, #40]	; 0x28
 8105c10:	e015      	b.n	8105c3e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8105c12:	893b      	ldrh	r3, [r7, #8]
 8105c14:	0a1b      	lsrs	r3, r3, #8
 8105c16:	b29b      	uxth	r3, r3
 8105c18:	b2da      	uxtb	r2, r3
 8105c1a:	68fb      	ldr	r3, [r7, #12]
 8105c1c:	681b      	ldr	r3, [r3, #0]
 8105c1e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8105c20:	69fa      	ldr	r2, [r7, #28]
 8105c22:	69b9      	ldr	r1, [r7, #24]
 8105c24:	68f8      	ldr	r0, [r7, #12]
 8105c26:	f000 f883 	bl	8105d30 <I2C_WaitOnTXISFlagUntilTimeout>
 8105c2a:	4603      	mov	r3, r0
 8105c2c:	2b00      	cmp	r3, #0
 8105c2e:	d001      	beq.n	8105c34 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8105c30:	2301      	movs	r3, #1
 8105c32:	e012      	b.n	8105c5a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8105c34:	893b      	ldrh	r3, [r7, #8]
 8105c36:	b2da      	uxtb	r2, r3
 8105c38:	68fb      	ldr	r3, [r7, #12]
 8105c3a:	681b      	ldr	r3, [r3, #0]
 8105c3c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8105c3e:	69fb      	ldr	r3, [r7, #28]
 8105c40:	9300      	str	r3, [sp, #0]
 8105c42:	69bb      	ldr	r3, [r7, #24]
 8105c44:	2200      	movs	r2, #0
 8105c46:	2140      	movs	r1, #64	; 0x40
 8105c48:	68f8      	ldr	r0, [r7, #12]
 8105c4a:	f000 f831 	bl	8105cb0 <I2C_WaitOnFlagUntilTimeout>
 8105c4e:	4603      	mov	r3, r0
 8105c50:	2b00      	cmp	r3, #0
 8105c52:	d001      	beq.n	8105c58 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8105c54:	2301      	movs	r3, #1
 8105c56:	e000      	b.n	8105c5a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8105c58:	2300      	movs	r3, #0
}
 8105c5a:	4618      	mov	r0, r3
 8105c5c:	3710      	adds	r7, #16
 8105c5e:	46bd      	mov	sp, r7
 8105c60:	bd80      	pop	{r7, pc}
 8105c62:	bf00      	nop
 8105c64:	80002000 	.word	0x80002000

08105c68 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8105c68:	b480      	push	{r7}
 8105c6a:	b083      	sub	sp, #12
 8105c6c:	af00      	add	r7, sp, #0
 8105c6e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8105c70:	687b      	ldr	r3, [r7, #4]
 8105c72:	681b      	ldr	r3, [r3, #0]
 8105c74:	699b      	ldr	r3, [r3, #24]
 8105c76:	f003 0302 	and.w	r3, r3, #2
 8105c7a:	2b02      	cmp	r3, #2
 8105c7c:	d103      	bne.n	8105c86 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8105c7e:	687b      	ldr	r3, [r7, #4]
 8105c80:	681b      	ldr	r3, [r3, #0]
 8105c82:	2200      	movs	r2, #0
 8105c84:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8105c86:	687b      	ldr	r3, [r7, #4]
 8105c88:	681b      	ldr	r3, [r3, #0]
 8105c8a:	699b      	ldr	r3, [r3, #24]
 8105c8c:	f003 0301 	and.w	r3, r3, #1
 8105c90:	2b01      	cmp	r3, #1
 8105c92:	d007      	beq.n	8105ca4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8105c94:	687b      	ldr	r3, [r7, #4]
 8105c96:	681b      	ldr	r3, [r3, #0]
 8105c98:	699a      	ldr	r2, [r3, #24]
 8105c9a:	687b      	ldr	r3, [r7, #4]
 8105c9c:	681b      	ldr	r3, [r3, #0]
 8105c9e:	f042 0201 	orr.w	r2, r2, #1
 8105ca2:	619a      	str	r2, [r3, #24]
  }
}
 8105ca4:	bf00      	nop
 8105ca6:	370c      	adds	r7, #12
 8105ca8:	46bd      	mov	sp, r7
 8105caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105cae:	4770      	bx	lr

08105cb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8105cb0:	b580      	push	{r7, lr}
 8105cb2:	b084      	sub	sp, #16
 8105cb4:	af00      	add	r7, sp, #0
 8105cb6:	60f8      	str	r0, [r7, #12]
 8105cb8:	60b9      	str	r1, [r7, #8]
 8105cba:	603b      	str	r3, [r7, #0]
 8105cbc:	4613      	mov	r3, r2
 8105cbe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8105cc0:	e022      	b.n	8105d08 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8105cc2:	683b      	ldr	r3, [r7, #0]
 8105cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105cc8:	d01e      	beq.n	8105d08 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8105cca:	f7fc fae5 	bl	8102298 <HAL_GetTick>
 8105cce:	4602      	mov	r2, r0
 8105cd0:	69bb      	ldr	r3, [r7, #24]
 8105cd2:	1ad3      	subs	r3, r2, r3
 8105cd4:	683a      	ldr	r2, [r7, #0]
 8105cd6:	429a      	cmp	r2, r3
 8105cd8:	d302      	bcc.n	8105ce0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8105cda:	683b      	ldr	r3, [r7, #0]
 8105cdc:	2b00      	cmp	r3, #0
 8105cde:	d113      	bne.n	8105d08 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8105ce0:	68fb      	ldr	r3, [r7, #12]
 8105ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105ce4:	f043 0220 	orr.w	r2, r3, #32
 8105ce8:	68fb      	ldr	r3, [r7, #12]
 8105cea:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8105cec:	68fb      	ldr	r3, [r7, #12]
 8105cee:	2220      	movs	r2, #32
 8105cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8105cf4:	68fb      	ldr	r3, [r7, #12]
 8105cf6:	2200      	movs	r2, #0
 8105cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8105cfc:	68fb      	ldr	r3, [r7, #12]
 8105cfe:	2200      	movs	r2, #0
 8105d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8105d04:	2301      	movs	r3, #1
 8105d06:	e00f      	b.n	8105d28 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8105d08:	68fb      	ldr	r3, [r7, #12]
 8105d0a:	681b      	ldr	r3, [r3, #0]
 8105d0c:	699a      	ldr	r2, [r3, #24]
 8105d0e:	68bb      	ldr	r3, [r7, #8]
 8105d10:	4013      	ands	r3, r2
 8105d12:	68ba      	ldr	r2, [r7, #8]
 8105d14:	429a      	cmp	r2, r3
 8105d16:	bf0c      	ite	eq
 8105d18:	2301      	moveq	r3, #1
 8105d1a:	2300      	movne	r3, #0
 8105d1c:	b2db      	uxtb	r3, r3
 8105d1e:	461a      	mov	r2, r3
 8105d20:	79fb      	ldrb	r3, [r7, #7]
 8105d22:	429a      	cmp	r2, r3
 8105d24:	d0cd      	beq.n	8105cc2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8105d26:	2300      	movs	r3, #0
}
 8105d28:	4618      	mov	r0, r3
 8105d2a:	3710      	adds	r7, #16
 8105d2c:	46bd      	mov	sp, r7
 8105d2e:	bd80      	pop	{r7, pc}

08105d30 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8105d30:	b580      	push	{r7, lr}
 8105d32:	b084      	sub	sp, #16
 8105d34:	af00      	add	r7, sp, #0
 8105d36:	60f8      	str	r0, [r7, #12]
 8105d38:	60b9      	str	r1, [r7, #8]
 8105d3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8105d3c:	e02c      	b.n	8105d98 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8105d3e:	687a      	ldr	r2, [r7, #4]
 8105d40:	68b9      	ldr	r1, [r7, #8]
 8105d42:	68f8      	ldr	r0, [r7, #12]
 8105d44:	f000 f8dc 	bl	8105f00 <I2C_IsAcknowledgeFailed>
 8105d48:	4603      	mov	r3, r0
 8105d4a:	2b00      	cmp	r3, #0
 8105d4c:	d001      	beq.n	8105d52 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8105d4e:	2301      	movs	r3, #1
 8105d50:	e02a      	b.n	8105da8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8105d52:	68bb      	ldr	r3, [r7, #8]
 8105d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105d58:	d01e      	beq.n	8105d98 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8105d5a:	f7fc fa9d 	bl	8102298 <HAL_GetTick>
 8105d5e:	4602      	mov	r2, r0
 8105d60:	687b      	ldr	r3, [r7, #4]
 8105d62:	1ad3      	subs	r3, r2, r3
 8105d64:	68ba      	ldr	r2, [r7, #8]
 8105d66:	429a      	cmp	r2, r3
 8105d68:	d302      	bcc.n	8105d70 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8105d6a:	68bb      	ldr	r3, [r7, #8]
 8105d6c:	2b00      	cmp	r3, #0
 8105d6e:	d113      	bne.n	8105d98 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8105d70:	68fb      	ldr	r3, [r7, #12]
 8105d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105d74:	f043 0220 	orr.w	r2, r3, #32
 8105d78:	68fb      	ldr	r3, [r7, #12]
 8105d7a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8105d7c:	68fb      	ldr	r3, [r7, #12]
 8105d7e:	2220      	movs	r2, #32
 8105d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8105d84:	68fb      	ldr	r3, [r7, #12]
 8105d86:	2200      	movs	r2, #0
 8105d88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8105d8c:	68fb      	ldr	r3, [r7, #12]
 8105d8e:	2200      	movs	r2, #0
 8105d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8105d94:	2301      	movs	r3, #1
 8105d96:	e007      	b.n	8105da8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8105d98:	68fb      	ldr	r3, [r7, #12]
 8105d9a:	681b      	ldr	r3, [r3, #0]
 8105d9c:	699b      	ldr	r3, [r3, #24]
 8105d9e:	f003 0302 	and.w	r3, r3, #2
 8105da2:	2b02      	cmp	r3, #2
 8105da4:	d1cb      	bne.n	8105d3e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8105da6:	2300      	movs	r3, #0
}
 8105da8:	4618      	mov	r0, r3
 8105daa:	3710      	adds	r7, #16
 8105dac:	46bd      	mov	sp, r7
 8105dae:	bd80      	pop	{r7, pc}

08105db0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8105db0:	b580      	push	{r7, lr}
 8105db2:	b084      	sub	sp, #16
 8105db4:	af00      	add	r7, sp, #0
 8105db6:	60f8      	str	r0, [r7, #12]
 8105db8:	60b9      	str	r1, [r7, #8]
 8105dba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8105dbc:	e028      	b.n	8105e10 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8105dbe:	687a      	ldr	r2, [r7, #4]
 8105dc0:	68b9      	ldr	r1, [r7, #8]
 8105dc2:	68f8      	ldr	r0, [r7, #12]
 8105dc4:	f000 f89c 	bl	8105f00 <I2C_IsAcknowledgeFailed>
 8105dc8:	4603      	mov	r3, r0
 8105dca:	2b00      	cmp	r3, #0
 8105dcc:	d001      	beq.n	8105dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8105dce:	2301      	movs	r3, #1
 8105dd0:	e026      	b.n	8105e20 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8105dd2:	f7fc fa61 	bl	8102298 <HAL_GetTick>
 8105dd6:	4602      	mov	r2, r0
 8105dd8:	687b      	ldr	r3, [r7, #4]
 8105dda:	1ad3      	subs	r3, r2, r3
 8105ddc:	68ba      	ldr	r2, [r7, #8]
 8105dde:	429a      	cmp	r2, r3
 8105de0:	d302      	bcc.n	8105de8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8105de2:	68bb      	ldr	r3, [r7, #8]
 8105de4:	2b00      	cmp	r3, #0
 8105de6:	d113      	bne.n	8105e10 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8105de8:	68fb      	ldr	r3, [r7, #12]
 8105dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105dec:	f043 0220 	orr.w	r2, r3, #32
 8105df0:	68fb      	ldr	r3, [r7, #12]
 8105df2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8105df4:	68fb      	ldr	r3, [r7, #12]
 8105df6:	2220      	movs	r2, #32
 8105df8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8105dfc:	68fb      	ldr	r3, [r7, #12]
 8105dfe:	2200      	movs	r2, #0
 8105e00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8105e04:	68fb      	ldr	r3, [r7, #12]
 8105e06:	2200      	movs	r2, #0
 8105e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8105e0c:	2301      	movs	r3, #1
 8105e0e:	e007      	b.n	8105e20 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8105e10:	68fb      	ldr	r3, [r7, #12]
 8105e12:	681b      	ldr	r3, [r3, #0]
 8105e14:	699b      	ldr	r3, [r3, #24]
 8105e16:	f003 0320 	and.w	r3, r3, #32
 8105e1a:	2b20      	cmp	r3, #32
 8105e1c:	d1cf      	bne.n	8105dbe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8105e1e:	2300      	movs	r3, #0
}
 8105e20:	4618      	mov	r0, r3
 8105e22:	3710      	adds	r7, #16
 8105e24:	46bd      	mov	sp, r7
 8105e26:	bd80      	pop	{r7, pc}

08105e28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8105e28:	b580      	push	{r7, lr}
 8105e2a:	b084      	sub	sp, #16
 8105e2c:	af00      	add	r7, sp, #0
 8105e2e:	60f8      	str	r0, [r7, #12]
 8105e30:	60b9      	str	r1, [r7, #8]
 8105e32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8105e34:	e055      	b.n	8105ee2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8105e36:	687a      	ldr	r2, [r7, #4]
 8105e38:	68b9      	ldr	r1, [r7, #8]
 8105e3a:	68f8      	ldr	r0, [r7, #12]
 8105e3c:	f000 f860 	bl	8105f00 <I2C_IsAcknowledgeFailed>
 8105e40:	4603      	mov	r3, r0
 8105e42:	2b00      	cmp	r3, #0
 8105e44:	d001      	beq.n	8105e4a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8105e46:	2301      	movs	r3, #1
 8105e48:	e053      	b.n	8105ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8105e4a:	68fb      	ldr	r3, [r7, #12]
 8105e4c:	681b      	ldr	r3, [r3, #0]
 8105e4e:	699b      	ldr	r3, [r3, #24]
 8105e50:	f003 0320 	and.w	r3, r3, #32
 8105e54:	2b20      	cmp	r3, #32
 8105e56:	d129      	bne.n	8105eac <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8105e58:	68fb      	ldr	r3, [r7, #12]
 8105e5a:	681b      	ldr	r3, [r3, #0]
 8105e5c:	699b      	ldr	r3, [r3, #24]
 8105e5e:	f003 0304 	and.w	r3, r3, #4
 8105e62:	2b04      	cmp	r3, #4
 8105e64:	d105      	bne.n	8105e72 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8105e66:	68fb      	ldr	r3, [r7, #12]
 8105e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8105e6a:	2b00      	cmp	r3, #0
 8105e6c:	d001      	beq.n	8105e72 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8105e6e:	2300      	movs	r3, #0
 8105e70:	e03f      	b.n	8105ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105e72:	68fb      	ldr	r3, [r7, #12]
 8105e74:	681b      	ldr	r3, [r3, #0]
 8105e76:	2220      	movs	r2, #32
 8105e78:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8105e7a:	68fb      	ldr	r3, [r7, #12]
 8105e7c:	681b      	ldr	r3, [r3, #0]
 8105e7e:	6859      	ldr	r1, [r3, #4]
 8105e80:	68fb      	ldr	r3, [r7, #12]
 8105e82:	681a      	ldr	r2, [r3, #0]
 8105e84:	4b1d      	ldr	r3, [pc, #116]	; (8105efc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8105e86:	400b      	ands	r3, r1
 8105e88:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8105e8a:	68fb      	ldr	r3, [r7, #12]
 8105e8c:	2200      	movs	r2, #0
 8105e8e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8105e90:	68fb      	ldr	r3, [r7, #12]
 8105e92:	2220      	movs	r2, #32
 8105e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8105e98:	68fb      	ldr	r3, [r7, #12]
 8105e9a:	2200      	movs	r2, #0
 8105e9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8105ea0:	68fb      	ldr	r3, [r7, #12]
 8105ea2:	2200      	movs	r2, #0
 8105ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8105ea8:	2301      	movs	r3, #1
 8105eaa:	e022      	b.n	8105ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8105eac:	f7fc f9f4 	bl	8102298 <HAL_GetTick>
 8105eb0:	4602      	mov	r2, r0
 8105eb2:	687b      	ldr	r3, [r7, #4]
 8105eb4:	1ad3      	subs	r3, r2, r3
 8105eb6:	68ba      	ldr	r2, [r7, #8]
 8105eb8:	429a      	cmp	r2, r3
 8105eba:	d302      	bcc.n	8105ec2 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8105ebc:	68bb      	ldr	r3, [r7, #8]
 8105ebe:	2b00      	cmp	r3, #0
 8105ec0:	d10f      	bne.n	8105ee2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8105ec2:	68fb      	ldr	r3, [r7, #12]
 8105ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105ec6:	f043 0220 	orr.w	r2, r3, #32
 8105eca:	68fb      	ldr	r3, [r7, #12]
 8105ecc:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8105ece:	68fb      	ldr	r3, [r7, #12]
 8105ed0:	2220      	movs	r2, #32
 8105ed2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8105ed6:	68fb      	ldr	r3, [r7, #12]
 8105ed8:	2200      	movs	r2, #0
 8105eda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8105ede:	2301      	movs	r3, #1
 8105ee0:	e007      	b.n	8105ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8105ee2:	68fb      	ldr	r3, [r7, #12]
 8105ee4:	681b      	ldr	r3, [r3, #0]
 8105ee6:	699b      	ldr	r3, [r3, #24]
 8105ee8:	f003 0304 	and.w	r3, r3, #4
 8105eec:	2b04      	cmp	r3, #4
 8105eee:	d1a2      	bne.n	8105e36 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8105ef0:	2300      	movs	r3, #0
}
 8105ef2:	4618      	mov	r0, r3
 8105ef4:	3710      	adds	r7, #16
 8105ef6:	46bd      	mov	sp, r7
 8105ef8:	bd80      	pop	{r7, pc}
 8105efa:	bf00      	nop
 8105efc:	fe00e800 	.word	0xfe00e800

08105f00 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8105f00:	b580      	push	{r7, lr}
 8105f02:	b084      	sub	sp, #16
 8105f04:	af00      	add	r7, sp, #0
 8105f06:	60f8      	str	r0, [r7, #12]
 8105f08:	60b9      	str	r1, [r7, #8]
 8105f0a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8105f0c:	68fb      	ldr	r3, [r7, #12]
 8105f0e:	681b      	ldr	r3, [r3, #0]
 8105f10:	699b      	ldr	r3, [r3, #24]
 8105f12:	f003 0310 	and.w	r3, r3, #16
 8105f16:	2b10      	cmp	r3, #16
 8105f18:	d151      	bne.n	8105fbe <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8105f1a:	e022      	b.n	8105f62 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8105f1c:	68bb      	ldr	r3, [r7, #8]
 8105f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8105f22:	d01e      	beq.n	8105f62 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8105f24:	f7fc f9b8 	bl	8102298 <HAL_GetTick>
 8105f28:	4602      	mov	r2, r0
 8105f2a:	687b      	ldr	r3, [r7, #4]
 8105f2c:	1ad3      	subs	r3, r2, r3
 8105f2e:	68ba      	ldr	r2, [r7, #8]
 8105f30:	429a      	cmp	r2, r3
 8105f32:	d302      	bcc.n	8105f3a <I2C_IsAcknowledgeFailed+0x3a>
 8105f34:	68bb      	ldr	r3, [r7, #8]
 8105f36:	2b00      	cmp	r3, #0
 8105f38:	d113      	bne.n	8105f62 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8105f3a:	68fb      	ldr	r3, [r7, #12]
 8105f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105f3e:	f043 0220 	orr.w	r2, r3, #32
 8105f42:	68fb      	ldr	r3, [r7, #12]
 8105f44:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8105f46:	68fb      	ldr	r3, [r7, #12]
 8105f48:	2220      	movs	r2, #32
 8105f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8105f4e:	68fb      	ldr	r3, [r7, #12]
 8105f50:	2200      	movs	r2, #0
 8105f52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8105f56:	68fb      	ldr	r3, [r7, #12]
 8105f58:	2200      	movs	r2, #0
 8105f5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8105f5e:	2301      	movs	r3, #1
 8105f60:	e02e      	b.n	8105fc0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8105f62:	68fb      	ldr	r3, [r7, #12]
 8105f64:	681b      	ldr	r3, [r3, #0]
 8105f66:	699b      	ldr	r3, [r3, #24]
 8105f68:	f003 0320 	and.w	r3, r3, #32
 8105f6c:	2b20      	cmp	r3, #32
 8105f6e:	d1d5      	bne.n	8105f1c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8105f70:	68fb      	ldr	r3, [r7, #12]
 8105f72:	681b      	ldr	r3, [r3, #0]
 8105f74:	2210      	movs	r2, #16
 8105f76:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8105f78:	68fb      	ldr	r3, [r7, #12]
 8105f7a:	681b      	ldr	r3, [r3, #0]
 8105f7c:	2220      	movs	r2, #32
 8105f7e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8105f80:	68f8      	ldr	r0, [r7, #12]
 8105f82:	f7ff fe71 	bl	8105c68 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8105f86:	68fb      	ldr	r3, [r7, #12]
 8105f88:	681b      	ldr	r3, [r3, #0]
 8105f8a:	6859      	ldr	r1, [r3, #4]
 8105f8c:	68fb      	ldr	r3, [r7, #12]
 8105f8e:	681a      	ldr	r2, [r3, #0]
 8105f90:	4b0d      	ldr	r3, [pc, #52]	; (8105fc8 <I2C_IsAcknowledgeFailed+0xc8>)
 8105f92:	400b      	ands	r3, r1
 8105f94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8105f96:	68fb      	ldr	r3, [r7, #12]
 8105f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105f9a:	f043 0204 	orr.w	r2, r3, #4
 8105f9e:	68fb      	ldr	r3, [r7, #12]
 8105fa0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8105fa2:	68fb      	ldr	r3, [r7, #12]
 8105fa4:	2220      	movs	r2, #32
 8105fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8105faa:	68fb      	ldr	r3, [r7, #12]
 8105fac:	2200      	movs	r2, #0
 8105fae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8105fb2:	68fb      	ldr	r3, [r7, #12]
 8105fb4:	2200      	movs	r2, #0
 8105fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8105fba:	2301      	movs	r3, #1
 8105fbc:	e000      	b.n	8105fc0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8105fbe:	2300      	movs	r3, #0
}
 8105fc0:	4618      	mov	r0, r3
 8105fc2:	3710      	adds	r7, #16
 8105fc4:	46bd      	mov	sp, r7
 8105fc6:	bd80      	pop	{r7, pc}
 8105fc8:	fe00e800 	.word	0xfe00e800

08105fcc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8105fcc:	b480      	push	{r7}
 8105fce:	b085      	sub	sp, #20
 8105fd0:	af00      	add	r7, sp, #0
 8105fd2:	60f8      	str	r0, [r7, #12]
 8105fd4:	607b      	str	r3, [r7, #4]
 8105fd6:	460b      	mov	r3, r1
 8105fd8:	817b      	strh	r3, [r7, #10]
 8105fda:	4613      	mov	r3, r2
 8105fdc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8105fde:	68fb      	ldr	r3, [r7, #12]
 8105fe0:	681b      	ldr	r3, [r3, #0]
 8105fe2:	685a      	ldr	r2, [r3, #4]
 8105fe4:	69bb      	ldr	r3, [r7, #24]
 8105fe6:	0d5b      	lsrs	r3, r3, #21
 8105fe8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8105fec:	4b0d      	ldr	r3, [pc, #52]	; (8106024 <I2C_TransferConfig+0x58>)
 8105fee:	430b      	orrs	r3, r1
 8105ff0:	43db      	mvns	r3, r3
 8105ff2:	ea02 0103 	and.w	r1, r2, r3
 8105ff6:	897b      	ldrh	r3, [r7, #10]
 8105ff8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8105ffc:	7a7b      	ldrb	r3, [r7, #9]
 8105ffe:	041b      	lsls	r3, r3, #16
 8106000:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8106004:	431a      	orrs	r2, r3
 8106006:	687b      	ldr	r3, [r7, #4]
 8106008:	431a      	orrs	r2, r3
 810600a:	69bb      	ldr	r3, [r7, #24]
 810600c:	431a      	orrs	r2, r3
 810600e:	68fb      	ldr	r3, [r7, #12]
 8106010:	681b      	ldr	r3, [r3, #0]
 8106012:	430a      	orrs	r2, r1
 8106014:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8106016:	bf00      	nop
 8106018:	3714      	adds	r7, #20
 810601a:	46bd      	mov	sp, r7
 810601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106020:	4770      	bx	lr
 8106022:	bf00      	nop
 8106024:	03ff63ff 	.word	0x03ff63ff

08106028 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8106028:	b480      	push	{r7}
 810602a:	b083      	sub	sp, #12
 810602c:	af00      	add	r7, sp, #0
 810602e:	6078      	str	r0, [r7, #4]
 8106030:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8106032:	687b      	ldr	r3, [r7, #4]
 8106034:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8106038:	b2db      	uxtb	r3, r3
 810603a:	2b20      	cmp	r3, #32
 810603c:	d138      	bne.n	81060b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 810603e:	687b      	ldr	r3, [r7, #4]
 8106040:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8106044:	2b01      	cmp	r3, #1
 8106046:	d101      	bne.n	810604c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8106048:	2302      	movs	r3, #2
 810604a:	e032      	b.n	81060b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 810604c:	687b      	ldr	r3, [r7, #4]
 810604e:	2201      	movs	r2, #1
 8106050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8106054:	687b      	ldr	r3, [r7, #4]
 8106056:	2224      	movs	r2, #36	; 0x24
 8106058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 810605c:	687b      	ldr	r3, [r7, #4]
 810605e:	681b      	ldr	r3, [r3, #0]
 8106060:	681a      	ldr	r2, [r3, #0]
 8106062:	687b      	ldr	r3, [r7, #4]
 8106064:	681b      	ldr	r3, [r3, #0]
 8106066:	f022 0201 	bic.w	r2, r2, #1
 810606a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 810606c:	687b      	ldr	r3, [r7, #4]
 810606e:	681b      	ldr	r3, [r3, #0]
 8106070:	681a      	ldr	r2, [r3, #0]
 8106072:	687b      	ldr	r3, [r7, #4]
 8106074:	681b      	ldr	r3, [r3, #0]
 8106076:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 810607a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 810607c:	687b      	ldr	r3, [r7, #4]
 810607e:	681b      	ldr	r3, [r3, #0]
 8106080:	6819      	ldr	r1, [r3, #0]
 8106082:	687b      	ldr	r3, [r7, #4]
 8106084:	681b      	ldr	r3, [r3, #0]
 8106086:	683a      	ldr	r2, [r7, #0]
 8106088:	430a      	orrs	r2, r1
 810608a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 810608c:	687b      	ldr	r3, [r7, #4]
 810608e:	681b      	ldr	r3, [r3, #0]
 8106090:	681a      	ldr	r2, [r3, #0]
 8106092:	687b      	ldr	r3, [r7, #4]
 8106094:	681b      	ldr	r3, [r3, #0]
 8106096:	f042 0201 	orr.w	r2, r2, #1
 810609a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 810609c:	687b      	ldr	r3, [r7, #4]
 810609e:	2220      	movs	r2, #32
 81060a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81060a4:	687b      	ldr	r3, [r7, #4]
 81060a6:	2200      	movs	r2, #0
 81060a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81060ac:	2300      	movs	r3, #0
 81060ae:	e000      	b.n	81060b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 81060b0:	2302      	movs	r3, #2
  }
}
 81060b2:	4618      	mov	r0, r3
 81060b4:	370c      	adds	r7, #12
 81060b6:	46bd      	mov	sp, r7
 81060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81060bc:	4770      	bx	lr

081060be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 81060be:	b480      	push	{r7}
 81060c0:	b085      	sub	sp, #20
 81060c2:	af00      	add	r7, sp, #0
 81060c4:	6078      	str	r0, [r7, #4]
 81060c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81060c8:	687b      	ldr	r3, [r7, #4]
 81060ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81060ce:	b2db      	uxtb	r3, r3
 81060d0:	2b20      	cmp	r3, #32
 81060d2:	d139      	bne.n	8106148 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81060d4:	687b      	ldr	r3, [r7, #4]
 81060d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81060da:	2b01      	cmp	r3, #1
 81060dc:	d101      	bne.n	81060e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 81060de:	2302      	movs	r3, #2
 81060e0:	e033      	b.n	810614a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 81060e2:	687b      	ldr	r3, [r7, #4]
 81060e4:	2201      	movs	r2, #1
 81060e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81060ea:	687b      	ldr	r3, [r7, #4]
 81060ec:	2224      	movs	r2, #36	; 0x24
 81060ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81060f2:	687b      	ldr	r3, [r7, #4]
 81060f4:	681b      	ldr	r3, [r3, #0]
 81060f6:	681a      	ldr	r2, [r3, #0]
 81060f8:	687b      	ldr	r3, [r7, #4]
 81060fa:	681b      	ldr	r3, [r3, #0]
 81060fc:	f022 0201 	bic.w	r2, r2, #1
 8106100:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8106102:	687b      	ldr	r3, [r7, #4]
 8106104:	681b      	ldr	r3, [r3, #0]
 8106106:	681b      	ldr	r3, [r3, #0]
 8106108:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 810610a:	68fb      	ldr	r3, [r7, #12]
 810610c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8106110:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8106112:	683b      	ldr	r3, [r7, #0]
 8106114:	021b      	lsls	r3, r3, #8
 8106116:	68fa      	ldr	r2, [r7, #12]
 8106118:	4313      	orrs	r3, r2
 810611a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 810611c:	687b      	ldr	r3, [r7, #4]
 810611e:	681b      	ldr	r3, [r3, #0]
 8106120:	68fa      	ldr	r2, [r7, #12]
 8106122:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8106124:	687b      	ldr	r3, [r7, #4]
 8106126:	681b      	ldr	r3, [r3, #0]
 8106128:	681a      	ldr	r2, [r3, #0]
 810612a:	687b      	ldr	r3, [r7, #4]
 810612c:	681b      	ldr	r3, [r3, #0]
 810612e:	f042 0201 	orr.w	r2, r2, #1
 8106132:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8106134:	687b      	ldr	r3, [r7, #4]
 8106136:	2220      	movs	r2, #32
 8106138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810613c:	687b      	ldr	r3, [r7, #4]
 810613e:	2200      	movs	r2, #0
 8106140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8106144:	2300      	movs	r3, #0
 8106146:	e000      	b.n	810614a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8106148:	2302      	movs	r3, #2
  }
}
 810614a:	4618      	mov	r0, r3
 810614c:	3714      	adds	r7, #20
 810614e:	46bd      	mov	sp, r7
 8106150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106154:	4770      	bx	lr
	...

08106158 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8106158:	b480      	push	{r7}
 810615a:	b085      	sub	sp, #20
 810615c:	af00      	add	r7, sp, #0
 810615e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8106160:	4b0d      	ldr	r3, [pc, #52]	; (8106198 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8106162:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8106166:	4a0c      	ldr	r2, [pc, #48]	; (8106198 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8106168:	f043 0302 	orr.w	r3, r3, #2
 810616c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8106170:	4b09      	ldr	r3, [pc, #36]	; (8106198 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8106172:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8106176:	f003 0302 	and.w	r3, r3, #2
 810617a:	60fb      	str	r3, [r7, #12]
 810617c:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 810617e:	4b07      	ldr	r3, [pc, #28]	; (810619c <HAL_I2CEx_EnableFastModePlus+0x44>)
 8106180:	685a      	ldr	r2, [r3, #4]
 8106182:	4906      	ldr	r1, [pc, #24]	; (810619c <HAL_I2CEx_EnableFastModePlus+0x44>)
 8106184:	687b      	ldr	r3, [r7, #4]
 8106186:	4313      	orrs	r3, r2
 8106188:	604b      	str	r3, [r1, #4]
}
 810618a:	bf00      	nop
 810618c:	3714      	adds	r7, #20
 810618e:	46bd      	mov	sp, r7
 8106190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106194:	4770      	bx	lr
 8106196:	bf00      	nop
 8106198:	58024400 	.word	0x58024400
 810619c:	58000400 	.word	0x58000400

081061a0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 81061a0:	b580      	push	{r7, lr}
 81061a2:	b084      	sub	sp, #16
 81061a4:	af00      	add	r7, sp, #0
 81061a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 81061a8:	687b      	ldr	r3, [r7, #4]
 81061aa:	2b00      	cmp	r3, #0
 81061ac:	d101      	bne.n	81061b2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 81061ae:	2301      	movs	r3, #1
 81061b0:	e038      	b.n	8106224 <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 81061b2:	687b      	ldr	r3, [r7, #4]
 81061b4:	681b      	ldr	r3, [r3, #0]
 81061b6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 81061ba:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 81061bc:	687b      	ldr	r3, [r7, #4]
 81061be:	681b      	ldr	r3, [r3, #0]
 81061c0:	f245 5255 	movw	r2, #21845	; 0x5555
 81061c4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 81061c6:	687b      	ldr	r3, [r7, #4]
 81061c8:	681b      	ldr	r3, [r3, #0]
 81061ca:	687a      	ldr	r2, [r7, #4]
 81061cc:	6852      	ldr	r2, [r2, #4]
 81061ce:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 81061d0:	687b      	ldr	r3, [r7, #4]
 81061d2:	681b      	ldr	r3, [r3, #0]
 81061d4:	687a      	ldr	r2, [r7, #4]
 81061d6:	6892      	ldr	r2, [r2, #8]
 81061d8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 81061da:	f7fc f85d 	bl	8102298 <HAL_GetTick>
 81061de:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 81061e0:	e008      	b.n	81061f4 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 81061e2:	f7fc f859 	bl	8102298 <HAL_GetTick>
 81061e6:	4602      	mov	r2, r0
 81061e8:	68fb      	ldr	r3, [r7, #12]
 81061ea:	1ad3      	subs	r3, r2, r3
 81061ec:	2b30      	cmp	r3, #48	; 0x30
 81061ee:	d901      	bls.n	81061f4 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 81061f0:	2303      	movs	r3, #3
 81061f2:	e017      	b.n	8106224 <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 81061f4:	687b      	ldr	r3, [r7, #4]
 81061f6:	681b      	ldr	r3, [r3, #0]
 81061f8:	68db      	ldr	r3, [r3, #12]
 81061fa:	2b00      	cmp	r3, #0
 81061fc:	d1f1      	bne.n	81061e2 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 81061fe:	687b      	ldr	r3, [r7, #4]
 8106200:	681b      	ldr	r3, [r3, #0]
 8106202:	691a      	ldr	r2, [r3, #16]
 8106204:	687b      	ldr	r3, [r7, #4]
 8106206:	68db      	ldr	r3, [r3, #12]
 8106208:	429a      	cmp	r2, r3
 810620a:	d005      	beq.n	8106218 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 810620c:	687b      	ldr	r3, [r7, #4]
 810620e:	681b      	ldr	r3, [r3, #0]
 8106210:	687a      	ldr	r2, [r7, #4]
 8106212:	68d2      	ldr	r2, [r2, #12]
 8106214:	611a      	str	r2, [r3, #16]
 8106216:	e004      	b.n	8106222 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8106218:	687b      	ldr	r3, [r7, #4]
 810621a:	681b      	ldr	r3, [r3, #0]
 810621c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8106220:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8106222:	2300      	movs	r3, #0
}
 8106224:	4618      	mov	r0, r3
 8106226:	3710      	adds	r7, #16
 8106228:	46bd      	mov	sp, r7
 810622a:	bd80      	pop	{r7, pc}

0810622c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 810622c:	b480      	push	{r7}
 810622e:	b083      	sub	sp, #12
 8106230:	af00      	add	r7, sp, #0
 8106232:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8106234:	687b      	ldr	r3, [r7, #4]
 8106236:	681b      	ldr	r3, [r3, #0]
 8106238:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 810623c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 810623e:	2300      	movs	r3, #0
}
 8106240:	4618      	mov	r0, r3
 8106242:	370c      	adds	r7, #12
 8106244:	46bd      	mov	sp, r7
 8106246:	f85d 7b04 	ldr.w	r7, [sp], #4
 810624a:	4770      	bx	lr

0810624c <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 810624c:	b580      	push	{r7, lr}
 810624e:	b084      	sub	sp, #16
 8106250:	af00      	add	r7, sp, #0
 8106252:	60f8      	str	r0, [r7, #12]
 8106254:	460b      	mov	r3, r1
 8106256:	607a      	str	r2, [r7, #4]
 8106258:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810625a:	4b35      	ldr	r3, [pc, #212]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810625c:	681b      	ldr	r3, [r3, #0]
 810625e:	f023 0201 	bic.w	r2, r3, #1
 8106262:	4933      	ldr	r1, [pc, #204]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8106264:	68fb      	ldr	r3, [r7, #12]
 8106266:	4313      	orrs	r3, r2
 8106268:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810626a:	687b      	ldr	r3, [r7, #4]
 810626c:	2b00      	cmp	r3, #0
 810626e:	d121      	bne.n	81062b4 <HAL_PWREx_EnterSTOPMode+0x68>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8106270:	f7fc f918 	bl	81024a4 <HAL_GetCurrentCPUID>
 8106274:	4603      	mov	r3, r0
 8106276:	2b03      	cmp	r3, #3
 8106278:	d154      	bne.n	8106324 <HAL_PWREx_EnterSTOPMode+0xd8>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810627a:	4b2d      	ldr	r3, [pc, #180]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810627c:	691b      	ldr	r3, [r3, #16]
 810627e:	4a2c      	ldr	r2, [pc, #176]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8106280:	f023 0301 	bic.w	r3, r3, #1
 8106284:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8106286:	4b2b      	ldr	r3, [pc, #172]	; (8106334 <HAL_PWREx_EnterSTOPMode+0xe8>)
 8106288:	691b      	ldr	r3, [r3, #16]
 810628a:	4a2a      	ldr	r2, [pc, #168]	; (8106334 <HAL_PWREx_EnterSTOPMode+0xe8>)
 810628c:	f043 0304 	orr.w	r3, r3, #4
 8106290:	6113      	str	r3, [r2, #16]
 8106292:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8106296:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810629a:	7afb      	ldrb	r3, [r7, #11]
 810629c:	2b01      	cmp	r3, #1
 810629e:	d101      	bne.n	81062a4 <HAL_PWREx_EnterSTOPMode+0x58>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81062a0:	bf30      	wfi
 81062a2:	e000      	b.n	81062a6 <HAL_PWREx_EnterSTOPMode+0x5a>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81062a4:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81062a6:	4b23      	ldr	r3, [pc, #140]	; (8106334 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81062a8:	691b      	ldr	r3, [r3, #16]
 81062aa:	4a22      	ldr	r2, [pc, #136]	; (8106334 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81062ac:	f023 0304 	bic.w	r3, r3, #4
 81062b0:	6113      	str	r3, [r2, #16]
 81062b2:	e03a      	b.n	810632a <HAL_PWREx_EnterSTOPMode+0xde>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81062b4:	687b      	ldr	r3, [r7, #4]
 81062b6:	2b01      	cmp	r3, #1
 81062b8:	d121      	bne.n	81062fe <HAL_PWREx_EnterSTOPMode+0xb2>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81062ba:	f7fc f8f3 	bl	81024a4 <HAL_GetCurrentCPUID>
 81062be:	4603      	mov	r3, r0
 81062c0:	2b01      	cmp	r3, #1
 81062c2:	d131      	bne.n	8106328 <HAL_PWREx_EnterSTOPMode+0xdc>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81062c4:	4b1a      	ldr	r3, [pc, #104]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 81062c6:	695b      	ldr	r3, [r3, #20]
 81062c8:	4a19      	ldr	r2, [pc, #100]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 81062ca:	f023 0302 	bic.w	r3, r3, #2
 81062ce:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81062d0:	4b18      	ldr	r3, [pc, #96]	; (8106334 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81062d2:	691b      	ldr	r3, [r3, #16]
 81062d4:	4a17      	ldr	r2, [pc, #92]	; (8106334 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81062d6:	f043 0304 	orr.w	r3, r3, #4
 81062da:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81062dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 81062e0:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81062e4:	7afb      	ldrb	r3, [r7, #11]
 81062e6:	2b01      	cmp	r3, #1
 81062e8:	d101      	bne.n	81062ee <HAL_PWREx_EnterSTOPMode+0xa2>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81062ea:	bf30      	wfi
 81062ec:	e000      	b.n	81062f0 <HAL_PWREx_EnterSTOPMode+0xa4>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81062ee:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81062f0:	4b10      	ldr	r3, [pc, #64]	; (8106334 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81062f2:	691b      	ldr	r3, [r3, #16]
 81062f4:	4a0f      	ldr	r2, [pc, #60]	; (8106334 <HAL_PWREx_EnterSTOPMode+0xe8>)
 81062f6:	f023 0304 	bic.w	r3, r3, #4
 81062fa:	6113      	str	r3, [r2, #16]
 81062fc:	e015      	b.n	810632a <HAL_PWREx_EnterSTOPMode+0xde>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81062fe:	f7fc f8d1 	bl	81024a4 <HAL_GetCurrentCPUID>
 8106302:	4603      	mov	r3, r0
 8106304:	2b03      	cmp	r3, #3
 8106306:	d106      	bne.n	8106316 <HAL_PWREx_EnterSTOPMode+0xca>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8106308:	4b09      	ldr	r3, [pc, #36]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810630a:	691b      	ldr	r3, [r3, #16]
 810630c:	4a08      	ldr	r2, [pc, #32]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810630e:	f023 0304 	bic.w	r3, r3, #4
 8106312:	6113      	str	r3, [r2, #16]
 8106314:	e009      	b.n	810632a <HAL_PWREx_EnterSTOPMode+0xde>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8106316:	4b06      	ldr	r3, [pc, #24]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 8106318:	695b      	ldr	r3, [r3, #20]
 810631a:	4a05      	ldr	r2, [pc, #20]	; (8106330 <HAL_PWREx_EnterSTOPMode+0xe4>)
 810631c:	f023 0304 	bic.w	r3, r3, #4
 8106320:	6153      	str	r3, [r2, #20]
 8106322:	e002      	b.n	810632a <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8106324:	bf00      	nop
 8106326:	e000      	b.n	810632a <HAL_PWREx_EnterSTOPMode+0xde>
      return;
 8106328:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810632a:	3710      	adds	r7, #16
 810632c:	46bd      	mov	sp, r7
 810632e:	bd80      	pop	{r7, pc}
 8106330:	58024800 	.word	0x58024800
 8106334:	e000ed00 	.word	0xe000ed00

08106338 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8106338:	b580      	push	{r7, lr}
 810633a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810633c:	f7fc f8b2 	bl	81024a4 <HAL_GetCurrentCPUID>
 8106340:	4603      	mov	r3, r0
 8106342:	2b03      	cmp	r3, #3
 8106344:	d101      	bne.n	810634a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8106346:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8106348:	e001      	b.n	810634e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810634a:	bf40      	sev
    __WFE ();
 810634c:	bf20      	wfe
}
 810634e:	bf00      	nop
 8106350:	bd80      	pop	{r7, pc}
	...

08106354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8106354:	b480      	push	{r7}
 8106356:	b089      	sub	sp, #36	; 0x24
 8106358:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810635a:	4baf      	ldr	r3, [pc, #700]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810635c:	691b      	ldr	r3, [r3, #16]
 810635e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8106362:	2b18      	cmp	r3, #24
 8106364:	f200 814e 	bhi.w	8106604 <HAL_RCC_GetSysClockFreq+0x2b0>
 8106368:	a201      	add	r2, pc, #4	; (adr r2, 8106370 <HAL_RCC_GetSysClockFreq+0x1c>)
 810636a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810636e:	bf00      	nop
 8106370:	081063d5 	.word	0x081063d5
 8106374:	08106605 	.word	0x08106605
 8106378:	08106605 	.word	0x08106605
 810637c:	08106605 	.word	0x08106605
 8106380:	08106605 	.word	0x08106605
 8106384:	08106605 	.word	0x08106605
 8106388:	08106605 	.word	0x08106605
 810638c:	08106605 	.word	0x08106605
 8106390:	081063fb 	.word	0x081063fb
 8106394:	08106605 	.word	0x08106605
 8106398:	08106605 	.word	0x08106605
 810639c:	08106605 	.word	0x08106605
 81063a0:	08106605 	.word	0x08106605
 81063a4:	08106605 	.word	0x08106605
 81063a8:	08106605 	.word	0x08106605
 81063ac:	08106605 	.word	0x08106605
 81063b0:	08106401 	.word	0x08106401
 81063b4:	08106605 	.word	0x08106605
 81063b8:	08106605 	.word	0x08106605
 81063bc:	08106605 	.word	0x08106605
 81063c0:	08106605 	.word	0x08106605
 81063c4:	08106605 	.word	0x08106605
 81063c8:	08106605 	.word	0x08106605
 81063cc:	08106605 	.word	0x08106605
 81063d0:	08106407 	.word	0x08106407
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81063d4:	4b90      	ldr	r3, [pc, #576]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81063d6:	681b      	ldr	r3, [r3, #0]
 81063d8:	f003 0320 	and.w	r3, r3, #32
 81063dc:	2b00      	cmp	r3, #0
 81063de:	d009      	beq.n	81063f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81063e0:	4b8d      	ldr	r3, [pc, #564]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81063e2:	681b      	ldr	r3, [r3, #0]
 81063e4:	08db      	lsrs	r3, r3, #3
 81063e6:	f003 0303 	and.w	r3, r3, #3
 81063ea:	4a8c      	ldr	r2, [pc, #560]	; (810661c <HAL_RCC_GetSysClockFreq+0x2c8>)
 81063ec:	fa22 f303 	lsr.w	r3, r2, r3
 81063f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81063f2:	e10a      	b.n	810660a <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81063f4:	4b89      	ldr	r3, [pc, #548]	; (810661c <HAL_RCC_GetSysClockFreq+0x2c8>)
 81063f6:	61bb      	str	r3, [r7, #24]
    break;
 81063f8:	e107      	b.n	810660a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81063fa:	4b89      	ldr	r3, [pc, #548]	; (8106620 <HAL_RCC_GetSysClockFreq+0x2cc>)
 81063fc:	61bb      	str	r3, [r7, #24]
    break;
 81063fe:	e104      	b.n	810660a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8106400:	4b88      	ldr	r3, [pc, #544]	; (8106624 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8106402:	61bb      	str	r3, [r7, #24]
    break;
 8106404:	e101      	b.n	810660a <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106406:	4b84      	ldr	r3, [pc, #528]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810640a:	f003 0303 	and.w	r3, r3, #3
 810640e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8106410:	4b81      	ldr	r3, [pc, #516]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106414:	091b      	lsrs	r3, r3, #4
 8106416:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810641a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 810641c:	4b7e      	ldr	r3, [pc, #504]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810641e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106420:	f003 0301 	and.w	r3, r3, #1
 8106424:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8106426:	4b7c      	ldr	r3, [pc, #496]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810642a:	08db      	lsrs	r3, r3, #3
 810642c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106430:	68fa      	ldr	r2, [r7, #12]
 8106432:	fb02 f303 	mul.w	r3, r2, r3
 8106436:	ee07 3a90 	vmov	s15, r3
 810643a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810643e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8106442:	693b      	ldr	r3, [r7, #16]
 8106444:	2b00      	cmp	r3, #0
 8106446:	f000 80da 	beq.w	81065fe <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 810644a:	697b      	ldr	r3, [r7, #20]
 810644c:	2b01      	cmp	r3, #1
 810644e:	d05a      	beq.n	8106506 <HAL_RCC_GetSysClockFreq+0x1b2>
 8106450:	2b01      	cmp	r3, #1
 8106452:	d302      	bcc.n	810645a <HAL_RCC_GetSysClockFreq+0x106>
 8106454:	2b02      	cmp	r3, #2
 8106456:	d078      	beq.n	810654a <HAL_RCC_GetSysClockFreq+0x1f6>
 8106458:	e099      	b.n	810658e <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810645a:	4b6f      	ldr	r3, [pc, #444]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810645c:	681b      	ldr	r3, [r3, #0]
 810645e:	f003 0320 	and.w	r3, r3, #32
 8106462:	2b00      	cmp	r3, #0
 8106464:	d02d      	beq.n	81064c2 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106466:	4b6c      	ldr	r3, [pc, #432]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106468:	681b      	ldr	r3, [r3, #0]
 810646a:	08db      	lsrs	r3, r3, #3
 810646c:	f003 0303 	and.w	r3, r3, #3
 8106470:	4a6a      	ldr	r2, [pc, #424]	; (810661c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8106472:	fa22 f303 	lsr.w	r3, r2, r3
 8106476:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106478:	687b      	ldr	r3, [r7, #4]
 810647a:	ee07 3a90 	vmov	s15, r3
 810647e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106482:	693b      	ldr	r3, [r7, #16]
 8106484:	ee07 3a90 	vmov	s15, r3
 8106488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810648c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106490:	4b61      	ldr	r3, [pc, #388]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8106492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106498:	ee07 3a90 	vmov	s15, r3
 810649c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81064a0:	ed97 6a02 	vldr	s12, [r7, #8]
 81064a4:	eddf 5a60 	vldr	s11, [pc, #384]	; 8106628 <HAL_RCC_GetSysClockFreq+0x2d4>
 81064a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81064ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81064b0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81064b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81064b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 81064bc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 81064c0:	e087      	b.n	81065d2 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81064c2:	693b      	ldr	r3, [r7, #16]
 81064c4:	ee07 3a90 	vmov	s15, r3
 81064c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81064cc:	eddf 6a57 	vldr	s13, [pc, #348]	; 810662c <HAL_RCC_GetSysClockFreq+0x2d8>
 81064d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81064d4:	4b50      	ldr	r3, [pc, #320]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81064d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81064d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81064dc:	ee07 3a90 	vmov	s15, r3
 81064e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81064e4:	ed97 6a02 	vldr	s12, [r7, #8]
 81064e8:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8106628 <HAL_RCC_GetSysClockFreq+0x2d4>
 81064ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81064f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81064f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81064f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81064fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106500:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106504:	e065      	b.n	81065d2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106506:	693b      	ldr	r3, [r7, #16]
 8106508:	ee07 3a90 	vmov	s15, r3
 810650c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106510:	eddf 6a47 	vldr	s13, [pc, #284]	; 8106630 <HAL_RCC_GetSysClockFreq+0x2dc>
 8106514:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106518:	4b3f      	ldr	r3, [pc, #252]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810651a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810651c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106520:	ee07 3a90 	vmov	s15, r3
 8106524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106528:	ed97 6a02 	vldr	s12, [r7, #8]
 810652c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8106628 <HAL_RCC_GetSysClockFreq+0x2d4>
 8106530:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106534:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106538:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810653c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106544:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106548:	e043      	b.n	81065d2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810654a:	693b      	ldr	r3, [r7, #16]
 810654c:	ee07 3a90 	vmov	s15, r3
 8106550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106554:	eddf 6a37 	vldr	s13, [pc, #220]	; 8106634 <HAL_RCC_GetSysClockFreq+0x2e0>
 8106558:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810655c:	4b2e      	ldr	r3, [pc, #184]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 810655e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106560:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106564:	ee07 3a90 	vmov	s15, r3
 8106568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810656c:	ed97 6a02 	vldr	s12, [r7, #8]
 8106570:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8106628 <HAL_RCC_GetSysClockFreq+0x2d4>
 8106574:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106578:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810657c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106580:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106588:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810658c:	e021      	b.n	81065d2 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810658e:	693b      	ldr	r3, [r7, #16]
 8106590:	ee07 3a90 	vmov	s15, r3
 8106594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106598:	eddf 6a25 	vldr	s13, [pc, #148]	; 8106630 <HAL_RCC_GetSysClockFreq+0x2dc>
 810659c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81065a0:	4b1d      	ldr	r3, [pc, #116]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81065a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81065a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81065a8:	ee07 3a90 	vmov	s15, r3
 81065ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81065b0:	ed97 6a02 	vldr	s12, [r7, #8]
 81065b4:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8106628 <HAL_RCC_GetSysClockFreq+0x2d4>
 81065b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81065bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81065c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81065c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81065c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 81065cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81065d0:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81065d2:	4b11      	ldr	r3, [pc, #68]	; (8106618 <HAL_RCC_GetSysClockFreq+0x2c4>)
 81065d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81065d6:	0a5b      	lsrs	r3, r3, #9
 81065d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81065dc:	3301      	adds	r3, #1
 81065de:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81065e0:	683b      	ldr	r3, [r7, #0]
 81065e2:	ee07 3a90 	vmov	s15, r3
 81065e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81065ea:	edd7 6a07 	vldr	s13, [r7, #28]
 81065ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81065f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81065f6:	ee17 3a90 	vmov	r3, s15
 81065fa:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81065fc:	e005      	b.n	810660a <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 81065fe:	2300      	movs	r3, #0
 8106600:	61bb      	str	r3, [r7, #24]
    break;
 8106602:	e002      	b.n	810660a <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8106604:	4b06      	ldr	r3, [pc, #24]	; (8106620 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8106606:	61bb      	str	r3, [r7, #24]
    break;
 8106608:	bf00      	nop
  }

  return sysclockfreq;
 810660a:	69bb      	ldr	r3, [r7, #24]
}
 810660c:	4618      	mov	r0, r3
 810660e:	3724      	adds	r7, #36	; 0x24
 8106610:	46bd      	mov	sp, r7
 8106612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106616:	4770      	bx	lr
 8106618:	58024400 	.word	0x58024400
 810661c:	03d09000 	.word	0x03d09000
 8106620:	003d0900 	.word	0x003d0900
 8106624:	017d7840 	.word	0x017d7840
 8106628:	46000000 	.word	0x46000000
 810662c:	4c742400 	.word	0x4c742400
 8106630:	4a742400 	.word	0x4a742400
 8106634:	4bbebc20 	.word	0x4bbebc20

08106638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8106638:	b580      	push	{r7, lr}
 810663a:	b082      	sub	sp, #8
 810663c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810663e:	f7ff fe89 	bl	8106354 <HAL_RCC_GetSysClockFreq>
 8106642:	4601      	mov	r1, r0
 8106644:	4b11      	ldr	r3, [pc, #68]	; (810668c <HAL_RCC_GetHCLKFreq+0x54>)
 8106646:	699b      	ldr	r3, [r3, #24]
 8106648:	0a1b      	lsrs	r3, r3, #8
 810664a:	f003 030f 	and.w	r3, r3, #15
 810664e:	4a10      	ldr	r2, [pc, #64]	; (8106690 <HAL_RCC_GetHCLKFreq+0x58>)
 8106650:	5cd3      	ldrb	r3, [r2, r3]
 8106652:	f003 031f 	and.w	r3, r3, #31
 8106656:	fa21 f303 	lsr.w	r3, r1, r3
 810665a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810665c:	4b0b      	ldr	r3, [pc, #44]	; (810668c <HAL_RCC_GetHCLKFreq+0x54>)
 810665e:	699b      	ldr	r3, [r3, #24]
 8106660:	f003 030f 	and.w	r3, r3, #15
 8106664:	4a0a      	ldr	r2, [pc, #40]	; (8106690 <HAL_RCC_GetHCLKFreq+0x58>)
 8106666:	5cd3      	ldrb	r3, [r2, r3]
 8106668:	f003 031f 	and.w	r3, r3, #31
 810666c:	687a      	ldr	r2, [r7, #4]
 810666e:	fa22 f303 	lsr.w	r3, r2, r3
 8106672:	4a08      	ldr	r2, [pc, #32]	; (8106694 <HAL_RCC_GetHCLKFreq+0x5c>)
 8106674:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8106676:	4b07      	ldr	r3, [pc, #28]	; (8106694 <HAL_RCC_GetHCLKFreq+0x5c>)
 8106678:	681b      	ldr	r3, [r3, #0]
 810667a:	4a07      	ldr	r2, [pc, #28]	; (8106698 <HAL_RCC_GetHCLKFreq+0x60>)
 810667c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 810667e:	4b05      	ldr	r3, [pc, #20]	; (8106694 <HAL_RCC_GetHCLKFreq+0x5c>)
 8106680:	681b      	ldr	r3, [r3, #0]
}
 8106682:	4618      	mov	r0, r3
 8106684:	3708      	adds	r7, #8
 8106686:	46bd      	mov	sp, r7
 8106688:	bd80      	pop	{r7, pc}
 810668a:	bf00      	nop
 810668c:	58024400 	.word	0x58024400
 8106690:	08114294 	.word	0x08114294
 8106694:	10000004 	.word	0x10000004
 8106698:	10000000 	.word	0x10000000

0810669c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 810669c:	b580      	push	{r7, lr}
 810669e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81066a0:	f7ff ffca 	bl	8106638 <HAL_RCC_GetHCLKFreq>
 81066a4:	4601      	mov	r1, r0
 81066a6:	4b06      	ldr	r3, [pc, #24]	; (81066c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 81066a8:	69db      	ldr	r3, [r3, #28]
 81066aa:	091b      	lsrs	r3, r3, #4
 81066ac:	f003 0307 	and.w	r3, r3, #7
 81066b0:	4a04      	ldr	r2, [pc, #16]	; (81066c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 81066b2:	5cd3      	ldrb	r3, [r2, r3]
 81066b4:	f003 031f 	and.w	r3, r3, #31
 81066b8:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81066bc:	4618      	mov	r0, r3
 81066be:	bd80      	pop	{r7, pc}
 81066c0:	58024400 	.word	0x58024400
 81066c4:	08114294 	.word	0x08114294

081066c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81066c8:	b580      	push	{r7, lr}
 81066ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81066cc:	f7ff ffb4 	bl	8106638 <HAL_RCC_GetHCLKFreq>
 81066d0:	4601      	mov	r1, r0
 81066d2:	4b06      	ldr	r3, [pc, #24]	; (81066ec <HAL_RCC_GetPCLK2Freq+0x24>)
 81066d4:	69db      	ldr	r3, [r3, #28]
 81066d6:	0a1b      	lsrs	r3, r3, #8
 81066d8:	f003 0307 	and.w	r3, r3, #7
 81066dc:	4a04      	ldr	r2, [pc, #16]	; (81066f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 81066de:	5cd3      	ldrb	r3, [r2, r3]
 81066e0:	f003 031f 	and.w	r3, r3, #31
 81066e4:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81066e8:	4618      	mov	r0, r3
 81066ea:	bd80      	pop	{r7, pc}
 81066ec:	58024400 	.word	0x58024400
 81066f0:	08114294 	.word	0x08114294

081066f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 81066f4:	b480      	push	{r7}
 81066f6:	b083      	sub	sp, #12
 81066f8:	af00      	add	r7, sp, #0
 81066fa:	6078      	str	r0, [r7, #4]
 81066fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 81066fe:	687b      	ldr	r3, [r7, #4]
 8106700:	223f      	movs	r2, #63	; 0x3f
 8106702:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8106704:	4b1a      	ldr	r3, [pc, #104]	; (8106770 <HAL_RCC_GetClockConfig+0x7c>)
 8106706:	691b      	ldr	r3, [r3, #16]
 8106708:	f003 0207 	and.w	r2, r3, #7
 810670c:	687b      	ldr	r3, [r7, #4]
 810670e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8106710:	4b17      	ldr	r3, [pc, #92]	; (8106770 <HAL_RCC_GetClockConfig+0x7c>)
 8106712:	699b      	ldr	r3, [r3, #24]
 8106714:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8106718:	687b      	ldr	r3, [r7, #4]
 810671a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 810671c:	4b14      	ldr	r3, [pc, #80]	; (8106770 <HAL_RCC_GetClockConfig+0x7c>)
 810671e:	699b      	ldr	r3, [r3, #24]
 8106720:	f003 020f 	and.w	r2, r3, #15
 8106724:	687b      	ldr	r3, [r7, #4]
 8106726:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8106728:	4b11      	ldr	r3, [pc, #68]	; (8106770 <HAL_RCC_GetClockConfig+0x7c>)
 810672a:	699b      	ldr	r3, [r3, #24]
 810672c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8106730:	687b      	ldr	r3, [r7, #4]
 8106732:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8106734:	4b0e      	ldr	r3, [pc, #56]	; (8106770 <HAL_RCC_GetClockConfig+0x7c>)
 8106736:	69db      	ldr	r3, [r3, #28]
 8106738:	f003 0270 	and.w	r2, r3, #112	; 0x70
 810673c:	687b      	ldr	r3, [r7, #4]
 810673e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8106740:	4b0b      	ldr	r3, [pc, #44]	; (8106770 <HAL_RCC_GetClockConfig+0x7c>)
 8106742:	69db      	ldr	r3, [r3, #28]
 8106744:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8106748:	687b      	ldr	r3, [r7, #4]
 810674a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 810674c:	4b08      	ldr	r3, [pc, #32]	; (8106770 <HAL_RCC_GetClockConfig+0x7c>)
 810674e:	6a1b      	ldr	r3, [r3, #32]
 8106750:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8106754:	687b      	ldr	r3, [r7, #4]
 8106756:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8106758:	4b06      	ldr	r3, [pc, #24]	; (8106774 <HAL_RCC_GetClockConfig+0x80>)
 810675a:	681b      	ldr	r3, [r3, #0]
 810675c:	f003 020f 	and.w	r2, r3, #15
 8106760:	683b      	ldr	r3, [r7, #0]
 8106762:	601a      	str	r2, [r3, #0]
}
 8106764:	bf00      	nop
 8106766:	370c      	adds	r7, #12
 8106768:	46bd      	mov	sp, r7
 810676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810676e:	4770      	bx	lr
 8106770:	58024400 	.word	0x58024400
 8106774:	52002000 	.word	0x52002000

08106778 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8106778:	b580      	push	{r7, lr}
 810677a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 810677c:	f7ff ff5c 	bl	8106638 <HAL_RCC_GetHCLKFreq>
 8106780:	4601      	mov	r1, r0
 8106782:	4b06      	ldr	r3, [pc, #24]	; (810679c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8106784:	6a1b      	ldr	r3, [r3, #32]
 8106786:	091b      	lsrs	r3, r3, #4
 8106788:	f003 0307 	and.w	r3, r3, #7
 810678c:	4a04      	ldr	r2, [pc, #16]	; (81067a0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 810678e:	5cd3      	ldrb	r3, [r2, r3]
 8106790:	f003 031f 	and.w	r3, r3, #31
 8106794:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8106798:	4618      	mov	r0, r3
 810679a:	bd80      	pop	{r7, pc}
 810679c:	58024400 	.word	0x58024400
 81067a0:	08114294 	.word	0x08114294

081067a4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 81067a4:	b480      	push	{r7}
 81067a6:	b089      	sub	sp, #36	; 0x24
 81067a8:	af00      	add	r7, sp, #0
 81067aa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81067ac:	4b9d      	ldr	r3, [pc, #628]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81067ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81067b0:	f003 0303 	and.w	r3, r3, #3
 81067b4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 81067b6:	4b9b      	ldr	r3, [pc, #620]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81067b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81067ba:	0b1b      	lsrs	r3, r3, #12
 81067bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81067c0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81067c2:	4b98      	ldr	r3, [pc, #608]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81067c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81067c6:	091b      	lsrs	r3, r3, #4
 81067c8:	f003 0301 	and.w	r3, r3, #1
 81067cc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 81067ce:	4b95      	ldr	r3, [pc, #596]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81067d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81067d2:	08db      	lsrs	r3, r3, #3
 81067d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81067d8:	693a      	ldr	r2, [r7, #16]
 81067da:	fb02 f303 	mul.w	r3, r2, r3
 81067de:	ee07 3a90 	vmov	s15, r3
 81067e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81067e6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81067ea:	697b      	ldr	r3, [r7, #20]
 81067ec:	2b00      	cmp	r3, #0
 81067ee:	f000 810a 	beq.w	8106a06 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 81067f2:	69bb      	ldr	r3, [r7, #24]
 81067f4:	2b01      	cmp	r3, #1
 81067f6:	d05a      	beq.n	81068ae <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 81067f8:	2b01      	cmp	r3, #1
 81067fa:	d302      	bcc.n	8106802 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 81067fc:	2b02      	cmp	r3, #2
 81067fe:	d078      	beq.n	81068f2 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8106800:	e099      	b.n	8106936 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106802:	4b88      	ldr	r3, [pc, #544]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106804:	681b      	ldr	r3, [r3, #0]
 8106806:	f003 0320 	and.w	r3, r3, #32
 810680a:	2b00      	cmp	r3, #0
 810680c:	d02d      	beq.n	810686a <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810680e:	4b85      	ldr	r3, [pc, #532]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106810:	681b      	ldr	r3, [r3, #0]
 8106812:	08db      	lsrs	r3, r3, #3
 8106814:	f003 0303 	and.w	r3, r3, #3
 8106818:	4a83      	ldr	r2, [pc, #524]	; (8106a28 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 810681a:	fa22 f303 	lsr.w	r3, r2, r3
 810681e:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106820:	68bb      	ldr	r3, [r7, #8]
 8106822:	ee07 3a90 	vmov	s15, r3
 8106826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810682a:	697b      	ldr	r3, [r7, #20]
 810682c:	ee07 3a90 	vmov	s15, r3
 8106830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106834:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106838:	4b7a      	ldr	r3, [pc, #488]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 810683a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810683c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106840:	ee07 3a90 	vmov	s15, r3
 8106844:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106848:	ed97 6a03 	vldr	s12, [r7, #12]
 810684c:	eddf 5a77 	vldr	s11, [pc, #476]	; 8106a2c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8106850:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106854:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106858:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810685c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106864:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106868:	e087      	b.n	810697a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810686a:	697b      	ldr	r3, [r7, #20]
 810686c:	ee07 3a90 	vmov	s15, r3
 8106870:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106874:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8106a30 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8106878:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810687c:	4b69      	ldr	r3, [pc, #420]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 810687e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106884:	ee07 3a90 	vmov	s15, r3
 8106888:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810688c:	ed97 6a03 	vldr	s12, [r7, #12]
 8106890:	eddf 5a66 	vldr	s11, [pc, #408]	; 8106a2c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8106894:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106898:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810689c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81068a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81068a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81068a8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81068ac:	e065      	b.n	810697a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81068ae:	697b      	ldr	r3, [r7, #20]
 81068b0:	ee07 3a90 	vmov	s15, r3
 81068b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068b8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8106a34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 81068bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81068c0:	4b58      	ldr	r3, [pc, #352]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81068c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81068c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81068c8:	ee07 3a90 	vmov	s15, r3
 81068cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81068d0:	ed97 6a03 	vldr	s12, [r7, #12]
 81068d4:	eddf 5a55 	vldr	s11, [pc, #340]	; 8106a2c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 81068d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81068dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81068e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81068e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81068e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 81068ec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81068f0:	e043      	b.n	810697a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81068f2:	697b      	ldr	r3, [r7, #20]
 81068f4:	ee07 3a90 	vmov	s15, r3
 81068f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068fc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8106a38 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8106900:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106904:	4b47      	ldr	r3, [pc, #284]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8106906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106908:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810690c:	ee07 3a90 	vmov	s15, r3
 8106910:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106914:	ed97 6a03 	vldr	s12, [r7, #12]
 8106918:	eddf 5a44 	vldr	s11, [pc, #272]	; 8106a2c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 810691c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106920:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106924:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106928:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810692c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106930:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106934:	e021      	b.n	810697a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106936:	697b      	ldr	r3, [r7, #20]
 8106938:	ee07 3a90 	vmov	s15, r3
 810693c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106940:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8106a34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8106944:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106948:	4b36      	ldr	r3, [pc, #216]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 810694a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810694c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106950:	ee07 3a90 	vmov	s15, r3
 8106954:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106958:	ed97 6a03 	vldr	s12, [r7, #12]
 810695c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8106a2c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8106960:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106964:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106968:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810696c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106974:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106978:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 810697a:	4b2a      	ldr	r3, [pc, #168]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 810697c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810697e:	0a5b      	lsrs	r3, r3, #9
 8106980:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106984:	ee07 3a90 	vmov	s15, r3
 8106988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810698c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106990:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106994:	edd7 6a07 	vldr	s13, [r7, #28]
 8106998:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810699c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81069a0:	ee17 2a90 	vmov	r2, s15
 81069a4:	687b      	ldr	r3, [r7, #4]
 81069a6:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 81069a8:	4b1e      	ldr	r3, [pc, #120]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81069aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81069ac:	0c1b      	lsrs	r3, r3, #16
 81069ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81069b2:	ee07 3a90 	vmov	s15, r3
 81069b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81069ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81069be:	ee37 7a87 	vadd.f32	s14, s15, s14
 81069c2:	edd7 6a07 	vldr	s13, [r7, #28]
 81069c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81069ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81069ce:	ee17 2a90 	vmov	r2, s15
 81069d2:	687b      	ldr	r3, [r7, #4]
 81069d4:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 81069d6:	4b13      	ldr	r3, [pc, #76]	; (8106a24 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 81069d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81069da:	0e1b      	lsrs	r3, r3, #24
 81069dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81069e0:	ee07 3a90 	vmov	s15, r3
 81069e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81069e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81069ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 81069f0:	edd7 6a07 	vldr	s13, [r7, #28]
 81069f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81069f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81069fc:	ee17 2a90 	vmov	r2, s15
 8106a00:	687b      	ldr	r3, [r7, #4]
 8106a02:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8106a04:	e008      	b.n	8106a18 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8106a06:	687b      	ldr	r3, [r7, #4]
 8106a08:	2200      	movs	r2, #0
 8106a0a:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8106a0c:	687b      	ldr	r3, [r7, #4]
 8106a0e:	2200      	movs	r2, #0
 8106a10:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8106a12:	687b      	ldr	r3, [r7, #4]
 8106a14:	2200      	movs	r2, #0
 8106a16:	609a      	str	r2, [r3, #8]
}
 8106a18:	bf00      	nop
 8106a1a:	3724      	adds	r7, #36	; 0x24
 8106a1c:	46bd      	mov	sp, r7
 8106a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106a22:	4770      	bx	lr
 8106a24:	58024400 	.word	0x58024400
 8106a28:	03d09000 	.word	0x03d09000
 8106a2c:	46000000 	.word	0x46000000
 8106a30:	4c742400 	.word	0x4c742400
 8106a34:	4a742400 	.word	0x4a742400
 8106a38:	4bbebc20 	.word	0x4bbebc20

08106a3c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8106a3c:	b480      	push	{r7}
 8106a3e:	b089      	sub	sp, #36	; 0x24
 8106a40:	af00      	add	r7, sp, #0
 8106a42:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106a44:	4b9d      	ldr	r3, [pc, #628]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106a48:	f003 0303 	and.w	r3, r3, #3
 8106a4c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8106a4e:	4b9b      	ldr	r3, [pc, #620]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106a52:	0d1b      	lsrs	r3, r3, #20
 8106a54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106a58:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8106a5a:	4b98      	ldr	r3, [pc, #608]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106a5e:	0a1b      	lsrs	r3, r3, #8
 8106a60:	f003 0301 	and.w	r3, r3, #1
 8106a64:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8106a66:	4b95      	ldr	r3, [pc, #596]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106a6a:	08db      	lsrs	r3, r3, #3
 8106a6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106a70:	693a      	ldr	r2, [r7, #16]
 8106a72:	fb02 f303 	mul.w	r3, r2, r3
 8106a76:	ee07 3a90 	vmov	s15, r3
 8106a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8106a82:	697b      	ldr	r3, [r7, #20]
 8106a84:	2b00      	cmp	r3, #0
 8106a86:	f000 810a 	beq.w	8106c9e <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8106a8a:	69bb      	ldr	r3, [r7, #24]
 8106a8c:	2b01      	cmp	r3, #1
 8106a8e:	d05a      	beq.n	8106b46 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8106a90:	2b01      	cmp	r3, #1
 8106a92:	d302      	bcc.n	8106a9a <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8106a94:	2b02      	cmp	r3, #2
 8106a96:	d078      	beq.n	8106b8a <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8106a98:	e099      	b.n	8106bce <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106a9a:	4b88      	ldr	r3, [pc, #544]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106a9c:	681b      	ldr	r3, [r3, #0]
 8106a9e:	f003 0320 	and.w	r3, r3, #32
 8106aa2:	2b00      	cmp	r3, #0
 8106aa4:	d02d      	beq.n	8106b02 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106aa6:	4b85      	ldr	r3, [pc, #532]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106aa8:	681b      	ldr	r3, [r3, #0]
 8106aaa:	08db      	lsrs	r3, r3, #3
 8106aac:	f003 0303 	and.w	r3, r3, #3
 8106ab0:	4a83      	ldr	r2, [pc, #524]	; (8106cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8106ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8106ab6:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106ab8:	68bb      	ldr	r3, [r7, #8]
 8106aba:	ee07 3a90 	vmov	s15, r3
 8106abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106ac2:	697b      	ldr	r3, [r7, #20]
 8106ac4:	ee07 3a90 	vmov	s15, r3
 8106ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106acc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106ad0:	4b7a      	ldr	r3, [pc, #488]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106ad8:	ee07 3a90 	vmov	s15, r3
 8106adc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106ae0:	ed97 6a03 	vldr	s12, [r7, #12]
 8106ae4:	eddf 5a77 	vldr	s11, [pc, #476]	; 8106cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106ae8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106aec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106af0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106af4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106afc:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106b00:	e087      	b.n	8106c12 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106b02:	697b      	ldr	r3, [r7, #20]
 8106b04:	ee07 3a90 	vmov	s15, r3
 8106b08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b0c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8106cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8106b10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106b14:	4b69      	ldr	r3, [pc, #420]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106b18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106b1c:	ee07 3a90 	vmov	s15, r3
 8106b20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106b24:	ed97 6a03 	vldr	s12, [r7, #12]
 8106b28:	eddf 5a66 	vldr	s11, [pc, #408]	; 8106cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106b2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106b30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106b34:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106b38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106b40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106b44:	e065      	b.n	8106c12 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106b46:	697b      	ldr	r3, [r7, #20]
 8106b48:	ee07 3a90 	vmov	s15, r3
 8106b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b50:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8106ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8106b54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106b58:	4b58      	ldr	r3, [pc, #352]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106b60:	ee07 3a90 	vmov	s15, r3
 8106b64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106b68:	ed97 6a03 	vldr	s12, [r7, #12]
 8106b6c:	eddf 5a55 	vldr	s11, [pc, #340]	; 8106cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106b70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106b74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106b78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106b7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106b84:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106b88:	e043      	b.n	8106c12 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106b8a:	697b      	ldr	r3, [r7, #20]
 8106b8c:	ee07 3a90 	vmov	s15, r3
 8106b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b94:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8106cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8106b98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106b9c:	4b47      	ldr	r3, [pc, #284]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106ba4:	ee07 3a90 	vmov	s15, r3
 8106ba8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bac:	ed97 6a03 	vldr	s12, [r7, #12]
 8106bb0:	eddf 5a44 	vldr	s11, [pc, #272]	; 8106cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106bb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106bb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106bbc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106bc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106bc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106bc8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106bcc:	e021      	b.n	8106c12 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106bce:	697b      	ldr	r3, [r7, #20]
 8106bd0:	ee07 3a90 	vmov	s15, r3
 8106bd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106bd8:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8106ccc <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8106bdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106be0:	4b36      	ldr	r3, [pc, #216]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106be8:	ee07 3a90 	vmov	s15, r3
 8106bec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bf0:	ed97 6a03 	vldr	s12, [r7, #12]
 8106bf4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8106cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8106bf8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106bfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c0c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106c10:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8106c12:	4b2a      	ldr	r3, [pc, #168]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106c16:	0a5b      	lsrs	r3, r3, #9
 8106c18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106c1c:	ee07 3a90 	vmov	s15, r3
 8106c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106c28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106c2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8106c30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106c34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106c38:	ee17 2a90 	vmov	r2, s15
 8106c3c:	687b      	ldr	r3, [r7, #4]
 8106c3e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8106c40:	4b1e      	ldr	r3, [pc, #120]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106c44:	0c1b      	lsrs	r3, r3, #16
 8106c46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106c4a:	ee07 3a90 	vmov	s15, r3
 8106c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106c56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106c5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8106c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106c66:	ee17 2a90 	vmov	r2, s15
 8106c6a:	687b      	ldr	r3, [r7, #4]
 8106c6c:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8106c6e:	4b13      	ldr	r3, [pc, #76]	; (8106cbc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8106c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106c72:	0e1b      	lsrs	r3, r3, #24
 8106c74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106c78:	ee07 3a90 	vmov	s15, r3
 8106c7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106c84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106c88:	edd7 6a07 	vldr	s13, [r7, #28]
 8106c8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106c90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106c94:	ee17 2a90 	vmov	r2, s15
 8106c98:	687b      	ldr	r3, [r7, #4]
 8106c9a:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8106c9c:	e008      	b.n	8106cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8106c9e:	687b      	ldr	r3, [r7, #4]
 8106ca0:	2200      	movs	r2, #0
 8106ca2:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8106ca4:	687b      	ldr	r3, [r7, #4]
 8106ca6:	2200      	movs	r2, #0
 8106ca8:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8106caa:	687b      	ldr	r3, [r7, #4]
 8106cac:	2200      	movs	r2, #0
 8106cae:	609a      	str	r2, [r3, #8]
}
 8106cb0:	bf00      	nop
 8106cb2:	3724      	adds	r7, #36	; 0x24
 8106cb4:	46bd      	mov	sp, r7
 8106cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106cba:	4770      	bx	lr
 8106cbc:	58024400 	.word	0x58024400
 8106cc0:	03d09000 	.word	0x03d09000
 8106cc4:	46000000 	.word	0x46000000
 8106cc8:	4c742400 	.word	0x4c742400
 8106ccc:	4a742400 	.word	0x4a742400
 8106cd0:	4bbebc20 	.word	0x4bbebc20

08106cd4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8106cd4:	b580      	push	{r7, lr}
 8106cd6:	b084      	sub	sp, #16
 8106cd8:	af00      	add	r7, sp, #0
 8106cda:	6078      	str	r0, [r7, #4]
  uint32_t crc_length = 0UL;
 8106cdc:	2300      	movs	r3, #0
 8106cde:	60fb      	str	r3, [r7, #12]
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8106ce0:	687b      	ldr	r3, [r7, #4]
 8106ce2:	2b00      	cmp	r3, #0
 8106ce4:	d101      	bne.n	8106cea <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 8106ce6:	2301      	movs	r3, #1
 8106ce8:	e0e2      	b.n	8106eb0 <HAL_SPI_Init+0x1dc>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8106cea:	687b      	ldr	r3, [r7, #4]
 8106cec:	2200      	movs	r2, #0
 8106cee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8106cf0:	687b      	ldr	r3, [r7, #4]
 8106cf2:	681b      	ldr	r3, [r3, #0]
 8106cf4:	4a70      	ldr	r2, [pc, #448]	; (8106eb8 <HAL_SPI_Init+0x1e4>)
 8106cf6:	4293      	cmp	r3, r2
 8106cf8:	d00f      	beq.n	8106d1a <HAL_SPI_Init+0x46>
 8106cfa:	687b      	ldr	r3, [r7, #4]
 8106cfc:	681b      	ldr	r3, [r3, #0]
 8106cfe:	4a6f      	ldr	r2, [pc, #444]	; (8106ebc <HAL_SPI_Init+0x1e8>)
 8106d00:	4293      	cmp	r3, r2
 8106d02:	d00a      	beq.n	8106d1a <HAL_SPI_Init+0x46>
 8106d04:	687b      	ldr	r3, [r7, #4]
 8106d06:	681b      	ldr	r3, [r3, #0]
 8106d08:	4a6d      	ldr	r2, [pc, #436]	; (8106ec0 <HAL_SPI_Init+0x1ec>)
 8106d0a:	4293      	cmp	r3, r2
 8106d0c:	d005      	beq.n	8106d1a <HAL_SPI_Init+0x46>
 8106d0e:	687b      	ldr	r3, [r7, #4]
 8106d10:	68db      	ldr	r3, [r3, #12]
 8106d12:	2b0f      	cmp	r3, #15
 8106d14:	d901      	bls.n	8106d1a <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 8106d16:	2301      	movs	r3, #1
 8106d18:	e0ca      	b.n	8106eb0 <HAL_SPI_Init+0x1dc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8106d1a:	6878      	ldr	r0, [r7, #4]
 8106d1c:	f000 fb96 	bl	810744c <SPI_GetPacketSize>
 8106d20:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8106d22:	687b      	ldr	r3, [r7, #4]
 8106d24:	681b      	ldr	r3, [r3, #0]
 8106d26:	4a64      	ldr	r2, [pc, #400]	; (8106eb8 <HAL_SPI_Init+0x1e4>)
 8106d28:	4293      	cmp	r3, r2
 8106d2a:	d00c      	beq.n	8106d46 <HAL_SPI_Init+0x72>
 8106d2c:	687b      	ldr	r3, [r7, #4]
 8106d2e:	681b      	ldr	r3, [r3, #0]
 8106d30:	4a62      	ldr	r2, [pc, #392]	; (8106ebc <HAL_SPI_Init+0x1e8>)
 8106d32:	4293      	cmp	r3, r2
 8106d34:	d007      	beq.n	8106d46 <HAL_SPI_Init+0x72>
 8106d36:	687b      	ldr	r3, [r7, #4]
 8106d38:	681b      	ldr	r3, [r3, #0]
 8106d3a:	4a61      	ldr	r2, [pc, #388]	; (8106ec0 <HAL_SPI_Init+0x1ec>)
 8106d3c:	4293      	cmp	r3, r2
 8106d3e:	d002      	beq.n	8106d46 <HAL_SPI_Init+0x72>
 8106d40:	68bb      	ldr	r3, [r7, #8]
 8106d42:	2b08      	cmp	r3, #8
 8106d44:	d811      	bhi.n	8106d6a <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8106d46:	687b      	ldr	r3, [r7, #4]
 8106d48:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8106d4a:	4a5b      	ldr	r2, [pc, #364]	; (8106eb8 <HAL_SPI_Init+0x1e4>)
 8106d4c:	4293      	cmp	r3, r2
 8106d4e:	d009      	beq.n	8106d64 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8106d50:	687b      	ldr	r3, [r7, #4]
 8106d52:	681b      	ldr	r3, [r3, #0]
 8106d54:	4a59      	ldr	r2, [pc, #356]	; (8106ebc <HAL_SPI_Init+0x1e8>)
 8106d56:	4293      	cmp	r3, r2
 8106d58:	d004      	beq.n	8106d64 <HAL_SPI_Init+0x90>
 8106d5a:	687b      	ldr	r3, [r7, #4]
 8106d5c:	681b      	ldr	r3, [r3, #0]
 8106d5e:	4a58      	ldr	r2, [pc, #352]	; (8106ec0 <HAL_SPI_Init+0x1ec>)
 8106d60:	4293      	cmp	r3, r2
 8106d62:	d104      	bne.n	8106d6e <HAL_SPI_Init+0x9a>
 8106d64:	68bb      	ldr	r3, [r7, #8]
 8106d66:	2b10      	cmp	r3, #16
 8106d68:	d901      	bls.n	8106d6e <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 8106d6a:	2301      	movs	r3, #1
 8106d6c:	e0a0      	b.n	8106eb0 <HAL_SPI_Init+0x1dc>
      return HAL_ERROR;
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8106d6e:	687b      	ldr	r3, [r7, #4]
 8106d70:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8106d74:	b2db      	uxtb	r3, r3
 8106d76:	2b00      	cmp	r3, #0
 8106d78:	d106      	bne.n	8106d88 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8106d7a:	687b      	ldr	r3, [r7, #4]
 8106d7c:	2200      	movs	r2, #0
 8106d7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8106d82:	6878      	ldr	r0, [r7, #4]
 8106d84:	f7fa fdee 	bl	8101964 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8106d88:	687b      	ldr	r3, [r7, #4]
 8106d8a:	2202      	movs	r2, #2
 8106d8c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8106d90:	687b      	ldr	r3, [r7, #4]
 8106d92:	681b      	ldr	r3, [r3, #0]
 8106d94:	681a      	ldr	r2, [r3, #0]
 8106d96:	687b      	ldr	r3, [r7, #4]
 8106d98:	681b      	ldr	r3, [r3, #0]
 8106d9a:	f022 0201 	bic.w	r2, r2, #1
 8106d9e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8106da0:	687b      	ldr	r3, [r7, #4]
 8106da2:	699b      	ldr	r3, [r3, #24]
 8106da4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8106da8:	d110      	bne.n	8106dcc <HAL_SPI_Init+0xf8>
 8106daa:	687b      	ldr	r3, [r7, #4]
 8106dac:	685b      	ldr	r3, [r3, #4]
 8106dae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8106db2:	d10b      	bne.n	8106dcc <HAL_SPI_Init+0xf8>
 8106db4:	687b      	ldr	r3, [r7, #4]
 8106db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106db8:	2b00      	cmp	r3, #0
 8106dba:	d107      	bne.n	8106dcc <HAL_SPI_Init+0xf8>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8106dbc:	687b      	ldr	r3, [r7, #4]
 8106dbe:	681b      	ldr	r3, [r3, #0]
 8106dc0:	681a      	ldr	r2, [r3, #0]
 8106dc2:	687b      	ldr	r3, [r7, #4]
 8106dc4:	681b      	ldr	r3, [r3, #0]
 8106dc6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8106dca:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8106dcc:	687b      	ldr	r3, [r7, #4]
 8106dce:	69da      	ldr	r2, [r3, #28]
 8106dd0:	687b      	ldr	r3, [r7, #4]
 8106dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106dd4:	431a      	orrs	r2, r3
 8106dd6:	68fb      	ldr	r3, [r7, #12]
 8106dd8:	431a      	orrs	r2, r3
 8106dda:	687b      	ldr	r3, [r7, #4]
 8106ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106dde:	ea42 0103 	orr.w	r1, r2, r3
 8106de2:	687b      	ldr	r3, [r7, #4]
 8106de4:	68da      	ldr	r2, [r3, #12]
 8106de6:	687b      	ldr	r3, [r7, #4]
 8106de8:	681b      	ldr	r3, [r3, #0]
 8106dea:	430a      	orrs	r2, r1
 8106dec:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8106dee:	687b      	ldr	r3, [r7, #4]
 8106df0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8106df2:	687b      	ldr	r3, [r7, #4]
 8106df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8106df6:	431a      	orrs	r2, r3
 8106df8:	687b      	ldr	r3, [r7, #4]
 8106dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106dfc:	431a      	orrs	r2, r3
 8106dfe:	687b      	ldr	r3, [r7, #4]
 8106e00:	699b      	ldr	r3, [r3, #24]
 8106e02:	431a      	orrs	r2, r3
 8106e04:	687b      	ldr	r3, [r7, #4]
 8106e06:	691b      	ldr	r3, [r3, #16]
 8106e08:	431a      	orrs	r2, r3
 8106e0a:	687b      	ldr	r3, [r7, #4]
 8106e0c:	695b      	ldr	r3, [r3, #20]
 8106e0e:	431a      	orrs	r2, r3
 8106e10:	687b      	ldr	r3, [r7, #4]
 8106e12:	6a1b      	ldr	r3, [r3, #32]
 8106e14:	431a      	orrs	r2, r3
 8106e16:	687b      	ldr	r3, [r7, #4]
 8106e18:	685b      	ldr	r3, [r3, #4]
 8106e1a:	431a      	orrs	r2, r3
 8106e1c:	687b      	ldr	r3, [r7, #4]
 8106e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106e20:	431a      	orrs	r2, r3
 8106e22:	687b      	ldr	r3, [r7, #4]
 8106e24:	689b      	ldr	r3, [r3, #8]
 8106e26:	431a      	orrs	r2, r3
 8106e28:	687b      	ldr	r3, [r7, #4]
 8106e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8106e2c:	ea42 0103 	orr.w	r1, r2, r3
 8106e30:	687b      	ldr	r3, [r7, #4]
 8106e32:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8106e34:	687b      	ldr	r3, [r7, #4]
 8106e36:	681b      	ldr	r3, [r3, #0]
 8106e38:	430a      	orrs	r2, r1
 8106e3a:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8106e3c:	687b      	ldr	r3, [r7, #4]
 8106e3e:	685b      	ldr	r3, [r3, #4]
 8106e40:	2b00      	cmp	r3, #0
 8106e42:	d113      	bne.n	8106e6c <HAL_SPI_Init+0x198>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8106e44:	687b      	ldr	r3, [r7, #4]
 8106e46:	681b      	ldr	r3, [r3, #0]
 8106e48:	689b      	ldr	r3, [r3, #8]
 8106e4a:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8106e4e:	687b      	ldr	r3, [r7, #4]
 8106e50:	681b      	ldr	r3, [r3, #0]
 8106e52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8106e56:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8106e58:	687b      	ldr	r3, [r7, #4]
 8106e5a:	681b      	ldr	r3, [r3, #0]
 8106e5c:	689b      	ldr	r3, [r3, #8]
 8106e5e:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8106e62:	687b      	ldr	r3, [r7, #4]
 8106e64:	681b      	ldr	r3, [r3, #0]
 8106e66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8106e6a:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8106e6c:	687b      	ldr	r3, [r7, #4]
 8106e6e:	681b      	ldr	r3, [r3, #0]
 8106e70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8106e72:	687b      	ldr	r3, [r7, #4]
 8106e74:	681b      	ldr	r3, [r3, #0]
 8106e76:	f022 0201 	bic.w	r2, r2, #1
 8106e7a:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8106e7c:	687b      	ldr	r3, [r7, #4]
 8106e7e:	685b      	ldr	r3, [r3, #4]
 8106e80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8106e84:	2b00      	cmp	r3, #0
 8106e86:	d00a      	beq.n	8106e9e <HAL_SPI_Init+0x1ca>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8106e88:	687b      	ldr	r3, [r7, #4]
 8106e8a:	681b      	ldr	r3, [r3, #0]
 8106e8c:	68db      	ldr	r3, [r3, #12]
 8106e8e:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8106e92:	687b      	ldr	r3, [r7, #4]
 8106e94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106e96:	687b      	ldr	r3, [r7, #4]
 8106e98:	681b      	ldr	r3, [r3, #0]
 8106e9a:	430a      	orrs	r2, r1
 8106e9c:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8106e9e:	687b      	ldr	r3, [r7, #4]
 8106ea0:	2200      	movs	r2, #0
 8106ea2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8106ea6:	687b      	ldr	r3, [r7, #4]
 8106ea8:	2201      	movs	r2, #1
 8106eaa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8106eae:	2300      	movs	r3, #0
}
 8106eb0:	4618      	mov	r0, r3
 8106eb2:	3710      	adds	r7, #16
 8106eb4:	46bd      	mov	sp, r7
 8106eb6:	bd80      	pop	{r7, pc}
 8106eb8:	40013000 	.word	0x40013000
 8106ebc:	40003800 	.word	0x40003800
 8106ec0:	40003c00 	.word	0x40003c00

08106ec4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8106ec4:	b580      	push	{r7, lr}
 8106ec6:	b08a      	sub	sp, #40	; 0x28
 8106ec8:	af00      	add	r7, sp, #0
 8106eca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8106ecc:	687b      	ldr	r3, [r7, #4]
 8106ece:	681b      	ldr	r3, [r3, #0]
 8106ed0:	691b      	ldr	r3, [r3, #16]
 8106ed2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8106ed4:	687b      	ldr	r3, [r7, #4]
 8106ed6:	681b      	ldr	r3, [r3, #0]
 8106ed8:	695b      	ldr	r3, [r3, #20]
 8106eda:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8106edc:	6a3a      	ldr	r2, [r7, #32]
 8106ede:	69fb      	ldr	r3, [r7, #28]
 8106ee0:	4013      	ands	r3, r2
 8106ee2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8106ee4:	687b      	ldr	r3, [r7, #4]
 8106ee6:	681b      	ldr	r3, [r3, #0]
 8106ee8:	689b      	ldr	r3, [r3, #8]
 8106eea:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8106eec:	2300      	movs	r3, #0
 8106eee:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8106ef0:	687b      	ldr	r3, [r7, #4]
 8106ef2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8106ef6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8106ef8:	687b      	ldr	r3, [r7, #4]
 8106efa:	681b      	ldr	r3, [r3, #0]
 8106efc:	3330      	adds	r3, #48	; 0x30
 8106efe:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8106f00:	69bb      	ldr	r3, [r7, #24]
 8106f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106f06:	2b00      	cmp	r3, #0
 8106f08:	d113      	bne.n	8106f32 <HAL_SPI_IRQHandler+0x6e>
 8106f0a:	69bb      	ldr	r3, [r7, #24]
 8106f0c:	f003 0320 	and.w	r3, r3, #32
 8106f10:	2b00      	cmp	r3, #0
 8106f12:	d10e      	bne.n	8106f32 <HAL_SPI_IRQHandler+0x6e>
 8106f14:	69bb      	ldr	r3, [r7, #24]
 8106f16:	f003 0304 	and.w	r3, r3, #4
 8106f1a:	2b00      	cmp	r3, #0
 8106f1c:	d009      	beq.n	8106f32 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 8106f1e:	687b      	ldr	r3, [r7, #4]
 8106f20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8106f22:	6878      	ldr	r0, [r7, #4]
 8106f24:	4798      	blx	r3
    hspi->RxISR(hspi);
 8106f26:	687b      	ldr	r3, [r7, #4]
 8106f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106f2a:	6878      	ldr	r0, [r7, #4]
 8106f2c:	4798      	blx	r3
    handled = 1UL;
 8106f2e:	2301      	movs	r3, #1
 8106f30:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8106f32:	69bb      	ldr	r3, [r7, #24]
 8106f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8106f38:	2b00      	cmp	r3, #0
 8106f3a:	d10f      	bne.n	8106f5c <HAL_SPI_IRQHandler+0x98>
 8106f3c:	69bb      	ldr	r3, [r7, #24]
 8106f3e:	f003 0301 	and.w	r3, r3, #1
 8106f42:	2b00      	cmp	r3, #0
 8106f44:	d00a      	beq.n	8106f5c <HAL_SPI_IRQHandler+0x98>
 8106f46:	69bb      	ldr	r3, [r7, #24]
 8106f48:	f003 0304 	and.w	r3, r3, #4
 8106f4c:	2b00      	cmp	r3, #0
 8106f4e:	d105      	bne.n	8106f5c <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 8106f50:	687b      	ldr	r3, [r7, #4]
 8106f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106f54:	6878      	ldr	r0, [r7, #4]
 8106f56:	4798      	blx	r3
    handled = 1UL;
 8106f58:	2301      	movs	r3, #1
 8106f5a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8106f5c:	69bb      	ldr	r3, [r7, #24]
 8106f5e:	f003 0320 	and.w	r3, r3, #32
 8106f62:	2b00      	cmp	r3, #0
 8106f64:	d10f      	bne.n	8106f86 <HAL_SPI_IRQHandler+0xc2>
 8106f66:	69bb      	ldr	r3, [r7, #24]
 8106f68:	f003 0302 	and.w	r3, r3, #2
 8106f6c:	2b00      	cmp	r3, #0
 8106f6e:	d00a      	beq.n	8106f86 <HAL_SPI_IRQHandler+0xc2>
 8106f70:	69bb      	ldr	r3, [r7, #24]
 8106f72:	f003 0304 	and.w	r3, r3, #4
 8106f76:	2b00      	cmp	r3, #0
 8106f78:	d105      	bne.n	8106f86 <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 8106f7a:	687b      	ldr	r3, [r7, #4]
 8106f7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8106f7e:	6878      	ldr	r0, [r7, #4]
 8106f80:	4798      	blx	r3
    handled = 1UL;
 8106f82:	2301      	movs	r3, #1
 8106f84:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_HSPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8106f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8106f88:	2b00      	cmp	r3, #0
 8106f8a:	f040 8172 	bne.w	8107272 <HAL_SPI_IRQHandler+0x3ae>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8106f8e:	69bb      	ldr	r3, [r7, #24]
 8106f90:	f003 0308 	and.w	r3, r3, #8
 8106f94:	2b00      	cmp	r3, #0
 8106f96:	f000 80a0 	beq.w	81070da <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8106f9a:	687b      	ldr	r3, [r7, #4]
 8106f9c:	681b      	ldr	r3, [r3, #0]
 8106f9e:	699a      	ldr	r2, [r3, #24]
 8106fa0:	687b      	ldr	r3, [r7, #4]
 8106fa2:	681b      	ldr	r3, [r3, #0]
 8106fa4:	f042 0208 	orr.w	r2, r2, #8
 8106fa8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8106faa:	687b      	ldr	r3, [r7, #4]
 8106fac:	681b      	ldr	r3, [r3, #0]
 8106fae:	699a      	ldr	r2, [r3, #24]
 8106fb0:	687b      	ldr	r3, [r7, #4]
 8106fb2:	681b      	ldr	r3, [r3, #0]
 8106fb4:	f042 0210 	orr.w	r2, r2, #16
 8106fb8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8106fba:	687b      	ldr	r3, [r7, #4]
 8106fbc:	681b      	ldr	r3, [r3, #0]
 8106fbe:	699a      	ldr	r2, [r3, #24]
 8106fc0:	687b      	ldr	r3, [r7, #4]
 8106fc2:	681b      	ldr	r3, [r3, #0]
 8106fc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8106fc8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8106fca:	687b      	ldr	r3, [r7, #4]
 8106fcc:	681b      	ldr	r3, [r3, #0]
 8106fce:	691a      	ldr	r2, [r3, #16]
 8106fd0:	687b      	ldr	r3, [r7, #4]
 8106fd2:	681b      	ldr	r3, [r3, #0]
 8106fd4:	f022 0208 	bic.w	r2, r2, #8
 8106fd8:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 8106fda:	697b      	ldr	r3, [r7, #20]
 8106fdc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8106fe0:	2b00      	cmp	r3, #0
 8106fe2:	d00f      	beq.n	8107004 <HAL_SPI_IRQHandler+0x140>
 8106fe4:	7cfb      	ldrb	r3, [r7, #19]
 8106fe6:	2b04      	cmp	r3, #4
 8106fe8:	d004      	beq.n	8106ff4 <HAL_SPI_IRQHandler+0x130>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 8106fea:	687b      	ldr	r3, [r7, #4]
 8106fec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8106fee:	69db      	ldr	r3, [r3, #28]
 8106ff0:	2b00      	cmp	r3, #0
 8106ff2:	d007      	beq.n	8107004 <HAL_SPI_IRQHandler+0x140>
 8106ff4:	7cfb      	ldrb	r3, [r7, #19]
 8106ff6:	2b03      	cmp	r3, #3
 8106ff8:	d059      	beq.n	81070ae <HAL_SPI_IRQHandler+0x1ea>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 8106ffa:	687b      	ldr	r3, [r7, #4]
 8106ffc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106ffe:	69db      	ldr	r3, [r3, #28]
 8107000:	2b00      	cmp	r3, #0
 8107002:	d154      	bne.n	81070ae <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8107004:	687b      	ldr	r3, [r7, #4]
 8107006:	681b      	ldr	r3, [r3, #0]
 8107008:	689b      	ldr	r3, [r3, #8]
 810700a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 810700e:	2b00      	cmp	r3, #0
 8107010:	d13d      	bne.n	810708e <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 8107012:	e036      	b.n	8107082 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8107014:	687b      	ldr	r3, [r7, #4]
 8107016:	68db      	ldr	r3, [r3, #12]
 8107018:	2b0f      	cmp	r3, #15
 810701a:	d90b      	bls.n	8107034 <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810701c:	687b      	ldr	r3, [r7, #4]
 810701e:	681a      	ldr	r2, [r3, #0]
 8107020:	687b      	ldr	r3, [r7, #4]
 8107022:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107024:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8107026:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 8107028:	687b      	ldr	r3, [r7, #4]
 810702a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810702c:	1d1a      	adds	r2, r3, #4
 810702e:	687b      	ldr	r3, [r7, #4]
 8107030:	665a      	str	r2, [r3, #100]	; 0x64
 8107032:	e01d      	b.n	8107070 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8107034:	687b      	ldr	r3, [r7, #4]
 8107036:	68db      	ldr	r3, [r3, #12]
 8107038:	2b07      	cmp	r3, #7
 810703a:	d90b      	bls.n	8107054 <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810703c:	687b      	ldr	r3, [r7, #4]
 810703e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107040:	68fa      	ldr	r2, [r7, #12]
 8107042:	8812      	ldrh	r2, [r2, #0]
 8107044:	b292      	uxth	r2, r2
 8107046:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 8107048:	687b      	ldr	r3, [r7, #4]
 810704a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810704c:	1c9a      	adds	r2, r3, #2
 810704e:	687b      	ldr	r3, [r7, #4]
 8107050:	665a      	str	r2, [r3, #100]	; 0x64
 8107052:	e00d      	b.n	8107070 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8107054:	687b      	ldr	r3, [r7, #4]
 8107056:	681b      	ldr	r3, [r3, #0]
 8107058:	f103 0230 	add.w	r2, r3, #48	; 0x30
 810705c:	687b      	ldr	r3, [r7, #4]
 810705e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107060:	7812      	ldrb	r2, [r2, #0]
 8107062:	b2d2      	uxtb	r2, r2
 8107064:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8107066:	687b      	ldr	r3, [r7, #4]
 8107068:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810706a:	1c5a      	adds	r2, r3, #1
 810706c:	687b      	ldr	r3, [r7, #4]
 810706e:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 8107070:	687b      	ldr	r3, [r7, #4]
 8107072:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8107076:	b29b      	uxth	r3, r3
 8107078:	3b01      	subs	r3, #1
 810707a:	b29a      	uxth	r2, r3
 810707c:	687b      	ldr	r3, [r7, #4]
 810707e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 8107082:	687b      	ldr	r3, [r7, #4]
 8107084:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8107088:	b29b      	uxth	r3, r3
 810708a:	2b00      	cmp	r3, #0
 810708c:	d1c2      	bne.n	8107014 <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 810708e:	6878      	ldr	r0, [r7, #4]
 8107090:	f000 f93c 	bl	810730c <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 8107094:	687b      	ldr	r3, [r7, #4]
 8107096:	2201      	movs	r2, #1
 8107098:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810709c:	687b      	ldr	r3, [r7, #4]
 810709e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81070a2:	2b00      	cmp	r3, #0
 81070a4:	d003      	beq.n	81070ae <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 81070a6:	6878      	ldr	r0, [r7, #4]
 81070a8:	f000 f90c 	bl	81072c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 81070ac:	e0e6      	b.n	810727c <HAL_SPI_IRQHandler+0x3b8>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 81070ae:	7cfb      	ldrb	r3, [r7, #19]
 81070b0:	2b05      	cmp	r3, #5
 81070b2:	d103      	bne.n	81070bc <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 81070b4:	6878      	ldr	r0, [r7, #4]
 81070b6:	f000 f8fb 	bl	81072b0 <HAL_SPI_TxRxCpltCallback>
    {
      /* end of the appropriate call */
    }
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

    return;
 81070ba:	e0dc      	b.n	8107276 <HAL_SPI_IRQHandler+0x3b2>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 81070bc:	7cfb      	ldrb	r3, [r7, #19]
 81070be:	2b04      	cmp	r3, #4
 81070c0:	d103      	bne.n	81070ca <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 81070c2:	6878      	ldr	r0, [r7, #4]
 81070c4:	f000 f8ea 	bl	810729c <HAL_SPI_RxCpltCallback>
    return;
 81070c8:	e0d5      	b.n	8107276 <HAL_SPI_IRQHandler+0x3b2>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 81070ca:	7cfb      	ldrb	r3, [r7, #19]
 81070cc:	2b03      	cmp	r3, #3
 81070ce:	f040 80d2 	bne.w	8107276 <HAL_SPI_IRQHandler+0x3b2>
      HAL_SPI_TxCpltCallback(hspi);
 81070d2:	6878      	ldr	r0, [r7, #4]
 81070d4:	f000 f8d8 	bl	8107288 <HAL_SPI_TxCpltCallback>
    return;
 81070d8:	e0cd      	b.n	8107276 <HAL_SPI_IRQHandler+0x3b2>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 81070da:	69fb      	ldr	r3, [r7, #28]
 81070dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81070e0:	2b00      	cmp	r3, #0
 81070e2:	d00d      	beq.n	8107100 <HAL_SPI_IRQHandler+0x23c>
 81070e4:	6a3b      	ldr	r3, [r7, #32]
 81070e6:	f003 0308 	and.w	r3, r3, #8
 81070ea:	2b00      	cmp	r3, #0
 81070ec:	d008      	beq.n	8107100 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 81070ee:	687b      	ldr	r3, [r7, #4]
 81070f0:	681b      	ldr	r3, [r3, #0]
 81070f2:	699a      	ldr	r2, [r3, #24]
 81070f4:	687b      	ldr	r3, [r7, #4]
 81070f6:	681b      	ldr	r3, [r3, #0]
 81070f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81070fc:	619a      	str	r2, [r3, #24]

    return;
 81070fe:	e0bd      	b.n	810727c <HAL_SPI_IRQHandler+0x3b8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8107100:	69bb      	ldr	r3, [r7, #24]
 8107102:	f403 7358 	and.w	r3, r3, #864	; 0x360
 8107106:	2b00      	cmp	r3, #0
 8107108:	f000 80b8 	beq.w	810727c <HAL_SPI_IRQHandler+0x3b8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 810710c:	69bb      	ldr	r3, [r7, #24]
 810710e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107112:	2b00      	cmp	r3, #0
 8107114:	d00f      	beq.n	8107136 <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8107116:	687b      	ldr	r3, [r7, #4]
 8107118:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810711c:	f043 0204 	orr.w	r2, r3, #4
 8107120:	687b      	ldr	r3, [r7, #4]
 8107122:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8107126:	687b      	ldr	r3, [r7, #4]
 8107128:	681b      	ldr	r3, [r3, #0]
 810712a:	699a      	ldr	r2, [r3, #24]
 810712c:	687b      	ldr	r3, [r7, #4]
 810712e:	681b      	ldr	r3, [r3, #0]
 8107130:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8107134:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8107136:	69bb      	ldr	r3, [r7, #24]
 8107138:	f403 7300 	and.w	r3, r3, #512	; 0x200
 810713c:	2b00      	cmp	r3, #0
 810713e:	d00f      	beq.n	8107160 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8107140:	687b      	ldr	r3, [r7, #4]
 8107142:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107146:	f043 0201 	orr.w	r2, r3, #1
 810714a:	687b      	ldr	r3, [r7, #4]
 810714c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8107150:	687b      	ldr	r3, [r7, #4]
 8107152:	681b      	ldr	r3, [r3, #0]
 8107154:	699a      	ldr	r2, [r3, #24]
 8107156:	687b      	ldr	r3, [r7, #4]
 8107158:	681b      	ldr	r3, [r3, #0]
 810715a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 810715e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8107160:	69bb      	ldr	r3, [r7, #24]
 8107162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107166:	2b00      	cmp	r3, #0
 8107168:	d00f      	beq.n	810718a <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 810716a:	687b      	ldr	r3, [r7, #4]
 810716c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107170:	f043 0208 	orr.w	r2, r3, #8
 8107174:	687b      	ldr	r3, [r7, #4]
 8107176:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 810717a:	687b      	ldr	r3, [r7, #4]
 810717c:	681b      	ldr	r3, [r3, #0]
 810717e:	699a      	ldr	r2, [r3, #24]
 8107180:	687b      	ldr	r3, [r7, #4]
 8107182:	681b      	ldr	r3, [r3, #0]
 8107184:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8107188:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 810718a:	69bb      	ldr	r3, [r7, #24]
 810718c:	f003 0320 	and.w	r3, r3, #32
 8107190:	2b00      	cmp	r3, #0
 8107192:	d00f      	beq.n	81071b4 <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8107194:	687b      	ldr	r3, [r7, #4]
 8107196:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810719a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 810719e:	687b      	ldr	r3, [r7, #4]
 81071a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81071a4:	687b      	ldr	r3, [r7, #4]
 81071a6:	681b      	ldr	r3, [r3, #0]
 81071a8:	699a      	ldr	r2, [r3, #24]
 81071aa:	687b      	ldr	r3, [r7, #4]
 81071ac:	681b      	ldr	r3, [r3, #0]
 81071ae:	f042 0220 	orr.w	r2, r2, #32
 81071b2:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81071b4:	687b      	ldr	r3, [r7, #4]
 81071b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81071ba:	2b00      	cmp	r3, #0
 81071bc:	d05d      	beq.n	810727a <HAL_SPI_IRQHandler+0x3b6>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 81071be:	687b      	ldr	r3, [r7, #4]
 81071c0:	681b      	ldr	r3, [r3, #0]
 81071c2:	681a      	ldr	r2, [r3, #0]
 81071c4:	687b      	ldr	r3, [r7, #4]
 81071c6:	681b      	ldr	r3, [r3, #0]
 81071c8:	f022 0201 	bic.w	r2, r2, #1
 81071cc:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 81071ce:	687b      	ldr	r3, [r7, #4]
 81071d0:	681b      	ldr	r3, [r3, #0]
 81071d2:	691b      	ldr	r3, [r3, #16]
 81071d4:	687a      	ldr	r2, [r7, #4]
 81071d6:	6812      	ldr	r2, [r2, #0]
 81071d8:	f423 735a 	bic.w	r3, r3, #872	; 0x368
 81071dc:	f023 0303 	bic.w	r3, r3, #3
 81071e0:	6113      	str	r3, [r2, #16]

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 81071e2:	697b      	ldr	r3, [r7, #20]
 81071e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 81071e8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 81071ec:	d138      	bne.n	8107260 <HAL_SPI_IRQHandler+0x39c>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 81071ee:	687b      	ldr	r3, [r7, #4]
 81071f0:	681b      	ldr	r3, [r3, #0]
 81071f2:	689a      	ldr	r2, [r3, #8]
 81071f4:	687b      	ldr	r3, [r7, #4]
 81071f6:	681b      	ldr	r3, [r3, #0]
 81071f8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 81071fc:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 81071fe:	687b      	ldr	r3, [r7, #4]
 8107200:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8107202:	2b00      	cmp	r3, #0
 8107204:	d013      	beq.n	810722e <HAL_SPI_IRQHandler+0x36a>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8107206:	687b      	ldr	r3, [r7, #4]
 8107208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810720a:	4a1e      	ldr	r2, [pc, #120]	; (8107284 <HAL_SPI_IRQHandler+0x3c0>)
 810720c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 810720e:	687b      	ldr	r3, [r7, #4]
 8107210:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8107212:	4618      	mov	r0, r3
 8107214:	f7fb ff1e 	bl	8103054 <HAL_DMA_Abort_IT>
 8107218:	4603      	mov	r3, r0
 810721a:	2b00      	cmp	r3, #0
 810721c:	d007      	beq.n	810722e <HAL_SPI_IRQHandler+0x36a>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 810721e:	687b      	ldr	r3, [r7, #4]
 8107220:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107224:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8107228:	687b      	ldr	r3, [r7, #4]
 810722a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 810722e:	687b      	ldr	r3, [r7, #4]
 8107230:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107232:	2b00      	cmp	r3, #0
 8107234:	d021      	beq.n	810727a <HAL_SPI_IRQHandler+0x3b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8107236:	687b      	ldr	r3, [r7, #4]
 8107238:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810723a:	4a12      	ldr	r2, [pc, #72]	; (8107284 <HAL_SPI_IRQHandler+0x3c0>)
 810723c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 810723e:	687b      	ldr	r3, [r7, #4]
 8107240:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107242:	4618      	mov	r0, r3
 8107244:	f7fb ff06 	bl	8103054 <HAL_DMA_Abort_IT>
 8107248:	4603      	mov	r3, r0
 810724a:	2b00      	cmp	r3, #0
 810724c:	d015      	beq.n	810727a <HAL_SPI_IRQHandler+0x3b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 810724e:	687b      	ldr	r3, [r7, #4]
 8107250:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107254:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8107258:	687b      	ldr	r3, [r7, #4]
 810725a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 810725e:	e00c      	b.n	810727a <HAL_SPI_IRQHandler+0x3b6>
        hspi->State = HAL_SPI_STATE_READY;
 8107260:	687b      	ldr	r3, [r7, #4]
 8107262:	2201      	movs	r2, #1
 8107264:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8107268:	6878      	ldr	r0, [r7, #4]
 810726a:	f000 f82b 	bl	81072c4 <HAL_SPI_ErrorCallback>
    return;
 810726e:	bf00      	nop
 8107270:	e003      	b.n	810727a <HAL_SPI_IRQHandler+0x3b6>
    return;
 8107272:	bf00      	nop
 8107274:	e002      	b.n	810727c <HAL_SPI_IRQHandler+0x3b8>
    return;
 8107276:	bf00      	nop
 8107278:	e000      	b.n	810727c <HAL_SPI_IRQHandler+0x3b8>
    return;
 810727a:	bf00      	nop
  }
}
 810727c:	3728      	adds	r7, #40	; 0x28
 810727e:	46bd      	mov	sp, r7
 8107280:	bd80      	pop	{r7, pc}
 8107282:	bf00      	nop
 8107284:	081072d9 	.word	0x081072d9

08107288 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8107288:	b480      	push	{r7}
 810728a:	b083      	sub	sp, #12
 810728c:	af00      	add	r7, sp, #0
 810728e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8107290:	bf00      	nop
 8107292:	370c      	adds	r7, #12
 8107294:	46bd      	mov	sp, r7
 8107296:	f85d 7b04 	ldr.w	r7, [sp], #4
 810729a:	4770      	bx	lr

0810729c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 810729c:	b480      	push	{r7}
 810729e:	b083      	sub	sp, #12
 81072a0:	af00      	add	r7, sp, #0
 81072a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 81072a4:	bf00      	nop
 81072a6:	370c      	adds	r7, #12
 81072a8:	46bd      	mov	sp, r7
 81072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072ae:	4770      	bx	lr

081072b0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 81072b0:	b480      	push	{r7}
 81072b2:	b083      	sub	sp, #12
 81072b4:	af00      	add	r7, sp, #0
 81072b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 81072b8:	bf00      	nop
 81072ba:	370c      	adds	r7, #12
 81072bc:	46bd      	mov	sp, r7
 81072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072c2:	4770      	bx	lr

081072c4 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 81072c4:	b480      	push	{r7}
 81072c6:	b083      	sub	sp, #12
 81072c8:	af00      	add	r7, sp, #0
 81072ca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 81072cc:	bf00      	nop
 81072ce:	370c      	adds	r7, #12
 81072d0:	46bd      	mov	sp, r7
 81072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072d6:	4770      	bx	lr

081072d8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 81072d8:	b580      	push	{r7, lr}
 81072da:	b084      	sub	sp, #16
 81072dc:	af00      	add	r7, sp, #0
 81072de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81072e0:	687b      	ldr	r3, [r7, #4]
 81072e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81072e4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 81072e6:	68fb      	ldr	r3, [r7, #12]
 81072e8:	2200      	movs	r2, #0
 81072ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 81072ee:	68fb      	ldr	r3, [r7, #12]
 81072f0:	2200      	movs	r2, #0
 81072f2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 81072f6:	68fb      	ldr	r3, [r7, #12]
 81072f8:	2201      	movs	r2, #1
 81072fa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 81072fe:	68f8      	ldr	r0, [r7, #12]
 8107300:	f7ff ffe0 	bl	81072c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8107304:	bf00      	nop
 8107306:	3710      	adds	r7, #16
 8107308:	46bd      	mov	sp, r7
 810730a:	bd80      	pop	{r7, pc}

0810730c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 810730c:	b480      	push	{r7}
 810730e:	b085      	sub	sp, #20
 8107310:	af00      	add	r7, sp, #0
 8107312:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8107314:	687b      	ldr	r3, [r7, #4]
 8107316:	681b      	ldr	r3, [r3, #0]
 8107318:	695b      	ldr	r3, [r3, #20]
 810731a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810731c:	687b      	ldr	r3, [r7, #4]
 810731e:	681b      	ldr	r3, [r3, #0]
 8107320:	699a      	ldr	r2, [r3, #24]
 8107322:	687b      	ldr	r3, [r7, #4]
 8107324:	681b      	ldr	r3, [r3, #0]
 8107326:	f042 0208 	orr.w	r2, r2, #8
 810732a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 810732c:	687b      	ldr	r3, [r7, #4]
 810732e:	681b      	ldr	r3, [r3, #0]
 8107330:	699a      	ldr	r2, [r3, #24]
 8107332:	687b      	ldr	r3, [r7, #4]
 8107334:	681b      	ldr	r3, [r3, #0]
 8107336:	f042 0210 	orr.w	r2, r2, #16
 810733a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 810733c:	687b      	ldr	r3, [r7, #4]
 810733e:	681b      	ldr	r3, [r3, #0]
 8107340:	681a      	ldr	r2, [r3, #0]
 8107342:	687b      	ldr	r3, [r7, #4]
 8107344:	681b      	ldr	r3, [r3, #0]
 8107346:	f022 0201 	bic.w	r2, r2, #1
 810734a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 810734c:	687b      	ldr	r3, [r7, #4]
 810734e:	681b      	ldr	r3, [r3, #0]
 8107350:	691b      	ldr	r3, [r3, #16]
 8107352:	687a      	ldr	r2, [r7, #4]
 8107354:	6812      	ldr	r2, [r2, #0]
 8107356:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 810735a:	f023 0303 	bic.w	r3, r3, #3
 810735e:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8107360:	687b      	ldr	r3, [r7, #4]
 8107362:	681b      	ldr	r3, [r3, #0]
 8107364:	689a      	ldr	r2, [r3, #8]
 8107366:	687b      	ldr	r3, [r7, #4]
 8107368:	681b      	ldr	r3, [r3, #0]
 810736a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 810736e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8107370:	687b      	ldr	r3, [r7, #4]
 8107372:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8107376:	b2db      	uxtb	r3, r3
 8107378:	2b04      	cmp	r3, #4
 810737a:	d014      	beq.n	81073a6 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 810737c:	68fb      	ldr	r3, [r7, #12]
 810737e:	f003 0320 	and.w	r3, r3, #32
 8107382:	2b00      	cmp	r3, #0
 8107384:	d00f      	beq.n	81073a6 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8107386:	687b      	ldr	r3, [r7, #4]
 8107388:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810738c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8107390:	687b      	ldr	r3, [r7, #4]
 8107392:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8107396:	687b      	ldr	r3, [r7, #4]
 8107398:	681b      	ldr	r3, [r3, #0]
 810739a:	699a      	ldr	r2, [r3, #24]
 810739c:	687b      	ldr	r3, [r7, #4]
 810739e:	681b      	ldr	r3, [r3, #0]
 81073a0:	f042 0220 	orr.w	r2, r2, #32
 81073a4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 81073a6:	687b      	ldr	r3, [r7, #4]
 81073a8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81073ac:	b2db      	uxtb	r3, r3
 81073ae:	2b03      	cmp	r3, #3
 81073b0:	d014      	beq.n	81073dc <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 81073b2:	68fb      	ldr	r3, [r7, #12]
 81073b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81073b8:	2b00      	cmp	r3, #0
 81073ba:	d00f      	beq.n	81073dc <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 81073bc:	687b      	ldr	r3, [r7, #4]
 81073be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81073c2:	f043 0204 	orr.w	r2, r3, #4
 81073c6:	687b      	ldr	r3, [r7, #4]
 81073c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 81073cc:	687b      	ldr	r3, [r7, #4]
 81073ce:	681b      	ldr	r3, [r3, #0]
 81073d0:	699a      	ldr	r2, [r3, #24]
 81073d2:	687b      	ldr	r3, [r7, #4]
 81073d4:	681b      	ldr	r3, [r3, #0]
 81073d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 81073da:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 81073dc:	68fb      	ldr	r3, [r7, #12]
 81073de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81073e2:	2b00      	cmp	r3, #0
 81073e4:	d00f      	beq.n	8107406 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 81073e6:	687b      	ldr	r3, [r7, #4]
 81073e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81073ec:	f043 0201 	orr.w	r2, r3, #1
 81073f0:	687b      	ldr	r3, [r7, #4]
 81073f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 81073f6:	687b      	ldr	r3, [r7, #4]
 81073f8:	681b      	ldr	r3, [r3, #0]
 81073fa:	699a      	ldr	r2, [r3, #24]
 81073fc:	687b      	ldr	r3, [r7, #4]
 81073fe:	681b      	ldr	r3, [r3, #0]
 8107400:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8107404:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8107406:	68fb      	ldr	r3, [r7, #12]
 8107408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810740c:	2b00      	cmp	r3, #0
 810740e:	d00f      	beq.n	8107430 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8107410:	687b      	ldr	r3, [r7, #4]
 8107412:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107416:	f043 0208 	orr.w	r2, r3, #8
 810741a:	687b      	ldr	r3, [r7, #4]
 810741c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8107420:	687b      	ldr	r3, [r7, #4]
 8107422:	681b      	ldr	r3, [r3, #0]
 8107424:	699a      	ldr	r2, [r3, #24]
 8107426:	687b      	ldr	r3, [r7, #4]
 8107428:	681b      	ldr	r3, [r3, #0]
 810742a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810742e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8107430:	687b      	ldr	r3, [r7, #4]
 8107432:	2200      	movs	r2, #0
 8107434:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8107438:	687b      	ldr	r3, [r7, #4]
 810743a:	2200      	movs	r2, #0
 810743c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8107440:	bf00      	nop
 8107442:	3714      	adds	r7, #20
 8107444:	46bd      	mov	sp, r7
 8107446:	f85d 7b04 	ldr.w	r7, [sp], #4
 810744a:	4770      	bx	lr

0810744c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 810744c:	b480      	push	{r7}
 810744e:	b085      	sub	sp, #20
 8107450:	af00      	add	r7, sp, #0
 8107452:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8107454:	687b      	ldr	r3, [r7, #4]
 8107456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8107458:	095b      	lsrs	r3, r3, #5
 810745a:	3301      	adds	r3, #1
 810745c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 810745e:	687b      	ldr	r3, [r7, #4]
 8107460:	68db      	ldr	r3, [r3, #12]
 8107462:	3301      	adds	r3, #1
 8107464:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8107466:	68bb      	ldr	r3, [r7, #8]
 8107468:	3307      	adds	r3, #7
 810746a:	08db      	lsrs	r3, r3, #3
 810746c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 810746e:	68bb      	ldr	r3, [r7, #8]
 8107470:	68fa      	ldr	r2, [r7, #12]
 8107472:	fb02 f303 	mul.w	r3, r2, r3
}
 8107476:	4618      	mov	r0, r3
 8107478:	3714      	adds	r7, #20
 810747a:	46bd      	mov	sp, r7
 810747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107480:	4770      	bx	lr

08107482 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8107482:	b580      	push	{r7, lr}
 8107484:	b082      	sub	sp, #8
 8107486:	af00      	add	r7, sp, #0
 8107488:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810748a:	687b      	ldr	r3, [r7, #4]
 810748c:	2b00      	cmp	r3, #0
 810748e:	d101      	bne.n	8107494 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8107490:	2301      	movs	r3, #1
 8107492:	e049      	b.n	8107528 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8107494:	687b      	ldr	r3, [r7, #4]
 8107496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810749a:	b2db      	uxtb	r3, r3
 810749c:	2b00      	cmp	r3, #0
 810749e:	d106      	bne.n	81074ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81074a0:	687b      	ldr	r3, [r7, #4]
 81074a2:	2200      	movs	r2, #0
 81074a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81074a8:	6878      	ldr	r0, [r7, #4]
 81074aa:	f000 f841 	bl	8107530 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81074ae:	687b      	ldr	r3, [r7, #4]
 81074b0:	2202      	movs	r2, #2
 81074b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81074b6:	687b      	ldr	r3, [r7, #4]
 81074b8:	681a      	ldr	r2, [r3, #0]
 81074ba:	687b      	ldr	r3, [r7, #4]
 81074bc:	3304      	adds	r3, #4
 81074be:	4619      	mov	r1, r3
 81074c0:	4610      	mov	r0, r2
 81074c2:	f000 f9bd 	bl	8107840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81074c6:	687b      	ldr	r3, [r7, #4]
 81074c8:	2201      	movs	r2, #1
 81074ca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81074ce:	687b      	ldr	r3, [r7, #4]
 81074d0:	2201      	movs	r2, #1
 81074d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81074d6:	687b      	ldr	r3, [r7, #4]
 81074d8:	2201      	movs	r2, #1
 81074da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81074de:	687b      	ldr	r3, [r7, #4]
 81074e0:	2201      	movs	r2, #1
 81074e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81074e6:	687b      	ldr	r3, [r7, #4]
 81074e8:	2201      	movs	r2, #1
 81074ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81074ee:	687b      	ldr	r3, [r7, #4]
 81074f0:	2201      	movs	r2, #1
 81074f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81074f6:	687b      	ldr	r3, [r7, #4]
 81074f8:	2201      	movs	r2, #1
 81074fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81074fe:	687b      	ldr	r3, [r7, #4]
 8107500:	2201      	movs	r2, #1
 8107502:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8107506:	687b      	ldr	r3, [r7, #4]
 8107508:	2201      	movs	r2, #1
 810750a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810750e:	687b      	ldr	r3, [r7, #4]
 8107510:	2201      	movs	r2, #1
 8107512:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8107516:	687b      	ldr	r3, [r7, #4]
 8107518:	2201      	movs	r2, #1
 810751a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810751e:	687b      	ldr	r3, [r7, #4]
 8107520:	2201      	movs	r2, #1
 8107522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8107526:	2300      	movs	r3, #0
}
 8107528:	4618      	mov	r0, r3
 810752a:	3708      	adds	r7, #8
 810752c:	46bd      	mov	sp, r7
 810752e:	bd80      	pop	{r7, pc}

08107530 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8107530:	b480      	push	{r7}
 8107532:	b083      	sub	sp, #12
 8107534:	af00      	add	r7, sp, #0
 8107536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8107538:	bf00      	nop
 810753a:	370c      	adds	r7, #12
 810753c:	46bd      	mov	sp, r7
 810753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107542:	4770      	bx	lr

08107544 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8107544:	b480      	push	{r7}
 8107546:	b085      	sub	sp, #20
 8107548:	af00      	add	r7, sp, #0
 810754a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 810754c:	687b      	ldr	r3, [r7, #4]
 810754e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8107552:	b2db      	uxtb	r3, r3
 8107554:	2b01      	cmp	r3, #1
 8107556:	d001      	beq.n	810755c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8107558:	2301      	movs	r3, #1
 810755a:	e021      	b.n	81075a0 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810755c:	687b      	ldr	r3, [r7, #4]
 810755e:	2202      	movs	r2, #2
 8107560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8107564:	687b      	ldr	r3, [r7, #4]
 8107566:	681b      	ldr	r3, [r3, #0]
 8107568:	68da      	ldr	r2, [r3, #12]
 810756a:	687b      	ldr	r3, [r7, #4]
 810756c:	681b      	ldr	r3, [r3, #0]
 810756e:	f042 0201 	orr.w	r2, r2, #1
 8107572:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8107574:	687b      	ldr	r3, [r7, #4]
 8107576:	681b      	ldr	r3, [r3, #0]
 8107578:	689a      	ldr	r2, [r3, #8]
 810757a:	4b0c      	ldr	r3, [pc, #48]	; (81075ac <HAL_TIM_Base_Start_IT+0x68>)
 810757c:	4013      	ands	r3, r2
 810757e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8107580:	68fb      	ldr	r3, [r7, #12]
 8107582:	2b06      	cmp	r3, #6
 8107584:	d00b      	beq.n	810759e <HAL_TIM_Base_Start_IT+0x5a>
 8107586:	68fb      	ldr	r3, [r7, #12]
 8107588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810758c:	d007      	beq.n	810759e <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 810758e:	687b      	ldr	r3, [r7, #4]
 8107590:	681b      	ldr	r3, [r3, #0]
 8107592:	681a      	ldr	r2, [r3, #0]
 8107594:	687b      	ldr	r3, [r7, #4]
 8107596:	681b      	ldr	r3, [r3, #0]
 8107598:	f042 0201 	orr.w	r2, r2, #1
 810759c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 810759e:	2300      	movs	r3, #0
}
 81075a0:	4618      	mov	r0, r3
 81075a2:	3714      	adds	r7, #20
 81075a4:	46bd      	mov	sp, r7
 81075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075aa:	4770      	bx	lr
 81075ac:	00010007 	.word	0x00010007

081075b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 81075b0:	b580      	push	{r7, lr}
 81075b2:	b082      	sub	sp, #8
 81075b4:	af00      	add	r7, sp, #0
 81075b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 81075b8:	687b      	ldr	r3, [r7, #4]
 81075ba:	681b      	ldr	r3, [r3, #0]
 81075bc:	691b      	ldr	r3, [r3, #16]
 81075be:	f003 0302 	and.w	r3, r3, #2
 81075c2:	2b02      	cmp	r3, #2
 81075c4:	d122      	bne.n	810760c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 81075c6:	687b      	ldr	r3, [r7, #4]
 81075c8:	681b      	ldr	r3, [r3, #0]
 81075ca:	68db      	ldr	r3, [r3, #12]
 81075cc:	f003 0302 	and.w	r3, r3, #2
 81075d0:	2b02      	cmp	r3, #2
 81075d2:	d11b      	bne.n	810760c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 81075d4:	687b      	ldr	r3, [r7, #4]
 81075d6:	681b      	ldr	r3, [r3, #0]
 81075d8:	f06f 0202 	mvn.w	r2, #2
 81075dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 81075de:	687b      	ldr	r3, [r7, #4]
 81075e0:	2201      	movs	r2, #1
 81075e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 81075e4:	687b      	ldr	r3, [r7, #4]
 81075e6:	681b      	ldr	r3, [r3, #0]
 81075e8:	699b      	ldr	r3, [r3, #24]
 81075ea:	f003 0303 	and.w	r3, r3, #3
 81075ee:	2b00      	cmp	r3, #0
 81075f0:	d003      	beq.n	81075fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 81075f2:	6878      	ldr	r0, [r7, #4]
 81075f4:	f000 f905 	bl	8107802 <HAL_TIM_IC_CaptureCallback>
 81075f8:	e005      	b.n	8107606 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 81075fa:	6878      	ldr	r0, [r7, #4]
 81075fc:	f000 f8f7 	bl	81077ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8107600:	6878      	ldr	r0, [r7, #4]
 8107602:	f000 f908 	bl	8107816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8107606:	687b      	ldr	r3, [r7, #4]
 8107608:	2200      	movs	r2, #0
 810760a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 810760c:	687b      	ldr	r3, [r7, #4]
 810760e:	681b      	ldr	r3, [r3, #0]
 8107610:	691b      	ldr	r3, [r3, #16]
 8107612:	f003 0304 	and.w	r3, r3, #4
 8107616:	2b04      	cmp	r3, #4
 8107618:	d122      	bne.n	8107660 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 810761a:	687b      	ldr	r3, [r7, #4]
 810761c:	681b      	ldr	r3, [r3, #0]
 810761e:	68db      	ldr	r3, [r3, #12]
 8107620:	f003 0304 	and.w	r3, r3, #4
 8107624:	2b04      	cmp	r3, #4
 8107626:	d11b      	bne.n	8107660 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8107628:	687b      	ldr	r3, [r7, #4]
 810762a:	681b      	ldr	r3, [r3, #0]
 810762c:	f06f 0204 	mvn.w	r2, #4
 8107630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8107632:	687b      	ldr	r3, [r7, #4]
 8107634:	2202      	movs	r2, #2
 8107636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8107638:	687b      	ldr	r3, [r7, #4]
 810763a:	681b      	ldr	r3, [r3, #0]
 810763c:	699b      	ldr	r3, [r3, #24]
 810763e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8107642:	2b00      	cmp	r3, #0
 8107644:	d003      	beq.n	810764e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8107646:	6878      	ldr	r0, [r7, #4]
 8107648:	f000 f8db 	bl	8107802 <HAL_TIM_IC_CaptureCallback>
 810764c:	e005      	b.n	810765a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810764e:	6878      	ldr	r0, [r7, #4]
 8107650:	f000 f8cd 	bl	81077ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8107654:	6878      	ldr	r0, [r7, #4]
 8107656:	f000 f8de 	bl	8107816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810765a:	687b      	ldr	r3, [r7, #4]
 810765c:	2200      	movs	r2, #0
 810765e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8107660:	687b      	ldr	r3, [r7, #4]
 8107662:	681b      	ldr	r3, [r3, #0]
 8107664:	691b      	ldr	r3, [r3, #16]
 8107666:	f003 0308 	and.w	r3, r3, #8
 810766a:	2b08      	cmp	r3, #8
 810766c:	d122      	bne.n	81076b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 810766e:	687b      	ldr	r3, [r7, #4]
 8107670:	681b      	ldr	r3, [r3, #0]
 8107672:	68db      	ldr	r3, [r3, #12]
 8107674:	f003 0308 	and.w	r3, r3, #8
 8107678:	2b08      	cmp	r3, #8
 810767a:	d11b      	bne.n	81076b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 810767c:	687b      	ldr	r3, [r7, #4]
 810767e:	681b      	ldr	r3, [r3, #0]
 8107680:	f06f 0208 	mvn.w	r2, #8
 8107684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8107686:	687b      	ldr	r3, [r7, #4]
 8107688:	2204      	movs	r2, #4
 810768a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 810768c:	687b      	ldr	r3, [r7, #4]
 810768e:	681b      	ldr	r3, [r3, #0]
 8107690:	69db      	ldr	r3, [r3, #28]
 8107692:	f003 0303 	and.w	r3, r3, #3
 8107696:	2b00      	cmp	r3, #0
 8107698:	d003      	beq.n	81076a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810769a:	6878      	ldr	r0, [r7, #4]
 810769c:	f000 f8b1 	bl	8107802 <HAL_TIM_IC_CaptureCallback>
 81076a0:	e005      	b.n	81076ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81076a2:	6878      	ldr	r0, [r7, #4]
 81076a4:	f000 f8a3 	bl	81077ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81076a8:	6878      	ldr	r0, [r7, #4]
 81076aa:	f000 f8b4 	bl	8107816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81076ae:	687b      	ldr	r3, [r7, #4]
 81076b0:	2200      	movs	r2, #0
 81076b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 81076b4:	687b      	ldr	r3, [r7, #4]
 81076b6:	681b      	ldr	r3, [r3, #0]
 81076b8:	691b      	ldr	r3, [r3, #16]
 81076ba:	f003 0310 	and.w	r3, r3, #16
 81076be:	2b10      	cmp	r3, #16
 81076c0:	d122      	bne.n	8107708 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 81076c2:	687b      	ldr	r3, [r7, #4]
 81076c4:	681b      	ldr	r3, [r3, #0]
 81076c6:	68db      	ldr	r3, [r3, #12]
 81076c8:	f003 0310 	and.w	r3, r3, #16
 81076cc:	2b10      	cmp	r3, #16
 81076ce:	d11b      	bne.n	8107708 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 81076d0:	687b      	ldr	r3, [r7, #4]
 81076d2:	681b      	ldr	r3, [r3, #0]
 81076d4:	f06f 0210 	mvn.w	r2, #16
 81076d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 81076da:	687b      	ldr	r3, [r7, #4]
 81076dc:	2208      	movs	r2, #8
 81076de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 81076e0:	687b      	ldr	r3, [r7, #4]
 81076e2:	681b      	ldr	r3, [r3, #0]
 81076e4:	69db      	ldr	r3, [r3, #28]
 81076e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81076ea:	2b00      	cmp	r3, #0
 81076ec:	d003      	beq.n	81076f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81076ee:	6878      	ldr	r0, [r7, #4]
 81076f0:	f000 f887 	bl	8107802 <HAL_TIM_IC_CaptureCallback>
 81076f4:	e005      	b.n	8107702 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81076f6:	6878      	ldr	r0, [r7, #4]
 81076f8:	f000 f879 	bl	81077ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81076fc:	6878      	ldr	r0, [r7, #4]
 81076fe:	f000 f88a 	bl	8107816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8107702:	687b      	ldr	r3, [r7, #4]
 8107704:	2200      	movs	r2, #0
 8107706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8107708:	687b      	ldr	r3, [r7, #4]
 810770a:	681b      	ldr	r3, [r3, #0]
 810770c:	691b      	ldr	r3, [r3, #16]
 810770e:	f003 0301 	and.w	r3, r3, #1
 8107712:	2b01      	cmp	r3, #1
 8107714:	d10e      	bne.n	8107734 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8107716:	687b      	ldr	r3, [r7, #4]
 8107718:	681b      	ldr	r3, [r3, #0]
 810771a:	68db      	ldr	r3, [r3, #12]
 810771c:	f003 0301 	and.w	r3, r3, #1
 8107720:	2b01      	cmp	r3, #1
 8107722:	d107      	bne.n	8107734 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8107724:	687b      	ldr	r3, [r7, #4]
 8107726:	681b      	ldr	r3, [r3, #0]
 8107728:	f06f 0201 	mvn.w	r2, #1
 810772c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 810772e:	6878      	ldr	r0, [r7, #4]
 8107730:	f7fa f800 	bl	8101734 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8107734:	687b      	ldr	r3, [r7, #4]
 8107736:	681b      	ldr	r3, [r3, #0]
 8107738:	691b      	ldr	r3, [r3, #16]
 810773a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810773e:	2b80      	cmp	r3, #128	; 0x80
 8107740:	d10e      	bne.n	8107760 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8107742:	687b      	ldr	r3, [r7, #4]
 8107744:	681b      	ldr	r3, [r3, #0]
 8107746:	68db      	ldr	r3, [r3, #12]
 8107748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810774c:	2b80      	cmp	r3, #128	; 0x80
 810774e:	d107      	bne.n	8107760 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8107750:	687b      	ldr	r3, [r7, #4]
 8107752:	681b      	ldr	r3, [r3, #0]
 8107754:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8107758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 810775a:	6878      	ldr	r0, [r7, #4]
 810775c:	f000 f914 	bl	8107988 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8107760:	687b      	ldr	r3, [r7, #4]
 8107762:	681b      	ldr	r3, [r3, #0]
 8107764:	691b      	ldr	r3, [r3, #16]
 8107766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810776a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810776e:	d10e      	bne.n	810778e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8107770:	687b      	ldr	r3, [r7, #4]
 8107772:	681b      	ldr	r3, [r3, #0]
 8107774:	68db      	ldr	r3, [r3, #12]
 8107776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810777a:	2b80      	cmp	r3, #128	; 0x80
 810777c:	d107      	bne.n	810778e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 810777e:	687b      	ldr	r3, [r7, #4]
 8107780:	681b      	ldr	r3, [r3, #0]
 8107782:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8107786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8107788:	6878      	ldr	r0, [r7, #4]
 810778a:	f000 f907 	bl	810799c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 810778e:	687b      	ldr	r3, [r7, #4]
 8107790:	681b      	ldr	r3, [r3, #0]
 8107792:	691b      	ldr	r3, [r3, #16]
 8107794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8107798:	2b40      	cmp	r3, #64	; 0x40
 810779a:	d10e      	bne.n	81077ba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 810779c:	687b      	ldr	r3, [r7, #4]
 810779e:	681b      	ldr	r3, [r3, #0]
 81077a0:	68db      	ldr	r3, [r3, #12]
 81077a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81077a6:	2b40      	cmp	r3, #64	; 0x40
 81077a8:	d107      	bne.n	81077ba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 81077aa:	687b      	ldr	r3, [r7, #4]
 81077ac:	681b      	ldr	r3, [r3, #0]
 81077ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 81077b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 81077b4:	6878      	ldr	r0, [r7, #4]
 81077b6:	f000 f838 	bl	810782a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 81077ba:	687b      	ldr	r3, [r7, #4]
 81077bc:	681b      	ldr	r3, [r3, #0]
 81077be:	691b      	ldr	r3, [r3, #16]
 81077c0:	f003 0320 	and.w	r3, r3, #32
 81077c4:	2b20      	cmp	r3, #32
 81077c6:	d10e      	bne.n	81077e6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 81077c8:	687b      	ldr	r3, [r7, #4]
 81077ca:	681b      	ldr	r3, [r3, #0]
 81077cc:	68db      	ldr	r3, [r3, #12]
 81077ce:	f003 0320 	and.w	r3, r3, #32
 81077d2:	2b20      	cmp	r3, #32
 81077d4:	d107      	bne.n	81077e6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 81077d6:	687b      	ldr	r3, [r7, #4]
 81077d8:	681b      	ldr	r3, [r3, #0]
 81077da:	f06f 0220 	mvn.w	r2, #32
 81077de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 81077e0:	6878      	ldr	r0, [r7, #4]
 81077e2:	f000 f8c7 	bl	8107974 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 81077e6:	bf00      	nop
 81077e8:	3708      	adds	r7, #8
 81077ea:	46bd      	mov	sp, r7
 81077ec:	bd80      	pop	{r7, pc}

081077ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 81077ee:	b480      	push	{r7}
 81077f0:	b083      	sub	sp, #12
 81077f2:	af00      	add	r7, sp, #0
 81077f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 81077f6:	bf00      	nop
 81077f8:	370c      	adds	r7, #12
 81077fa:	46bd      	mov	sp, r7
 81077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107800:	4770      	bx	lr

08107802 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8107802:	b480      	push	{r7}
 8107804:	b083      	sub	sp, #12
 8107806:	af00      	add	r7, sp, #0
 8107808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 810780a:	bf00      	nop
 810780c:	370c      	adds	r7, #12
 810780e:	46bd      	mov	sp, r7
 8107810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107814:	4770      	bx	lr

08107816 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8107816:	b480      	push	{r7}
 8107818:	b083      	sub	sp, #12
 810781a:	af00      	add	r7, sp, #0
 810781c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 810781e:	bf00      	nop
 8107820:	370c      	adds	r7, #12
 8107822:	46bd      	mov	sp, r7
 8107824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107828:	4770      	bx	lr

0810782a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 810782a:	b480      	push	{r7}
 810782c:	b083      	sub	sp, #12
 810782e:	af00      	add	r7, sp, #0
 8107830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8107832:	bf00      	nop
 8107834:	370c      	adds	r7, #12
 8107836:	46bd      	mov	sp, r7
 8107838:	f85d 7b04 	ldr.w	r7, [sp], #4
 810783c:	4770      	bx	lr
	...

08107840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8107840:	b480      	push	{r7}
 8107842:	b085      	sub	sp, #20
 8107844:	af00      	add	r7, sp, #0
 8107846:	6078      	str	r0, [r7, #4]
 8107848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 810784a:	687b      	ldr	r3, [r7, #4]
 810784c:	681b      	ldr	r3, [r3, #0]
 810784e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8107850:	687b      	ldr	r3, [r7, #4]
 8107852:	4a40      	ldr	r2, [pc, #256]	; (8107954 <TIM_Base_SetConfig+0x114>)
 8107854:	4293      	cmp	r3, r2
 8107856:	d013      	beq.n	8107880 <TIM_Base_SetConfig+0x40>
 8107858:	687b      	ldr	r3, [r7, #4]
 810785a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810785e:	d00f      	beq.n	8107880 <TIM_Base_SetConfig+0x40>
 8107860:	687b      	ldr	r3, [r7, #4]
 8107862:	4a3d      	ldr	r2, [pc, #244]	; (8107958 <TIM_Base_SetConfig+0x118>)
 8107864:	4293      	cmp	r3, r2
 8107866:	d00b      	beq.n	8107880 <TIM_Base_SetConfig+0x40>
 8107868:	687b      	ldr	r3, [r7, #4]
 810786a:	4a3c      	ldr	r2, [pc, #240]	; (810795c <TIM_Base_SetConfig+0x11c>)
 810786c:	4293      	cmp	r3, r2
 810786e:	d007      	beq.n	8107880 <TIM_Base_SetConfig+0x40>
 8107870:	687b      	ldr	r3, [r7, #4]
 8107872:	4a3b      	ldr	r2, [pc, #236]	; (8107960 <TIM_Base_SetConfig+0x120>)
 8107874:	4293      	cmp	r3, r2
 8107876:	d003      	beq.n	8107880 <TIM_Base_SetConfig+0x40>
 8107878:	687b      	ldr	r3, [r7, #4]
 810787a:	4a3a      	ldr	r2, [pc, #232]	; (8107964 <TIM_Base_SetConfig+0x124>)
 810787c:	4293      	cmp	r3, r2
 810787e:	d108      	bne.n	8107892 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8107880:	68fb      	ldr	r3, [r7, #12]
 8107882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8107888:	683b      	ldr	r3, [r7, #0]
 810788a:	685b      	ldr	r3, [r3, #4]
 810788c:	68fa      	ldr	r2, [r7, #12]
 810788e:	4313      	orrs	r3, r2
 8107890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8107892:	687b      	ldr	r3, [r7, #4]
 8107894:	4a2f      	ldr	r2, [pc, #188]	; (8107954 <TIM_Base_SetConfig+0x114>)
 8107896:	4293      	cmp	r3, r2
 8107898:	d01f      	beq.n	81078da <TIM_Base_SetConfig+0x9a>
 810789a:	687b      	ldr	r3, [r7, #4]
 810789c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81078a0:	d01b      	beq.n	81078da <TIM_Base_SetConfig+0x9a>
 81078a2:	687b      	ldr	r3, [r7, #4]
 81078a4:	4a2c      	ldr	r2, [pc, #176]	; (8107958 <TIM_Base_SetConfig+0x118>)
 81078a6:	4293      	cmp	r3, r2
 81078a8:	d017      	beq.n	81078da <TIM_Base_SetConfig+0x9a>
 81078aa:	687b      	ldr	r3, [r7, #4]
 81078ac:	4a2b      	ldr	r2, [pc, #172]	; (810795c <TIM_Base_SetConfig+0x11c>)
 81078ae:	4293      	cmp	r3, r2
 81078b0:	d013      	beq.n	81078da <TIM_Base_SetConfig+0x9a>
 81078b2:	687b      	ldr	r3, [r7, #4]
 81078b4:	4a2a      	ldr	r2, [pc, #168]	; (8107960 <TIM_Base_SetConfig+0x120>)
 81078b6:	4293      	cmp	r3, r2
 81078b8:	d00f      	beq.n	81078da <TIM_Base_SetConfig+0x9a>
 81078ba:	687b      	ldr	r3, [r7, #4]
 81078bc:	4a29      	ldr	r2, [pc, #164]	; (8107964 <TIM_Base_SetConfig+0x124>)
 81078be:	4293      	cmp	r3, r2
 81078c0:	d00b      	beq.n	81078da <TIM_Base_SetConfig+0x9a>
 81078c2:	687b      	ldr	r3, [r7, #4]
 81078c4:	4a28      	ldr	r2, [pc, #160]	; (8107968 <TIM_Base_SetConfig+0x128>)
 81078c6:	4293      	cmp	r3, r2
 81078c8:	d007      	beq.n	81078da <TIM_Base_SetConfig+0x9a>
 81078ca:	687b      	ldr	r3, [r7, #4]
 81078cc:	4a27      	ldr	r2, [pc, #156]	; (810796c <TIM_Base_SetConfig+0x12c>)
 81078ce:	4293      	cmp	r3, r2
 81078d0:	d003      	beq.n	81078da <TIM_Base_SetConfig+0x9a>
 81078d2:	687b      	ldr	r3, [r7, #4]
 81078d4:	4a26      	ldr	r2, [pc, #152]	; (8107970 <TIM_Base_SetConfig+0x130>)
 81078d6:	4293      	cmp	r3, r2
 81078d8:	d108      	bne.n	81078ec <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 81078da:	68fb      	ldr	r3, [r7, #12]
 81078dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81078e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 81078e2:	683b      	ldr	r3, [r7, #0]
 81078e4:	68db      	ldr	r3, [r3, #12]
 81078e6:	68fa      	ldr	r2, [r7, #12]
 81078e8:	4313      	orrs	r3, r2
 81078ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 81078ec:	68fb      	ldr	r3, [r7, #12]
 81078ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 81078f2:	683b      	ldr	r3, [r7, #0]
 81078f4:	695b      	ldr	r3, [r3, #20]
 81078f6:	4313      	orrs	r3, r2
 81078f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 81078fa:	687b      	ldr	r3, [r7, #4]
 81078fc:	68fa      	ldr	r2, [r7, #12]
 81078fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8107900:	683b      	ldr	r3, [r7, #0]
 8107902:	689a      	ldr	r2, [r3, #8]
 8107904:	687b      	ldr	r3, [r7, #4]
 8107906:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8107908:	683b      	ldr	r3, [r7, #0]
 810790a:	681a      	ldr	r2, [r3, #0]
 810790c:	687b      	ldr	r3, [r7, #4]
 810790e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8107910:	687b      	ldr	r3, [r7, #4]
 8107912:	4a10      	ldr	r2, [pc, #64]	; (8107954 <TIM_Base_SetConfig+0x114>)
 8107914:	4293      	cmp	r3, r2
 8107916:	d00f      	beq.n	8107938 <TIM_Base_SetConfig+0xf8>
 8107918:	687b      	ldr	r3, [r7, #4]
 810791a:	4a12      	ldr	r2, [pc, #72]	; (8107964 <TIM_Base_SetConfig+0x124>)
 810791c:	4293      	cmp	r3, r2
 810791e:	d00b      	beq.n	8107938 <TIM_Base_SetConfig+0xf8>
 8107920:	687b      	ldr	r3, [r7, #4]
 8107922:	4a11      	ldr	r2, [pc, #68]	; (8107968 <TIM_Base_SetConfig+0x128>)
 8107924:	4293      	cmp	r3, r2
 8107926:	d007      	beq.n	8107938 <TIM_Base_SetConfig+0xf8>
 8107928:	687b      	ldr	r3, [r7, #4]
 810792a:	4a10      	ldr	r2, [pc, #64]	; (810796c <TIM_Base_SetConfig+0x12c>)
 810792c:	4293      	cmp	r3, r2
 810792e:	d003      	beq.n	8107938 <TIM_Base_SetConfig+0xf8>
 8107930:	687b      	ldr	r3, [r7, #4]
 8107932:	4a0f      	ldr	r2, [pc, #60]	; (8107970 <TIM_Base_SetConfig+0x130>)
 8107934:	4293      	cmp	r3, r2
 8107936:	d103      	bne.n	8107940 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8107938:	683b      	ldr	r3, [r7, #0]
 810793a:	691a      	ldr	r2, [r3, #16]
 810793c:	687b      	ldr	r3, [r7, #4]
 810793e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8107940:	687b      	ldr	r3, [r7, #4]
 8107942:	2201      	movs	r2, #1
 8107944:	615a      	str	r2, [r3, #20]
}
 8107946:	bf00      	nop
 8107948:	3714      	adds	r7, #20
 810794a:	46bd      	mov	sp, r7
 810794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107950:	4770      	bx	lr
 8107952:	bf00      	nop
 8107954:	40010000 	.word	0x40010000
 8107958:	40000400 	.word	0x40000400
 810795c:	40000800 	.word	0x40000800
 8107960:	40000c00 	.word	0x40000c00
 8107964:	40010400 	.word	0x40010400
 8107968:	40014000 	.word	0x40014000
 810796c:	40014400 	.word	0x40014400
 8107970:	40014800 	.word	0x40014800

08107974 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8107974:	b480      	push	{r7}
 8107976:	b083      	sub	sp, #12
 8107978:	af00      	add	r7, sp, #0
 810797a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 810797c:	bf00      	nop
 810797e:	370c      	adds	r7, #12
 8107980:	46bd      	mov	sp, r7
 8107982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107986:	4770      	bx	lr

08107988 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8107988:	b480      	push	{r7}
 810798a:	b083      	sub	sp, #12
 810798c:	af00      	add	r7, sp, #0
 810798e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8107990:	bf00      	nop
 8107992:	370c      	adds	r7, #12
 8107994:	46bd      	mov	sp, r7
 8107996:	f85d 7b04 	ldr.w	r7, [sp], #4
 810799a:	4770      	bx	lr

0810799c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 810799c:	b480      	push	{r7}
 810799e:	b083      	sub	sp, #12
 81079a0:	af00      	add	r7, sp, #0
 81079a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 81079a4:	bf00      	nop
 81079a6:	370c      	adds	r7, #12
 81079a8:	46bd      	mov	sp, r7
 81079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81079ae:	4770      	bx	lr

081079b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81079b0:	b580      	push	{r7, lr}
 81079b2:	b082      	sub	sp, #8
 81079b4:	af00      	add	r7, sp, #0
 81079b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81079b8:	687b      	ldr	r3, [r7, #4]
 81079ba:	2b00      	cmp	r3, #0
 81079bc:	d101      	bne.n	81079c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 81079be:	2301      	movs	r3, #1
 81079c0:	e042      	b.n	8107a48 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 81079c2:	687b      	ldr	r3, [r7, #4]
 81079c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81079c8:	2b00      	cmp	r3, #0
 81079ca:	d106      	bne.n	81079da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81079cc:	687b      	ldr	r3, [r7, #4]
 81079ce:	2200      	movs	r2, #0
 81079d0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 81079d4:	6878      	ldr	r0, [r7, #4]
 81079d6:	f7fa fb13 	bl	8102000 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 81079da:	687b      	ldr	r3, [r7, #4]
 81079dc:	2224      	movs	r2, #36	; 0x24
 81079de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 81079e2:	687b      	ldr	r3, [r7, #4]
 81079e4:	681b      	ldr	r3, [r3, #0]
 81079e6:	681a      	ldr	r2, [r3, #0]
 81079e8:	687b      	ldr	r3, [r7, #4]
 81079ea:	681b      	ldr	r3, [r3, #0]
 81079ec:	f022 0201 	bic.w	r2, r2, #1
 81079f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 81079f2:	6878      	ldr	r0, [r7, #4]
 81079f4:	f000 f968 	bl	8107cc8 <UART_SetConfig>
 81079f8:	4603      	mov	r3, r0
 81079fa:	2b01      	cmp	r3, #1
 81079fc:	d101      	bne.n	8107a02 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 81079fe:	2301      	movs	r3, #1
 8107a00:	e022      	b.n	8107a48 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8107a02:	687b      	ldr	r3, [r7, #4]
 8107a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107a06:	2b00      	cmp	r3, #0
 8107a08:	d002      	beq.n	8107a10 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8107a0a:	6878      	ldr	r0, [r7, #4]
 8107a0c:	f000 ff0c 	bl	8108828 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8107a10:	687b      	ldr	r3, [r7, #4]
 8107a12:	681b      	ldr	r3, [r3, #0]
 8107a14:	685a      	ldr	r2, [r3, #4]
 8107a16:	687b      	ldr	r3, [r7, #4]
 8107a18:	681b      	ldr	r3, [r3, #0]
 8107a1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8107a1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8107a20:	687b      	ldr	r3, [r7, #4]
 8107a22:	681b      	ldr	r3, [r3, #0]
 8107a24:	689a      	ldr	r2, [r3, #8]
 8107a26:	687b      	ldr	r3, [r7, #4]
 8107a28:	681b      	ldr	r3, [r3, #0]
 8107a2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8107a2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8107a30:	687b      	ldr	r3, [r7, #4]
 8107a32:	681b      	ldr	r3, [r3, #0]
 8107a34:	681a      	ldr	r2, [r3, #0]
 8107a36:	687b      	ldr	r3, [r7, #4]
 8107a38:	681b      	ldr	r3, [r3, #0]
 8107a3a:	f042 0201 	orr.w	r2, r2, #1
 8107a3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8107a40:	6878      	ldr	r0, [r7, #4]
 8107a42:	f000 ff93 	bl	810896c <UART_CheckIdleState>
 8107a46:	4603      	mov	r3, r0
}
 8107a48:	4618      	mov	r0, r3
 8107a4a:	3708      	adds	r7, #8
 8107a4c:	46bd      	mov	sp, r7
 8107a4e:	bd80      	pop	{r7, pc}

08107a50 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8107a50:	b580      	push	{r7, lr}
 8107a52:	b08a      	sub	sp, #40	; 0x28
 8107a54:	af02      	add	r7, sp, #8
 8107a56:	60f8      	str	r0, [r7, #12]
 8107a58:	60b9      	str	r1, [r7, #8]
 8107a5a:	603b      	str	r3, [r7, #0]
 8107a5c:	4613      	mov	r3, r2
 8107a5e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8107a60:	68fb      	ldr	r3, [r7, #12]
 8107a62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8107a66:	2b20      	cmp	r3, #32
 8107a68:	f040 8083 	bne.w	8107b72 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8107a6c:	68bb      	ldr	r3, [r7, #8]
 8107a6e:	2b00      	cmp	r3, #0
 8107a70:	d002      	beq.n	8107a78 <HAL_UART_Transmit+0x28>
 8107a72:	88fb      	ldrh	r3, [r7, #6]
 8107a74:	2b00      	cmp	r3, #0
 8107a76:	d101      	bne.n	8107a7c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8107a78:	2301      	movs	r3, #1
 8107a7a:	e07b      	b.n	8107b74 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8107a7c:	68fb      	ldr	r3, [r7, #12]
 8107a7e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8107a82:	2b01      	cmp	r3, #1
 8107a84:	d101      	bne.n	8107a8a <HAL_UART_Transmit+0x3a>
 8107a86:	2302      	movs	r3, #2
 8107a88:	e074      	b.n	8107b74 <HAL_UART_Transmit+0x124>
 8107a8a:	68fb      	ldr	r3, [r7, #12]
 8107a8c:	2201      	movs	r2, #1
 8107a8e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107a92:	68fb      	ldr	r3, [r7, #12]
 8107a94:	2200      	movs	r2, #0
 8107a96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8107a9a:	68fb      	ldr	r3, [r7, #12]
 8107a9c:	2221      	movs	r2, #33	; 0x21
 8107a9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8107aa2:	f7fa fbf9 	bl	8102298 <HAL_GetTick>
 8107aa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8107aa8:	68fb      	ldr	r3, [r7, #12]
 8107aaa:	88fa      	ldrh	r2, [r7, #6]
 8107aac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8107ab0:	68fb      	ldr	r3, [r7, #12]
 8107ab2:	88fa      	ldrh	r2, [r7, #6]
 8107ab4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8107ab8:	68fb      	ldr	r3, [r7, #12]
 8107aba:	689b      	ldr	r3, [r3, #8]
 8107abc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107ac0:	d108      	bne.n	8107ad4 <HAL_UART_Transmit+0x84>
 8107ac2:	68fb      	ldr	r3, [r7, #12]
 8107ac4:	691b      	ldr	r3, [r3, #16]
 8107ac6:	2b00      	cmp	r3, #0
 8107ac8:	d104      	bne.n	8107ad4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8107aca:	2300      	movs	r3, #0
 8107acc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8107ace:	68bb      	ldr	r3, [r7, #8]
 8107ad0:	61bb      	str	r3, [r7, #24]
 8107ad2:	e003      	b.n	8107adc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8107ad4:	68bb      	ldr	r3, [r7, #8]
 8107ad6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8107ad8:	2300      	movs	r3, #0
 8107ada:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8107adc:	68fb      	ldr	r3, [r7, #12]
 8107ade:	2200      	movs	r2, #0
 8107ae0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8107ae4:	e02c      	b.n	8107b40 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8107ae6:	683b      	ldr	r3, [r7, #0]
 8107ae8:	9300      	str	r3, [sp, #0]
 8107aea:	697b      	ldr	r3, [r7, #20]
 8107aec:	2200      	movs	r2, #0
 8107aee:	2180      	movs	r1, #128	; 0x80
 8107af0:	68f8      	ldr	r0, [r7, #12]
 8107af2:	f000 ff83 	bl	81089fc <UART_WaitOnFlagUntilTimeout>
 8107af6:	4603      	mov	r3, r0
 8107af8:	2b00      	cmp	r3, #0
 8107afa:	d001      	beq.n	8107b00 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8107afc:	2303      	movs	r3, #3
 8107afe:	e039      	b.n	8107b74 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8107b00:	69fb      	ldr	r3, [r7, #28]
 8107b02:	2b00      	cmp	r3, #0
 8107b04:	d10b      	bne.n	8107b1e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8107b06:	69bb      	ldr	r3, [r7, #24]
 8107b08:	881b      	ldrh	r3, [r3, #0]
 8107b0a:	461a      	mov	r2, r3
 8107b0c:	68fb      	ldr	r3, [r7, #12]
 8107b0e:	681b      	ldr	r3, [r3, #0]
 8107b10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8107b14:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8107b16:	69bb      	ldr	r3, [r7, #24]
 8107b18:	3302      	adds	r3, #2
 8107b1a:	61bb      	str	r3, [r7, #24]
 8107b1c:	e007      	b.n	8107b2e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8107b1e:	69fb      	ldr	r3, [r7, #28]
 8107b20:	781a      	ldrb	r2, [r3, #0]
 8107b22:	68fb      	ldr	r3, [r7, #12]
 8107b24:	681b      	ldr	r3, [r3, #0]
 8107b26:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8107b28:	69fb      	ldr	r3, [r7, #28]
 8107b2a:	3301      	adds	r3, #1
 8107b2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8107b2e:	68fb      	ldr	r3, [r7, #12]
 8107b30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107b34:	b29b      	uxth	r3, r3
 8107b36:	3b01      	subs	r3, #1
 8107b38:	b29a      	uxth	r2, r3
 8107b3a:	68fb      	ldr	r3, [r7, #12]
 8107b3c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8107b40:	68fb      	ldr	r3, [r7, #12]
 8107b42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107b46:	b29b      	uxth	r3, r3
 8107b48:	2b00      	cmp	r3, #0
 8107b4a:	d1cc      	bne.n	8107ae6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8107b4c:	683b      	ldr	r3, [r7, #0]
 8107b4e:	9300      	str	r3, [sp, #0]
 8107b50:	697b      	ldr	r3, [r7, #20]
 8107b52:	2200      	movs	r2, #0
 8107b54:	2140      	movs	r1, #64	; 0x40
 8107b56:	68f8      	ldr	r0, [r7, #12]
 8107b58:	f000 ff50 	bl	81089fc <UART_WaitOnFlagUntilTimeout>
 8107b5c:	4603      	mov	r3, r0
 8107b5e:	2b00      	cmp	r3, #0
 8107b60:	d001      	beq.n	8107b66 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8107b62:	2303      	movs	r3, #3
 8107b64:	e006      	b.n	8107b74 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8107b66:	68fb      	ldr	r3, [r7, #12]
 8107b68:	2220      	movs	r2, #32
 8107b6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8107b6e:	2300      	movs	r3, #0
 8107b70:	e000      	b.n	8107b74 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8107b72:	2302      	movs	r3, #2
  }
}
 8107b74:	4618      	mov	r0, r3
 8107b76:	3720      	adds	r7, #32
 8107b78:	46bd      	mov	sp, r7
 8107b7a:	bd80      	pop	{r7, pc}

08107b7c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8107b7c:	b580      	push	{r7, lr}
 8107b7e:	b084      	sub	sp, #16
 8107b80:	af00      	add	r7, sp, #0
 8107b82:	60f8      	str	r0, [r7, #12]
 8107b84:	60b9      	str	r1, [r7, #8]
 8107b86:	4613      	mov	r3, r2
 8107b88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8107b8a:	68fb      	ldr	r3, [r7, #12]
 8107b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107b90:	2b20      	cmp	r3, #32
 8107b92:	d170      	bne.n	8107c76 <HAL_UART_Receive_DMA+0xfa>
  {
    if ((pData == NULL) || (Size == 0U))
 8107b94:	68bb      	ldr	r3, [r7, #8]
 8107b96:	2b00      	cmp	r3, #0
 8107b98:	d002      	beq.n	8107ba0 <HAL_UART_Receive_DMA+0x24>
 8107b9a:	88fb      	ldrh	r3, [r7, #6]
 8107b9c:	2b00      	cmp	r3, #0
 8107b9e:	d101      	bne.n	8107ba4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8107ba0:	2301      	movs	r3, #1
 8107ba2:	e069      	b.n	8107c78 <HAL_UART_Receive_DMA+0xfc>
    }

    __HAL_LOCK(huart);
 8107ba4:	68fb      	ldr	r3, [r7, #12]
 8107ba6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8107baa:	2b01      	cmp	r3, #1
 8107bac:	d101      	bne.n	8107bb2 <HAL_UART_Receive_DMA+0x36>
 8107bae:	2302      	movs	r3, #2
 8107bb0:	e062      	b.n	8107c78 <HAL_UART_Receive_DMA+0xfc>
 8107bb2:	68fb      	ldr	r3, [r7, #12]
 8107bb4:	2201      	movs	r2, #1
 8107bb6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr = pData;
 8107bba:	68fb      	ldr	r3, [r7, #12]
 8107bbc:	68ba      	ldr	r2, [r7, #8]
 8107bbe:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize = Size;
 8107bc0:	68fb      	ldr	r3, [r7, #12]
 8107bc2:	88fa      	ldrh	r2, [r7, #6]
 8107bc4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107bc8:	68fb      	ldr	r3, [r7, #12]
 8107bca:	2200      	movs	r2, #0
 8107bcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8107bd0:	68fb      	ldr	r3, [r7, #12]
 8107bd2:	2222      	movs	r2, #34	; 0x22
 8107bd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmarx != NULL)
 8107bd8:	68fb      	ldr	r3, [r7, #12]
 8107bda:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107bdc:	2b00      	cmp	r3, #0
 8107bde:	d02c      	beq.n	8107c3a <HAL_UART_Receive_DMA+0xbe>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8107be0:	68fb      	ldr	r3, [r7, #12]
 8107be2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107be4:	4a26      	ldr	r2, [pc, #152]	; (8107c80 <HAL_UART_Receive_DMA+0x104>)
 8107be6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8107be8:	68fb      	ldr	r3, [r7, #12]
 8107bea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107bec:	4a25      	ldr	r2, [pc, #148]	; (8107c84 <HAL_UART_Receive_DMA+0x108>)
 8107bee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8107bf0:	68fb      	ldr	r3, [r7, #12]
 8107bf2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107bf4:	4a24      	ldr	r2, [pc, #144]	; (8107c88 <HAL_UART_Receive_DMA+0x10c>)
 8107bf6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8107bf8:	68fb      	ldr	r3, [r7, #12]
 8107bfa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107bfc:	2200      	movs	r2, #0
 8107bfe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8107c00:	68fb      	ldr	r3, [r7, #12]
 8107c02:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8107c04:	68fb      	ldr	r3, [r7, #12]
 8107c06:	681b      	ldr	r3, [r3, #0]
 8107c08:	3324      	adds	r3, #36	; 0x24
 8107c0a:	4619      	mov	r1, r3
 8107c0c:	68fb      	ldr	r3, [r7, #12]
 8107c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107c10:	461a      	mov	r2, r3
 8107c12:	88fb      	ldrh	r3, [r7, #6]
 8107c14:	f7fa ffb4 	bl	8102b80 <HAL_DMA_Start_IT>
 8107c18:	4603      	mov	r3, r0
 8107c1a:	2b00      	cmp	r3, #0
 8107c1c:	d00d      	beq.n	8107c3a <HAL_UART_Receive_DMA+0xbe>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8107c1e:	68fb      	ldr	r3, [r7, #12]
 8107c20:	2210      	movs	r2, #16
 8107c22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8107c26:	68fb      	ldr	r3, [r7, #12]
 8107c28:	2200      	movs	r2, #0
 8107c2a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8107c2e:	68fb      	ldr	r3, [r7, #12]
 8107c30:	2220      	movs	r2, #32
 8107c32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 8107c36:	2301      	movs	r3, #1
 8107c38:	e01e      	b.n	8107c78 <HAL_UART_Receive_DMA+0xfc>
      }
    }
    __HAL_UNLOCK(huart);
 8107c3a:	68fb      	ldr	r3, [r7, #12]
 8107c3c:	2200      	movs	r2, #0
 8107c3e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8107c42:	68fb      	ldr	r3, [r7, #12]
 8107c44:	681b      	ldr	r3, [r3, #0]
 8107c46:	681a      	ldr	r2, [r3, #0]
 8107c48:	68fb      	ldr	r3, [r7, #12]
 8107c4a:	681b      	ldr	r3, [r3, #0]
 8107c4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8107c50:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8107c52:	68fb      	ldr	r3, [r7, #12]
 8107c54:	681b      	ldr	r3, [r3, #0]
 8107c56:	689a      	ldr	r2, [r3, #8]
 8107c58:	68fb      	ldr	r3, [r7, #12]
 8107c5a:	681b      	ldr	r3, [r3, #0]
 8107c5c:	f042 0201 	orr.w	r2, r2, #1
 8107c60:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8107c62:	68fb      	ldr	r3, [r7, #12]
 8107c64:	681b      	ldr	r3, [r3, #0]
 8107c66:	689a      	ldr	r2, [r3, #8]
 8107c68:	68fb      	ldr	r3, [r7, #12]
 8107c6a:	681b      	ldr	r3, [r3, #0]
 8107c6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8107c70:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8107c72:	2300      	movs	r3, #0
 8107c74:	e000      	b.n	8107c78 <HAL_UART_Receive_DMA+0xfc>
  }
  else
  {
    return HAL_BUSY;
 8107c76:	2302      	movs	r3, #2
  }
}
 8107c78:	4618      	mov	r0, r3
 8107c7a:	3710      	adds	r7, #16
 8107c7c:	46bd      	mov	sp, r7
 8107c7e:	bd80      	pop	{r7, pc}
 8107c80:	08108b7f 	.word	0x08108b7f
 8107c84:	08108be5 	.word	0x08108be5
 8107c88:	08108c01 	.word	0x08108c01

08107c8c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8107c8c:	b480      	push	{r7}
 8107c8e:	b083      	sub	sp, #12
 8107c90:	af00      	add	r7, sp, #0
 8107c92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8107c94:	bf00      	nop
 8107c96:	370c      	adds	r7, #12
 8107c98:	46bd      	mov	sp, r7
 8107c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c9e:	4770      	bx	lr

08107ca0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8107ca0:	b480      	push	{r7}
 8107ca2:	b083      	sub	sp, #12
 8107ca4:	af00      	add	r7, sp, #0
 8107ca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8107ca8:	bf00      	nop
 8107caa:	370c      	adds	r7, #12
 8107cac:	46bd      	mov	sp, r7
 8107cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cb2:	4770      	bx	lr

08107cb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8107cb4:	b480      	push	{r7}
 8107cb6:	b083      	sub	sp, #12
 8107cb8:	af00      	add	r7, sp, #0
 8107cba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8107cbc:	bf00      	nop
 8107cbe:	370c      	adds	r7, #12
 8107cc0:	46bd      	mov	sp, r7
 8107cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cc6:	4770      	bx	lr

08107cc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8107cc8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8107ccc:	b08e      	sub	sp, #56	; 0x38
 8107cce:	af00      	add	r7, sp, #0
 8107cd0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8107cd2:	2300      	movs	r3, #0
 8107cd4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8107cd8:	687b      	ldr	r3, [r7, #4]
 8107cda:	689a      	ldr	r2, [r3, #8]
 8107cdc:	687b      	ldr	r3, [r7, #4]
 8107cde:	691b      	ldr	r3, [r3, #16]
 8107ce0:	431a      	orrs	r2, r3
 8107ce2:	687b      	ldr	r3, [r7, #4]
 8107ce4:	695b      	ldr	r3, [r3, #20]
 8107ce6:	431a      	orrs	r2, r3
 8107ce8:	687b      	ldr	r3, [r7, #4]
 8107cea:	69db      	ldr	r3, [r3, #28]
 8107cec:	4313      	orrs	r3, r2
 8107cee:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8107cf0:	687b      	ldr	r3, [r7, #4]
 8107cf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8107cf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107cf6:	4313      	orrs	r3, r2
 8107cf8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8107cfa:	687b      	ldr	r3, [r7, #4]
 8107cfc:	681b      	ldr	r3, [r3, #0]
 8107cfe:	681a      	ldr	r2, [r3, #0]
 8107d00:	4bc2      	ldr	r3, [pc, #776]	; (810800c <UART_SetConfig+0x344>)
 8107d02:	4013      	ands	r3, r2
 8107d04:	687a      	ldr	r2, [r7, #4]
 8107d06:	6812      	ldr	r2, [r2, #0]
 8107d08:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8107d0a:	430b      	orrs	r3, r1
 8107d0c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8107d0e:	687b      	ldr	r3, [r7, #4]
 8107d10:	681b      	ldr	r3, [r3, #0]
 8107d12:	685b      	ldr	r3, [r3, #4]
 8107d14:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8107d18:	687b      	ldr	r3, [r7, #4]
 8107d1a:	68da      	ldr	r2, [r3, #12]
 8107d1c:	687b      	ldr	r3, [r7, #4]
 8107d1e:	681b      	ldr	r3, [r3, #0]
 8107d20:	430a      	orrs	r2, r1
 8107d22:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8107d24:	687b      	ldr	r3, [r7, #4]
 8107d26:	699b      	ldr	r3, [r3, #24]
 8107d28:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8107d2a:	687b      	ldr	r3, [r7, #4]
 8107d2c:	681b      	ldr	r3, [r3, #0]
 8107d2e:	4ab8      	ldr	r2, [pc, #736]	; (8108010 <UART_SetConfig+0x348>)
 8107d30:	4293      	cmp	r3, r2
 8107d32:	d004      	beq.n	8107d3e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8107d34:	687b      	ldr	r3, [r7, #4]
 8107d36:	6a1b      	ldr	r3, [r3, #32]
 8107d38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8107d3a:	4313      	orrs	r3, r2
 8107d3c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8107d3e:	687b      	ldr	r3, [r7, #4]
 8107d40:	681b      	ldr	r3, [r3, #0]
 8107d42:	689b      	ldr	r3, [r3, #8]
 8107d44:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8107d48:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8107d4c:	687a      	ldr	r2, [r7, #4]
 8107d4e:	6812      	ldr	r2, [r2, #0]
 8107d50:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8107d52:	430b      	orrs	r3, r1
 8107d54:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8107d56:	687b      	ldr	r3, [r7, #4]
 8107d58:	681b      	ldr	r3, [r3, #0]
 8107d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107d5c:	f023 010f 	bic.w	r1, r3, #15
 8107d60:	687b      	ldr	r3, [r7, #4]
 8107d62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8107d64:	687b      	ldr	r3, [r7, #4]
 8107d66:	681b      	ldr	r3, [r3, #0]
 8107d68:	430a      	orrs	r2, r1
 8107d6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8107d6c:	687b      	ldr	r3, [r7, #4]
 8107d6e:	681b      	ldr	r3, [r3, #0]
 8107d70:	4aa8      	ldr	r2, [pc, #672]	; (8108014 <UART_SetConfig+0x34c>)
 8107d72:	4293      	cmp	r3, r2
 8107d74:	d177      	bne.n	8107e66 <UART_SetConfig+0x19e>
 8107d76:	4ba8      	ldr	r3, [pc, #672]	; (8108018 <UART_SetConfig+0x350>)
 8107d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107d7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107d7e:	2b28      	cmp	r3, #40	; 0x28
 8107d80:	d86c      	bhi.n	8107e5c <UART_SetConfig+0x194>
 8107d82:	a201      	add	r2, pc, #4	; (adr r2, 8107d88 <UART_SetConfig+0xc0>)
 8107d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107d88:	08107e2d 	.word	0x08107e2d
 8107d8c:	08107e5d 	.word	0x08107e5d
 8107d90:	08107e5d 	.word	0x08107e5d
 8107d94:	08107e5d 	.word	0x08107e5d
 8107d98:	08107e5d 	.word	0x08107e5d
 8107d9c:	08107e5d 	.word	0x08107e5d
 8107da0:	08107e5d 	.word	0x08107e5d
 8107da4:	08107e5d 	.word	0x08107e5d
 8107da8:	08107e35 	.word	0x08107e35
 8107dac:	08107e5d 	.word	0x08107e5d
 8107db0:	08107e5d 	.word	0x08107e5d
 8107db4:	08107e5d 	.word	0x08107e5d
 8107db8:	08107e5d 	.word	0x08107e5d
 8107dbc:	08107e5d 	.word	0x08107e5d
 8107dc0:	08107e5d 	.word	0x08107e5d
 8107dc4:	08107e5d 	.word	0x08107e5d
 8107dc8:	08107e3d 	.word	0x08107e3d
 8107dcc:	08107e5d 	.word	0x08107e5d
 8107dd0:	08107e5d 	.word	0x08107e5d
 8107dd4:	08107e5d 	.word	0x08107e5d
 8107dd8:	08107e5d 	.word	0x08107e5d
 8107ddc:	08107e5d 	.word	0x08107e5d
 8107de0:	08107e5d 	.word	0x08107e5d
 8107de4:	08107e5d 	.word	0x08107e5d
 8107de8:	08107e45 	.word	0x08107e45
 8107dec:	08107e5d 	.word	0x08107e5d
 8107df0:	08107e5d 	.word	0x08107e5d
 8107df4:	08107e5d 	.word	0x08107e5d
 8107df8:	08107e5d 	.word	0x08107e5d
 8107dfc:	08107e5d 	.word	0x08107e5d
 8107e00:	08107e5d 	.word	0x08107e5d
 8107e04:	08107e5d 	.word	0x08107e5d
 8107e08:	08107e4d 	.word	0x08107e4d
 8107e0c:	08107e5d 	.word	0x08107e5d
 8107e10:	08107e5d 	.word	0x08107e5d
 8107e14:	08107e5d 	.word	0x08107e5d
 8107e18:	08107e5d 	.word	0x08107e5d
 8107e1c:	08107e5d 	.word	0x08107e5d
 8107e20:	08107e5d 	.word	0x08107e5d
 8107e24:	08107e5d 	.word	0x08107e5d
 8107e28:	08107e55 	.word	0x08107e55
 8107e2c:	2301      	movs	r3, #1
 8107e2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107e32:	e231      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107e34:	2304      	movs	r3, #4
 8107e36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107e3a:	e22d      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107e3c:	2308      	movs	r3, #8
 8107e3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107e42:	e229      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107e44:	2310      	movs	r3, #16
 8107e46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107e4a:	e225      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107e4c:	2320      	movs	r3, #32
 8107e4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107e52:	e221      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107e54:	2340      	movs	r3, #64	; 0x40
 8107e56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107e5a:	e21d      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107e5c:	2380      	movs	r3, #128	; 0x80
 8107e5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107e62:	bf00      	nop
 8107e64:	e218      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107e66:	687b      	ldr	r3, [r7, #4]
 8107e68:	681b      	ldr	r3, [r3, #0]
 8107e6a:	4a6c      	ldr	r2, [pc, #432]	; (810801c <UART_SetConfig+0x354>)
 8107e6c:	4293      	cmp	r3, r2
 8107e6e:	d132      	bne.n	8107ed6 <UART_SetConfig+0x20e>
 8107e70:	4b69      	ldr	r3, [pc, #420]	; (8108018 <UART_SetConfig+0x350>)
 8107e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107e74:	f003 0307 	and.w	r3, r3, #7
 8107e78:	2b05      	cmp	r3, #5
 8107e7a:	d827      	bhi.n	8107ecc <UART_SetConfig+0x204>
 8107e7c:	a201      	add	r2, pc, #4	; (adr r2, 8107e84 <UART_SetConfig+0x1bc>)
 8107e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107e82:	bf00      	nop
 8107e84:	08107e9d 	.word	0x08107e9d
 8107e88:	08107ea5 	.word	0x08107ea5
 8107e8c:	08107ead 	.word	0x08107ead
 8107e90:	08107eb5 	.word	0x08107eb5
 8107e94:	08107ebd 	.word	0x08107ebd
 8107e98:	08107ec5 	.word	0x08107ec5
 8107e9c:	2300      	movs	r3, #0
 8107e9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107ea2:	e1f9      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107ea4:	2304      	movs	r3, #4
 8107ea6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107eaa:	e1f5      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107eac:	2308      	movs	r3, #8
 8107eae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107eb2:	e1f1      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107eb4:	2310      	movs	r3, #16
 8107eb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107eba:	e1ed      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107ebc:	2320      	movs	r3, #32
 8107ebe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107ec2:	e1e9      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107ec4:	2340      	movs	r3, #64	; 0x40
 8107ec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107eca:	e1e5      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107ecc:	2380      	movs	r3, #128	; 0x80
 8107ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107ed2:	bf00      	nop
 8107ed4:	e1e0      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107ed6:	687b      	ldr	r3, [r7, #4]
 8107ed8:	681b      	ldr	r3, [r3, #0]
 8107eda:	4a51      	ldr	r2, [pc, #324]	; (8108020 <UART_SetConfig+0x358>)
 8107edc:	4293      	cmp	r3, r2
 8107ede:	d132      	bne.n	8107f46 <UART_SetConfig+0x27e>
 8107ee0:	4b4d      	ldr	r3, [pc, #308]	; (8108018 <UART_SetConfig+0x350>)
 8107ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107ee4:	f003 0307 	and.w	r3, r3, #7
 8107ee8:	2b05      	cmp	r3, #5
 8107eea:	d827      	bhi.n	8107f3c <UART_SetConfig+0x274>
 8107eec:	a201      	add	r2, pc, #4	; (adr r2, 8107ef4 <UART_SetConfig+0x22c>)
 8107eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107ef2:	bf00      	nop
 8107ef4:	08107f0d 	.word	0x08107f0d
 8107ef8:	08107f15 	.word	0x08107f15
 8107efc:	08107f1d 	.word	0x08107f1d
 8107f00:	08107f25 	.word	0x08107f25
 8107f04:	08107f2d 	.word	0x08107f2d
 8107f08:	08107f35 	.word	0x08107f35
 8107f0c:	2300      	movs	r3, #0
 8107f0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f12:	e1c1      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f14:	2304      	movs	r3, #4
 8107f16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f1a:	e1bd      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f1c:	2308      	movs	r3, #8
 8107f1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f22:	e1b9      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f24:	2310      	movs	r3, #16
 8107f26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f2a:	e1b5      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f2c:	2320      	movs	r3, #32
 8107f2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f32:	e1b1      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f34:	2340      	movs	r3, #64	; 0x40
 8107f36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f3a:	e1ad      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f3c:	2380      	movs	r3, #128	; 0x80
 8107f3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f42:	bf00      	nop
 8107f44:	e1a8      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f46:	687b      	ldr	r3, [r7, #4]
 8107f48:	681b      	ldr	r3, [r3, #0]
 8107f4a:	4a36      	ldr	r2, [pc, #216]	; (8108024 <UART_SetConfig+0x35c>)
 8107f4c:	4293      	cmp	r3, r2
 8107f4e:	d132      	bne.n	8107fb6 <UART_SetConfig+0x2ee>
 8107f50:	4b31      	ldr	r3, [pc, #196]	; (8108018 <UART_SetConfig+0x350>)
 8107f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107f54:	f003 0307 	and.w	r3, r3, #7
 8107f58:	2b05      	cmp	r3, #5
 8107f5a:	d827      	bhi.n	8107fac <UART_SetConfig+0x2e4>
 8107f5c:	a201      	add	r2, pc, #4	; (adr r2, 8107f64 <UART_SetConfig+0x29c>)
 8107f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107f62:	bf00      	nop
 8107f64:	08107f7d 	.word	0x08107f7d
 8107f68:	08107f85 	.word	0x08107f85
 8107f6c:	08107f8d 	.word	0x08107f8d
 8107f70:	08107f95 	.word	0x08107f95
 8107f74:	08107f9d 	.word	0x08107f9d
 8107f78:	08107fa5 	.word	0x08107fa5
 8107f7c:	2300      	movs	r3, #0
 8107f7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f82:	e189      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f84:	2304      	movs	r3, #4
 8107f86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f8a:	e185      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f8c:	2308      	movs	r3, #8
 8107f8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f92:	e181      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f94:	2310      	movs	r3, #16
 8107f96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107f9a:	e17d      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107f9c:	2320      	movs	r3, #32
 8107f9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107fa2:	e179      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107fa4:	2340      	movs	r3, #64	; 0x40
 8107fa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107faa:	e175      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107fac:	2380      	movs	r3, #128	; 0x80
 8107fae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107fb2:	bf00      	nop
 8107fb4:	e170      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107fb6:	687b      	ldr	r3, [r7, #4]
 8107fb8:	681b      	ldr	r3, [r3, #0]
 8107fba:	4a1b      	ldr	r2, [pc, #108]	; (8108028 <UART_SetConfig+0x360>)
 8107fbc:	4293      	cmp	r3, r2
 8107fbe:	d142      	bne.n	8108046 <UART_SetConfig+0x37e>
 8107fc0:	4b15      	ldr	r3, [pc, #84]	; (8108018 <UART_SetConfig+0x350>)
 8107fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107fc4:	f003 0307 	and.w	r3, r3, #7
 8107fc8:	2b05      	cmp	r3, #5
 8107fca:	d837      	bhi.n	810803c <UART_SetConfig+0x374>
 8107fcc:	a201      	add	r2, pc, #4	; (adr r2, 8107fd4 <UART_SetConfig+0x30c>)
 8107fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107fd2:	bf00      	nop
 8107fd4:	08107fed 	.word	0x08107fed
 8107fd8:	08107ff5 	.word	0x08107ff5
 8107fdc:	08107ffd 	.word	0x08107ffd
 8107fe0:	08108005 	.word	0x08108005
 8107fe4:	0810802d 	.word	0x0810802d
 8107fe8:	08108035 	.word	0x08108035
 8107fec:	2300      	movs	r3, #0
 8107fee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107ff2:	e151      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107ff4:	2304      	movs	r3, #4
 8107ff6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8107ffa:	e14d      	b.n	8108298 <UART_SetConfig+0x5d0>
 8107ffc:	2308      	movs	r3, #8
 8107ffe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108002:	e149      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108004:	2310      	movs	r3, #16
 8108006:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810800a:	e145      	b.n	8108298 <UART_SetConfig+0x5d0>
 810800c:	cfff69f3 	.word	0xcfff69f3
 8108010:	58000c00 	.word	0x58000c00
 8108014:	40011000 	.word	0x40011000
 8108018:	58024400 	.word	0x58024400
 810801c:	40004400 	.word	0x40004400
 8108020:	40004800 	.word	0x40004800
 8108024:	40004c00 	.word	0x40004c00
 8108028:	40005000 	.word	0x40005000
 810802c:	2320      	movs	r3, #32
 810802e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108032:	e131      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108034:	2340      	movs	r3, #64	; 0x40
 8108036:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810803a:	e12d      	b.n	8108298 <UART_SetConfig+0x5d0>
 810803c:	2380      	movs	r3, #128	; 0x80
 810803e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108042:	bf00      	nop
 8108044:	e128      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108046:	687b      	ldr	r3, [r7, #4]
 8108048:	681b      	ldr	r3, [r3, #0]
 810804a:	4ab6      	ldr	r2, [pc, #728]	; (8108324 <UART_SetConfig+0x65c>)
 810804c:	4293      	cmp	r3, r2
 810804e:	d178      	bne.n	8108142 <UART_SetConfig+0x47a>
 8108050:	4bb5      	ldr	r3, [pc, #724]	; (8108328 <UART_SetConfig+0x660>)
 8108052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108054:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8108058:	2b28      	cmp	r3, #40	; 0x28
 810805a:	d86d      	bhi.n	8108138 <UART_SetConfig+0x470>
 810805c:	a201      	add	r2, pc, #4	; (adr r2, 8108064 <UART_SetConfig+0x39c>)
 810805e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108062:	bf00      	nop
 8108064:	08108109 	.word	0x08108109
 8108068:	08108139 	.word	0x08108139
 810806c:	08108139 	.word	0x08108139
 8108070:	08108139 	.word	0x08108139
 8108074:	08108139 	.word	0x08108139
 8108078:	08108139 	.word	0x08108139
 810807c:	08108139 	.word	0x08108139
 8108080:	08108139 	.word	0x08108139
 8108084:	08108111 	.word	0x08108111
 8108088:	08108139 	.word	0x08108139
 810808c:	08108139 	.word	0x08108139
 8108090:	08108139 	.word	0x08108139
 8108094:	08108139 	.word	0x08108139
 8108098:	08108139 	.word	0x08108139
 810809c:	08108139 	.word	0x08108139
 81080a0:	08108139 	.word	0x08108139
 81080a4:	08108119 	.word	0x08108119
 81080a8:	08108139 	.word	0x08108139
 81080ac:	08108139 	.word	0x08108139
 81080b0:	08108139 	.word	0x08108139
 81080b4:	08108139 	.word	0x08108139
 81080b8:	08108139 	.word	0x08108139
 81080bc:	08108139 	.word	0x08108139
 81080c0:	08108139 	.word	0x08108139
 81080c4:	08108121 	.word	0x08108121
 81080c8:	08108139 	.word	0x08108139
 81080cc:	08108139 	.word	0x08108139
 81080d0:	08108139 	.word	0x08108139
 81080d4:	08108139 	.word	0x08108139
 81080d8:	08108139 	.word	0x08108139
 81080dc:	08108139 	.word	0x08108139
 81080e0:	08108139 	.word	0x08108139
 81080e4:	08108129 	.word	0x08108129
 81080e8:	08108139 	.word	0x08108139
 81080ec:	08108139 	.word	0x08108139
 81080f0:	08108139 	.word	0x08108139
 81080f4:	08108139 	.word	0x08108139
 81080f8:	08108139 	.word	0x08108139
 81080fc:	08108139 	.word	0x08108139
 8108100:	08108139 	.word	0x08108139
 8108104:	08108131 	.word	0x08108131
 8108108:	2301      	movs	r3, #1
 810810a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810810e:	e0c3      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108110:	2304      	movs	r3, #4
 8108112:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108116:	e0bf      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108118:	2308      	movs	r3, #8
 810811a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810811e:	e0bb      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108120:	2310      	movs	r3, #16
 8108122:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108126:	e0b7      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108128:	2320      	movs	r3, #32
 810812a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810812e:	e0b3      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108130:	2340      	movs	r3, #64	; 0x40
 8108132:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108136:	e0af      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108138:	2380      	movs	r3, #128	; 0x80
 810813a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810813e:	bf00      	nop
 8108140:	e0aa      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108142:	687b      	ldr	r3, [r7, #4]
 8108144:	681b      	ldr	r3, [r3, #0]
 8108146:	4a79      	ldr	r2, [pc, #484]	; (810832c <UART_SetConfig+0x664>)
 8108148:	4293      	cmp	r3, r2
 810814a:	d132      	bne.n	81081b2 <UART_SetConfig+0x4ea>
 810814c:	4b76      	ldr	r3, [pc, #472]	; (8108328 <UART_SetConfig+0x660>)
 810814e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108150:	f003 0307 	and.w	r3, r3, #7
 8108154:	2b05      	cmp	r3, #5
 8108156:	d827      	bhi.n	81081a8 <UART_SetConfig+0x4e0>
 8108158:	a201      	add	r2, pc, #4	; (adr r2, 8108160 <UART_SetConfig+0x498>)
 810815a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810815e:	bf00      	nop
 8108160:	08108179 	.word	0x08108179
 8108164:	08108181 	.word	0x08108181
 8108168:	08108189 	.word	0x08108189
 810816c:	08108191 	.word	0x08108191
 8108170:	08108199 	.word	0x08108199
 8108174:	081081a1 	.word	0x081081a1
 8108178:	2300      	movs	r3, #0
 810817a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810817e:	e08b      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108180:	2304      	movs	r3, #4
 8108182:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108186:	e087      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108188:	2308      	movs	r3, #8
 810818a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810818e:	e083      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108190:	2310      	movs	r3, #16
 8108192:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108196:	e07f      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108198:	2320      	movs	r3, #32
 810819a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810819e:	e07b      	b.n	8108298 <UART_SetConfig+0x5d0>
 81081a0:	2340      	movs	r3, #64	; 0x40
 81081a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081a6:	e077      	b.n	8108298 <UART_SetConfig+0x5d0>
 81081a8:	2380      	movs	r3, #128	; 0x80
 81081aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081ae:	bf00      	nop
 81081b0:	e072      	b.n	8108298 <UART_SetConfig+0x5d0>
 81081b2:	687b      	ldr	r3, [r7, #4]
 81081b4:	681b      	ldr	r3, [r3, #0]
 81081b6:	4a5e      	ldr	r2, [pc, #376]	; (8108330 <UART_SetConfig+0x668>)
 81081b8:	4293      	cmp	r3, r2
 81081ba:	d132      	bne.n	8108222 <UART_SetConfig+0x55a>
 81081bc:	4b5a      	ldr	r3, [pc, #360]	; (8108328 <UART_SetConfig+0x660>)
 81081be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81081c0:	f003 0307 	and.w	r3, r3, #7
 81081c4:	2b05      	cmp	r3, #5
 81081c6:	d827      	bhi.n	8108218 <UART_SetConfig+0x550>
 81081c8:	a201      	add	r2, pc, #4	; (adr r2, 81081d0 <UART_SetConfig+0x508>)
 81081ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81081ce:	bf00      	nop
 81081d0:	081081e9 	.word	0x081081e9
 81081d4:	081081f1 	.word	0x081081f1
 81081d8:	081081f9 	.word	0x081081f9
 81081dc:	08108201 	.word	0x08108201
 81081e0:	08108209 	.word	0x08108209
 81081e4:	08108211 	.word	0x08108211
 81081e8:	2300      	movs	r3, #0
 81081ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081ee:	e053      	b.n	8108298 <UART_SetConfig+0x5d0>
 81081f0:	2304      	movs	r3, #4
 81081f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081f6:	e04f      	b.n	8108298 <UART_SetConfig+0x5d0>
 81081f8:	2308      	movs	r3, #8
 81081fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 81081fe:	e04b      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108200:	2310      	movs	r3, #16
 8108202:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108206:	e047      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108208:	2320      	movs	r3, #32
 810820a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810820e:	e043      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108210:	2340      	movs	r3, #64	; 0x40
 8108212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108216:	e03f      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108218:	2380      	movs	r3, #128	; 0x80
 810821a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810821e:	bf00      	nop
 8108220:	e03a      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108222:	687b      	ldr	r3, [r7, #4]
 8108224:	681b      	ldr	r3, [r3, #0]
 8108226:	4a43      	ldr	r2, [pc, #268]	; (8108334 <UART_SetConfig+0x66c>)
 8108228:	4293      	cmp	r3, r2
 810822a:	d132      	bne.n	8108292 <UART_SetConfig+0x5ca>
 810822c:	4b3e      	ldr	r3, [pc, #248]	; (8108328 <UART_SetConfig+0x660>)
 810822e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108230:	f003 0307 	and.w	r3, r3, #7
 8108234:	2b05      	cmp	r3, #5
 8108236:	d827      	bhi.n	8108288 <UART_SetConfig+0x5c0>
 8108238:	a201      	add	r2, pc, #4	; (adr r2, 8108240 <UART_SetConfig+0x578>)
 810823a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810823e:	bf00      	nop
 8108240:	08108259 	.word	0x08108259
 8108244:	08108261 	.word	0x08108261
 8108248:	08108269 	.word	0x08108269
 810824c:	08108271 	.word	0x08108271
 8108250:	08108279 	.word	0x08108279
 8108254:	08108281 	.word	0x08108281
 8108258:	2302      	movs	r3, #2
 810825a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810825e:	e01b      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108260:	2304      	movs	r3, #4
 8108262:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108266:	e017      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108268:	2308      	movs	r3, #8
 810826a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810826e:	e013      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108270:	2310      	movs	r3, #16
 8108272:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108276:	e00f      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108278:	2320      	movs	r3, #32
 810827a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810827e:	e00b      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108280:	2340      	movs	r3, #64	; 0x40
 8108282:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8108286:	e007      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108288:	2380      	movs	r3, #128	; 0x80
 810828a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 810828e:	bf00      	nop
 8108290:	e002      	b.n	8108298 <UART_SetConfig+0x5d0>
 8108292:	2380      	movs	r3, #128	; 0x80
 8108294:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8108298:	687b      	ldr	r3, [r7, #4]
 810829a:	681b      	ldr	r3, [r3, #0]
 810829c:	4a25      	ldr	r2, [pc, #148]	; (8108334 <UART_SetConfig+0x66c>)
 810829e:	4293      	cmp	r3, r2
 81082a0:	f040 80b8 	bne.w	8108414 <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 81082a4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 81082a8:	2b08      	cmp	r3, #8
 81082aa:	d019      	beq.n	81082e0 <UART_SetConfig+0x618>
 81082ac:	2b08      	cmp	r3, #8
 81082ae:	dc04      	bgt.n	81082ba <UART_SetConfig+0x5f2>
 81082b0:	2b02      	cmp	r3, #2
 81082b2:	d009      	beq.n	81082c8 <UART_SetConfig+0x600>
 81082b4:	2b04      	cmp	r3, #4
 81082b6:	d00b      	beq.n	81082d0 <UART_SetConfig+0x608>
 81082b8:	e042      	b.n	8108340 <UART_SetConfig+0x678>
 81082ba:	2b20      	cmp	r3, #32
 81082bc:	d02b      	beq.n	8108316 <UART_SetConfig+0x64e>
 81082be:	2b40      	cmp	r3, #64	; 0x40
 81082c0:	d02c      	beq.n	810831c <UART_SetConfig+0x654>
 81082c2:	2b10      	cmp	r3, #16
 81082c4:	d014      	beq.n	81082f0 <UART_SetConfig+0x628>
 81082c6:	e03b      	b.n	8108340 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 81082c8:	f7fe fa56 	bl	8106778 <HAL_RCCEx_GetD3PCLK1Freq>
 81082cc:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 81082ce:	e03d      	b.n	810834c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81082d0:	f107 0314 	add.w	r3, r7, #20
 81082d4:	4618      	mov	r0, r3
 81082d6:	f7fe fa65 	bl	81067a4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81082da:	69bb      	ldr	r3, [r7, #24]
 81082dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81082de:	e035      	b.n	810834c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81082e0:	f107 0308 	add.w	r3, r7, #8
 81082e4:	4618      	mov	r0, r3
 81082e6:	f7fe fba9 	bl	8106a3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81082ea:	68fb      	ldr	r3, [r7, #12]
 81082ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 81082ee:	e02d      	b.n	810834c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81082f0:	4b0d      	ldr	r3, [pc, #52]	; (8108328 <UART_SetConfig+0x660>)
 81082f2:	681b      	ldr	r3, [r3, #0]
 81082f4:	f003 0320 	and.w	r3, r3, #32
 81082f8:	2b00      	cmp	r3, #0
 81082fa:	d009      	beq.n	8108310 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81082fc:	4b0a      	ldr	r3, [pc, #40]	; (8108328 <UART_SetConfig+0x660>)
 81082fe:	681b      	ldr	r3, [r3, #0]
 8108300:	08db      	lsrs	r3, r3, #3
 8108302:	f003 0303 	and.w	r3, r3, #3
 8108306:	4a0c      	ldr	r2, [pc, #48]	; (8108338 <UART_SetConfig+0x670>)
 8108308:	fa22 f303 	lsr.w	r3, r2, r3
 810830c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810830e:	e01d      	b.n	810834c <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 8108310:	4b09      	ldr	r3, [pc, #36]	; (8108338 <UART_SetConfig+0x670>)
 8108312:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108314:	e01a      	b.n	810834c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108316:	4b09      	ldr	r3, [pc, #36]	; (810833c <UART_SetConfig+0x674>)
 8108318:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810831a:	e017      	b.n	810834c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810831c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108320:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108322:	e013      	b.n	810834c <UART_SetConfig+0x684>
 8108324:	40011400 	.word	0x40011400
 8108328:	58024400 	.word	0x58024400
 810832c:	40007800 	.word	0x40007800
 8108330:	40007c00 	.word	0x40007c00
 8108334:	58000c00 	.word	0x58000c00
 8108338:	03d09000 	.word	0x03d09000
 810833c:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8108340:	2300      	movs	r3, #0
 8108342:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8108344:	2301      	movs	r3, #1
 8108346:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 810834a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810834c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810834e:	2b00      	cmp	r3, #0
 8108350:	f000 824d 	beq.w	81087ee <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8108354:	687b      	ldr	r3, [r7, #4]
 8108356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108358:	4aad      	ldr	r2, [pc, #692]	; (8108610 <UART_SetConfig+0x948>)
 810835a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810835e:	461a      	mov	r2, r3
 8108360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108362:	fbb3 f3f2 	udiv	r3, r3, r2
 8108366:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8108368:	687b      	ldr	r3, [r7, #4]
 810836a:	685a      	ldr	r2, [r3, #4]
 810836c:	4613      	mov	r3, r2
 810836e:	005b      	lsls	r3, r3, #1
 8108370:	4413      	add	r3, r2
 8108372:	6a3a      	ldr	r2, [r7, #32]
 8108374:	429a      	cmp	r2, r3
 8108376:	d305      	bcc.n	8108384 <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8108378:	687b      	ldr	r3, [r7, #4]
 810837a:	685b      	ldr	r3, [r3, #4]
 810837c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810837e:	6a3a      	ldr	r2, [r7, #32]
 8108380:	429a      	cmp	r2, r3
 8108382:	d903      	bls.n	810838c <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 8108384:	2301      	movs	r3, #1
 8108386:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810838a:	e230      	b.n	81087ee <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810838c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810838e:	4618      	mov	r0, r3
 8108390:	f04f 0100 	mov.w	r1, #0
 8108394:	687b      	ldr	r3, [r7, #4]
 8108396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108398:	4a9d      	ldr	r2, [pc, #628]	; (8108610 <UART_SetConfig+0x948>)
 810839a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810839e:	b29b      	uxth	r3, r3
 81083a0:	f04f 0400 	mov.w	r4, #0
 81083a4:	461a      	mov	r2, r3
 81083a6:	4623      	mov	r3, r4
 81083a8:	f7f8 fd36 	bl	8100e18 <__aeabi_uldivmod>
 81083ac:	4603      	mov	r3, r0
 81083ae:	460c      	mov	r4, r1
 81083b0:	4619      	mov	r1, r3
 81083b2:	4622      	mov	r2, r4
 81083b4:	f04f 0300 	mov.w	r3, #0
 81083b8:	f04f 0400 	mov.w	r4, #0
 81083bc:	0214      	lsls	r4, r2, #8
 81083be:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 81083c2:	020b      	lsls	r3, r1, #8
 81083c4:	687a      	ldr	r2, [r7, #4]
 81083c6:	6852      	ldr	r2, [r2, #4]
 81083c8:	0852      	lsrs	r2, r2, #1
 81083ca:	4611      	mov	r1, r2
 81083cc:	f04f 0200 	mov.w	r2, #0
 81083d0:	eb13 0b01 	adds.w	fp, r3, r1
 81083d4:	eb44 0c02 	adc.w	ip, r4, r2
 81083d8:	4658      	mov	r0, fp
 81083da:	4661      	mov	r1, ip
 81083dc:	687b      	ldr	r3, [r7, #4]
 81083de:	685b      	ldr	r3, [r3, #4]
 81083e0:	f04f 0400 	mov.w	r4, #0
 81083e4:	461a      	mov	r2, r3
 81083e6:	4623      	mov	r3, r4
 81083e8:	f7f8 fd16 	bl	8100e18 <__aeabi_uldivmod>
 81083ec:	4603      	mov	r3, r0
 81083ee:	460c      	mov	r4, r1
 81083f0:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 81083f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81083f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81083f8:	d308      	bcc.n	810840c <UART_SetConfig+0x744>
 81083fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81083fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108400:	d204      	bcs.n	810840c <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 8108402:	687b      	ldr	r3, [r7, #4]
 8108404:	681b      	ldr	r3, [r3, #0]
 8108406:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8108408:	60da      	str	r2, [r3, #12]
 810840a:	e1f0      	b.n	81087ee <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 810840c:	2301      	movs	r3, #1
 810840e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8108412:	e1ec      	b.n	81087ee <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8108414:	687b      	ldr	r3, [r7, #4]
 8108416:	69db      	ldr	r3, [r3, #28]
 8108418:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810841c:	f040 8100 	bne.w	8108620 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 8108420:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8108424:	2b40      	cmp	r3, #64	; 0x40
 8108426:	f200 80b7 	bhi.w	8108598 <UART_SetConfig+0x8d0>
 810842a:	a201      	add	r2, pc, #4	; (adr r2, 8108430 <UART_SetConfig+0x768>)
 810842c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108430:	08108535 	.word	0x08108535
 8108434:	0810853d 	.word	0x0810853d
 8108438:	08108599 	.word	0x08108599
 810843c:	08108599 	.word	0x08108599
 8108440:	08108545 	.word	0x08108545
 8108444:	08108599 	.word	0x08108599
 8108448:	08108599 	.word	0x08108599
 810844c:	08108599 	.word	0x08108599
 8108450:	08108555 	.word	0x08108555
 8108454:	08108599 	.word	0x08108599
 8108458:	08108599 	.word	0x08108599
 810845c:	08108599 	.word	0x08108599
 8108460:	08108599 	.word	0x08108599
 8108464:	08108599 	.word	0x08108599
 8108468:	08108599 	.word	0x08108599
 810846c:	08108599 	.word	0x08108599
 8108470:	08108565 	.word	0x08108565
 8108474:	08108599 	.word	0x08108599
 8108478:	08108599 	.word	0x08108599
 810847c:	08108599 	.word	0x08108599
 8108480:	08108599 	.word	0x08108599
 8108484:	08108599 	.word	0x08108599
 8108488:	08108599 	.word	0x08108599
 810848c:	08108599 	.word	0x08108599
 8108490:	08108599 	.word	0x08108599
 8108494:	08108599 	.word	0x08108599
 8108498:	08108599 	.word	0x08108599
 810849c:	08108599 	.word	0x08108599
 81084a0:	08108599 	.word	0x08108599
 81084a4:	08108599 	.word	0x08108599
 81084a8:	08108599 	.word	0x08108599
 81084ac:	08108599 	.word	0x08108599
 81084b0:	0810858b 	.word	0x0810858b
 81084b4:	08108599 	.word	0x08108599
 81084b8:	08108599 	.word	0x08108599
 81084bc:	08108599 	.word	0x08108599
 81084c0:	08108599 	.word	0x08108599
 81084c4:	08108599 	.word	0x08108599
 81084c8:	08108599 	.word	0x08108599
 81084cc:	08108599 	.word	0x08108599
 81084d0:	08108599 	.word	0x08108599
 81084d4:	08108599 	.word	0x08108599
 81084d8:	08108599 	.word	0x08108599
 81084dc:	08108599 	.word	0x08108599
 81084e0:	08108599 	.word	0x08108599
 81084e4:	08108599 	.word	0x08108599
 81084e8:	08108599 	.word	0x08108599
 81084ec:	08108599 	.word	0x08108599
 81084f0:	08108599 	.word	0x08108599
 81084f4:	08108599 	.word	0x08108599
 81084f8:	08108599 	.word	0x08108599
 81084fc:	08108599 	.word	0x08108599
 8108500:	08108599 	.word	0x08108599
 8108504:	08108599 	.word	0x08108599
 8108508:	08108599 	.word	0x08108599
 810850c:	08108599 	.word	0x08108599
 8108510:	08108599 	.word	0x08108599
 8108514:	08108599 	.word	0x08108599
 8108518:	08108599 	.word	0x08108599
 810851c:	08108599 	.word	0x08108599
 8108520:	08108599 	.word	0x08108599
 8108524:	08108599 	.word	0x08108599
 8108528:	08108599 	.word	0x08108599
 810852c:	08108599 	.word	0x08108599
 8108530:	08108591 	.word	0x08108591
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108534:	f7fe f8b2 	bl	810669c <HAL_RCC_GetPCLK1Freq>
 8108538:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810853a:	e033      	b.n	81085a4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810853c:	f7fe f8c4 	bl	81066c8 <HAL_RCC_GetPCLK2Freq>
 8108540:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8108542:	e02f      	b.n	81085a4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108544:	f107 0314 	add.w	r3, r7, #20
 8108548:	4618      	mov	r0, r3
 810854a:	f7fe f92b 	bl	81067a4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810854e:	69bb      	ldr	r3, [r7, #24]
 8108550:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108552:	e027      	b.n	81085a4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108554:	f107 0308 	add.w	r3, r7, #8
 8108558:	4618      	mov	r0, r3
 810855a:	f7fe fa6f 	bl	8106a3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810855e:	68fb      	ldr	r3, [r7, #12]
 8108560:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108562:	e01f      	b.n	81085a4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108564:	4b2b      	ldr	r3, [pc, #172]	; (8108614 <UART_SetConfig+0x94c>)
 8108566:	681b      	ldr	r3, [r3, #0]
 8108568:	f003 0320 	and.w	r3, r3, #32
 810856c:	2b00      	cmp	r3, #0
 810856e:	d009      	beq.n	8108584 <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108570:	4b28      	ldr	r3, [pc, #160]	; (8108614 <UART_SetConfig+0x94c>)
 8108572:	681b      	ldr	r3, [r3, #0]
 8108574:	08db      	lsrs	r3, r3, #3
 8108576:	f003 0303 	and.w	r3, r3, #3
 810857a:	4a27      	ldr	r2, [pc, #156]	; (8108618 <UART_SetConfig+0x950>)
 810857c:	fa22 f303 	lsr.w	r3, r2, r3
 8108580:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108582:	e00f      	b.n	81085a4 <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 8108584:	4b24      	ldr	r3, [pc, #144]	; (8108618 <UART_SetConfig+0x950>)
 8108586:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108588:	e00c      	b.n	81085a4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810858a:	4b24      	ldr	r3, [pc, #144]	; (810861c <UART_SetConfig+0x954>)
 810858c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810858e:	e009      	b.n	81085a4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108590:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108594:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108596:	e005      	b.n	81085a4 <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 8108598:	2300      	movs	r3, #0
 810859a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810859c:	2301      	movs	r3, #1
 810859e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 81085a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 81085a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81085a6:	2b00      	cmp	r3, #0
 81085a8:	f000 8121 	beq.w	81087ee <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81085ac:	687b      	ldr	r3, [r7, #4]
 81085ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81085b0:	4a17      	ldr	r2, [pc, #92]	; (8108610 <UART_SetConfig+0x948>)
 81085b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81085b6:	461a      	mov	r2, r3
 81085b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81085ba:	fbb3 f3f2 	udiv	r3, r3, r2
 81085be:	005a      	lsls	r2, r3, #1
 81085c0:	687b      	ldr	r3, [r7, #4]
 81085c2:	685b      	ldr	r3, [r3, #4]
 81085c4:	085b      	lsrs	r3, r3, #1
 81085c6:	441a      	add	r2, r3
 81085c8:	687b      	ldr	r3, [r7, #4]
 81085ca:	685b      	ldr	r3, [r3, #4]
 81085cc:	fbb2 f3f3 	udiv	r3, r2, r3
 81085d0:	b29b      	uxth	r3, r3
 81085d2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81085d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81085d6:	2b0f      	cmp	r3, #15
 81085d8:	d916      	bls.n	8108608 <UART_SetConfig+0x940>
 81085da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81085dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81085e0:	d212      	bcs.n	8108608 <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 81085e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81085e4:	b29b      	uxth	r3, r3
 81085e6:	f023 030f 	bic.w	r3, r3, #15
 81085ea:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81085ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81085ee:	085b      	lsrs	r3, r3, #1
 81085f0:	b29b      	uxth	r3, r3
 81085f2:	f003 0307 	and.w	r3, r3, #7
 81085f6:	b29a      	uxth	r2, r3
 81085f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 81085fa:	4313      	orrs	r3, r2
 81085fc:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 81085fe:	687b      	ldr	r3, [r7, #4]
 8108600:	681b      	ldr	r3, [r3, #0]
 8108602:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8108604:	60da      	str	r2, [r3, #12]
 8108606:	e0f2      	b.n	81087ee <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8108608:	2301      	movs	r3, #1
 810860a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 810860e:	e0ee      	b.n	81087ee <UART_SetConfig+0xb26>
 8108610:	081142ac 	.word	0x081142ac
 8108614:	58024400 	.word	0x58024400
 8108618:	03d09000 	.word	0x03d09000
 810861c:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 8108620:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8108624:	2b40      	cmp	r3, #64	; 0x40
 8108626:	f200 80b7 	bhi.w	8108798 <UART_SetConfig+0xad0>
 810862a:	a201      	add	r2, pc, #4	; (adr r2, 8108630 <UART_SetConfig+0x968>)
 810862c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108630:	08108735 	.word	0x08108735
 8108634:	0810873d 	.word	0x0810873d
 8108638:	08108799 	.word	0x08108799
 810863c:	08108799 	.word	0x08108799
 8108640:	08108745 	.word	0x08108745
 8108644:	08108799 	.word	0x08108799
 8108648:	08108799 	.word	0x08108799
 810864c:	08108799 	.word	0x08108799
 8108650:	08108755 	.word	0x08108755
 8108654:	08108799 	.word	0x08108799
 8108658:	08108799 	.word	0x08108799
 810865c:	08108799 	.word	0x08108799
 8108660:	08108799 	.word	0x08108799
 8108664:	08108799 	.word	0x08108799
 8108668:	08108799 	.word	0x08108799
 810866c:	08108799 	.word	0x08108799
 8108670:	08108765 	.word	0x08108765
 8108674:	08108799 	.word	0x08108799
 8108678:	08108799 	.word	0x08108799
 810867c:	08108799 	.word	0x08108799
 8108680:	08108799 	.word	0x08108799
 8108684:	08108799 	.word	0x08108799
 8108688:	08108799 	.word	0x08108799
 810868c:	08108799 	.word	0x08108799
 8108690:	08108799 	.word	0x08108799
 8108694:	08108799 	.word	0x08108799
 8108698:	08108799 	.word	0x08108799
 810869c:	08108799 	.word	0x08108799
 81086a0:	08108799 	.word	0x08108799
 81086a4:	08108799 	.word	0x08108799
 81086a8:	08108799 	.word	0x08108799
 81086ac:	08108799 	.word	0x08108799
 81086b0:	0810878b 	.word	0x0810878b
 81086b4:	08108799 	.word	0x08108799
 81086b8:	08108799 	.word	0x08108799
 81086bc:	08108799 	.word	0x08108799
 81086c0:	08108799 	.word	0x08108799
 81086c4:	08108799 	.word	0x08108799
 81086c8:	08108799 	.word	0x08108799
 81086cc:	08108799 	.word	0x08108799
 81086d0:	08108799 	.word	0x08108799
 81086d4:	08108799 	.word	0x08108799
 81086d8:	08108799 	.word	0x08108799
 81086dc:	08108799 	.word	0x08108799
 81086e0:	08108799 	.word	0x08108799
 81086e4:	08108799 	.word	0x08108799
 81086e8:	08108799 	.word	0x08108799
 81086ec:	08108799 	.word	0x08108799
 81086f0:	08108799 	.word	0x08108799
 81086f4:	08108799 	.word	0x08108799
 81086f8:	08108799 	.word	0x08108799
 81086fc:	08108799 	.word	0x08108799
 8108700:	08108799 	.word	0x08108799
 8108704:	08108799 	.word	0x08108799
 8108708:	08108799 	.word	0x08108799
 810870c:	08108799 	.word	0x08108799
 8108710:	08108799 	.word	0x08108799
 8108714:	08108799 	.word	0x08108799
 8108718:	08108799 	.word	0x08108799
 810871c:	08108799 	.word	0x08108799
 8108720:	08108799 	.word	0x08108799
 8108724:	08108799 	.word	0x08108799
 8108728:	08108799 	.word	0x08108799
 810872c:	08108799 	.word	0x08108799
 8108730:	08108791 	.word	0x08108791
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108734:	f7fd ffb2 	bl	810669c <HAL_RCC_GetPCLK1Freq>
 8108738:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 810873a:	e033      	b.n	81087a4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810873c:	f7fd ffc4 	bl	81066c8 <HAL_RCC_GetPCLK2Freq>
 8108740:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8108742:	e02f      	b.n	81087a4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108744:	f107 0314 	add.w	r3, r7, #20
 8108748:	4618      	mov	r0, r3
 810874a:	f7fe f82b 	bl	81067a4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810874e:	69bb      	ldr	r3, [r7, #24]
 8108750:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108752:	e027      	b.n	81087a4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108754:	f107 0308 	add.w	r3, r7, #8
 8108758:	4618      	mov	r0, r3
 810875a:	f7fe f96f 	bl	8106a3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810875e:	68fb      	ldr	r3, [r7, #12]
 8108760:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108762:	e01f      	b.n	81087a4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108764:	4b2c      	ldr	r3, [pc, #176]	; (8108818 <UART_SetConfig+0xb50>)
 8108766:	681b      	ldr	r3, [r3, #0]
 8108768:	f003 0320 	and.w	r3, r3, #32
 810876c:	2b00      	cmp	r3, #0
 810876e:	d009      	beq.n	8108784 <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108770:	4b29      	ldr	r3, [pc, #164]	; (8108818 <UART_SetConfig+0xb50>)
 8108772:	681b      	ldr	r3, [r3, #0]
 8108774:	08db      	lsrs	r3, r3, #3
 8108776:	f003 0303 	and.w	r3, r3, #3
 810877a:	4a28      	ldr	r2, [pc, #160]	; (810881c <UART_SetConfig+0xb54>)
 810877c:	fa22 f303 	lsr.w	r3, r2, r3
 8108780:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108782:	e00f      	b.n	81087a4 <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 8108784:	4b25      	ldr	r3, [pc, #148]	; (810881c <UART_SetConfig+0xb54>)
 8108786:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108788:	e00c      	b.n	81087a4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810878a:	4b25      	ldr	r3, [pc, #148]	; (8108820 <UART_SetConfig+0xb58>)
 810878c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 810878e:	e009      	b.n	81087a4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108790:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108794:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8108796:	e005      	b.n	81087a4 <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 8108798:	2300      	movs	r3, #0
 810879a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 810879c:	2301      	movs	r3, #1
 810879e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 81087a2:	bf00      	nop
    }

    if (pclk != 0U)
 81087a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81087a6:	2b00      	cmp	r3, #0
 81087a8:	d021      	beq.n	81087ee <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81087aa:	687b      	ldr	r3, [r7, #4]
 81087ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81087ae:	4a1d      	ldr	r2, [pc, #116]	; (8108824 <UART_SetConfig+0xb5c>)
 81087b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81087b4:	461a      	mov	r2, r3
 81087b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81087b8:	fbb3 f2f2 	udiv	r2, r3, r2
 81087bc:	687b      	ldr	r3, [r7, #4]
 81087be:	685b      	ldr	r3, [r3, #4]
 81087c0:	085b      	lsrs	r3, r3, #1
 81087c2:	441a      	add	r2, r3
 81087c4:	687b      	ldr	r3, [r7, #4]
 81087c6:	685b      	ldr	r3, [r3, #4]
 81087c8:	fbb2 f3f3 	udiv	r3, r2, r3
 81087cc:	b29b      	uxth	r3, r3
 81087ce:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81087d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81087d2:	2b0f      	cmp	r3, #15
 81087d4:	d908      	bls.n	81087e8 <UART_SetConfig+0xb20>
 81087d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81087d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81087dc:	d204      	bcs.n	81087e8 <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 81087de:	687b      	ldr	r3, [r7, #4]
 81087e0:	681b      	ldr	r3, [r3, #0]
 81087e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 81087e4:	60da      	str	r2, [r3, #12]
 81087e6:	e002      	b.n	81087ee <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 81087e8:	2301      	movs	r3, #1
 81087ea:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 81087ee:	687b      	ldr	r3, [r7, #4]
 81087f0:	2201      	movs	r2, #1
 81087f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 81087f6:	687b      	ldr	r3, [r7, #4]
 81087f8:	2201      	movs	r2, #1
 81087fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 81087fe:	687b      	ldr	r3, [r7, #4]
 8108800:	2200      	movs	r2, #0
 8108802:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8108804:	687b      	ldr	r3, [r7, #4]
 8108806:	2200      	movs	r2, #0
 8108808:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 810880a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 810880e:	4618      	mov	r0, r3
 8108810:	3738      	adds	r7, #56	; 0x38
 8108812:	46bd      	mov	sp, r7
 8108814:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8108818:	58024400 	.word	0x58024400
 810881c:	03d09000 	.word	0x03d09000
 8108820:	003d0900 	.word	0x003d0900
 8108824:	081142ac 	.word	0x081142ac

08108828 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8108828:	b480      	push	{r7}
 810882a:	b083      	sub	sp, #12
 810882c:	af00      	add	r7, sp, #0
 810882e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8108830:	687b      	ldr	r3, [r7, #4]
 8108832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108834:	f003 0301 	and.w	r3, r3, #1
 8108838:	2b00      	cmp	r3, #0
 810883a:	d00a      	beq.n	8108852 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810883c:	687b      	ldr	r3, [r7, #4]
 810883e:	681b      	ldr	r3, [r3, #0]
 8108840:	685b      	ldr	r3, [r3, #4]
 8108842:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8108846:	687b      	ldr	r3, [r7, #4]
 8108848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810884a:	687b      	ldr	r3, [r7, #4]
 810884c:	681b      	ldr	r3, [r3, #0]
 810884e:	430a      	orrs	r2, r1
 8108850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8108852:	687b      	ldr	r3, [r7, #4]
 8108854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108856:	f003 0302 	and.w	r3, r3, #2
 810885a:	2b00      	cmp	r3, #0
 810885c:	d00a      	beq.n	8108874 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810885e:	687b      	ldr	r3, [r7, #4]
 8108860:	681b      	ldr	r3, [r3, #0]
 8108862:	685b      	ldr	r3, [r3, #4]
 8108864:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8108868:	687b      	ldr	r3, [r7, #4]
 810886a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810886c:	687b      	ldr	r3, [r7, #4]
 810886e:	681b      	ldr	r3, [r3, #0]
 8108870:	430a      	orrs	r2, r1
 8108872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8108874:	687b      	ldr	r3, [r7, #4]
 8108876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108878:	f003 0304 	and.w	r3, r3, #4
 810887c:	2b00      	cmp	r3, #0
 810887e:	d00a      	beq.n	8108896 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8108880:	687b      	ldr	r3, [r7, #4]
 8108882:	681b      	ldr	r3, [r3, #0]
 8108884:	685b      	ldr	r3, [r3, #4]
 8108886:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 810888a:	687b      	ldr	r3, [r7, #4]
 810888c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810888e:	687b      	ldr	r3, [r7, #4]
 8108890:	681b      	ldr	r3, [r3, #0]
 8108892:	430a      	orrs	r2, r1
 8108894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8108896:	687b      	ldr	r3, [r7, #4]
 8108898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810889a:	f003 0308 	and.w	r3, r3, #8
 810889e:	2b00      	cmp	r3, #0
 81088a0:	d00a      	beq.n	81088b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81088a2:	687b      	ldr	r3, [r7, #4]
 81088a4:	681b      	ldr	r3, [r3, #0]
 81088a6:	685b      	ldr	r3, [r3, #4]
 81088a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 81088ac:	687b      	ldr	r3, [r7, #4]
 81088ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 81088b0:	687b      	ldr	r3, [r7, #4]
 81088b2:	681b      	ldr	r3, [r3, #0]
 81088b4:	430a      	orrs	r2, r1
 81088b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 81088b8:	687b      	ldr	r3, [r7, #4]
 81088ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81088bc:	f003 0310 	and.w	r3, r3, #16
 81088c0:	2b00      	cmp	r3, #0
 81088c2:	d00a      	beq.n	81088da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 81088c4:	687b      	ldr	r3, [r7, #4]
 81088c6:	681b      	ldr	r3, [r3, #0]
 81088c8:	689b      	ldr	r3, [r3, #8]
 81088ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 81088ce:	687b      	ldr	r3, [r7, #4]
 81088d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 81088d2:	687b      	ldr	r3, [r7, #4]
 81088d4:	681b      	ldr	r3, [r3, #0]
 81088d6:	430a      	orrs	r2, r1
 81088d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 81088da:	687b      	ldr	r3, [r7, #4]
 81088dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81088de:	f003 0320 	and.w	r3, r3, #32
 81088e2:	2b00      	cmp	r3, #0
 81088e4:	d00a      	beq.n	81088fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 81088e6:	687b      	ldr	r3, [r7, #4]
 81088e8:	681b      	ldr	r3, [r3, #0]
 81088ea:	689b      	ldr	r3, [r3, #8]
 81088ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 81088f0:	687b      	ldr	r3, [r7, #4]
 81088f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81088f4:	687b      	ldr	r3, [r7, #4]
 81088f6:	681b      	ldr	r3, [r3, #0]
 81088f8:	430a      	orrs	r2, r1
 81088fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 81088fc:	687b      	ldr	r3, [r7, #4]
 81088fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108904:	2b00      	cmp	r3, #0
 8108906:	d01a      	beq.n	810893e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108908:	687b      	ldr	r3, [r7, #4]
 810890a:	681b      	ldr	r3, [r3, #0]
 810890c:	685b      	ldr	r3, [r3, #4]
 810890e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8108912:	687b      	ldr	r3, [r7, #4]
 8108914:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8108916:	687b      	ldr	r3, [r7, #4]
 8108918:	681b      	ldr	r3, [r3, #0]
 810891a:	430a      	orrs	r2, r1
 810891c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810891e:	687b      	ldr	r3, [r7, #4]
 8108920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108922:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108926:	d10a      	bne.n	810893e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108928:	687b      	ldr	r3, [r7, #4]
 810892a:	681b      	ldr	r3, [r3, #0]
 810892c:	685b      	ldr	r3, [r3, #4]
 810892e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8108932:	687b      	ldr	r3, [r7, #4]
 8108934:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108936:	687b      	ldr	r3, [r7, #4]
 8108938:	681b      	ldr	r3, [r3, #0]
 810893a:	430a      	orrs	r2, r1
 810893c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810893e:	687b      	ldr	r3, [r7, #4]
 8108940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108946:	2b00      	cmp	r3, #0
 8108948:	d00a      	beq.n	8108960 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810894a:	687b      	ldr	r3, [r7, #4]
 810894c:	681b      	ldr	r3, [r3, #0]
 810894e:	685b      	ldr	r3, [r3, #4]
 8108950:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8108954:	687b      	ldr	r3, [r7, #4]
 8108956:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8108958:	687b      	ldr	r3, [r7, #4]
 810895a:	681b      	ldr	r3, [r3, #0]
 810895c:	430a      	orrs	r2, r1
 810895e:	605a      	str	r2, [r3, #4]
  }
}
 8108960:	bf00      	nop
 8108962:	370c      	adds	r7, #12
 8108964:	46bd      	mov	sp, r7
 8108966:	f85d 7b04 	ldr.w	r7, [sp], #4
 810896a:	4770      	bx	lr

0810896c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 810896c:	b580      	push	{r7, lr}
 810896e:	b086      	sub	sp, #24
 8108970:	af02      	add	r7, sp, #8
 8108972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108974:	687b      	ldr	r3, [r7, #4]
 8108976:	2200      	movs	r2, #0
 8108978:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 810897c:	f7f9 fc8c 	bl	8102298 <HAL_GetTick>
 8108980:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8108982:	687b      	ldr	r3, [r7, #4]
 8108984:	681b      	ldr	r3, [r3, #0]
 8108986:	681b      	ldr	r3, [r3, #0]
 8108988:	f003 0308 	and.w	r3, r3, #8
 810898c:	2b08      	cmp	r3, #8
 810898e:	d10e      	bne.n	81089ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108990:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108994:	9300      	str	r3, [sp, #0]
 8108996:	68fb      	ldr	r3, [r7, #12]
 8108998:	2200      	movs	r2, #0
 810899a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810899e:	6878      	ldr	r0, [r7, #4]
 81089a0:	f000 f82c 	bl	81089fc <UART_WaitOnFlagUntilTimeout>
 81089a4:	4603      	mov	r3, r0
 81089a6:	2b00      	cmp	r3, #0
 81089a8:	d001      	beq.n	81089ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 81089aa:	2303      	movs	r3, #3
 81089ac:	e022      	b.n	81089f4 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 81089ae:	687b      	ldr	r3, [r7, #4]
 81089b0:	681b      	ldr	r3, [r3, #0]
 81089b2:	681b      	ldr	r3, [r3, #0]
 81089b4:	f003 0304 	and.w	r3, r3, #4
 81089b8:	2b04      	cmp	r3, #4
 81089ba:	d10e      	bne.n	81089da <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81089bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81089c0:	9300      	str	r3, [sp, #0]
 81089c2:	68fb      	ldr	r3, [r7, #12]
 81089c4:	2200      	movs	r2, #0
 81089c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 81089ca:	6878      	ldr	r0, [r7, #4]
 81089cc:	f000 f816 	bl	81089fc <UART_WaitOnFlagUntilTimeout>
 81089d0:	4603      	mov	r3, r0
 81089d2:	2b00      	cmp	r3, #0
 81089d4:	d001      	beq.n	81089da <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 81089d6:	2303      	movs	r3, #3
 81089d8:	e00c      	b.n	81089f4 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81089da:	687b      	ldr	r3, [r7, #4]
 81089dc:	2220      	movs	r2, #32
 81089de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 81089e2:	687b      	ldr	r3, [r7, #4]
 81089e4:	2220      	movs	r2, #32
 81089e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 81089ea:	687b      	ldr	r3, [r7, #4]
 81089ec:	2200      	movs	r2, #0
 81089ee:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 81089f2:	2300      	movs	r3, #0
}
 81089f4:	4618      	mov	r0, r3
 81089f6:	3710      	adds	r7, #16
 81089f8:	46bd      	mov	sp, r7
 81089fa:	bd80      	pop	{r7, pc}

081089fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81089fc:	b580      	push	{r7, lr}
 81089fe:	b084      	sub	sp, #16
 8108a00:	af00      	add	r7, sp, #0
 8108a02:	60f8      	str	r0, [r7, #12]
 8108a04:	60b9      	str	r1, [r7, #8]
 8108a06:	603b      	str	r3, [r7, #0]
 8108a08:	4613      	mov	r3, r2
 8108a0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108a0c:	e062      	b.n	8108ad4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8108a0e:	69bb      	ldr	r3, [r7, #24]
 8108a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108a14:	d05e      	beq.n	8108ad4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8108a16:	f7f9 fc3f 	bl	8102298 <HAL_GetTick>
 8108a1a:	4602      	mov	r2, r0
 8108a1c:	683b      	ldr	r3, [r7, #0]
 8108a1e:	1ad3      	subs	r3, r2, r3
 8108a20:	69ba      	ldr	r2, [r7, #24]
 8108a22:	429a      	cmp	r2, r3
 8108a24:	d302      	bcc.n	8108a2c <UART_WaitOnFlagUntilTimeout+0x30>
 8108a26:	69bb      	ldr	r3, [r7, #24]
 8108a28:	2b00      	cmp	r3, #0
 8108a2a:	d11d      	bne.n	8108a68 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8108a2c:	68fb      	ldr	r3, [r7, #12]
 8108a2e:	681b      	ldr	r3, [r3, #0]
 8108a30:	681a      	ldr	r2, [r3, #0]
 8108a32:	68fb      	ldr	r3, [r7, #12]
 8108a34:	681b      	ldr	r3, [r3, #0]
 8108a36:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8108a3a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108a3c:	68fb      	ldr	r3, [r7, #12]
 8108a3e:	681b      	ldr	r3, [r3, #0]
 8108a40:	689a      	ldr	r2, [r3, #8]
 8108a42:	68fb      	ldr	r3, [r7, #12]
 8108a44:	681b      	ldr	r3, [r3, #0]
 8108a46:	f022 0201 	bic.w	r2, r2, #1
 8108a4a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8108a4c:	68fb      	ldr	r3, [r7, #12]
 8108a4e:	2220      	movs	r2, #32
 8108a50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8108a54:	68fb      	ldr	r3, [r7, #12]
 8108a56:	2220      	movs	r2, #32
 8108a58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8108a5c:	68fb      	ldr	r3, [r7, #12]
 8108a5e:	2200      	movs	r2, #0
 8108a60:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8108a64:	2303      	movs	r3, #3
 8108a66:	e045      	b.n	8108af4 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108a68:	68fb      	ldr	r3, [r7, #12]
 8108a6a:	681b      	ldr	r3, [r3, #0]
 8108a6c:	681b      	ldr	r3, [r3, #0]
 8108a6e:	f003 0304 	and.w	r3, r3, #4
 8108a72:	2b00      	cmp	r3, #0
 8108a74:	d02e      	beq.n	8108ad4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8108a76:	68fb      	ldr	r3, [r7, #12]
 8108a78:	681b      	ldr	r3, [r3, #0]
 8108a7a:	69db      	ldr	r3, [r3, #28]
 8108a7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8108a80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8108a84:	d126      	bne.n	8108ad4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8108a86:	68fb      	ldr	r3, [r7, #12]
 8108a88:	681b      	ldr	r3, [r3, #0]
 8108a8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8108a8e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8108a90:	68fb      	ldr	r3, [r7, #12]
 8108a92:	681b      	ldr	r3, [r3, #0]
 8108a94:	681a      	ldr	r2, [r3, #0]
 8108a96:	68fb      	ldr	r3, [r7, #12]
 8108a98:	681b      	ldr	r3, [r3, #0]
 8108a9a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8108a9e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108aa0:	68fb      	ldr	r3, [r7, #12]
 8108aa2:	681b      	ldr	r3, [r3, #0]
 8108aa4:	689a      	ldr	r2, [r3, #8]
 8108aa6:	68fb      	ldr	r3, [r7, #12]
 8108aa8:	681b      	ldr	r3, [r3, #0]
 8108aaa:	f022 0201 	bic.w	r2, r2, #1
 8108aae:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8108ab0:	68fb      	ldr	r3, [r7, #12]
 8108ab2:	2220      	movs	r2, #32
 8108ab4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8108ab8:	68fb      	ldr	r3, [r7, #12]
 8108aba:	2220      	movs	r2, #32
 8108abc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8108ac0:	68fb      	ldr	r3, [r7, #12]
 8108ac2:	2220      	movs	r2, #32
 8108ac4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8108ac8:	68fb      	ldr	r3, [r7, #12]
 8108aca:	2200      	movs	r2, #0
 8108acc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8108ad0:	2303      	movs	r3, #3
 8108ad2:	e00f      	b.n	8108af4 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108ad4:	68fb      	ldr	r3, [r7, #12]
 8108ad6:	681b      	ldr	r3, [r3, #0]
 8108ad8:	69da      	ldr	r2, [r3, #28]
 8108ada:	68bb      	ldr	r3, [r7, #8]
 8108adc:	4013      	ands	r3, r2
 8108ade:	68ba      	ldr	r2, [r7, #8]
 8108ae0:	429a      	cmp	r2, r3
 8108ae2:	bf0c      	ite	eq
 8108ae4:	2301      	moveq	r3, #1
 8108ae6:	2300      	movne	r3, #0
 8108ae8:	b2db      	uxtb	r3, r3
 8108aea:	461a      	mov	r2, r3
 8108aec:	79fb      	ldrb	r3, [r7, #7]
 8108aee:	429a      	cmp	r2, r3
 8108af0:	d08d      	beq.n	8108a0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8108af2:	2300      	movs	r3, #0
}
 8108af4:	4618      	mov	r0, r3
 8108af6:	3710      	adds	r7, #16
 8108af8:	46bd      	mov	sp, r7
 8108afa:	bd80      	pop	{r7, pc}

08108afc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8108afc:	b480      	push	{r7}
 8108afe:	b083      	sub	sp, #12
 8108b00:	af00      	add	r7, sp, #0
 8108b02:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8108b04:	687b      	ldr	r3, [r7, #4]
 8108b06:	681b      	ldr	r3, [r3, #0]
 8108b08:	681a      	ldr	r2, [r3, #0]
 8108b0a:	687b      	ldr	r3, [r7, #4]
 8108b0c:	681b      	ldr	r3, [r3, #0]
 8108b0e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8108b12:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8108b14:	687b      	ldr	r3, [r7, #4]
 8108b16:	681b      	ldr	r3, [r3, #0]
 8108b18:	689a      	ldr	r2, [r3, #8]
 8108b1a:	687b      	ldr	r3, [r7, #4]
 8108b1c:	681b      	ldr	r3, [r3, #0]
 8108b1e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8108b22:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8108b24:	687b      	ldr	r3, [r7, #4]
 8108b26:	2220      	movs	r2, #32
 8108b28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8108b2c:	bf00      	nop
 8108b2e:	370c      	adds	r7, #12
 8108b30:	46bd      	mov	sp, r7
 8108b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108b36:	4770      	bx	lr

08108b38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8108b38:	b480      	push	{r7}
 8108b3a:	b083      	sub	sp, #12
 8108b3c:	af00      	add	r7, sp, #0
 8108b3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8108b40:	687b      	ldr	r3, [r7, #4]
 8108b42:	681b      	ldr	r3, [r3, #0]
 8108b44:	681a      	ldr	r2, [r3, #0]
 8108b46:	687b      	ldr	r3, [r7, #4]
 8108b48:	681b      	ldr	r3, [r3, #0]
 8108b4a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8108b4e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8108b50:	687b      	ldr	r3, [r7, #4]
 8108b52:	681b      	ldr	r3, [r3, #0]
 8108b54:	689b      	ldr	r3, [r3, #8]
 8108b56:	687a      	ldr	r2, [r7, #4]
 8108b58:	6812      	ldr	r2, [r2, #0]
 8108b5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8108b5e:	f023 0301 	bic.w	r3, r3, #1
 8108b62:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8108b64:	687b      	ldr	r3, [r7, #4]
 8108b66:	2220      	movs	r2, #32
 8108b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8108b6c:	687b      	ldr	r3, [r7, #4]
 8108b6e:	2200      	movs	r2, #0
 8108b70:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8108b72:	bf00      	nop
 8108b74:	370c      	adds	r7, #12
 8108b76:	46bd      	mov	sp, r7
 8108b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108b7c:	4770      	bx	lr

08108b7e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8108b7e:	b580      	push	{r7, lr}
 8108b80:	b084      	sub	sp, #16
 8108b82:	af00      	add	r7, sp, #0
 8108b84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8108b86:	687b      	ldr	r3, [r7, #4]
 8108b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108b8a:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8108b8c:	687b      	ldr	r3, [r7, #4]
 8108b8e:	69db      	ldr	r3, [r3, #28]
 8108b90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8108b94:	d01f      	beq.n	8108bd6 <UART_DMAReceiveCplt+0x58>
  {
    huart->RxXferCount = 0U;
 8108b96:	68fb      	ldr	r3, [r7, #12]
 8108b98:	2200      	movs	r2, #0
 8108b9a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8108b9e:	68fb      	ldr	r3, [r7, #12]
 8108ba0:	681b      	ldr	r3, [r3, #0]
 8108ba2:	681a      	ldr	r2, [r3, #0]
 8108ba4:	68fb      	ldr	r3, [r7, #12]
 8108ba6:	681b      	ldr	r3, [r3, #0]
 8108ba8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8108bac:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108bae:	68fb      	ldr	r3, [r7, #12]
 8108bb0:	681b      	ldr	r3, [r3, #0]
 8108bb2:	689a      	ldr	r2, [r3, #8]
 8108bb4:	68fb      	ldr	r3, [r7, #12]
 8108bb6:	681b      	ldr	r3, [r3, #0]
 8108bb8:	f022 0201 	bic.w	r2, r2, #1
 8108bbc:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8108bbe:	68fb      	ldr	r3, [r7, #12]
 8108bc0:	681b      	ldr	r3, [r3, #0]
 8108bc2:	689a      	ldr	r2, [r3, #8]
 8108bc4:	68fb      	ldr	r3, [r7, #12]
 8108bc6:	681b      	ldr	r3, [r3, #0]
 8108bc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8108bcc:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8108bce:	68fb      	ldr	r3, [r7, #12]
 8108bd0:	2220      	movs	r2, #32
 8108bd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8108bd6:	68f8      	ldr	r0, [r7, #12]
 8108bd8:	f7ff f858 	bl	8107c8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8108bdc:	bf00      	nop
 8108bde:	3710      	adds	r7, #16
 8108be0:	46bd      	mov	sp, r7
 8108be2:	bd80      	pop	{r7, pc}

08108be4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8108be4:	b580      	push	{r7, lr}
 8108be6:	b084      	sub	sp, #16
 8108be8:	af00      	add	r7, sp, #0
 8108bea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8108bec:	687b      	ldr	r3, [r7, #4]
 8108bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108bf0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8108bf2:	68f8      	ldr	r0, [r7, #12]
 8108bf4:	f7ff f854 	bl	8107ca0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8108bf8:	bf00      	nop
 8108bfa:	3710      	adds	r7, #16
 8108bfc:	46bd      	mov	sp, r7
 8108bfe:	bd80      	pop	{r7, pc}

08108c00 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8108c00:	b580      	push	{r7, lr}
 8108c02:	b086      	sub	sp, #24
 8108c04:	af00      	add	r7, sp, #0
 8108c06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8108c08:	687b      	ldr	r3, [r7, #4]
 8108c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108c0c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8108c0e:	697b      	ldr	r3, [r7, #20]
 8108c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8108c14:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8108c16:	697b      	ldr	r3, [r7, #20]
 8108c18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8108c1c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8108c1e:	697b      	ldr	r3, [r7, #20]
 8108c20:	681b      	ldr	r3, [r3, #0]
 8108c22:	689b      	ldr	r3, [r3, #8]
 8108c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108c28:	2b80      	cmp	r3, #128	; 0x80
 8108c2a:	d109      	bne.n	8108c40 <UART_DMAError+0x40>
 8108c2c:	693b      	ldr	r3, [r7, #16]
 8108c2e:	2b21      	cmp	r3, #33	; 0x21
 8108c30:	d106      	bne.n	8108c40 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8108c32:	697b      	ldr	r3, [r7, #20]
 8108c34:	2200      	movs	r2, #0
 8108c36:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8108c3a:	6978      	ldr	r0, [r7, #20]
 8108c3c:	f7ff ff5e 	bl	8108afc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8108c40:	697b      	ldr	r3, [r7, #20]
 8108c42:	681b      	ldr	r3, [r3, #0]
 8108c44:	689b      	ldr	r3, [r3, #8]
 8108c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108c4a:	2b40      	cmp	r3, #64	; 0x40
 8108c4c:	d109      	bne.n	8108c62 <UART_DMAError+0x62>
 8108c4e:	68fb      	ldr	r3, [r7, #12]
 8108c50:	2b22      	cmp	r3, #34	; 0x22
 8108c52:	d106      	bne.n	8108c62 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8108c54:	697b      	ldr	r3, [r7, #20]
 8108c56:	2200      	movs	r2, #0
 8108c58:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8108c5c:	6978      	ldr	r0, [r7, #20]
 8108c5e:	f7ff ff6b 	bl	8108b38 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8108c62:	697b      	ldr	r3, [r7, #20]
 8108c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8108c68:	f043 0210 	orr.w	r2, r3, #16
 8108c6c:	697b      	ldr	r3, [r7, #20]
 8108c6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8108c72:	6978      	ldr	r0, [r7, #20]
 8108c74:	f7ff f81e 	bl	8107cb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8108c78:	bf00      	nop
 8108c7a:	3718      	adds	r7, #24
 8108c7c:	46bd      	mov	sp, r7
 8108c7e:	bd80      	pop	{r7, pc}

08108c80 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8108c80:	b480      	push	{r7}
 8108c82:	b085      	sub	sp, #20
 8108c84:	af00      	add	r7, sp, #0
 8108c86:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108c88:	687b      	ldr	r3, [r7, #4]
 8108c8a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8108c8e:	2b01      	cmp	r3, #1
 8108c90:	d101      	bne.n	8108c96 <HAL_UARTEx_DisableFifoMode+0x16>
 8108c92:	2302      	movs	r3, #2
 8108c94:	e027      	b.n	8108ce6 <HAL_UARTEx_DisableFifoMode+0x66>
 8108c96:	687b      	ldr	r3, [r7, #4]
 8108c98:	2201      	movs	r2, #1
 8108c9a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8108c9e:	687b      	ldr	r3, [r7, #4]
 8108ca0:	2224      	movs	r2, #36	; 0x24
 8108ca2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108ca6:	687b      	ldr	r3, [r7, #4]
 8108ca8:	681b      	ldr	r3, [r3, #0]
 8108caa:	681b      	ldr	r3, [r3, #0]
 8108cac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108cae:	687b      	ldr	r3, [r7, #4]
 8108cb0:	681b      	ldr	r3, [r3, #0]
 8108cb2:	681a      	ldr	r2, [r3, #0]
 8108cb4:	687b      	ldr	r3, [r7, #4]
 8108cb6:	681b      	ldr	r3, [r3, #0]
 8108cb8:	f022 0201 	bic.w	r2, r2, #1
 8108cbc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8108cbe:	68fb      	ldr	r3, [r7, #12]
 8108cc0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8108cc4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8108cc6:	687b      	ldr	r3, [r7, #4]
 8108cc8:	2200      	movs	r2, #0
 8108cca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108ccc:	687b      	ldr	r3, [r7, #4]
 8108cce:	681b      	ldr	r3, [r3, #0]
 8108cd0:	68fa      	ldr	r2, [r7, #12]
 8108cd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108cd4:	687b      	ldr	r3, [r7, #4]
 8108cd6:	2220      	movs	r2, #32
 8108cd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108cdc:	687b      	ldr	r3, [r7, #4]
 8108cde:	2200      	movs	r2, #0
 8108ce0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8108ce4:	2300      	movs	r3, #0
}
 8108ce6:	4618      	mov	r0, r3
 8108ce8:	3714      	adds	r7, #20
 8108cea:	46bd      	mov	sp, r7
 8108cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108cf0:	4770      	bx	lr

08108cf2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108cf2:	b580      	push	{r7, lr}
 8108cf4:	b084      	sub	sp, #16
 8108cf6:	af00      	add	r7, sp, #0
 8108cf8:	6078      	str	r0, [r7, #4]
 8108cfa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108cfc:	687b      	ldr	r3, [r7, #4]
 8108cfe:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8108d02:	2b01      	cmp	r3, #1
 8108d04:	d101      	bne.n	8108d0a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8108d06:	2302      	movs	r3, #2
 8108d08:	e02d      	b.n	8108d66 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8108d0a:	687b      	ldr	r3, [r7, #4]
 8108d0c:	2201      	movs	r2, #1
 8108d0e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8108d12:	687b      	ldr	r3, [r7, #4]
 8108d14:	2224      	movs	r2, #36	; 0x24
 8108d16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108d1a:	687b      	ldr	r3, [r7, #4]
 8108d1c:	681b      	ldr	r3, [r3, #0]
 8108d1e:	681b      	ldr	r3, [r3, #0]
 8108d20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108d22:	687b      	ldr	r3, [r7, #4]
 8108d24:	681b      	ldr	r3, [r3, #0]
 8108d26:	681a      	ldr	r2, [r3, #0]
 8108d28:	687b      	ldr	r3, [r7, #4]
 8108d2a:	681b      	ldr	r3, [r3, #0]
 8108d2c:	f022 0201 	bic.w	r2, r2, #1
 8108d30:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8108d32:	687b      	ldr	r3, [r7, #4]
 8108d34:	681b      	ldr	r3, [r3, #0]
 8108d36:	689b      	ldr	r3, [r3, #8]
 8108d38:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8108d3c:	687b      	ldr	r3, [r7, #4]
 8108d3e:	681b      	ldr	r3, [r3, #0]
 8108d40:	683a      	ldr	r2, [r7, #0]
 8108d42:	430a      	orrs	r2, r1
 8108d44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108d46:	6878      	ldr	r0, [r7, #4]
 8108d48:	f000 f850 	bl	8108dec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108d4c:	687b      	ldr	r3, [r7, #4]
 8108d4e:	681b      	ldr	r3, [r3, #0]
 8108d50:	68fa      	ldr	r2, [r7, #12]
 8108d52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108d54:	687b      	ldr	r3, [r7, #4]
 8108d56:	2220      	movs	r2, #32
 8108d58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108d5c:	687b      	ldr	r3, [r7, #4]
 8108d5e:	2200      	movs	r2, #0
 8108d60:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8108d64:	2300      	movs	r3, #0
}
 8108d66:	4618      	mov	r0, r3
 8108d68:	3710      	adds	r7, #16
 8108d6a:	46bd      	mov	sp, r7
 8108d6c:	bd80      	pop	{r7, pc}

08108d6e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108d6e:	b580      	push	{r7, lr}
 8108d70:	b084      	sub	sp, #16
 8108d72:	af00      	add	r7, sp, #0
 8108d74:	6078      	str	r0, [r7, #4]
 8108d76:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108d78:	687b      	ldr	r3, [r7, #4]
 8108d7a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8108d7e:	2b01      	cmp	r3, #1
 8108d80:	d101      	bne.n	8108d86 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8108d82:	2302      	movs	r3, #2
 8108d84:	e02d      	b.n	8108de2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8108d86:	687b      	ldr	r3, [r7, #4]
 8108d88:	2201      	movs	r2, #1
 8108d8a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8108d8e:	687b      	ldr	r3, [r7, #4]
 8108d90:	2224      	movs	r2, #36	; 0x24
 8108d92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108d96:	687b      	ldr	r3, [r7, #4]
 8108d98:	681b      	ldr	r3, [r3, #0]
 8108d9a:	681b      	ldr	r3, [r3, #0]
 8108d9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108d9e:	687b      	ldr	r3, [r7, #4]
 8108da0:	681b      	ldr	r3, [r3, #0]
 8108da2:	681a      	ldr	r2, [r3, #0]
 8108da4:	687b      	ldr	r3, [r7, #4]
 8108da6:	681b      	ldr	r3, [r3, #0]
 8108da8:	f022 0201 	bic.w	r2, r2, #1
 8108dac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8108dae:	687b      	ldr	r3, [r7, #4]
 8108db0:	681b      	ldr	r3, [r3, #0]
 8108db2:	689b      	ldr	r3, [r3, #8]
 8108db4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8108db8:	687b      	ldr	r3, [r7, #4]
 8108dba:	681b      	ldr	r3, [r3, #0]
 8108dbc:	683a      	ldr	r2, [r7, #0]
 8108dbe:	430a      	orrs	r2, r1
 8108dc0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108dc2:	6878      	ldr	r0, [r7, #4]
 8108dc4:	f000 f812 	bl	8108dec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108dc8:	687b      	ldr	r3, [r7, #4]
 8108dca:	681b      	ldr	r3, [r3, #0]
 8108dcc:	68fa      	ldr	r2, [r7, #12]
 8108dce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108dd0:	687b      	ldr	r3, [r7, #4]
 8108dd2:	2220      	movs	r2, #32
 8108dd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108dd8:	687b      	ldr	r3, [r7, #4]
 8108dda:	2200      	movs	r2, #0
 8108ddc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8108de0:	2300      	movs	r3, #0
}
 8108de2:	4618      	mov	r0, r3
 8108de4:	3710      	adds	r7, #16
 8108de6:	46bd      	mov	sp, r7
 8108de8:	bd80      	pop	{r7, pc}
	...

08108dec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8108dec:	b480      	push	{r7}
 8108dee:	b089      	sub	sp, #36	; 0x24
 8108df0:	af00      	add	r7, sp, #0
 8108df2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8108df4:	4a2f      	ldr	r2, [pc, #188]	; (8108eb4 <UARTEx_SetNbDataToProcess+0xc8>)
 8108df6:	f107 0314 	add.w	r3, r7, #20
 8108dfa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8108dfe:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8108e02:	4a2d      	ldr	r2, [pc, #180]	; (8108eb8 <UARTEx_SetNbDataToProcess+0xcc>)
 8108e04:	f107 030c 	add.w	r3, r7, #12
 8108e08:	e892 0003 	ldmia.w	r2, {r0, r1}
 8108e0c:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8108e10:	687b      	ldr	r3, [r7, #4]
 8108e12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108e14:	2b00      	cmp	r3, #0
 8108e16:	d108      	bne.n	8108e2a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8108e18:	687b      	ldr	r3, [r7, #4]
 8108e1a:	2201      	movs	r2, #1
 8108e1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8108e20:	687b      	ldr	r3, [r7, #4]
 8108e22:	2201      	movs	r2, #1
 8108e24:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8108e28:	e03d      	b.n	8108ea6 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8108e2a:	2310      	movs	r3, #16
 8108e2c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8108e2e:	2310      	movs	r3, #16
 8108e30:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8108e32:	687b      	ldr	r3, [r7, #4]
 8108e34:	681b      	ldr	r3, [r3, #0]
 8108e36:	689b      	ldr	r3, [r3, #8]
 8108e38:	0e5b      	lsrs	r3, r3, #25
 8108e3a:	b2db      	uxtb	r3, r3
 8108e3c:	f003 0307 	and.w	r3, r3, #7
 8108e40:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8108e42:	687b      	ldr	r3, [r7, #4]
 8108e44:	681b      	ldr	r3, [r3, #0]
 8108e46:	689b      	ldr	r3, [r3, #8]
 8108e48:	0f5b      	lsrs	r3, r3, #29
 8108e4a:	b2db      	uxtb	r3, r3
 8108e4c:	f003 0307 	and.w	r3, r3, #7
 8108e50:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8108e52:	7fbb      	ldrb	r3, [r7, #30]
 8108e54:	7f3a      	ldrb	r2, [r7, #28]
 8108e56:	f107 0120 	add.w	r1, r7, #32
 8108e5a:	440a      	add	r2, r1
 8108e5c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8108e60:	fb02 f303 	mul.w	r3, r2, r3
 8108e64:	7f3a      	ldrb	r2, [r7, #28]
 8108e66:	f107 0120 	add.w	r1, r7, #32
 8108e6a:	440a      	add	r2, r1
 8108e6c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8108e70:	fb93 f3f2 	sdiv	r3, r3, r2
 8108e74:	b29a      	uxth	r2, r3
 8108e76:	687b      	ldr	r3, [r7, #4]
 8108e78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8108e7c:	7ffb      	ldrb	r3, [r7, #31]
 8108e7e:	7f7a      	ldrb	r2, [r7, #29]
 8108e80:	f107 0120 	add.w	r1, r7, #32
 8108e84:	440a      	add	r2, r1
 8108e86:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8108e8a:	fb02 f303 	mul.w	r3, r2, r3
 8108e8e:	7f7a      	ldrb	r2, [r7, #29]
 8108e90:	f107 0120 	add.w	r1, r7, #32
 8108e94:	440a      	add	r2, r1
 8108e96:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8108e9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8108e9e:	b29a      	uxth	r2, r3
 8108ea0:	687b      	ldr	r3, [r7, #4]
 8108ea2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8108ea6:	bf00      	nop
 8108ea8:	3724      	adds	r7, #36	; 0x24
 8108eaa:	46bd      	mov	sp, r7
 8108eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108eb0:	4770      	bx	lr
 8108eb2:	bf00      	nop
 8108eb4:	08113b50 	.word	0x08113b50
 8108eb8:	08113b58 	.word	0x08113b58

08108ebc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8108ebc:	b580      	push	{r7, lr}
 8108ebe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8108ec0:	4904      	ldr	r1, [pc, #16]	; (8108ed4 <MX_FATFS_Init+0x18>)
 8108ec2:	4805      	ldr	r0, [pc, #20]	; (8108ed8 <MX_FATFS_Init+0x1c>)
 8108ec4:	f000 f8b0 	bl	8109028 <FATFS_LinkDriver>
 8108ec8:	4603      	mov	r3, r0
 8108eca:	461a      	mov	r2, r3
 8108ecc:	4b03      	ldr	r3, [pc, #12]	; (8108edc <MX_FATFS_Init+0x20>)
 8108ece:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8108ed0:	bf00      	nop
 8108ed2:	bd80      	pop	{r7, pc}
 8108ed4:	10009ef0 	.word	0x10009ef0
 8108ed8:	10000010 	.word	0x10000010
 8108edc:	10009ef4 	.word	0x10009ef4

08108ee0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8108ee0:	b480      	push	{r7}
 8108ee2:	b083      	sub	sp, #12
 8108ee4:	af00      	add	r7, sp, #0
 8108ee6:	4603      	mov	r3, r0
 8108ee8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8108eea:	4b06      	ldr	r3, [pc, #24]	; (8108f04 <USER_initialize+0x24>)
 8108eec:	2201      	movs	r2, #1
 8108eee:	701a      	strb	r2, [r3, #0]
    return Stat;
 8108ef0:	4b04      	ldr	r3, [pc, #16]	; (8108f04 <USER_initialize+0x24>)
 8108ef2:	781b      	ldrb	r3, [r3, #0]
 8108ef4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8108ef6:	4618      	mov	r0, r3
 8108ef8:	370c      	adds	r7, #12
 8108efa:	46bd      	mov	sp, r7
 8108efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108f00:	4770      	bx	lr
 8108f02:	bf00      	nop
 8108f04:	1000000d 	.word	0x1000000d

08108f08 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8108f08:	b480      	push	{r7}
 8108f0a:	b083      	sub	sp, #12
 8108f0c:	af00      	add	r7, sp, #0
 8108f0e:	4603      	mov	r3, r0
 8108f10:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8108f12:	4b06      	ldr	r3, [pc, #24]	; (8108f2c <USER_status+0x24>)
 8108f14:	2201      	movs	r2, #1
 8108f16:	701a      	strb	r2, [r3, #0]
    return Stat;
 8108f18:	4b04      	ldr	r3, [pc, #16]	; (8108f2c <USER_status+0x24>)
 8108f1a:	781b      	ldrb	r3, [r3, #0]
 8108f1c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8108f1e:	4618      	mov	r0, r3
 8108f20:	370c      	adds	r7, #12
 8108f22:	46bd      	mov	sp, r7
 8108f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108f28:	4770      	bx	lr
 8108f2a:	bf00      	nop
 8108f2c:	1000000d 	.word	0x1000000d

08108f30 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8108f30:	b480      	push	{r7}
 8108f32:	b085      	sub	sp, #20
 8108f34:	af00      	add	r7, sp, #0
 8108f36:	60b9      	str	r1, [r7, #8]
 8108f38:	607a      	str	r2, [r7, #4]
 8108f3a:	603b      	str	r3, [r7, #0]
 8108f3c:	4603      	mov	r3, r0
 8108f3e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8108f40:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8108f42:	4618      	mov	r0, r3
 8108f44:	3714      	adds	r7, #20
 8108f46:	46bd      	mov	sp, r7
 8108f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108f4c:	4770      	bx	lr

08108f4e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8108f4e:	b480      	push	{r7}
 8108f50:	b085      	sub	sp, #20
 8108f52:	af00      	add	r7, sp, #0
 8108f54:	60b9      	str	r1, [r7, #8]
 8108f56:	607a      	str	r2, [r7, #4]
 8108f58:	603b      	str	r3, [r7, #0]
 8108f5a:	4603      	mov	r3, r0
 8108f5c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8108f5e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8108f60:	4618      	mov	r0, r3
 8108f62:	3714      	adds	r7, #20
 8108f64:	46bd      	mov	sp, r7
 8108f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108f6a:	4770      	bx	lr

08108f6c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8108f6c:	b480      	push	{r7}
 8108f6e:	b085      	sub	sp, #20
 8108f70:	af00      	add	r7, sp, #0
 8108f72:	4603      	mov	r3, r0
 8108f74:	603a      	str	r2, [r7, #0]
 8108f76:	71fb      	strb	r3, [r7, #7]
 8108f78:	460b      	mov	r3, r1
 8108f7a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8108f7c:	2301      	movs	r3, #1
 8108f7e:	73fb      	strb	r3, [r7, #15]
    return res;
 8108f80:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8108f82:	4618      	mov	r0, r3
 8108f84:	3714      	adds	r7, #20
 8108f86:	46bd      	mov	sp, r7
 8108f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108f8c:	4770      	bx	lr
	...

08108f90 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8108f90:	b480      	push	{r7}
 8108f92:	b087      	sub	sp, #28
 8108f94:	af00      	add	r7, sp, #0
 8108f96:	60f8      	str	r0, [r7, #12]
 8108f98:	60b9      	str	r1, [r7, #8]
 8108f9a:	4613      	mov	r3, r2
 8108f9c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8108f9e:	2301      	movs	r3, #1
 8108fa0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8108fa2:	2300      	movs	r3, #0
 8108fa4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8108fa6:	4b1f      	ldr	r3, [pc, #124]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fa8:	7a5b      	ldrb	r3, [r3, #9]
 8108faa:	b2db      	uxtb	r3, r3
 8108fac:	2b00      	cmp	r3, #0
 8108fae:	d131      	bne.n	8109014 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8108fb0:	4b1c      	ldr	r3, [pc, #112]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fb2:	7a5b      	ldrb	r3, [r3, #9]
 8108fb4:	b2db      	uxtb	r3, r3
 8108fb6:	461a      	mov	r2, r3
 8108fb8:	4b1a      	ldr	r3, [pc, #104]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fba:	2100      	movs	r1, #0
 8108fbc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8108fbe:	4b19      	ldr	r3, [pc, #100]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fc0:	7a5b      	ldrb	r3, [r3, #9]
 8108fc2:	b2db      	uxtb	r3, r3
 8108fc4:	4a17      	ldr	r2, [pc, #92]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fc6:	009b      	lsls	r3, r3, #2
 8108fc8:	4413      	add	r3, r2
 8108fca:	68fa      	ldr	r2, [r7, #12]
 8108fcc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8108fce:	4b15      	ldr	r3, [pc, #84]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fd0:	7a5b      	ldrb	r3, [r3, #9]
 8108fd2:	b2db      	uxtb	r3, r3
 8108fd4:	461a      	mov	r2, r3
 8108fd6:	4b13      	ldr	r3, [pc, #76]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fd8:	4413      	add	r3, r2
 8108fda:	79fa      	ldrb	r2, [r7, #7]
 8108fdc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8108fde:	4b11      	ldr	r3, [pc, #68]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fe0:	7a5b      	ldrb	r3, [r3, #9]
 8108fe2:	b2db      	uxtb	r3, r3
 8108fe4:	1c5a      	adds	r2, r3, #1
 8108fe6:	b2d1      	uxtb	r1, r2
 8108fe8:	4a0e      	ldr	r2, [pc, #56]	; (8109024 <FATFS_LinkDriverEx+0x94>)
 8108fea:	7251      	strb	r1, [r2, #9]
 8108fec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8108fee:	7dbb      	ldrb	r3, [r7, #22]
 8108ff0:	3330      	adds	r3, #48	; 0x30
 8108ff2:	b2da      	uxtb	r2, r3
 8108ff4:	68bb      	ldr	r3, [r7, #8]
 8108ff6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8108ff8:	68bb      	ldr	r3, [r7, #8]
 8108ffa:	3301      	adds	r3, #1
 8108ffc:	223a      	movs	r2, #58	; 0x3a
 8108ffe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8109000:	68bb      	ldr	r3, [r7, #8]
 8109002:	3302      	adds	r3, #2
 8109004:	222f      	movs	r2, #47	; 0x2f
 8109006:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8109008:	68bb      	ldr	r3, [r7, #8]
 810900a:	3303      	adds	r3, #3
 810900c:	2200      	movs	r2, #0
 810900e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8109010:	2300      	movs	r3, #0
 8109012:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8109014:	7dfb      	ldrb	r3, [r7, #23]
}
 8109016:	4618      	mov	r0, r3
 8109018:	371c      	adds	r7, #28
 810901a:	46bd      	mov	sp, r7
 810901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109020:	4770      	bx	lr
 8109022:	bf00      	nop
 8109024:	10000484 	.word	0x10000484

08109028 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8109028:	b580      	push	{r7, lr}
 810902a:	b082      	sub	sp, #8
 810902c:	af00      	add	r7, sp, #0
 810902e:	6078      	str	r0, [r7, #4]
 8109030:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8109032:	2200      	movs	r2, #0
 8109034:	6839      	ldr	r1, [r7, #0]
 8109036:	6878      	ldr	r0, [r7, #4]
 8109038:	f7ff ffaa 	bl	8108f90 <FATFS_LinkDriverEx>
 810903c:	4603      	mov	r3, r0
}
 810903e:	4618      	mov	r0, r3
 8109040:	3708      	adds	r7, #8
 8109042:	46bd      	mov	sp, r7
 8109044:	bd80      	pop	{r7, pc}

08109046 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8109046:	b480      	push	{r7}
 8109048:	b085      	sub	sp, #20
 810904a:	af00      	add	r7, sp, #0
 810904c:	4603      	mov	r3, r0
 810904e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8109050:	2300      	movs	r3, #0
 8109052:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8109054:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8109058:	2b84      	cmp	r3, #132	; 0x84
 810905a:	d005      	beq.n	8109068 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 810905c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8109060:	68fb      	ldr	r3, [r7, #12]
 8109062:	4413      	add	r3, r2
 8109064:	3303      	adds	r3, #3
 8109066:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8109068:	68fb      	ldr	r3, [r7, #12]
}
 810906a:	4618      	mov	r0, r3
 810906c:	3714      	adds	r7, #20
 810906e:	46bd      	mov	sp, r7
 8109070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109074:	4770      	bx	lr

08109076 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8109076:	b580      	push	{r7, lr}
 8109078:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 810907a:	f001 fb57 	bl	810a72c <vTaskStartScheduler>
  
  return osOK;
 810907e:	2300      	movs	r3, #0
}
 8109080:	4618      	mov	r0, r3
 8109082:	bd80      	pop	{r7, pc}

08109084 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8109084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8109086:	b089      	sub	sp, #36	; 0x24
 8109088:	af04      	add	r7, sp, #16
 810908a:	6078      	str	r0, [r7, #4]
 810908c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 810908e:	687b      	ldr	r3, [r7, #4]
 8109090:	695b      	ldr	r3, [r3, #20]
 8109092:	2b00      	cmp	r3, #0
 8109094:	d020      	beq.n	81090d8 <osThreadCreate+0x54>
 8109096:	687b      	ldr	r3, [r7, #4]
 8109098:	699b      	ldr	r3, [r3, #24]
 810909a:	2b00      	cmp	r3, #0
 810909c:	d01c      	beq.n	81090d8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 810909e:	687b      	ldr	r3, [r7, #4]
 81090a0:	685c      	ldr	r4, [r3, #4]
 81090a2:	687b      	ldr	r3, [r7, #4]
 81090a4:	681d      	ldr	r5, [r3, #0]
 81090a6:	687b      	ldr	r3, [r7, #4]
 81090a8:	691e      	ldr	r6, [r3, #16]
 81090aa:	687b      	ldr	r3, [r7, #4]
 81090ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 81090b0:	4618      	mov	r0, r3
 81090b2:	f7ff ffc8 	bl	8109046 <makeFreeRtosPriority>
 81090b6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 81090b8:	687b      	ldr	r3, [r7, #4]
 81090ba:	695b      	ldr	r3, [r3, #20]
 81090bc:	687a      	ldr	r2, [r7, #4]
 81090be:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81090c0:	9202      	str	r2, [sp, #8]
 81090c2:	9301      	str	r3, [sp, #4]
 81090c4:	9100      	str	r1, [sp, #0]
 81090c6:	683b      	ldr	r3, [r7, #0]
 81090c8:	4632      	mov	r2, r6
 81090ca:	4629      	mov	r1, r5
 81090cc:	4620      	mov	r0, r4
 81090ce:	f001 f969 	bl	810a3a4 <xTaskCreateStatic>
 81090d2:	4603      	mov	r3, r0
 81090d4:	60fb      	str	r3, [r7, #12]
 81090d6:	e01c      	b.n	8109112 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81090d8:	687b      	ldr	r3, [r7, #4]
 81090da:	685c      	ldr	r4, [r3, #4]
 81090dc:	687b      	ldr	r3, [r7, #4]
 81090de:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 81090e0:	687b      	ldr	r3, [r7, #4]
 81090e2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 81090e4:	b29e      	uxth	r6, r3
 81090e6:	687b      	ldr	r3, [r7, #4]
 81090e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 81090ec:	4618      	mov	r0, r3
 81090ee:	f7ff ffaa 	bl	8109046 <makeFreeRtosPriority>
 81090f2:	4602      	mov	r2, r0
 81090f4:	f107 030c 	add.w	r3, r7, #12
 81090f8:	9301      	str	r3, [sp, #4]
 81090fa:	9200      	str	r2, [sp, #0]
 81090fc:	683b      	ldr	r3, [r7, #0]
 81090fe:	4632      	mov	r2, r6
 8109100:	4629      	mov	r1, r5
 8109102:	4620      	mov	r0, r4
 8109104:	f001 f9a8 	bl	810a458 <xTaskCreate>
 8109108:	4603      	mov	r3, r0
 810910a:	2b01      	cmp	r3, #1
 810910c:	d001      	beq.n	8109112 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 810910e:	2300      	movs	r3, #0
 8109110:	e000      	b.n	8109114 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8109112:	68fb      	ldr	r3, [r7, #12]
}
 8109114:	4618      	mov	r0, r3
 8109116:	3714      	adds	r7, #20
 8109118:	46bd      	mov	sp, r7
 810911a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810911c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 810911c:	b580      	push	{r7, lr}
 810911e:	b084      	sub	sp, #16
 8109120:	af00      	add	r7, sp, #0
 8109122:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8109124:	687b      	ldr	r3, [r7, #4]
 8109126:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8109128:	68fb      	ldr	r3, [r7, #12]
 810912a:	2b00      	cmp	r3, #0
 810912c:	d001      	beq.n	8109132 <osDelay+0x16>
 810912e:	68fb      	ldr	r3, [r7, #12]
 8109130:	e000      	b.n	8109134 <osDelay+0x18>
 8109132:	2301      	movs	r3, #1
 8109134:	4618      	mov	r0, r3
 8109136:	f001 fac5 	bl	810a6c4 <vTaskDelay>
  
  return osOK;
 810913a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 810913c:	4618      	mov	r0, r3
 810913e:	3710      	adds	r7, #16
 8109140:	46bd      	mov	sp, r7
 8109142:	bd80      	pop	{r7, pc}

08109144 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8109144:	b580      	push	{r7, lr}
 8109146:	b086      	sub	sp, #24
 8109148:	af02      	add	r7, sp, #8
 810914a:	6078      	str	r0, [r7, #4]
 810914c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 810914e:	687b      	ldr	r3, [r7, #4]
 8109150:	685b      	ldr	r3, [r3, #4]
 8109152:	2b00      	cmp	r3, #0
 8109154:	d010      	beq.n	8109178 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8109156:	683b      	ldr	r3, [r7, #0]
 8109158:	2b01      	cmp	r3, #1
 810915a:	d10b      	bne.n	8109174 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 810915c:	687b      	ldr	r3, [r7, #4]
 810915e:	685a      	ldr	r2, [r3, #4]
 8109160:	2303      	movs	r3, #3
 8109162:	9300      	str	r3, [sp, #0]
 8109164:	4613      	mov	r3, r2
 8109166:	2200      	movs	r2, #0
 8109168:	2100      	movs	r1, #0
 810916a:	2001      	movs	r0, #1
 810916c:	f000 fd12 	bl	8109b94 <xQueueGenericCreateStatic>
 8109170:	4603      	mov	r3, r0
 8109172:	e016      	b.n	81091a2 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8109174:	2300      	movs	r3, #0
 8109176:	e014      	b.n	81091a2 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8109178:	683b      	ldr	r3, [r7, #0]
 810917a:	2b01      	cmp	r3, #1
 810917c:	d110      	bne.n	81091a0 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 810917e:	2203      	movs	r2, #3
 8109180:	2100      	movs	r1, #0
 8109182:	2001      	movs	r0, #1
 8109184:	f000 fd79 	bl	8109c7a <xQueueGenericCreate>
 8109188:	60f8      	str	r0, [r7, #12]
 810918a:	68fb      	ldr	r3, [r7, #12]
 810918c:	2b00      	cmp	r3, #0
 810918e:	d005      	beq.n	810919c <osSemaphoreCreate+0x58>
 8109190:	2300      	movs	r3, #0
 8109192:	2200      	movs	r2, #0
 8109194:	2100      	movs	r1, #0
 8109196:	68f8      	ldr	r0, [r7, #12]
 8109198:	f000 fe00 	bl	8109d9c <xQueueGenericSend>
      return sema;
 810919c:	68fb      	ldr	r3, [r7, #12]
 810919e:	e000      	b.n	81091a2 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 81091a0:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 81091a2:	4618      	mov	r0, r3
 81091a4:	3710      	adds	r7, #16
 81091a6:	46bd      	mov	sp, r7
 81091a8:	bd80      	pop	{r7, pc}
	...

081091ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 81091ac:	b580      	push	{r7, lr}
 81091ae:	b08a      	sub	sp, #40	; 0x28
 81091b0:	af00      	add	r7, sp, #0
 81091b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 81091b4:	2300      	movs	r3, #0
 81091b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 81091b8:	f001 fb16 	bl	810a7e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 81091bc:	4b57      	ldr	r3, [pc, #348]	; (810931c <pvPortMalloc+0x170>)
 81091be:	681b      	ldr	r3, [r3, #0]
 81091c0:	2b00      	cmp	r3, #0
 81091c2:	d101      	bne.n	81091c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 81091c4:	f000 f90c 	bl	81093e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 81091c8:	4b55      	ldr	r3, [pc, #340]	; (8109320 <pvPortMalloc+0x174>)
 81091ca:	681a      	ldr	r2, [r3, #0]
 81091cc:	687b      	ldr	r3, [r7, #4]
 81091ce:	4013      	ands	r3, r2
 81091d0:	2b00      	cmp	r3, #0
 81091d2:	f040 808c 	bne.w	81092ee <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 81091d6:	687b      	ldr	r3, [r7, #4]
 81091d8:	2b00      	cmp	r3, #0
 81091da:	d01c      	beq.n	8109216 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 81091dc:	2208      	movs	r2, #8
 81091de:	687b      	ldr	r3, [r7, #4]
 81091e0:	4413      	add	r3, r2
 81091e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 81091e4:	687b      	ldr	r3, [r7, #4]
 81091e6:	f003 0307 	and.w	r3, r3, #7
 81091ea:	2b00      	cmp	r3, #0
 81091ec:	d013      	beq.n	8109216 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 81091ee:	687b      	ldr	r3, [r7, #4]
 81091f0:	f023 0307 	bic.w	r3, r3, #7
 81091f4:	3308      	adds	r3, #8
 81091f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 81091f8:	687b      	ldr	r3, [r7, #4]
 81091fa:	f003 0307 	and.w	r3, r3, #7
 81091fe:	2b00      	cmp	r3, #0
 8109200:	d009      	beq.n	8109216 <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8109202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109206:	f383 8811 	msr	BASEPRI, r3
 810920a:	f3bf 8f6f 	isb	sy
 810920e:	f3bf 8f4f 	dsb	sy
 8109212:	617b      	str	r3, [r7, #20]
 8109214:	e7fe      	b.n	8109214 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8109216:	687b      	ldr	r3, [r7, #4]
 8109218:	2b00      	cmp	r3, #0
 810921a:	d068      	beq.n	81092ee <pvPortMalloc+0x142>
 810921c:	4b41      	ldr	r3, [pc, #260]	; (8109324 <pvPortMalloc+0x178>)
 810921e:	681b      	ldr	r3, [r3, #0]
 8109220:	687a      	ldr	r2, [r7, #4]
 8109222:	429a      	cmp	r2, r3
 8109224:	d863      	bhi.n	81092ee <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8109226:	4b40      	ldr	r3, [pc, #256]	; (8109328 <pvPortMalloc+0x17c>)
 8109228:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 810922a:	4b3f      	ldr	r3, [pc, #252]	; (8109328 <pvPortMalloc+0x17c>)
 810922c:	681b      	ldr	r3, [r3, #0]
 810922e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8109230:	e004      	b.n	810923c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8109232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109234:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8109236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109238:	681b      	ldr	r3, [r3, #0]
 810923a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 810923c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810923e:	685b      	ldr	r3, [r3, #4]
 8109240:	687a      	ldr	r2, [r7, #4]
 8109242:	429a      	cmp	r2, r3
 8109244:	d903      	bls.n	810924e <pvPortMalloc+0xa2>
 8109246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109248:	681b      	ldr	r3, [r3, #0]
 810924a:	2b00      	cmp	r3, #0
 810924c:	d1f1      	bne.n	8109232 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 810924e:	4b33      	ldr	r3, [pc, #204]	; (810931c <pvPortMalloc+0x170>)
 8109250:	681b      	ldr	r3, [r3, #0]
 8109252:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8109254:	429a      	cmp	r2, r3
 8109256:	d04a      	beq.n	81092ee <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8109258:	6a3b      	ldr	r3, [r7, #32]
 810925a:	681b      	ldr	r3, [r3, #0]
 810925c:	2208      	movs	r2, #8
 810925e:	4413      	add	r3, r2
 8109260:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8109262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109264:	681a      	ldr	r2, [r3, #0]
 8109266:	6a3b      	ldr	r3, [r7, #32]
 8109268:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 810926a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810926c:	685a      	ldr	r2, [r3, #4]
 810926e:	687b      	ldr	r3, [r7, #4]
 8109270:	1ad2      	subs	r2, r2, r3
 8109272:	2308      	movs	r3, #8
 8109274:	005b      	lsls	r3, r3, #1
 8109276:	429a      	cmp	r2, r3
 8109278:	d91e      	bls.n	81092b8 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 810927a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810927c:	687b      	ldr	r3, [r7, #4]
 810927e:	4413      	add	r3, r2
 8109280:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8109282:	69bb      	ldr	r3, [r7, #24]
 8109284:	f003 0307 	and.w	r3, r3, #7
 8109288:	2b00      	cmp	r3, #0
 810928a:	d009      	beq.n	81092a0 <pvPortMalloc+0xf4>
 810928c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109290:	f383 8811 	msr	BASEPRI, r3
 8109294:	f3bf 8f6f 	isb	sy
 8109298:	f3bf 8f4f 	dsb	sy
 810929c:	613b      	str	r3, [r7, #16]
 810929e:	e7fe      	b.n	810929e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 81092a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81092a2:	685a      	ldr	r2, [r3, #4]
 81092a4:	687b      	ldr	r3, [r7, #4]
 81092a6:	1ad2      	subs	r2, r2, r3
 81092a8:	69bb      	ldr	r3, [r7, #24]
 81092aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 81092ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81092ae:	687a      	ldr	r2, [r7, #4]
 81092b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 81092b2:	69b8      	ldr	r0, [r7, #24]
 81092b4:	f000 f8f6 	bl	81094a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 81092b8:	4b1a      	ldr	r3, [pc, #104]	; (8109324 <pvPortMalloc+0x178>)
 81092ba:	681a      	ldr	r2, [r3, #0]
 81092bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81092be:	685b      	ldr	r3, [r3, #4]
 81092c0:	1ad3      	subs	r3, r2, r3
 81092c2:	4a18      	ldr	r2, [pc, #96]	; (8109324 <pvPortMalloc+0x178>)
 81092c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 81092c6:	4b17      	ldr	r3, [pc, #92]	; (8109324 <pvPortMalloc+0x178>)
 81092c8:	681a      	ldr	r2, [r3, #0]
 81092ca:	4b18      	ldr	r3, [pc, #96]	; (810932c <pvPortMalloc+0x180>)
 81092cc:	681b      	ldr	r3, [r3, #0]
 81092ce:	429a      	cmp	r2, r3
 81092d0:	d203      	bcs.n	81092da <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 81092d2:	4b14      	ldr	r3, [pc, #80]	; (8109324 <pvPortMalloc+0x178>)
 81092d4:	681b      	ldr	r3, [r3, #0]
 81092d6:	4a15      	ldr	r2, [pc, #84]	; (810932c <pvPortMalloc+0x180>)
 81092d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 81092da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81092dc:	685a      	ldr	r2, [r3, #4]
 81092de:	4b10      	ldr	r3, [pc, #64]	; (8109320 <pvPortMalloc+0x174>)
 81092e0:	681b      	ldr	r3, [r3, #0]
 81092e2:	431a      	orrs	r2, r3
 81092e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81092e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 81092e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81092ea:	2200      	movs	r2, #0
 81092ec:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 81092ee:	f001 fa89 	bl	810a804 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 81092f2:	69fb      	ldr	r3, [r7, #28]
 81092f4:	f003 0307 	and.w	r3, r3, #7
 81092f8:	2b00      	cmp	r3, #0
 81092fa:	d009      	beq.n	8109310 <pvPortMalloc+0x164>
 81092fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109300:	f383 8811 	msr	BASEPRI, r3
 8109304:	f3bf 8f6f 	isb	sy
 8109308:	f3bf 8f4f 	dsb	sy
 810930c:	60fb      	str	r3, [r7, #12]
 810930e:	e7fe      	b.n	810930e <pvPortMalloc+0x162>
	return pvReturn;
 8109310:	69fb      	ldr	r3, [r7, #28]
}
 8109312:	4618      	mov	r0, r3
 8109314:	3728      	adds	r7, #40	; 0x28
 8109316:	46bd      	mov	sp, r7
 8109318:	bd80      	pop	{r7, pc}
 810931a:	bf00      	nop
 810931c:	10004098 	.word	0x10004098
 8109320:	100040a4 	.word	0x100040a4
 8109324:	1000409c 	.word	0x1000409c
 8109328:	10004090 	.word	0x10004090
 810932c:	100040a0 	.word	0x100040a0

08109330 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8109330:	b580      	push	{r7, lr}
 8109332:	b086      	sub	sp, #24
 8109334:	af00      	add	r7, sp, #0
 8109336:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8109338:	687b      	ldr	r3, [r7, #4]
 810933a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 810933c:	687b      	ldr	r3, [r7, #4]
 810933e:	2b00      	cmp	r3, #0
 8109340:	d046      	beq.n	81093d0 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8109342:	2308      	movs	r3, #8
 8109344:	425b      	negs	r3, r3
 8109346:	697a      	ldr	r2, [r7, #20]
 8109348:	4413      	add	r3, r2
 810934a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 810934c:	697b      	ldr	r3, [r7, #20]
 810934e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8109350:	693b      	ldr	r3, [r7, #16]
 8109352:	685a      	ldr	r2, [r3, #4]
 8109354:	4b20      	ldr	r3, [pc, #128]	; (81093d8 <vPortFree+0xa8>)
 8109356:	681b      	ldr	r3, [r3, #0]
 8109358:	4013      	ands	r3, r2
 810935a:	2b00      	cmp	r3, #0
 810935c:	d109      	bne.n	8109372 <vPortFree+0x42>
 810935e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109362:	f383 8811 	msr	BASEPRI, r3
 8109366:	f3bf 8f6f 	isb	sy
 810936a:	f3bf 8f4f 	dsb	sy
 810936e:	60fb      	str	r3, [r7, #12]
 8109370:	e7fe      	b.n	8109370 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8109372:	693b      	ldr	r3, [r7, #16]
 8109374:	681b      	ldr	r3, [r3, #0]
 8109376:	2b00      	cmp	r3, #0
 8109378:	d009      	beq.n	810938e <vPortFree+0x5e>
 810937a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810937e:	f383 8811 	msr	BASEPRI, r3
 8109382:	f3bf 8f6f 	isb	sy
 8109386:	f3bf 8f4f 	dsb	sy
 810938a:	60bb      	str	r3, [r7, #8]
 810938c:	e7fe      	b.n	810938c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 810938e:	693b      	ldr	r3, [r7, #16]
 8109390:	685a      	ldr	r2, [r3, #4]
 8109392:	4b11      	ldr	r3, [pc, #68]	; (81093d8 <vPortFree+0xa8>)
 8109394:	681b      	ldr	r3, [r3, #0]
 8109396:	4013      	ands	r3, r2
 8109398:	2b00      	cmp	r3, #0
 810939a:	d019      	beq.n	81093d0 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 810939c:	693b      	ldr	r3, [r7, #16]
 810939e:	681b      	ldr	r3, [r3, #0]
 81093a0:	2b00      	cmp	r3, #0
 81093a2:	d115      	bne.n	81093d0 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 81093a4:	693b      	ldr	r3, [r7, #16]
 81093a6:	685a      	ldr	r2, [r3, #4]
 81093a8:	4b0b      	ldr	r3, [pc, #44]	; (81093d8 <vPortFree+0xa8>)
 81093aa:	681b      	ldr	r3, [r3, #0]
 81093ac:	43db      	mvns	r3, r3
 81093ae:	401a      	ands	r2, r3
 81093b0:	693b      	ldr	r3, [r7, #16]
 81093b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 81093b4:	f001 fa18 	bl	810a7e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 81093b8:	693b      	ldr	r3, [r7, #16]
 81093ba:	685a      	ldr	r2, [r3, #4]
 81093bc:	4b07      	ldr	r3, [pc, #28]	; (81093dc <vPortFree+0xac>)
 81093be:	681b      	ldr	r3, [r3, #0]
 81093c0:	4413      	add	r3, r2
 81093c2:	4a06      	ldr	r2, [pc, #24]	; (81093dc <vPortFree+0xac>)
 81093c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 81093c6:	6938      	ldr	r0, [r7, #16]
 81093c8:	f000 f86c 	bl	81094a4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 81093cc:	f001 fa1a 	bl	810a804 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 81093d0:	bf00      	nop
 81093d2:	3718      	adds	r7, #24
 81093d4:	46bd      	mov	sp, r7
 81093d6:	bd80      	pop	{r7, pc}
 81093d8:	100040a4 	.word	0x100040a4
 81093dc:	1000409c 	.word	0x1000409c

081093e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 81093e0:	b480      	push	{r7}
 81093e2:	b085      	sub	sp, #20
 81093e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 81093e6:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 81093ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 81093ec:	4b27      	ldr	r3, [pc, #156]	; (810948c <prvHeapInit+0xac>)
 81093ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 81093f0:	68fb      	ldr	r3, [r7, #12]
 81093f2:	f003 0307 	and.w	r3, r3, #7
 81093f6:	2b00      	cmp	r3, #0
 81093f8:	d00c      	beq.n	8109414 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 81093fa:	68fb      	ldr	r3, [r7, #12]
 81093fc:	3307      	adds	r3, #7
 81093fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8109400:	68fb      	ldr	r3, [r7, #12]
 8109402:	f023 0307 	bic.w	r3, r3, #7
 8109406:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8109408:	68ba      	ldr	r2, [r7, #8]
 810940a:	68fb      	ldr	r3, [r7, #12]
 810940c:	1ad3      	subs	r3, r2, r3
 810940e:	4a1f      	ldr	r2, [pc, #124]	; (810948c <prvHeapInit+0xac>)
 8109410:	4413      	add	r3, r2
 8109412:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8109414:	68fb      	ldr	r3, [r7, #12]
 8109416:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8109418:	4a1d      	ldr	r2, [pc, #116]	; (8109490 <prvHeapInit+0xb0>)
 810941a:	687b      	ldr	r3, [r7, #4]
 810941c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 810941e:	4b1c      	ldr	r3, [pc, #112]	; (8109490 <prvHeapInit+0xb0>)
 8109420:	2200      	movs	r2, #0
 8109422:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8109424:	687b      	ldr	r3, [r7, #4]
 8109426:	68ba      	ldr	r2, [r7, #8]
 8109428:	4413      	add	r3, r2
 810942a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 810942c:	2208      	movs	r2, #8
 810942e:	68fb      	ldr	r3, [r7, #12]
 8109430:	1a9b      	subs	r3, r3, r2
 8109432:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8109434:	68fb      	ldr	r3, [r7, #12]
 8109436:	f023 0307 	bic.w	r3, r3, #7
 810943a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 810943c:	68fb      	ldr	r3, [r7, #12]
 810943e:	4a15      	ldr	r2, [pc, #84]	; (8109494 <prvHeapInit+0xb4>)
 8109440:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8109442:	4b14      	ldr	r3, [pc, #80]	; (8109494 <prvHeapInit+0xb4>)
 8109444:	681b      	ldr	r3, [r3, #0]
 8109446:	2200      	movs	r2, #0
 8109448:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 810944a:	4b12      	ldr	r3, [pc, #72]	; (8109494 <prvHeapInit+0xb4>)
 810944c:	681b      	ldr	r3, [r3, #0]
 810944e:	2200      	movs	r2, #0
 8109450:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8109452:	687b      	ldr	r3, [r7, #4]
 8109454:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8109456:	683b      	ldr	r3, [r7, #0]
 8109458:	68fa      	ldr	r2, [r7, #12]
 810945a:	1ad2      	subs	r2, r2, r3
 810945c:	683b      	ldr	r3, [r7, #0]
 810945e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8109460:	4b0c      	ldr	r3, [pc, #48]	; (8109494 <prvHeapInit+0xb4>)
 8109462:	681a      	ldr	r2, [r3, #0]
 8109464:	683b      	ldr	r3, [r7, #0]
 8109466:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8109468:	683b      	ldr	r3, [r7, #0]
 810946a:	685b      	ldr	r3, [r3, #4]
 810946c:	4a0a      	ldr	r2, [pc, #40]	; (8109498 <prvHeapInit+0xb8>)
 810946e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8109470:	683b      	ldr	r3, [r7, #0]
 8109472:	685b      	ldr	r3, [r3, #4]
 8109474:	4a09      	ldr	r2, [pc, #36]	; (810949c <prvHeapInit+0xbc>)
 8109476:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8109478:	4b09      	ldr	r3, [pc, #36]	; (81094a0 <prvHeapInit+0xc0>)
 810947a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 810947e:	601a      	str	r2, [r3, #0]
}
 8109480:	bf00      	nop
 8109482:	3714      	adds	r7, #20
 8109484:	46bd      	mov	sp, r7
 8109486:	f85d 7b04 	ldr.w	r7, [sp], #4
 810948a:	4770      	bx	lr
 810948c:	10000490 	.word	0x10000490
 8109490:	10004090 	.word	0x10004090
 8109494:	10004098 	.word	0x10004098
 8109498:	100040a0 	.word	0x100040a0
 810949c:	1000409c 	.word	0x1000409c
 81094a0:	100040a4 	.word	0x100040a4

081094a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 81094a4:	b480      	push	{r7}
 81094a6:	b085      	sub	sp, #20
 81094a8:	af00      	add	r7, sp, #0
 81094aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 81094ac:	4b28      	ldr	r3, [pc, #160]	; (8109550 <prvInsertBlockIntoFreeList+0xac>)
 81094ae:	60fb      	str	r3, [r7, #12]
 81094b0:	e002      	b.n	81094b8 <prvInsertBlockIntoFreeList+0x14>
 81094b2:	68fb      	ldr	r3, [r7, #12]
 81094b4:	681b      	ldr	r3, [r3, #0]
 81094b6:	60fb      	str	r3, [r7, #12]
 81094b8:	68fb      	ldr	r3, [r7, #12]
 81094ba:	681b      	ldr	r3, [r3, #0]
 81094bc:	687a      	ldr	r2, [r7, #4]
 81094be:	429a      	cmp	r2, r3
 81094c0:	d8f7      	bhi.n	81094b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 81094c2:	68fb      	ldr	r3, [r7, #12]
 81094c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 81094c6:	68fb      	ldr	r3, [r7, #12]
 81094c8:	685b      	ldr	r3, [r3, #4]
 81094ca:	68ba      	ldr	r2, [r7, #8]
 81094cc:	4413      	add	r3, r2
 81094ce:	687a      	ldr	r2, [r7, #4]
 81094d0:	429a      	cmp	r2, r3
 81094d2:	d108      	bne.n	81094e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 81094d4:	68fb      	ldr	r3, [r7, #12]
 81094d6:	685a      	ldr	r2, [r3, #4]
 81094d8:	687b      	ldr	r3, [r7, #4]
 81094da:	685b      	ldr	r3, [r3, #4]
 81094dc:	441a      	add	r2, r3
 81094de:	68fb      	ldr	r3, [r7, #12]
 81094e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 81094e2:	68fb      	ldr	r3, [r7, #12]
 81094e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 81094e6:	687b      	ldr	r3, [r7, #4]
 81094e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 81094ea:	687b      	ldr	r3, [r7, #4]
 81094ec:	685b      	ldr	r3, [r3, #4]
 81094ee:	68ba      	ldr	r2, [r7, #8]
 81094f0:	441a      	add	r2, r3
 81094f2:	68fb      	ldr	r3, [r7, #12]
 81094f4:	681b      	ldr	r3, [r3, #0]
 81094f6:	429a      	cmp	r2, r3
 81094f8:	d118      	bne.n	810952c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 81094fa:	68fb      	ldr	r3, [r7, #12]
 81094fc:	681a      	ldr	r2, [r3, #0]
 81094fe:	4b15      	ldr	r3, [pc, #84]	; (8109554 <prvInsertBlockIntoFreeList+0xb0>)
 8109500:	681b      	ldr	r3, [r3, #0]
 8109502:	429a      	cmp	r2, r3
 8109504:	d00d      	beq.n	8109522 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8109506:	687b      	ldr	r3, [r7, #4]
 8109508:	685a      	ldr	r2, [r3, #4]
 810950a:	68fb      	ldr	r3, [r7, #12]
 810950c:	681b      	ldr	r3, [r3, #0]
 810950e:	685b      	ldr	r3, [r3, #4]
 8109510:	441a      	add	r2, r3
 8109512:	687b      	ldr	r3, [r7, #4]
 8109514:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8109516:	68fb      	ldr	r3, [r7, #12]
 8109518:	681b      	ldr	r3, [r3, #0]
 810951a:	681a      	ldr	r2, [r3, #0]
 810951c:	687b      	ldr	r3, [r7, #4]
 810951e:	601a      	str	r2, [r3, #0]
 8109520:	e008      	b.n	8109534 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8109522:	4b0c      	ldr	r3, [pc, #48]	; (8109554 <prvInsertBlockIntoFreeList+0xb0>)
 8109524:	681a      	ldr	r2, [r3, #0]
 8109526:	687b      	ldr	r3, [r7, #4]
 8109528:	601a      	str	r2, [r3, #0]
 810952a:	e003      	b.n	8109534 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 810952c:	68fb      	ldr	r3, [r7, #12]
 810952e:	681a      	ldr	r2, [r3, #0]
 8109530:	687b      	ldr	r3, [r7, #4]
 8109532:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8109534:	68fa      	ldr	r2, [r7, #12]
 8109536:	687b      	ldr	r3, [r7, #4]
 8109538:	429a      	cmp	r2, r3
 810953a:	d002      	beq.n	8109542 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 810953c:	68fb      	ldr	r3, [r7, #12]
 810953e:	687a      	ldr	r2, [r7, #4]
 8109540:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8109542:	bf00      	nop
 8109544:	3714      	adds	r7, #20
 8109546:	46bd      	mov	sp, r7
 8109548:	f85d 7b04 	ldr.w	r7, [sp], #4
 810954c:	4770      	bx	lr
 810954e:	bf00      	nop
 8109550:	10004090 	.word	0x10004090
 8109554:	10004098 	.word	0x10004098

08109558 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8109558:	b480      	push	{r7}
 810955a:	b083      	sub	sp, #12
 810955c:	af00      	add	r7, sp, #0
 810955e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8109560:	687b      	ldr	r3, [r7, #4]
 8109562:	f103 0208 	add.w	r2, r3, #8
 8109566:	687b      	ldr	r3, [r7, #4]
 8109568:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 810956a:	687b      	ldr	r3, [r7, #4]
 810956c:	f04f 32ff 	mov.w	r2, #4294967295
 8109570:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8109572:	687b      	ldr	r3, [r7, #4]
 8109574:	f103 0208 	add.w	r2, r3, #8
 8109578:	687b      	ldr	r3, [r7, #4]
 810957a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 810957c:	687b      	ldr	r3, [r7, #4]
 810957e:	f103 0208 	add.w	r2, r3, #8
 8109582:	687b      	ldr	r3, [r7, #4]
 8109584:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8109586:	687b      	ldr	r3, [r7, #4]
 8109588:	2200      	movs	r2, #0
 810958a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 810958c:	bf00      	nop
 810958e:	370c      	adds	r7, #12
 8109590:	46bd      	mov	sp, r7
 8109592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109596:	4770      	bx	lr

08109598 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8109598:	b480      	push	{r7}
 810959a:	b083      	sub	sp, #12
 810959c:	af00      	add	r7, sp, #0
 810959e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 81095a0:	687b      	ldr	r3, [r7, #4]
 81095a2:	2200      	movs	r2, #0
 81095a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 81095a6:	bf00      	nop
 81095a8:	370c      	adds	r7, #12
 81095aa:	46bd      	mov	sp, r7
 81095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81095b0:	4770      	bx	lr

081095b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 81095b2:	b480      	push	{r7}
 81095b4:	b085      	sub	sp, #20
 81095b6:	af00      	add	r7, sp, #0
 81095b8:	6078      	str	r0, [r7, #4]
 81095ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 81095bc:	687b      	ldr	r3, [r7, #4]
 81095be:	685b      	ldr	r3, [r3, #4]
 81095c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 81095c2:	683b      	ldr	r3, [r7, #0]
 81095c4:	68fa      	ldr	r2, [r7, #12]
 81095c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 81095c8:	68fb      	ldr	r3, [r7, #12]
 81095ca:	689a      	ldr	r2, [r3, #8]
 81095cc:	683b      	ldr	r3, [r7, #0]
 81095ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 81095d0:	68fb      	ldr	r3, [r7, #12]
 81095d2:	689b      	ldr	r3, [r3, #8]
 81095d4:	683a      	ldr	r2, [r7, #0]
 81095d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 81095d8:	68fb      	ldr	r3, [r7, #12]
 81095da:	683a      	ldr	r2, [r7, #0]
 81095dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 81095de:	683b      	ldr	r3, [r7, #0]
 81095e0:	687a      	ldr	r2, [r7, #4]
 81095e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 81095e4:	687b      	ldr	r3, [r7, #4]
 81095e6:	681b      	ldr	r3, [r3, #0]
 81095e8:	1c5a      	adds	r2, r3, #1
 81095ea:	687b      	ldr	r3, [r7, #4]
 81095ec:	601a      	str	r2, [r3, #0]
}
 81095ee:	bf00      	nop
 81095f0:	3714      	adds	r7, #20
 81095f2:	46bd      	mov	sp, r7
 81095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81095f8:	4770      	bx	lr

081095fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 81095fa:	b480      	push	{r7}
 81095fc:	b085      	sub	sp, #20
 81095fe:	af00      	add	r7, sp, #0
 8109600:	6078      	str	r0, [r7, #4]
 8109602:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8109604:	683b      	ldr	r3, [r7, #0]
 8109606:	681b      	ldr	r3, [r3, #0]
 8109608:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 810960a:	68bb      	ldr	r3, [r7, #8]
 810960c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109610:	d103      	bne.n	810961a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8109612:	687b      	ldr	r3, [r7, #4]
 8109614:	691b      	ldr	r3, [r3, #16]
 8109616:	60fb      	str	r3, [r7, #12]
 8109618:	e00c      	b.n	8109634 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 810961a:	687b      	ldr	r3, [r7, #4]
 810961c:	3308      	adds	r3, #8
 810961e:	60fb      	str	r3, [r7, #12]
 8109620:	e002      	b.n	8109628 <vListInsert+0x2e>
 8109622:	68fb      	ldr	r3, [r7, #12]
 8109624:	685b      	ldr	r3, [r3, #4]
 8109626:	60fb      	str	r3, [r7, #12]
 8109628:	68fb      	ldr	r3, [r7, #12]
 810962a:	685b      	ldr	r3, [r3, #4]
 810962c:	681b      	ldr	r3, [r3, #0]
 810962e:	68ba      	ldr	r2, [r7, #8]
 8109630:	429a      	cmp	r2, r3
 8109632:	d2f6      	bcs.n	8109622 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8109634:	68fb      	ldr	r3, [r7, #12]
 8109636:	685a      	ldr	r2, [r3, #4]
 8109638:	683b      	ldr	r3, [r7, #0]
 810963a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 810963c:	683b      	ldr	r3, [r7, #0]
 810963e:	685b      	ldr	r3, [r3, #4]
 8109640:	683a      	ldr	r2, [r7, #0]
 8109642:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8109644:	683b      	ldr	r3, [r7, #0]
 8109646:	68fa      	ldr	r2, [r7, #12]
 8109648:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 810964a:	68fb      	ldr	r3, [r7, #12]
 810964c:	683a      	ldr	r2, [r7, #0]
 810964e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8109650:	683b      	ldr	r3, [r7, #0]
 8109652:	687a      	ldr	r2, [r7, #4]
 8109654:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8109656:	687b      	ldr	r3, [r7, #4]
 8109658:	681b      	ldr	r3, [r3, #0]
 810965a:	1c5a      	adds	r2, r3, #1
 810965c:	687b      	ldr	r3, [r7, #4]
 810965e:	601a      	str	r2, [r3, #0]
}
 8109660:	bf00      	nop
 8109662:	3714      	adds	r7, #20
 8109664:	46bd      	mov	sp, r7
 8109666:	f85d 7b04 	ldr.w	r7, [sp], #4
 810966a:	4770      	bx	lr

0810966c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 810966c:	b480      	push	{r7}
 810966e:	b085      	sub	sp, #20
 8109670:	af00      	add	r7, sp, #0
 8109672:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8109674:	687b      	ldr	r3, [r7, #4]
 8109676:	691b      	ldr	r3, [r3, #16]
 8109678:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 810967a:	687b      	ldr	r3, [r7, #4]
 810967c:	685b      	ldr	r3, [r3, #4]
 810967e:	687a      	ldr	r2, [r7, #4]
 8109680:	6892      	ldr	r2, [r2, #8]
 8109682:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8109684:	687b      	ldr	r3, [r7, #4]
 8109686:	689b      	ldr	r3, [r3, #8]
 8109688:	687a      	ldr	r2, [r7, #4]
 810968a:	6852      	ldr	r2, [r2, #4]
 810968c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 810968e:	68fb      	ldr	r3, [r7, #12]
 8109690:	685b      	ldr	r3, [r3, #4]
 8109692:	687a      	ldr	r2, [r7, #4]
 8109694:	429a      	cmp	r2, r3
 8109696:	d103      	bne.n	81096a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8109698:	687b      	ldr	r3, [r7, #4]
 810969a:	689a      	ldr	r2, [r3, #8]
 810969c:	68fb      	ldr	r3, [r7, #12]
 810969e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 81096a0:	687b      	ldr	r3, [r7, #4]
 81096a2:	2200      	movs	r2, #0
 81096a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 81096a6:	68fb      	ldr	r3, [r7, #12]
 81096a8:	681b      	ldr	r3, [r3, #0]
 81096aa:	1e5a      	subs	r2, r3, #1
 81096ac:	68fb      	ldr	r3, [r7, #12]
 81096ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 81096b0:	68fb      	ldr	r3, [r7, #12]
 81096b2:	681b      	ldr	r3, [r3, #0]
}
 81096b4:	4618      	mov	r0, r3
 81096b6:	3714      	adds	r7, #20
 81096b8:	46bd      	mov	sp, r7
 81096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81096be:	4770      	bx	lr

081096c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 81096c0:	b480      	push	{r7}
 81096c2:	b085      	sub	sp, #20
 81096c4:	af00      	add	r7, sp, #0
 81096c6:	60f8      	str	r0, [r7, #12]
 81096c8:	60b9      	str	r1, [r7, #8]
 81096ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 81096cc:	68fb      	ldr	r3, [r7, #12]
 81096ce:	3b04      	subs	r3, #4
 81096d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 81096d2:	68fb      	ldr	r3, [r7, #12]
 81096d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 81096d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 81096da:	68fb      	ldr	r3, [r7, #12]
 81096dc:	3b04      	subs	r3, #4
 81096de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 81096e0:	68bb      	ldr	r3, [r7, #8]
 81096e2:	f023 0201 	bic.w	r2, r3, #1
 81096e6:	68fb      	ldr	r3, [r7, #12]
 81096e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 81096ea:	68fb      	ldr	r3, [r7, #12]
 81096ec:	3b04      	subs	r3, #4
 81096ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 81096f0:	4a0c      	ldr	r2, [pc, #48]	; (8109724 <pxPortInitialiseStack+0x64>)
 81096f2:	68fb      	ldr	r3, [r7, #12]
 81096f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 81096f6:	68fb      	ldr	r3, [r7, #12]
 81096f8:	3b14      	subs	r3, #20
 81096fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 81096fc:	687a      	ldr	r2, [r7, #4]
 81096fe:	68fb      	ldr	r3, [r7, #12]
 8109700:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8109702:	68fb      	ldr	r3, [r7, #12]
 8109704:	3b04      	subs	r3, #4
 8109706:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8109708:	68fb      	ldr	r3, [r7, #12]
 810970a:	f06f 0202 	mvn.w	r2, #2
 810970e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8109710:	68fb      	ldr	r3, [r7, #12]
 8109712:	3b20      	subs	r3, #32
 8109714:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8109716:	68fb      	ldr	r3, [r7, #12]
}
 8109718:	4618      	mov	r0, r3
 810971a:	3714      	adds	r7, #20
 810971c:	46bd      	mov	sp, r7
 810971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109722:	4770      	bx	lr
 8109724:	08109729 	.word	0x08109729

08109728 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8109728:	b480      	push	{r7}
 810972a:	b085      	sub	sp, #20
 810972c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 810972e:	2300      	movs	r3, #0
 8109730:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8109732:	4b11      	ldr	r3, [pc, #68]	; (8109778 <prvTaskExitError+0x50>)
 8109734:	681b      	ldr	r3, [r3, #0]
 8109736:	f1b3 3fff 	cmp.w	r3, #4294967295
 810973a:	d009      	beq.n	8109750 <prvTaskExitError+0x28>
 810973c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109740:	f383 8811 	msr	BASEPRI, r3
 8109744:	f3bf 8f6f 	isb	sy
 8109748:	f3bf 8f4f 	dsb	sy
 810974c:	60fb      	str	r3, [r7, #12]
 810974e:	e7fe      	b.n	810974e <prvTaskExitError+0x26>
 8109750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109754:	f383 8811 	msr	BASEPRI, r3
 8109758:	f3bf 8f6f 	isb	sy
 810975c:	f3bf 8f4f 	dsb	sy
 8109760:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8109762:	bf00      	nop
 8109764:	687b      	ldr	r3, [r7, #4]
 8109766:	2b00      	cmp	r3, #0
 8109768:	d0fc      	beq.n	8109764 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 810976a:	bf00      	nop
 810976c:	3714      	adds	r7, #20
 810976e:	46bd      	mov	sp, r7
 8109770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109774:	4770      	bx	lr
 8109776:	bf00      	nop
 8109778:	10000024 	.word	0x10000024
 810977c:	00000000 	.word	0x00000000

08109780 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8109780:	4b07      	ldr	r3, [pc, #28]	; (81097a0 <pxCurrentTCBConst2>)
 8109782:	6819      	ldr	r1, [r3, #0]
 8109784:	6808      	ldr	r0, [r1, #0]
 8109786:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810978a:	f380 8809 	msr	PSP, r0
 810978e:	f3bf 8f6f 	isb	sy
 8109792:	f04f 0000 	mov.w	r0, #0
 8109796:	f380 8811 	msr	BASEPRI, r0
 810979a:	4770      	bx	lr
 810979c:	f3af 8000 	nop.w

081097a0 <pxCurrentTCBConst2>:
 81097a0:	100040b0 	.word	0x100040b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 81097a4:	bf00      	nop
 81097a6:	bf00      	nop

081097a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 81097a8:	4808      	ldr	r0, [pc, #32]	; (81097cc <prvPortStartFirstTask+0x24>)
 81097aa:	6800      	ldr	r0, [r0, #0]
 81097ac:	6800      	ldr	r0, [r0, #0]
 81097ae:	f380 8808 	msr	MSP, r0
 81097b2:	f04f 0000 	mov.w	r0, #0
 81097b6:	f380 8814 	msr	CONTROL, r0
 81097ba:	b662      	cpsie	i
 81097bc:	b661      	cpsie	f
 81097be:	f3bf 8f4f 	dsb	sy
 81097c2:	f3bf 8f6f 	isb	sy
 81097c6:	df00      	svc	0
 81097c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 81097ca:	bf00      	nop
 81097cc:	e000ed08 	.word	0xe000ed08

081097d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 81097d0:	b580      	push	{r7, lr}
 81097d2:	b086      	sub	sp, #24
 81097d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 81097d6:	4b44      	ldr	r3, [pc, #272]	; (81098e8 <xPortStartScheduler+0x118>)
 81097d8:	681b      	ldr	r3, [r3, #0]
 81097da:	4a44      	ldr	r2, [pc, #272]	; (81098ec <xPortStartScheduler+0x11c>)
 81097dc:	4293      	cmp	r3, r2
 81097de:	d109      	bne.n	81097f4 <xPortStartScheduler+0x24>
 81097e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 81097e4:	f383 8811 	msr	BASEPRI, r3
 81097e8:	f3bf 8f6f 	isb	sy
 81097ec:	f3bf 8f4f 	dsb	sy
 81097f0:	613b      	str	r3, [r7, #16]
 81097f2:	e7fe      	b.n	81097f2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 81097f4:	4b3c      	ldr	r3, [pc, #240]	; (81098e8 <xPortStartScheduler+0x118>)
 81097f6:	681b      	ldr	r3, [r3, #0]
 81097f8:	4a3d      	ldr	r2, [pc, #244]	; (81098f0 <xPortStartScheduler+0x120>)
 81097fa:	4293      	cmp	r3, r2
 81097fc:	d109      	bne.n	8109812 <xPortStartScheduler+0x42>
 81097fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109802:	f383 8811 	msr	BASEPRI, r3
 8109806:	f3bf 8f6f 	isb	sy
 810980a:	f3bf 8f4f 	dsb	sy
 810980e:	60fb      	str	r3, [r7, #12]
 8109810:	e7fe      	b.n	8109810 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8109812:	4b38      	ldr	r3, [pc, #224]	; (81098f4 <xPortStartScheduler+0x124>)
 8109814:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8109816:	697b      	ldr	r3, [r7, #20]
 8109818:	781b      	ldrb	r3, [r3, #0]
 810981a:	b2db      	uxtb	r3, r3
 810981c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 810981e:	697b      	ldr	r3, [r7, #20]
 8109820:	22ff      	movs	r2, #255	; 0xff
 8109822:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8109824:	697b      	ldr	r3, [r7, #20]
 8109826:	781b      	ldrb	r3, [r3, #0]
 8109828:	b2db      	uxtb	r3, r3
 810982a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 810982c:	78fb      	ldrb	r3, [r7, #3]
 810982e:	b2db      	uxtb	r3, r3
 8109830:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8109834:	b2da      	uxtb	r2, r3
 8109836:	4b30      	ldr	r3, [pc, #192]	; (81098f8 <xPortStartScheduler+0x128>)
 8109838:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 810983a:	4b30      	ldr	r3, [pc, #192]	; (81098fc <xPortStartScheduler+0x12c>)
 810983c:	2207      	movs	r2, #7
 810983e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8109840:	e009      	b.n	8109856 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8109842:	4b2e      	ldr	r3, [pc, #184]	; (81098fc <xPortStartScheduler+0x12c>)
 8109844:	681b      	ldr	r3, [r3, #0]
 8109846:	3b01      	subs	r3, #1
 8109848:	4a2c      	ldr	r2, [pc, #176]	; (81098fc <xPortStartScheduler+0x12c>)
 810984a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 810984c:	78fb      	ldrb	r3, [r7, #3]
 810984e:	b2db      	uxtb	r3, r3
 8109850:	005b      	lsls	r3, r3, #1
 8109852:	b2db      	uxtb	r3, r3
 8109854:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8109856:	78fb      	ldrb	r3, [r7, #3]
 8109858:	b2db      	uxtb	r3, r3
 810985a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810985e:	2b80      	cmp	r3, #128	; 0x80
 8109860:	d0ef      	beq.n	8109842 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8109862:	4b26      	ldr	r3, [pc, #152]	; (81098fc <xPortStartScheduler+0x12c>)
 8109864:	681b      	ldr	r3, [r3, #0]
 8109866:	f1c3 0307 	rsb	r3, r3, #7
 810986a:	2b04      	cmp	r3, #4
 810986c:	d009      	beq.n	8109882 <xPortStartScheduler+0xb2>
 810986e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109872:	f383 8811 	msr	BASEPRI, r3
 8109876:	f3bf 8f6f 	isb	sy
 810987a:	f3bf 8f4f 	dsb	sy
 810987e:	60bb      	str	r3, [r7, #8]
 8109880:	e7fe      	b.n	8109880 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8109882:	4b1e      	ldr	r3, [pc, #120]	; (81098fc <xPortStartScheduler+0x12c>)
 8109884:	681b      	ldr	r3, [r3, #0]
 8109886:	021b      	lsls	r3, r3, #8
 8109888:	4a1c      	ldr	r2, [pc, #112]	; (81098fc <xPortStartScheduler+0x12c>)
 810988a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 810988c:	4b1b      	ldr	r3, [pc, #108]	; (81098fc <xPortStartScheduler+0x12c>)
 810988e:	681b      	ldr	r3, [r3, #0]
 8109890:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8109894:	4a19      	ldr	r2, [pc, #100]	; (81098fc <xPortStartScheduler+0x12c>)
 8109896:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8109898:	687b      	ldr	r3, [r7, #4]
 810989a:	b2da      	uxtb	r2, r3
 810989c:	697b      	ldr	r3, [r7, #20]
 810989e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 81098a0:	4b17      	ldr	r3, [pc, #92]	; (8109900 <xPortStartScheduler+0x130>)
 81098a2:	681b      	ldr	r3, [r3, #0]
 81098a4:	4a16      	ldr	r2, [pc, #88]	; (8109900 <xPortStartScheduler+0x130>)
 81098a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81098aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 81098ac:	4b14      	ldr	r3, [pc, #80]	; (8109900 <xPortStartScheduler+0x130>)
 81098ae:	681b      	ldr	r3, [r3, #0]
 81098b0:	4a13      	ldr	r2, [pc, #76]	; (8109900 <xPortStartScheduler+0x130>)
 81098b2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 81098b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 81098b8:	f000 f8d6 	bl	8109a68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 81098bc:	4b11      	ldr	r3, [pc, #68]	; (8109904 <xPortStartScheduler+0x134>)
 81098be:	2200      	movs	r2, #0
 81098c0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 81098c2:	f000 f8f5 	bl	8109ab0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 81098c6:	4b10      	ldr	r3, [pc, #64]	; (8109908 <xPortStartScheduler+0x138>)
 81098c8:	681b      	ldr	r3, [r3, #0]
 81098ca:	4a0f      	ldr	r2, [pc, #60]	; (8109908 <xPortStartScheduler+0x138>)
 81098cc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 81098d0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 81098d2:	f7ff ff69 	bl	81097a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 81098d6:	f001 f8e9 	bl	810aaac <vTaskSwitchContext>
	prvTaskExitError();
 81098da:	f7ff ff25 	bl	8109728 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 81098de:	2300      	movs	r3, #0
}
 81098e0:	4618      	mov	r0, r3
 81098e2:	3718      	adds	r7, #24
 81098e4:	46bd      	mov	sp, r7
 81098e6:	bd80      	pop	{r7, pc}
 81098e8:	e000ed00 	.word	0xe000ed00
 81098ec:	410fc271 	.word	0x410fc271
 81098f0:	410fc270 	.word	0x410fc270
 81098f4:	e000e400 	.word	0xe000e400
 81098f8:	100040a8 	.word	0x100040a8
 81098fc:	100040ac 	.word	0x100040ac
 8109900:	e000ed20 	.word	0xe000ed20
 8109904:	10000024 	.word	0x10000024
 8109908:	e000ef34 	.word	0xe000ef34

0810990c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 810990c:	b480      	push	{r7}
 810990e:	b083      	sub	sp, #12
 8109910:	af00      	add	r7, sp, #0
 8109912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109916:	f383 8811 	msr	BASEPRI, r3
 810991a:	f3bf 8f6f 	isb	sy
 810991e:	f3bf 8f4f 	dsb	sy
 8109922:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8109924:	4b0e      	ldr	r3, [pc, #56]	; (8109960 <vPortEnterCritical+0x54>)
 8109926:	681b      	ldr	r3, [r3, #0]
 8109928:	3301      	adds	r3, #1
 810992a:	4a0d      	ldr	r2, [pc, #52]	; (8109960 <vPortEnterCritical+0x54>)
 810992c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 810992e:	4b0c      	ldr	r3, [pc, #48]	; (8109960 <vPortEnterCritical+0x54>)
 8109930:	681b      	ldr	r3, [r3, #0]
 8109932:	2b01      	cmp	r3, #1
 8109934:	d10e      	bne.n	8109954 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8109936:	4b0b      	ldr	r3, [pc, #44]	; (8109964 <vPortEnterCritical+0x58>)
 8109938:	681b      	ldr	r3, [r3, #0]
 810993a:	b2db      	uxtb	r3, r3
 810993c:	2b00      	cmp	r3, #0
 810993e:	d009      	beq.n	8109954 <vPortEnterCritical+0x48>
 8109940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109944:	f383 8811 	msr	BASEPRI, r3
 8109948:	f3bf 8f6f 	isb	sy
 810994c:	f3bf 8f4f 	dsb	sy
 8109950:	603b      	str	r3, [r7, #0]
 8109952:	e7fe      	b.n	8109952 <vPortEnterCritical+0x46>
	}
}
 8109954:	bf00      	nop
 8109956:	370c      	adds	r7, #12
 8109958:	46bd      	mov	sp, r7
 810995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810995e:	4770      	bx	lr
 8109960:	10000024 	.word	0x10000024
 8109964:	e000ed04 	.word	0xe000ed04

08109968 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8109968:	b480      	push	{r7}
 810996a:	b083      	sub	sp, #12
 810996c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 810996e:	4b11      	ldr	r3, [pc, #68]	; (81099b4 <vPortExitCritical+0x4c>)
 8109970:	681b      	ldr	r3, [r3, #0]
 8109972:	2b00      	cmp	r3, #0
 8109974:	d109      	bne.n	810998a <vPortExitCritical+0x22>
 8109976:	f04f 0350 	mov.w	r3, #80	; 0x50
 810997a:	f383 8811 	msr	BASEPRI, r3
 810997e:	f3bf 8f6f 	isb	sy
 8109982:	f3bf 8f4f 	dsb	sy
 8109986:	607b      	str	r3, [r7, #4]
 8109988:	e7fe      	b.n	8109988 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 810998a:	4b0a      	ldr	r3, [pc, #40]	; (81099b4 <vPortExitCritical+0x4c>)
 810998c:	681b      	ldr	r3, [r3, #0]
 810998e:	3b01      	subs	r3, #1
 8109990:	4a08      	ldr	r2, [pc, #32]	; (81099b4 <vPortExitCritical+0x4c>)
 8109992:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8109994:	4b07      	ldr	r3, [pc, #28]	; (81099b4 <vPortExitCritical+0x4c>)
 8109996:	681b      	ldr	r3, [r3, #0]
 8109998:	2b00      	cmp	r3, #0
 810999a:	d104      	bne.n	81099a6 <vPortExitCritical+0x3e>
 810999c:	2300      	movs	r3, #0
 810999e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 81099a0:	683b      	ldr	r3, [r7, #0]
 81099a2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 81099a6:	bf00      	nop
 81099a8:	370c      	adds	r7, #12
 81099aa:	46bd      	mov	sp, r7
 81099ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81099b0:	4770      	bx	lr
 81099b2:	bf00      	nop
 81099b4:	10000024 	.word	0x10000024
	...

081099c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 81099c0:	f3ef 8009 	mrs	r0, PSP
 81099c4:	f3bf 8f6f 	isb	sy
 81099c8:	4b15      	ldr	r3, [pc, #84]	; (8109a20 <pxCurrentTCBConst>)
 81099ca:	681a      	ldr	r2, [r3, #0]
 81099cc:	f01e 0f10 	tst.w	lr, #16
 81099d0:	bf08      	it	eq
 81099d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 81099d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81099da:	6010      	str	r0, [r2, #0]
 81099dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 81099e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 81099e4:	f380 8811 	msr	BASEPRI, r0
 81099e8:	f3bf 8f4f 	dsb	sy
 81099ec:	f3bf 8f6f 	isb	sy
 81099f0:	f001 f85c 	bl	810aaac <vTaskSwitchContext>
 81099f4:	f04f 0000 	mov.w	r0, #0
 81099f8:	f380 8811 	msr	BASEPRI, r0
 81099fc:	bc09      	pop	{r0, r3}
 81099fe:	6819      	ldr	r1, [r3, #0]
 8109a00:	6808      	ldr	r0, [r1, #0]
 8109a02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109a06:	f01e 0f10 	tst.w	lr, #16
 8109a0a:	bf08      	it	eq
 8109a0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8109a10:	f380 8809 	msr	PSP, r0
 8109a14:	f3bf 8f6f 	isb	sy
 8109a18:	4770      	bx	lr
 8109a1a:	bf00      	nop
 8109a1c:	f3af 8000 	nop.w

08109a20 <pxCurrentTCBConst>:
 8109a20:	100040b0 	.word	0x100040b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8109a24:	bf00      	nop
 8109a26:	bf00      	nop

08109a28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8109a28:	b580      	push	{r7, lr}
 8109a2a:	b082      	sub	sp, #8
 8109a2c:	af00      	add	r7, sp, #0
	__asm volatile
 8109a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109a32:	f383 8811 	msr	BASEPRI, r3
 8109a36:	f3bf 8f6f 	isb	sy
 8109a3a:	f3bf 8f4f 	dsb	sy
 8109a3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8109a40:	f000 ff7c 	bl	810a93c <xTaskIncrementTick>
 8109a44:	4603      	mov	r3, r0
 8109a46:	2b00      	cmp	r3, #0
 8109a48:	d003      	beq.n	8109a52 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8109a4a:	4b06      	ldr	r3, [pc, #24]	; (8109a64 <SysTick_Handler+0x3c>)
 8109a4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8109a50:	601a      	str	r2, [r3, #0]
 8109a52:	2300      	movs	r3, #0
 8109a54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8109a56:	683b      	ldr	r3, [r7, #0]
 8109a58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8109a5c:	bf00      	nop
 8109a5e:	3708      	adds	r7, #8
 8109a60:	46bd      	mov	sp, r7
 8109a62:	bd80      	pop	{r7, pc}
 8109a64:	e000ed04 	.word	0xe000ed04

08109a68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8109a68:	b480      	push	{r7}
 8109a6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8109a6c:	4b0b      	ldr	r3, [pc, #44]	; (8109a9c <vPortSetupTimerInterrupt+0x34>)
 8109a6e:	2200      	movs	r2, #0
 8109a70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8109a72:	4b0b      	ldr	r3, [pc, #44]	; (8109aa0 <vPortSetupTimerInterrupt+0x38>)
 8109a74:	2200      	movs	r2, #0
 8109a76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8109a78:	4b0a      	ldr	r3, [pc, #40]	; (8109aa4 <vPortSetupTimerInterrupt+0x3c>)
 8109a7a:	681b      	ldr	r3, [r3, #0]
 8109a7c:	4a0a      	ldr	r2, [pc, #40]	; (8109aa8 <vPortSetupTimerInterrupt+0x40>)
 8109a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8109a82:	099b      	lsrs	r3, r3, #6
 8109a84:	4a09      	ldr	r2, [pc, #36]	; (8109aac <vPortSetupTimerInterrupt+0x44>)
 8109a86:	3b01      	subs	r3, #1
 8109a88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8109a8a:	4b04      	ldr	r3, [pc, #16]	; (8109a9c <vPortSetupTimerInterrupt+0x34>)
 8109a8c:	2207      	movs	r2, #7
 8109a8e:	601a      	str	r2, [r3, #0]
}
 8109a90:	bf00      	nop
 8109a92:	46bd      	mov	sp, r7
 8109a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109a98:	4770      	bx	lr
 8109a9a:	bf00      	nop
 8109a9c:	e000e010 	.word	0xe000e010
 8109aa0:	e000e018 	.word	0xe000e018
 8109aa4:	10000004 	.word	0x10000004
 8109aa8:	10624dd3 	.word	0x10624dd3
 8109aac:	e000e014 	.word	0xe000e014

08109ab0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8109ab0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8109ac0 <vPortEnableVFP+0x10>
 8109ab4:	6801      	ldr	r1, [r0, #0]
 8109ab6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8109aba:	6001      	str	r1, [r0, #0]
 8109abc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8109abe:	bf00      	nop
 8109ac0:	e000ed88 	.word	0xe000ed88

08109ac4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8109ac4:	b580      	push	{r7, lr}
 8109ac6:	b084      	sub	sp, #16
 8109ac8:	af00      	add	r7, sp, #0
 8109aca:	6078      	str	r0, [r7, #4]
 8109acc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8109ace:	687b      	ldr	r3, [r7, #4]
 8109ad0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8109ad2:	68fb      	ldr	r3, [r7, #12]
 8109ad4:	2b00      	cmp	r3, #0
 8109ad6:	d109      	bne.n	8109aec <xQueueGenericReset+0x28>
	__asm volatile
 8109ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109adc:	f383 8811 	msr	BASEPRI, r3
 8109ae0:	f3bf 8f6f 	isb	sy
 8109ae4:	f3bf 8f4f 	dsb	sy
 8109ae8:	60bb      	str	r3, [r7, #8]
 8109aea:	e7fe      	b.n	8109aea <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8109aec:	f7ff ff0e 	bl	810990c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8109af0:	68fb      	ldr	r3, [r7, #12]
 8109af2:	681a      	ldr	r2, [r3, #0]
 8109af4:	68fb      	ldr	r3, [r7, #12]
 8109af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109af8:	68f9      	ldr	r1, [r7, #12]
 8109afa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8109afc:	fb01 f303 	mul.w	r3, r1, r3
 8109b00:	441a      	add	r2, r3
 8109b02:	68fb      	ldr	r3, [r7, #12]
 8109b04:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8109b06:	68fb      	ldr	r3, [r7, #12]
 8109b08:	2200      	movs	r2, #0
 8109b0a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8109b0c:	68fb      	ldr	r3, [r7, #12]
 8109b0e:	681a      	ldr	r2, [r3, #0]
 8109b10:	68fb      	ldr	r3, [r7, #12]
 8109b12:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8109b14:	68fb      	ldr	r3, [r7, #12]
 8109b16:	681a      	ldr	r2, [r3, #0]
 8109b18:	68fb      	ldr	r3, [r7, #12]
 8109b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109b1c:	3b01      	subs	r3, #1
 8109b1e:	68f9      	ldr	r1, [r7, #12]
 8109b20:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8109b22:	fb01 f303 	mul.w	r3, r1, r3
 8109b26:	441a      	add	r2, r3
 8109b28:	68fb      	ldr	r3, [r7, #12]
 8109b2a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8109b2c:	68fb      	ldr	r3, [r7, #12]
 8109b2e:	22ff      	movs	r2, #255	; 0xff
 8109b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8109b34:	68fb      	ldr	r3, [r7, #12]
 8109b36:	22ff      	movs	r2, #255	; 0xff
 8109b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8109b3c:	683b      	ldr	r3, [r7, #0]
 8109b3e:	2b00      	cmp	r3, #0
 8109b40:	d114      	bne.n	8109b6c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8109b42:	68fb      	ldr	r3, [r7, #12]
 8109b44:	691b      	ldr	r3, [r3, #16]
 8109b46:	2b00      	cmp	r3, #0
 8109b48:	d01a      	beq.n	8109b80 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8109b4a:	68fb      	ldr	r3, [r7, #12]
 8109b4c:	3310      	adds	r3, #16
 8109b4e:	4618      	mov	r0, r3
 8109b50:	f001 f82a 	bl	810aba8 <xTaskRemoveFromEventList>
 8109b54:	4603      	mov	r3, r0
 8109b56:	2b00      	cmp	r3, #0
 8109b58:	d012      	beq.n	8109b80 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8109b5a:	4b0d      	ldr	r3, [pc, #52]	; (8109b90 <xQueueGenericReset+0xcc>)
 8109b5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8109b60:	601a      	str	r2, [r3, #0]
 8109b62:	f3bf 8f4f 	dsb	sy
 8109b66:	f3bf 8f6f 	isb	sy
 8109b6a:	e009      	b.n	8109b80 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8109b6c:	68fb      	ldr	r3, [r7, #12]
 8109b6e:	3310      	adds	r3, #16
 8109b70:	4618      	mov	r0, r3
 8109b72:	f7ff fcf1 	bl	8109558 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8109b76:	68fb      	ldr	r3, [r7, #12]
 8109b78:	3324      	adds	r3, #36	; 0x24
 8109b7a:	4618      	mov	r0, r3
 8109b7c:	f7ff fcec 	bl	8109558 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8109b80:	f7ff fef2 	bl	8109968 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8109b84:	2301      	movs	r3, #1
}
 8109b86:	4618      	mov	r0, r3
 8109b88:	3710      	adds	r7, #16
 8109b8a:	46bd      	mov	sp, r7
 8109b8c:	bd80      	pop	{r7, pc}
 8109b8e:	bf00      	nop
 8109b90:	e000ed04 	.word	0xe000ed04

08109b94 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8109b94:	b580      	push	{r7, lr}
 8109b96:	b08e      	sub	sp, #56	; 0x38
 8109b98:	af02      	add	r7, sp, #8
 8109b9a:	60f8      	str	r0, [r7, #12]
 8109b9c:	60b9      	str	r1, [r7, #8]
 8109b9e:	607a      	str	r2, [r7, #4]
 8109ba0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8109ba2:	68fb      	ldr	r3, [r7, #12]
 8109ba4:	2b00      	cmp	r3, #0
 8109ba6:	d109      	bne.n	8109bbc <xQueueGenericCreateStatic+0x28>
 8109ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109bac:	f383 8811 	msr	BASEPRI, r3
 8109bb0:	f3bf 8f6f 	isb	sy
 8109bb4:	f3bf 8f4f 	dsb	sy
 8109bb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8109bba:	e7fe      	b.n	8109bba <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8109bbc:	683b      	ldr	r3, [r7, #0]
 8109bbe:	2b00      	cmp	r3, #0
 8109bc0:	d109      	bne.n	8109bd6 <xQueueGenericCreateStatic+0x42>
 8109bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109bc6:	f383 8811 	msr	BASEPRI, r3
 8109bca:	f3bf 8f6f 	isb	sy
 8109bce:	f3bf 8f4f 	dsb	sy
 8109bd2:	627b      	str	r3, [r7, #36]	; 0x24
 8109bd4:	e7fe      	b.n	8109bd4 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8109bd6:	687b      	ldr	r3, [r7, #4]
 8109bd8:	2b00      	cmp	r3, #0
 8109bda:	d002      	beq.n	8109be2 <xQueueGenericCreateStatic+0x4e>
 8109bdc:	68bb      	ldr	r3, [r7, #8]
 8109bde:	2b00      	cmp	r3, #0
 8109be0:	d001      	beq.n	8109be6 <xQueueGenericCreateStatic+0x52>
 8109be2:	2301      	movs	r3, #1
 8109be4:	e000      	b.n	8109be8 <xQueueGenericCreateStatic+0x54>
 8109be6:	2300      	movs	r3, #0
 8109be8:	2b00      	cmp	r3, #0
 8109bea:	d109      	bne.n	8109c00 <xQueueGenericCreateStatic+0x6c>
 8109bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109bf0:	f383 8811 	msr	BASEPRI, r3
 8109bf4:	f3bf 8f6f 	isb	sy
 8109bf8:	f3bf 8f4f 	dsb	sy
 8109bfc:	623b      	str	r3, [r7, #32]
 8109bfe:	e7fe      	b.n	8109bfe <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8109c00:	687b      	ldr	r3, [r7, #4]
 8109c02:	2b00      	cmp	r3, #0
 8109c04:	d102      	bne.n	8109c0c <xQueueGenericCreateStatic+0x78>
 8109c06:	68bb      	ldr	r3, [r7, #8]
 8109c08:	2b00      	cmp	r3, #0
 8109c0a:	d101      	bne.n	8109c10 <xQueueGenericCreateStatic+0x7c>
 8109c0c:	2301      	movs	r3, #1
 8109c0e:	e000      	b.n	8109c12 <xQueueGenericCreateStatic+0x7e>
 8109c10:	2300      	movs	r3, #0
 8109c12:	2b00      	cmp	r3, #0
 8109c14:	d109      	bne.n	8109c2a <xQueueGenericCreateStatic+0x96>
 8109c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109c1a:	f383 8811 	msr	BASEPRI, r3
 8109c1e:	f3bf 8f6f 	isb	sy
 8109c22:	f3bf 8f4f 	dsb	sy
 8109c26:	61fb      	str	r3, [r7, #28]
 8109c28:	e7fe      	b.n	8109c28 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8109c2a:	2348      	movs	r3, #72	; 0x48
 8109c2c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8109c2e:	697b      	ldr	r3, [r7, #20]
 8109c30:	2b48      	cmp	r3, #72	; 0x48
 8109c32:	d009      	beq.n	8109c48 <xQueueGenericCreateStatic+0xb4>
 8109c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109c38:	f383 8811 	msr	BASEPRI, r3
 8109c3c:	f3bf 8f6f 	isb	sy
 8109c40:	f3bf 8f4f 	dsb	sy
 8109c44:	61bb      	str	r3, [r7, #24]
 8109c46:	e7fe      	b.n	8109c46 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8109c48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8109c4a:	683b      	ldr	r3, [r7, #0]
 8109c4c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8109c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109c50:	2b00      	cmp	r3, #0
 8109c52:	d00d      	beq.n	8109c70 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8109c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109c56:	2201      	movs	r2, #1
 8109c58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8109c5c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8109c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109c62:	9300      	str	r3, [sp, #0]
 8109c64:	4613      	mov	r3, r2
 8109c66:	687a      	ldr	r2, [r7, #4]
 8109c68:	68b9      	ldr	r1, [r7, #8]
 8109c6a:	68f8      	ldr	r0, [r7, #12]
 8109c6c:	f000 f844 	bl	8109cf8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8109c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8109c72:	4618      	mov	r0, r3
 8109c74:	3730      	adds	r7, #48	; 0x30
 8109c76:	46bd      	mov	sp, r7
 8109c78:	bd80      	pop	{r7, pc}

08109c7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8109c7a:	b580      	push	{r7, lr}
 8109c7c:	b08a      	sub	sp, #40	; 0x28
 8109c7e:	af02      	add	r7, sp, #8
 8109c80:	60f8      	str	r0, [r7, #12]
 8109c82:	60b9      	str	r1, [r7, #8]
 8109c84:	4613      	mov	r3, r2
 8109c86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8109c88:	68fb      	ldr	r3, [r7, #12]
 8109c8a:	2b00      	cmp	r3, #0
 8109c8c:	d109      	bne.n	8109ca2 <xQueueGenericCreate+0x28>
 8109c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109c92:	f383 8811 	msr	BASEPRI, r3
 8109c96:	f3bf 8f6f 	isb	sy
 8109c9a:	f3bf 8f4f 	dsb	sy
 8109c9e:	613b      	str	r3, [r7, #16]
 8109ca0:	e7fe      	b.n	8109ca0 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8109ca2:	68bb      	ldr	r3, [r7, #8]
 8109ca4:	2b00      	cmp	r3, #0
 8109ca6:	d102      	bne.n	8109cae <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8109ca8:	2300      	movs	r3, #0
 8109caa:	61fb      	str	r3, [r7, #28]
 8109cac:	e004      	b.n	8109cb8 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8109cae:	68fb      	ldr	r3, [r7, #12]
 8109cb0:	68ba      	ldr	r2, [r7, #8]
 8109cb2:	fb02 f303 	mul.w	r3, r2, r3
 8109cb6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8109cb8:	69fb      	ldr	r3, [r7, #28]
 8109cba:	3348      	adds	r3, #72	; 0x48
 8109cbc:	4618      	mov	r0, r3
 8109cbe:	f7ff fa75 	bl	81091ac <pvPortMalloc>
 8109cc2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8109cc4:	69bb      	ldr	r3, [r7, #24]
 8109cc6:	2b00      	cmp	r3, #0
 8109cc8:	d011      	beq.n	8109cee <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8109cca:	69bb      	ldr	r3, [r7, #24]
 8109ccc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8109cce:	697b      	ldr	r3, [r7, #20]
 8109cd0:	3348      	adds	r3, #72	; 0x48
 8109cd2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8109cd4:	69bb      	ldr	r3, [r7, #24]
 8109cd6:	2200      	movs	r2, #0
 8109cd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8109cdc:	79fa      	ldrb	r2, [r7, #7]
 8109cde:	69bb      	ldr	r3, [r7, #24]
 8109ce0:	9300      	str	r3, [sp, #0]
 8109ce2:	4613      	mov	r3, r2
 8109ce4:	697a      	ldr	r2, [r7, #20]
 8109ce6:	68b9      	ldr	r1, [r7, #8]
 8109ce8:	68f8      	ldr	r0, [r7, #12]
 8109cea:	f000 f805 	bl	8109cf8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8109cee:	69bb      	ldr	r3, [r7, #24]
	}
 8109cf0:	4618      	mov	r0, r3
 8109cf2:	3720      	adds	r7, #32
 8109cf4:	46bd      	mov	sp, r7
 8109cf6:	bd80      	pop	{r7, pc}

08109cf8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8109cf8:	b580      	push	{r7, lr}
 8109cfa:	b084      	sub	sp, #16
 8109cfc:	af00      	add	r7, sp, #0
 8109cfe:	60f8      	str	r0, [r7, #12]
 8109d00:	60b9      	str	r1, [r7, #8]
 8109d02:	607a      	str	r2, [r7, #4]
 8109d04:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8109d06:	68bb      	ldr	r3, [r7, #8]
 8109d08:	2b00      	cmp	r3, #0
 8109d0a:	d103      	bne.n	8109d14 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8109d0c:	69bb      	ldr	r3, [r7, #24]
 8109d0e:	69ba      	ldr	r2, [r7, #24]
 8109d10:	601a      	str	r2, [r3, #0]
 8109d12:	e002      	b.n	8109d1a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8109d14:	69bb      	ldr	r3, [r7, #24]
 8109d16:	687a      	ldr	r2, [r7, #4]
 8109d18:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8109d1a:	69bb      	ldr	r3, [r7, #24]
 8109d1c:	68fa      	ldr	r2, [r7, #12]
 8109d1e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8109d20:	69bb      	ldr	r3, [r7, #24]
 8109d22:	68ba      	ldr	r2, [r7, #8]
 8109d24:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8109d26:	2101      	movs	r1, #1
 8109d28:	69b8      	ldr	r0, [r7, #24]
 8109d2a:	f7ff fecb 	bl	8109ac4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8109d2e:	bf00      	nop
 8109d30:	3710      	adds	r7, #16
 8109d32:	46bd      	mov	sp, r7
 8109d34:	bd80      	pop	{r7, pc}

08109d36 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8109d36:	b580      	push	{r7, lr}
 8109d38:	b082      	sub	sp, #8
 8109d3a:	af00      	add	r7, sp, #0
 8109d3c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8109d3e:	687b      	ldr	r3, [r7, #4]
 8109d40:	2b00      	cmp	r3, #0
 8109d42:	d00e      	beq.n	8109d62 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8109d44:	687b      	ldr	r3, [r7, #4]
 8109d46:	2200      	movs	r2, #0
 8109d48:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8109d4a:	687b      	ldr	r3, [r7, #4]
 8109d4c:	2200      	movs	r2, #0
 8109d4e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8109d50:	687b      	ldr	r3, [r7, #4]
 8109d52:	2200      	movs	r2, #0
 8109d54:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8109d56:	2300      	movs	r3, #0
 8109d58:	2200      	movs	r2, #0
 8109d5a:	2100      	movs	r1, #0
 8109d5c:	6878      	ldr	r0, [r7, #4]
 8109d5e:	f000 f81d 	bl	8109d9c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8109d62:	bf00      	nop
 8109d64:	3708      	adds	r7, #8
 8109d66:	46bd      	mov	sp, r7
 8109d68:	bd80      	pop	{r7, pc}

08109d6a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8109d6a:	b580      	push	{r7, lr}
 8109d6c:	b086      	sub	sp, #24
 8109d6e:	af00      	add	r7, sp, #0
 8109d70:	4603      	mov	r3, r0
 8109d72:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8109d74:	2301      	movs	r3, #1
 8109d76:	617b      	str	r3, [r7, #20]
 8109d78:	2300      	movs	r3, #0
 8109d7a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8109d7c:	79fb      	ldrb	r3, [r7, #7]
 8109d7e:	461a      	mov	r2, r3
 8109d80:	6939      	ldr	r1, [r7, #16]
 8109d82:	6978      	ldr	r0, [r7, #20]
 8109d84:	f7ff ff79 	bl	8109c7a <xQueueGenericCreate>
 8109d88:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8109d8a:	68f8      	ldr	r0, [r7, #12]
 8109d8c:	f7ff ffd3 	bl	8109d36 <prvInitialiseMutex>

		return xNewQueue;
 8109d90:	68fb      	ldr	r3, [r7, #12]
	}
 8109d92:	4618      	mov	r0, r3
 8109d94:	3718      	adds	r7, #24
 8109d96:	46bd      	mov	sp, r7
 8109d98:	bd80      	pop	{r7, pc}
	...

08109d9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8109d9c:	b580      	push	{r7, lr}
 8109d9e:	b08e      	sub	sp, #56	; 0x38
 8109da0:	af00      	add	r7, sp, #0
 8109da2:	60f8      	str	r0, [r7, #12]
 8109da4:	60b9      	str	r1, [r7, #8]
 8109da6:	607a      	str	r2, [r7, #4]
 8109da8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8109daa:	2300      	movs	r3, #0
 8109dac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8109dae:	68fb      	ldr	r3, [r7, #12]
 8109db0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8109db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109db4:	2b00      	cmp	r3, #0
 8109db6:	d109      	bne.n	8109dcc <xQueueGenericSend+0x30>
 8109db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109dbc:	f383 8811 	msr	BASEPRI, r3
 8109dc0:	f3bf 8f6f 	isb	sy
 8109dc4:	f3bf 8f4f 	dsb	sy
 8109dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8109dca:	e7fe      	b.n	8109dca <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8109dcc:	68bb      	ldr	r3, [r7, #8]
 8109dce:	2b00      	cmp	r3, #0
 8109dd0:	d103      	bne.n	8109dda <xQueueGenericSend+0x3e>
 8109dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109dd6:	2b00      	cmp	r3, #0
 8109dd8:	d101      	bne.n	8109dde <xQueueGenericSend+0x42>
 8109dda:	2301      	movs	r3, #1
 8109ddc:	e000      	b.n	8109de0 <xQueueGenericSend+0x44>
 8109dde:	2300      	movs	r3, #0
 8109de0:	2b00      	cmp	r3, #0
 8109de2:	d109      	bne.n	8109df8 <xQueueGenericSend+0x5c>
 8109de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109de8:	f383 8811 	msr	BASEPRI, r3
 8109dec:	f3bf 8f6f 	isb	sy
 8109df0:	f3bf 8f4f 	dsb	sy
 8109df4:	627b      	str	r3, [r7, #36]	; 0x24
 8109df6:	e7fe      	b.n	8109df6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8109df8:	683b      	ldr	r3, [r7, #0]
 8109dfa:	2b02      	cmp	r3, #2
 8109dfc:	d103      	bne.n	8109e06 <xQueueGenericSend+0x6a>
 8109dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109e02:	2b01      	cmp	r3, #1
 8109e04:	d101      	bne.n	8109e0a <xQueueGenericSend+0x6e>
 8109e06:	2301      	movs	r3, #1
 8109e08:	e000      	b.n	8109e0c <xQueueGenericSend+0x70>
 8109e0a:	2300      	movs	r3, #0
 8109e0c:	2b00      	cmp	r3, #0
 8109e0e:	d109      	bne.n	8109e24 <xQueueGenericSend+0x88>
 8109e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109e14:	f383 8811 	msr	BASEPRI, r3
 8109e18:	f3bf 8f6f 	isb	sy
 8109e1c:	f3bf 8f4f 	dsb	sy
 8109e20:	623b      	str	r3, [r7, #32]
 8109e22:	e7fe      	b.n	8109e22 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8109e24:	f001 f876 	bl	810af14 <xTaskGetSchedulerState>
 8109e28:	4603      	mov	r3, r0
 8109e2a:	2b00      	cmp	r3, #0
 8109e2c:	d102      	bne.n	8109e34 <xQueueGenericSend+0x98>
 8109e2e:	687b      	ldr	r3, [r7, #4]
 8109e30:	2b00      	cmp	r3, #0
 8109e32:	d101      	bne.n	8109e38 <xQueueGenericSend+0x9c>
 8109e34:	2301      	movs	r3, #1
 8109e36:	e000      	b.n	8109e3a <xQueueGenericSend+0x9e>
 8109e38:	2300      	movs	r3, #0
 8109e3a:	2b00      	cmp	r3, #0
 8109e3c:	d109      	bne.n	8109e52 <xQueueGenericSend+0xb6>
 8109e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109e42:	f383 8811 	msr	BASEPRI, r3
 8109e46:	f3bf 8f6f 	isb	sy
 8109e4a:	f3bf 8f4f 	dsb	sy
 8109e4e:	61fb      	str	r3, [r7, #28]
 8109e50:	e7fe      	b.n	8109e50 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8109e52:	f7ff fd5b 	bl	810990c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8109e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109e58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8109e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109e5e:	429a      	cmp	r2, r3
 8109e60:	d302      	bcc.n	8109e68 <xQueueGenericSend+0xcc>
 8109e62:	683b      	ldr	r3, [r7, #0]
 8109e64:	2b02      	cmp	r3, #2
 8109e66:	d129      	bne.n	8109ebc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8109e68:	683a      	ldr	r2, [r7, #0]
 8109e6a:	68b9      	ldr	r1, [r7, #8]
 8109e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8109e6e:	f000 f9af 	bl	810a1d0 <prvCopyDataToQueue>
 8109e72:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8109e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8109e78:	2b00      	cmp	r3, #0
 8109e7a:	d010      	beq.n	8109e9e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8109e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109e7e:	3324      	adds	r3, #36	; 0x24
 8109e80:	4618      	mov	r0, r3
 8109e82:	f000 fe91 	bl	810aba8 <xTaskRemoveFromEventList>
 8109e86:	4603      	mov	r3, r0
 8109e88:	2b00      	cmp	r3, #0
 8109e8a:	d013      	beq.n	8109eb4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8109e8c:	4b3f      	ldr	r3, [pc, #252]	; (8109f8c <xQueueGenericSend+0x1f0>)
 8109e8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8109e92:	601a      	str	r2, [r3, #0]
 8109e94:	f3bf 8f4f 	dsb	sy
 8109e98:	f3bf 8f6f 	isb	sy
 8109e9c:	e00a      	b.n	8109eb4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8109e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109ea0:	2b00      	cmp	r3, #0
 8109ea2:	d007      	beq.n	8109eb4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8109ea4:	4b39      	ldr	r3, [pc, #228]	; (8109f8c <xQueueGenericSend+0x1f0>)
 8109ea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8109eaa:	601a      	str	r2, [r3, #0]
 8109eac:	f3bf 8f4f 	dsb	sy
 8109eb0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8109eb4:	f7ff fd58 	bl	8109968 <vPortExitCritical>
				return pdPASS;
 8109eb8:	2301      	movs	r3, #1
 8109eba:	e063      	b.n	8109f84 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8109ebc:	687b      	ldr	r3, [r7, #4]
 8109ebe:	2b00      	cmp	r3, #0
 8109ec0:	d103      	bne.n	8109eca <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8109ec2:	f7ff fd51 	bl	8109968 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8109ec6:	2300      	movs	r3, #0
 8109ec8:	e05c      	b.n	8109f84 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8109eca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8109ecc:	2b00      	cmp	r3, #0
 8109ece:	d106      	bne.n	8109ede <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8109ed0:	f107 0314 	add.w	r3, r7, #20
 8109ed4:	4618      	mov	r0, r3
 8109ed6:	f000 fec9 	bl	810ac6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8109eda:	2301      	movs	r3, #1
 8109edc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8109ede:	f7ff fd43 	bl	8109968 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8109ee2:	f000 fc81 	bl	810a7e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8109ee6:	f7ff fd11 	bl	810990c <vPortEnterCritical>
 8109eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109eec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8109ef0:	b25b      	sxtb	r3, r3
 8109ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109ef6:	d103      	bne.n	8109f00 <xQueueGenericSend+0x164>
 8109ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109efa:	2200      	movs	r2, #0
 8109efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8109f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109f02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8109f06:	b25b      	sxtb	r3, r3
 8109f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109f0c:	d103      	bne.n	8109f16 <xQueueGenericSend+0x17a>
 8109f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109f10:	2200      	movs	r2, #0
 8109f12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8109f16:	f7ff fd27 	bl	8109968 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8109f1a:	1d3a      	adds	r2, r7, #4
 8109f1c:	f107 0314 	add.w	r3, r7, #20
 8109f20:	4611      	mov	r1, r2
 8109f22:	4618      	mov	r0, r3
 8109f24:	f000 feb8 	bl	810ac98 <xTaskCheckForTimeOut>
 8109f28:	4603      	mov	r3, r0
 8109f2a:	2b00      	cmp	r3, #0
 8109f2c:	d124      	bne.n	8109f78 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8109f2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8109f30:	f000 fa20 	bl	810a374 <prvIsQueueFull>
 8109f34:	4603      	mov	r3, r0
 8109f36:	2b00      	cmp	r3, #0
 8109f38:	d018      	beq.n	8109f6c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8109f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8109f3c:	3310      	adds	r3, #16
 8109f3e:	687a      	ldr	r2, [r7, #4]
 8109f40:	4611      	mov	r1, r2
 8109f42:	4618      	mov	r0, r3
 8109f44:	f000 fe0c 	bl	810ab60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8109f48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8109f4a:	f000 f9ab 	bl	810a2a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8109f4e:	f000 fc59 	bl	810a804 <xTaskResumeAll>
 8109f52:	4603      	mov	r3, r0
 8109f54:	2b00      	cmp	r3, #0
 8109f56:	f47f af7c 	bne.w	8109e52 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8109f5a:	4b0c      	ldr	r3, [pc, #48]	; (8109f8c <xQueueGenericSend+0x1f0>)
 8109f5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8109f60:	601a      	str	r2, [r3, #0]
 8109f62:	f3bf 8f4f 	dsb	sy
 8109f66:	f3bf 8f6f 	isb	sy
 8109f6a:	e772      	b.n	8109e52 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8109f6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8109f6e:	f000 f999 	bl	810a2a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8109f72:	f000 fc47 	bl	810a804 <xTaskResumeAll>
 8109f76:	e76c      	b.n	8109e52 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8109f78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8109f7a:	f000 f993 	bl	810a2a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8109f7e:	f000 fc41 	bl	810a804 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8109f82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8109f84:	4618      	mov	r0, r3
 8109f86:	3738      	adds	r7, #56	; 0x38
 8109f88:	46bd      	mov	sp, r7
 8109f8a:	bd80      	pop	{r7, pc}
 8109f8c:	e000ed04 	.word	0xe000ed04

08109f90 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8109f90:	b580      	push	{r7, lr}
 8109f92:	b08e      	sub	sp, #56	; 0x38
 8109f94:	af00      	add	r7, sp, #0
 8109f96:	6078      	str	r0, [r7, #4]
 8109f98:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8109f9a:	2300      	movs	r3, #0
 8109f9c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8109f9e:	687b      	ldr	r3, [r7, #4]
 8109fa0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8109fa2:	2300      	movs	r3, #0
 8109fa4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8109fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109fa8:	2b00      	cmp	r3, #0
 8109faa:	d109      	bne.n	8109fc0 <xQueueSemaphoreTake+0x30>
 8109fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109fb0:	f383 8811 	msr	BASEPRI, r3
 8109fb4:	f3bf 8f6f 	isb	sy
 8109fb8:	f3bf 8f4f 	dsb	sy
 8109fbc:	623b      	str	r3, [r7, #32]
 8109fbe:	e7fe      	b.n	8109fbe <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8109fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8109fc4:	2b00      	cmp	r3, #0
 8109fc6:	d009      	beq.n	8109fdc <xQueueSemaphoreTake+0x4c>
 8109fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109fcc:	f383 8811 	msr	BASEPRI, r3
 8109fd0:	f3bf 8f6f 	isb	sy
 8109fd4:	f3bf 8f4f 	dsb	sy
 8109fd8:	61fb      	str	r3, [r7, #28]
 8109fda:	e7fe      	b.n	8109fda <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8109fdc:	f000 ff9a 	bl	810af14 <xTaskGetSchedulerState>
 8109fe0:	4603      	mov	r3, r0
 8109fe2:	2b00      	cmp	r3, #0
 8109fe4:	d102      	bne.n	8109fec <xQueueSemaphoreTake+0x5c>
 8109fe6:	683b      	ldr	r3, [r7, #0]
 8109fe8:	2b00      	cmp	r3, #0
 8109fea:	d101      	bne.n	8109ff0 <xQueueSemaphoreTake+0x60>
 8109fec:	2301      	movs	r3, #1
 8109fee:	e000      	b.n	8109ff2 <xQueueSemaphoreTake+0x62>
 8109ff0:	2300      	movs	r3, #0
 8109ff2:	2b00      	cmp	r3, #0
 8109ff4:	d109      	bne.n	810a00a <xQueueSemaphoreTake+0x7a>
 8109ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8109ffa:	f383 8811 	msr	BASEPRI, r3
 8109ffe:	f3bf 8f6f 	isb	sy
 810a002:	f3bf 8f4f 	dsb	sy
 810a006:	61bb      	str	r3, [r7, #24]
 810a008:	e7fe      	b.n	810a008 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810a00a:	f7ff fc7f 	bl	810990c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 810a00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810a012:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 810a014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a016:	2b00      	cmp	r3, #0
 810a018:	d024      	beq.n	810a064 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 810a01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a01c:	1e5a      	subs	r2, r3, #1
 810a01e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a020:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810a022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a024:	681b      	ldr	r3, [r3, #0]
 810a026:	2b00      	cmp	r3, #0
 810a028:	d104      	bne.n	810a034 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 810a02a:	f001 f92d 	bl	810b288 <pvTaskIncrementMutexHeldCount>
 810a02e:	4602      	mov	r2, r0
 810a030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a032:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810a034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a036:	691b      	ldr	r3, [r3, #16]
 810a038:	2b00      	cmp	r3, #0
 810a03a:	d00f      	beq.n	810a05c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810a03c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a03e:	3310      	adds	r3, #16
 810a040:	4618      	mov	r0, r3
 810a042:	f000 fdb1 	bl	810aba8 <xTaskRemoveFromEventList>
 810a046:	4603      	mov	r3, r0
 810a048:	2b00      	cmp	r3, #0
 810a04a:	d007      	beq.n	810a05c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 810a04c:	4b53      	ldr	r3, [pc, #332]	; (810a19c <xQueueSemaphoreTake+0x20c>)
 810a04e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a052:	601a      	str	r2, [r3, #0]
 810a054:	f3bf 8f4f 	dsb	sy
 810a058:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 810a05c:	f7ff fc84 	bl	8109968 <vPortExitCritical>
				return pdPASS;
 810a060:	2301      	movs	r3, #1
 810a062:	e096      	b.n	810a192 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 810a064:	683b      	ldr	r3, [r7, #0]
 810a066:	2b00      	cmp	r3, #0
 810a068:	d110      	bne.n	810a08c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 810a06a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a06c:	2b00      	cmp	r3, #0
 810a06e:	d009      	beq.n	810a084 <xQueueSemaphoreTake+0xf4>
 810a070:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a074:	f383 8811 	msr	BASEPRI, r3
 810a078:	f3bf 8f6f 	isb	sy
 810a07c:	f3bf 8f4f 	dsb	sy
 810a080:	617b      	str	r3, [r7, #20]
 810a082:	e7fe      	b.n	810a082 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 810a084:	f7ff fc70 	bl	8109968 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 810a088:	2300      	movs	r3, #0
 810a08a:	e082      	b.n	810a192 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 810a08c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a08e:	2b00      	cmp	r3, #0
 810a090:	d106      	bne.n	810a0a0 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810a092:	f107 030c 	add.w	r3, r7, #12
 810a096:	4618      	mov	r0, r3
 810a098:	f000 fde8 	bl	810ac6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 810a09c:	2301      	movs	r3, #1
 810a09e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810a0a0:	f7ff fc62 	bl	8109968 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 810a0a4:	f000 fba0 	bl	810a7e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 810a0a8:	f7ff fc30 	bl	810990c <vPortEnterCritical>
 810a0ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a0ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810a0b2:	b25b      	sxtb	r3, r3
 810a0b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a0b8:	d103      	bne.n	810a0c2 <xQueueSemaphoreTake+0x132>
 810a0ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a0bc:	2200      	movs	r2, #0
 810a0be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810a0c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a0c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810a0c8:	b25b      	sxtb	r3, r3
 810a0ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a0ce:	d103      	bne.n	810a0d8 <xQueueSemaphoreTake+0x148>
 810a0d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a0d2:	2200      	movs	r2, #0
 810a0d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810a0d8:	f7ff fc46 	bl	8109968 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 810a0dc:	463a      	mov	r2, r7
 810a0de:	f107 030c 	add.w	r3, r7, #12
 810a0e2:	4611      	mov	r1, r2
 810a0e4:	4618      	mov	r0, r3
 810a0e6:	f000 fdd7 	bl	810ac98 <xTaskCheckForTimeOut>
 810a0ea:	4603      	mov	r3, r0
 810a0ec:	2b00      	cmp	r3, #0
 810a0ee:	d132      	bne.n	810a156 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810a0f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a0f2:	f000 f929 	bl	810a348 <prvIsQueueEmpty>
 810a0f6:	4603      	mov	r3, r0
 810a0f8:	2b00      	cmp	r3, #0
 810a0fa:	d026      	beq.n	810a14a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810a0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a0fe:	681b      	ldr	r3, [r3, #0]
 810a100:	2b00      	cmp	r3, #0
 810a102:	d109      	bne.n	810a118 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 810a104:	f7ff fc02 	bl	810990c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 810a108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a10a:	689b      	ldr	r3, [r3, #8]
 810a10c:	4618      	mov	r0, r3
 810a10e:	f000 ff1f 	bl	810af50 <xTaskPriorityInherit>
 810a112:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 810a114:	f7ff fc28 	bl	8109968 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 810a118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a11a:	3324      	adds	r3, #36	; 0x24
 810a11c:	683a      	ldr	r2, [r7, #0]
 810a11e:	4611      	mov	r1, r2
 810a120:	4618      	mov	r0, r3
 810a122:	f000 fd1d 	bl	810ab60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 810a126:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a128:	f000 f8bc 	bl	810a2a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 810a12c:	f000 fb6a 	bl	810a804 <xTaskResumeAll>
 810a130:	4603      	mov	r3, r0
 810a132:	2b00      	cmp	r3, #0
 810a134:	f47f af69 	bne.w	810a00a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 810a138:	4b18      	ldr	r3, [pc, #96]	; (810a19c <xQueueSemaphoreTake+0x20c>)
 810a13a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a13e:	601a      	str	r2, [r3, #0]
 810a140:	f3bf 8f4f 	dsb	sy
 810a144:	f3bf 8f6f 	isb	sy
 810a148:	e75f      	b.n	810a00a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 810a14a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a14c:	f000 f8aa 	bl	810a2a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 810a150:	f000 fb58 	bl	810a804 <xTaskResumeAll>
 810a154:	e759      	b.n	810a00a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 810a156:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a158:	f000 f8a4 	bl	810a2a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 810a15c:	f000 fb52 	bl	810a804 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 810a160:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a162:	f000 f8f1 	bl	810a348 <prvIsQueueEmpty>
 810a166:	4603      	mov	r3, r0
 810a168:	2b00      	cmp	r3, #0
 810a16a:	f43f af4e 	beq.w	810a00a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 810a16e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a170:	2b00      	cmp	r3, #0
 810a172:	d00d      	beq.n	810a190 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 810a174:	f7ff fbca 	bl	810990c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 810a178:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810a17a:	f000 f811 	bl	810a1a0 <prvGetDisinheritPriorityAfterTimeout>
 810a17e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 810a180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a182:	689b      	ldr	r3, [r3, #8]
 810a184:	6a79      	ldr	r1, [r7, #36]	; 0x24
 810a186:	4618      	mov	r0, r3
 810a188:	f000 ffe6 	bl	810b158 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 810a18c:	f7ff fbec 	bl	8109968 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 810a190:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 810a192:	4618      	mov	r0, r3
 810a194:	3738      	adds	r7, #56	; 0x38
 810a196:	46bd      	mov	sp, r7
 810a198:	bd80      	pop	{r7, pc}
 810a19a:	bf00      	nop
 810a19c:	e000ed04 	.word	0xe000ed04

0810a1a0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 810a1a0:	b480      	push	{r7}
 810a1a2:	b085      	sub	sp, #20
 810a1a4:	af00      	add	r7, sp, #0
 810a1a6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 810a1a8:	687b      	ldr	r3, [r7, #4]
 810a1aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a1ac:	2b00      	cmp	r3, #0
 810a1ae:	d006      	beq.n	810a1be <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 810a1b0:	687b      	ldr	r3, [r7, #4]
 810a1b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810a1b4:	681b      	ldr	r3, [r3, #0]
 810a1b6:	f1c3 0307 	rsb	r3, r3, #7
 810a1ba:	60fb      	str	r3, [r7, #12]
 810a1bc:	e001      	b.n	810a1c2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 810a1be:	2300      	movs	r3, #0
 810a1c0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 810a1c2:	68fb      	ldr	r3, [r7, #12]
	}
 810a1c4:	4618      	mov	r0, r3
 810a1c6:	3714      	adds	r7, #20
 810a1c8:	46bd      	mov	sp, r7
 810a1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a1ce:	4770      	bx	lr

0810a1d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 810a1d0:	b580      	push	{r7, lr}
 810a1d2:	b086      	sub	sp, #24
 810a1d4:	af00      	add	r7, sp, #0
 810a1d6:	60f8      	str	r0, [r7, #12]
 810a1d8:	60b9      	str	r1, [r7, #8]
 810a1da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 810a1dc:	2300      	movs	r3, #0
 810a1de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 810a1e0:	68fb      	ldr	r3, [r7, #12]
 810a1e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810a1e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 810a1e6:	68fb      	ldr	r3, [r7, #12]
 810a1e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a1ea:	2b00      	cmp	r3, #0
 810a1ec:	d10d      	bne.n	810a20a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 810a1ee:	68fb      	ldr	r3, [r7, #12]
 810a1f0:	681b      	ldr	r3, [r3, #0]
 810a1f2:	2b00      	cmp	r3, #0
 810a1f4:	d14d      	bne.n	810a292 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 810a1f6:	68fb      	ldr	r3, [r7, #12]
 810a1f8:	689b      	ldr	r3, [r3, #8]
 810a1fa:	4618      	mov	r0, r3
 810a1fc:	f000 ff28 	bl	810b050 <xTaskPriorityDisinherit>
 810a200:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 810a202:	68fb      	ldr	r3, [r7, #12]
 810a204:	2200      	movs	r2, #0
 810a206:	609a      	str	r2, [r3, #8]
 810a208:	e043      	b.n	810a292 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 810a20a:	687b      	ldr	r3, [r7, #4]
 810a20c:	2b00      	cmp	r3, #0
 810a20e:	d119      	bne.n	810a244 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 810a210:	68fb      	ldr	r3, [r7, #12]
 810a212:	6858      	ldr	r0, [r3, #4]
 810a214:	68fb      	ldr	r3, [r7, #12]
 810a216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a218:	461a      	mov	r2, r3
 810a21a:	68b9      	ldr	r1, [r7, #8]
 810a21c:	f006 fdcc 	bl	8110db8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 810a220:	68fb      	ldr	r3, [r7, #12]
 810a222:	685a      	ldr	r2, [r3, #4]
 810a224:	68fb      	ldr	r3, [r7, #12]
 810a226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a228:	441a      	add	r2, r3
 810a22a:	68fb      	ldr	r3, [r7, #12]
 810a22c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 810a22e:	68fb      	ldr	r3, [r7, #12]
 810a230:	685a      	ldr	r2, [r3, #4]
 810a232:	68fb      	ldr	r3, [r7, #12]
 810a234:	689b      	ldr	r3, [r3, #8]
 810a236:	429a      	cmp	r2, r3
 810a238:	d32b      	bcc.n	810a292 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 810a23a:	68fb      	ldr	r3, [r7, #12]
 810a23c:	681a      	ldr	r2, [r3, #0]
 810a23e:	68fb      	ldr	r3, [r7, #12]
 810a240:	605a      	str	r2, [r3, #4]
 810a242:	e026      	b.n	810a292 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 810a244:	68fb      	ldr	r3, [r7, #12]
 810a246:	68d8      	ldr	r0, [r3, #12]
 810a248:	68fb      	ldr	r3, [r7, #12]
 810a24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a24c:	461a      	mov	r2, r3
 810a24e:	68b9      	ldr	r1, [r7, #8]
 810a250:	f006 fdb2 	bl	8110db8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 810a254:	68fb      	ldr	r3, [r7, #12]
 810a256:	68da      	ldr	r2, [r3, #12]
 810a258:	68fb      	ldr	r3, [r7, #12]
 810a25a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a25c:	425b      	negs	r3, r3
 810a25e:	441a      	add	r2, r3
 810a260:	68fb      	ldr	r3, [r7, #12]
 810a262:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 810a264:	68fb      	ldr	r3, [r7, #12]
 810a266:	68da      	ldr	r2, [r3, #12]
 810a268:	68fb      	ldr	r3, [r7, #12]
 810a26a:	681b      	ldr	r3, [r3, #0]
 810a26c:	429a      	cmp	r2, r3
 810a26e:	d207      	bcs.n	810a280 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 810a270:	68fb      	ldr	r3, [r7, #12]
 810a272:	689a      	ldr	r2, [r3, #8]
 810a274:	68fb      	ldr	r3, [r7, #12]
 810a276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810a278:	425b      	negs	r3, r3
 810a27a:	441a      	add	r2, r3
 810a27c:	68fb      	ldr	r3, [r7, #12]
 810a27e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 810a280:	687b      	ldr	r3, [r7, #4]
 810a282:	2b02      	cmp	r3, #2
 810a284:	d105      	bne.n	810a292 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 810a286:	693b      	ldr	r3, [r7, #16]
 810a288:	2b00      	cmp	r3, #0
 810a28a:	d002      	beq.n	810a292 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 810a28c:	693b      	ldr	r3, [r7, #16]
 810a28e:	3b01      	subs	r3, #1
 810a290:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 810a292:	693b      	ldr	r3, [r7, #16]
 810a294:	1c5a      	adds	r2, r3, #1
 810a296:	68fb      	ldr	r3, [r7, #12]
 810a298:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 810a29a:	697b      	ldr	r3, [r7, #20]
}
 810a29c:	4618      	mov	r0, r3
 810a29e:	3718      	adds	r7, #24
 810a2a0:	46bd      	mov	sp, r7
 810a2a2:	bd80      	pop	{r7, pc}

0810a2a4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 810a2a4:	b580      	push	{r7, lr}
 810a2a6:	b084      	sub	sp, #16
 810a2a8:	af00      	add	r7, sp, #0
 810a2aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 810a2ac:	f7ff fb2e 	bl	810990c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 810a2b0:	687b      	ldr	r3, [r7, #4]
 810a2b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810a2b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 810a2b8:	e011      	b.n	810a2de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 810a2ba:	687b      	ldr	r3, [r7, #4]
 810a2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a2be:	2b00      	cmp	r3, #0
 810a2c0:	d012      	beq.n	810a2e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 810a2c2:	687b      	ldr	r3, [r7, #4]
 810a2c4:	3324      	adds	r3, #36	; 0x24
 810a2c6:	4618      	mov	r0, r3
 810a2c8:	f000 fc6e 	bl	810aba8 <xTaskRemoveFromEventList>
 810a2cc:	4603      	mov	r3, r0
 810a2ce:	2b00      	cmp	r3, #0
 810a2d0:	d001      	beq.n	810a2d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 810a2d2:	f000 fd41 	bl	810ad58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 810a2d6:	7bfb      	ldrb	r3, [r7, #15]
 810a2d8:	3b01      	subs	r3, #1
 810a2da:	b2db      	uxtb	r3, r3
 810a2dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 810a2de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 810a2e2:	2b00      	cmp	r3, #0
 810a2e4:	dce9      	bgt.n	810a2ba <prvUnlockQueue+0x16>
 810a2e6:	e000      	b.n	810a2ea <prvUnlockQueue+0x46>
					break;
 810a2e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 810a2ea:	687b      	ldr	r3, [r7, #4]
 810a2ec:	22ff      	movs	r2, #255	; 0xff
 810a2ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 810a2f2:	f7ff fb39 	bl	8109968 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 810a2f6:	f7ff fb09 	bl	810990c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 810a2fa:	687b      	ldr	r3, [r7, #4]
 810a2fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810a300:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 810a302:	e011      	b.n	810a328 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 810a304:	687b      	ldr	r3, [r7, #4]
 810a306:	691b      	ldr	r3, [r3, #16]
 810a308:	2b00      	cmp	r3, #0
 810a30a:	d012      	beq.n	810a332 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 810a30c:	687b      	ldr	r3, [r7, #4]
 810a30e:	3310      	adds	r3, #16
 810a310:	4618      	mov	r0, r3
 810a312:	f000 fc49 	bl	810aba8 <xTaskRemoveFromEventList>
 810a316:	4603      	mov	r3, r0
 810a318:	2b00      	cmp	r3, #0
 810a31a:	d001      	beq.n	810a320 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 810a31c:	f000 fd1c 	bl	810ad58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 810a320:	7bbb      	ldrb	r3, [r7, #14]
 810a322:	3b01      	subs	r3, #1
 810a324:	b2db      	uxtb	r3, r3
 810a326:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 810a328:	f997 300e 	ldrsb.w	r3, [r7, #14]
 810a32c:	2b00      	cmp	r3, #0
 810a32e:	dce9      	bgt.n	810a304 <prvUnlockQueue+0x60>
 810a330:	e000      	b.n	810a334 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 810a332:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 810a334:	687b      	ldr	r3, [r7, #4]
 810a336:	22ff      	movs	r2, #255	; 0xff
 810a338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 810a33c:	f7ff fb14 	bl	8109968 <vPortExitCritical>
}
 810a340:	bf00      	nop
 810a342:	3710      	adds	r7, #16
 810a344:	46bd      	mov	sp, r7
 810a346:	bd80      	pop	{r7, pc}

0810a348 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 810a348:	b580      	push	{r7, lr}
 810a34a:	b084      	sub	sp, #16
 810a34c:	af00      	add	r7, sp, #0
 810a34e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 810a350:	f7ff fadc 	bl	810990c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 810a354:	687b      	ldr	r3, [r7, #4]
 810a356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810a358:	2b00      	cmp	r3, #0
 810a35a:	d102      	bne.n	810a362 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 810a35c:	2301      	movs	r3, #1
 810a35e:	60fb      	str	r3, [r7, #12]
 810a360:	e001      	b.n	810a366 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 810a362:	2300      	movs	r3, #0
 810a364:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 810a366:	f7ff faff 	bl	8109968 <vPortExitCritical>

	return xReturn;
 810a36a:	68fb      	ldr	r3, [r7, #12]
}
 810a36c:	4618      	mov	r0, r3
 810a36e:	3710      	adds	r7, #16
 810a370:	46bd      	mov	sp, r7
 810a372:	bd80      	pop	{r7, pc}

0810a374 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 810a374:	b580      	push	{r7, lr}
 810a376:	b084      	sub	sp, #16
 810a378:	af00      	add	r7, sp, #0
 810a37a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 810a37c:	f7ff fac6 	bl	810990c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 810a380:	687b      	ldr	r3, [r7, #4]
 810a382:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810a384:	687b      	ldr	r3, [r7, #4]
 810a386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810a388:	429a      	cmp	r2, r3
 810a38a:	d102      	bne.n	810a392 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 810a38c:	2301      	movs	r3, #1
 810a38e:	60fb      	str	r3, [r7, #12]
 810a390:	e001      	b.n	810a396 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 810a392:	2300      	movs	r3, #0
 810a394:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 810a396:	f7ff fae7 	bl	8109968 <vPortExitCritical>

	return xReturn;
 810a39a:	68fb      	ldr	r3, [r7, #12]
}
 810a39c:	4618      	mov	r0, r3
 810a39e:	3710      	adds	r7, #16
 810a3a0:	46bd      	mov	sp, r7
 810a3a2:	bd80      	pop	{r7, pc}

0810a3a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 810a3a4:	b580      	push	{r7, lr}
 810a3a6:	b08e      	sub	sp, #56	; 0x38
 810a3a8:	af04      	add	r7, sp, #16
 810a3aa:	60f8      	str	r0, [r7, #12]
 810a3ac:	60b9      	str	r1, [r7, #8]
 810a3ae:	607a      	str	r2, [r7, #4]
 810a3b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 810a3b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a3b4:	2b00      	cmp	r3, #0
 810a3b6:	d109      	bne.n	810a3cc <xTaskCreateStatic+0x28>
 810a3b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a3bc:	f383 8811 	msr	BASEPRI, r3
 810a3c0:	f3bf 8f6f 	isb	sy
 810a3c4:	f3bf 8f4f 	dsb	sy
 810a3c8:	623b      	str	r3, [r7, #32]
 810a3ca:	e7fe      	b.n	810a3ca <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 810a3cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a3ce:	2b00      	cmp	r3, #0
 810a3d0:	d109      	bne.n	810a3e6 <xTaskCreateStatic+0x42>
 810a3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a3d6:	f383 8811 	msr	BASEPRI, r3
 810a3da:	f3bf 8f6f 	isb	sy
 810a3de:	f3bf 8f4f 	dsb	sy
 810a3e2:	61fb      	str	r3, [r7, #28]
 810a3e4:	e7fe      	b.n	810a3e4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 810a3e6:	2354      	movs	r3, #84	; 0x54
 810a3e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 810a3ea:	693b      	ldr	r3, [r7, #16]
 810a3ec:	2b54      	cmp	r3, #84	; 0x54
 810a3ee:	d009      	beq.n	810a404 <xTaskCreateStatic+0x60>
 810a3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a3f4:	f383 8811 	msr	BASEPRI, r3
 810a3f8:	f3bf 8f6f 	isb	sy
 810a3fc:	f3bf 8f4f 	dsb	sy
 810a400:	61bb      	str	r3, [r7, #24]
 810a402:	e7fe      	b.n	810a402 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 810a404:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 810a406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a408:	2b00      	cmp	r3, #0
 810a40a:	d01e      	beq.n	810a44a <xTaskCreateStatic+0xa6>
 810a40c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a40e:	2b00      	cmp	r3, #0
 810a410:	d01b      	beq.n	810a44a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 810a412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a414:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 810a416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a418:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 810a41a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 810a41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a41e:	2202      	movs	r2, #2
 810a420:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 810a424:	2300      	movs	r3, #0
 810a426:	9303      	str	r3, [sp, #12]
 810a428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a42a:	9302      	str	r3, [sp, #8]
 810a42c:	f107 0314 	add.w	r3, r7, #20
 810a430:	9301      	str	r3, [sp, #4]
 810a432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a434:	9300      	str	r3, [sp, #0]
 810a436:	683b      	ldr	r3, [r7, #0]
 810a438:	687a      	ldr	r2, [r7, #4]
 810a43a:	68b9      	ldr	r1, [r7, #8]
 810a43c:	68f8      	ldr	r0, [r7, #12]
 810a43e:	f000 f850 	bl	810a4e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 810a442:	6a78      	ldr	r0, [r7, #36]	; 0x24
 810a444:	f000 f8d4 	bl	810a5f0 <prvAddNewTaskToReadyList>
 810a448:	e001      	b.n	810a44e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 810a44a:	2300      	movs	r3, #0
 810a44c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 810a44e:	697b      	ldr	r3, [r7, #20]
	}
 810a450:	4618      	mov	r0, r3
 810a452:	3728      	adds	r7, #40	; 0x28
 810a454:	46bd      	mov	sp, r7
 810a456:	bd80      	pop	{r7, pc}

0810a458 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 810a458:	b580      	push	{r7, lr}
 810a45a:	b08c      	sub	sp, #48	; 0x30
 810a45c:	af04      	add	r7, sp, #16
 810a45e:	60f8      	str	r0, [r7, #12]
 810a460:	60b9      	str	r1, [r7, #8]
 810a462:	603b      	str	r3, [r7, #0]
 810a464:	4613      	mov	r3, r2
 810a466:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 810a468:	88fb      	ldrh	r3, [r7, #6]
 810a46a:	009b      	lsls	r3, r3, #2
 810a46c:	4618      	mov	r0, r3
 810a46e:	f7fe fe9d 	bl	81091ac <pvPortMalloc>
 810a472:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 810a474:	697b      	ldr	r3, [r7, #20]
 810a476:	2b00      	cmp	r3, #0
 810a478:	d00e      	beq.n	810a498 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 810a47a:	2054      	movs	r0, #84	; 0x54
 810a47c:	f7fe fe96 	bl	81091ac <pvPortMalloc>
 810a480:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 810a482:	69fb      	ldr	r3, [r7, #28]
 810a484:	2b00      	cmp	r3, #0
 810a486:	d003      	beq.n	810a490 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 810a488:	69fb      	ldr	r3, [r7, #28]
 810a48a:	697a      	ldr	r2, [r7, #20]
 810a48c:	631a      	str	r2, [r3, #48]	; 0x30
 810a48e:	e005      	b.n	810a49c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 810a490:	6978      	ldr	r0, [r7, #20]
 810a492:	f7fe ff4d 	bl	8109330 <vPortFree>
 810a496:	e001      	b.n	810a49c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 810a498:	2300      	movs	r3, #0
 810a49a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 810a49c:	69fb      	ldr	r3, [r7, #28]
 810a49e:	2b00      	cmp	r3, #0
 810a4a0:	d017      	beq.n	810a4d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 810a4a2:	69fb      	ldr	r3, [r7, #28]
 810a4a4:	2200      	movs	r2, #0
 810a4a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 810a4aa:	88fa      	ldrh	r2, [r7, #6]
 810a4ac:	2300      	movs	r3, #0
 810a4ae:	9303      	str	r3, [sp, #12]
 810a4b0:	69fb      	ldr	r3, [r7, #28]
 810a4b2:	9302      	str	r3, [sp, #8]
 810a4b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a4b6:	9301      	str	r3, [sp, #4]
 810a4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a4ba:	9300      	str	r3, [sp, #0]
 810a4bc:	683b      	ldr	r3, [r7, #0]
 810a4be:	68b9      	ldr	r1, [r7, #8]
 810a4c0:	68f8      	ldr	r0, [r7, #12]
 810a4c2:	f000 f80e 	bl	810a4e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 810a4c6:	69f8      	ldr	r0, [r7, #28]
 810a4c8:	f000 f892 	bl	810a5f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 810a4cc:	2301      	movs	r3, #1
 810a4ce:	61bb      	str	r3, [r7, #24]
 810a4d0:	e002      	b.n	810a4d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 810a4d2:	f04f 33ff 	mov.w	r3, #4294967295
 810a4d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 810a4d8:	69bb      	ldr	r3, [r7, #24]
	}
 810a4da:	4618      	mov	r0, r3
 810a4dc:	3720      	adds	r7, #32
 810a4de:	46bd      	mov	sp, r7
 810a4e0:	bd80      	pop	{r7, pc}

0810a4e2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 810a4e2:	b580      	push	{r7, lr}
 810a4e4:	b088      	sub	sp, #32
 810a4e6:	af00      	add	r7, sp, #0
 810a4e8:	60f8      	str	r0, [r7, #12]
 810a4ea:	60b9      	str	r1, [r7, #8]
 810a4ec:	607a      	str	r2, [r7, #4]
 810a4ee:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 810a4f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a4f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810a4f4:	687b      	ldr	r3, [r7, #4]
 810a4f6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 810a4fa:	3b01      	subs	r3, #1
 810a4fc:	009b      	lsls	r3, r3, #2
 810a4fe:	4413      	add	r3, r2
 810a500:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 810a502:	69bb      	ldr	r3, [r7, #24]
 810a504:	f023 0307 	bic.w	r3, r3, #7
 810a508:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 810a50a:	69bb      	ldr	r3, [r7, #24]
 810a50c:	f003 0307 	and.w	r3, r3, #7
 810a510:	2b00      	cmp	r3, #0
 810a512:	d009      	beq.n	810a528 <prvInitialiseNewTask+0x46>
 810a514:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a518:	f383 8811 	msr	BASEPRI, r3
 810a51c:	f3bf 8f6f 	isb	sy
 810a520:	f3bf 8f4f 	dsb	sy
 810a524:	617b      	str	r3, [r7, #20]
 810a526:	e7fe      	b.n	810a526 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 810a528:	68bb      	ldr	r3, [r7, #8]
 810a52a:	2b00      	cmp	r3, #0
 810a52c:	d01f      	beq.n	810a56e <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 810a52e:	2300      	movs	r3, #0
 810a530:	61fb      	str	r3, [r7, #28]
 810a532:	e012      	b.n	810a55a <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 810a534:	68ba      	ldr	r2, [r7, #8]
 810a536:	69fb      	ldr	r3, [r7, #28]
 810a538:	4413      	add	r3, r2
 810a53a:	7819      	ldrb	r1, [r3, #0]
 810a53c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a53e:	69fb      	ldr	r3, [r7, #28]
 810a540:	4413      	add	r3, r2
 810a542:	3334      	adds	r3, #52	; 0x34
 810a544:	460a      	mov	r2, r1
 810a546:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 810a548:	68ba      	ldr	r2, [r7, #8]
 810a54a:	69fb      	ldr	r3, [r7, #28]
 810a54c:	4413      	add	r3, r2
 810a54e:	781b      	ldrb	r3, [r3, #0]
 810a550:	2b00      	cmp	r3, #0
 810a552:	d006      	beq.n	810a562 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 810a554:	69fb      	ldr	r3, [r7, #28]
 810a556:	3301      	adds	r3, #1
 810a558:	61fb      	str	r3, [r7, #28]
 810a55a:	69fb      	ldr	r3, [r7, #28]
 810a55c:	2b0f      	cmp	r3, #15
 810a55e:	d9e9      	bls.n	810a534 <prvInitialiseNewTask+0x52>
 810a560:	e000      	b.n	810a564 <prvInitialiseNewTask+0x82>
			{
				break;
 810a562:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 810a564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a566:	2200      	movs	r2, #0
 810a568:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 810a56c:	e003      	b.n	810a576 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 810a56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a570:	2200      	movs	r2, #0
 810a572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 810a576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a578:	2b06      	cmp	r3, #6
 810a57a:	d901      	bls.n	810a580 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 810a57c:	2306      	movs	r3, #6
 810a57e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 810a580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a582:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810a584:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 810a586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a588:	6aba      	ldr	r2, [r7, #40]	; 0x28
 810a58a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 810a58c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a58e:	2200      	movs	r2, #0
 810a590:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 810a592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a594:	3304      	adds	r3, #4
 810a596:	4618      	mov	r0, r3
 810a598:	f7fe fffe 	bl	8109598 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 810a59c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a59e:	3318      	adds	r3, #24
 810a5a0:	4618      	mov	r0, r3
 810a5a2:	f7fe fff9 	bl	8109598 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 810a5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a5a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a5aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810a5ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a5ae:	f1c3 0207 	rsb	r2, r3, #7
 810a5b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a5b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 810a5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a5b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a5ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 810a5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a5be:	2200      	movs	r2, #0
 810a5c0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 810a5c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a5c4:	2200      	movs	r2, #0
 810a5c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 810a5ca:	683a      	ldr	r2, [r7, #0]
 810a5cc:	68f9      	ldr	r1, [r7, #12]
 810a5ce:	69b8      	ldr	r0, [r7, #24]
 810a5d0:	f7ff f876 	bl	81096c0 <pxPortInitialiseStack>
 810a5d4:	4602      	mov	r2, r0
 810a5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a5d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 810a5da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a5dc:	2b00      	cmp	r3, #0
 810a5de:	d002      	beq.n	810a5e6 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 810a5e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810a5e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a5e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810a5e6:	bf00      	nop
 810a5e8:	3720      	adds	r7, #32
 810a5ea:	46bd      	mov	sp, r7
 810a5ec:	bd80      	pop	{r7, pc}
	...

0810a5f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 810a5f0:	b580      	push	{r7, lr}
 810a5f2:	b082      	sub	sp, #8
 810a5f4:	af00      	add	r7, sp, #0
 810a5f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 810a5f8:	f7ff f988 	bl	810990c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 810a5fc:	4b2a      	ldr	r3, [pc, #168]	; (810a6a8 <prvAddNewTaskToReadyList+0xb8>)
 810a5fe:	681b      	ldr	r3, [r3, #0]
 810a600:	3301      	adds	r3, #1
 810a602:	4a29      	ldr	r2, [pc, #164]	; (810a6a8 <prvAddNewTaskToReadyList+0xb8>)
 810a604:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 810a606:	4b29      	ldr	r3, [pc, #164]	; (810a6ac <prvAddNewTaskToReadyList+0xbc>)
 810a608:	681b      	ldr	r3, [r3, #0]
 810a60a:	2b00      	cmp	r3, #0
 810a60c:	d109      	bne.n	810a622 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 810a60e:	4a27      	ldr	r2, [pc, #156]	; (810a6ac <prvAddNewTaskToReadyList+0xbc>)
 810a610:	687b      	ldr	r3, [r7, #4]
 810a612:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 810a614:	4b24      	ldr	r3, [pc, #144]	; (810a6a8 <prvAddNewTaskToReadyList+0xb8>)
 810a616:	681b      	ldr	r3, [r3, #0]
 810a618:	2b01      	cmp	r3, #1
 810a61a:	d110      	bne.n	810a63e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 810a61c:	f000 fbc0 	bl	810ada0 <prvInitialiseTaskLists>
 810a620:	e00d      	b.n	810a63e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 810a622:	4b23      	ldr	r3, [pc, #140]	; (810a6b0 <prvAddNewTaskToReadyList+0xc0>)
 810a624:	681b      	ldr	r3, [r3, #0]
 810a626:	2b00      	cmp	r3, #0
 810a628:	d109      	bne.n	810a63e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 810a62a:	4b20      	ldr	r3, [pc, #128]	; (810a6ac <prvAddNewTaskToReadyList+0xbc>)
 810a62c:	681b      	ldr	r3, [r3, #0]
 810a62e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a630:	687b      	ldr	r3, [r7, #4]
 810a632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a634:	429a      	cmp	r2, r3
 810a636:	d802      	bhi.n	810a63e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 810a638:	4a1c      	ldr	r2, [pc, #112]	; (810a6ac <prvAddNewTaskToReadyList+0xbc>)
 810a63a:	687b      	ldr	r3, [r7, #4]
 810a63c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 810a63e:	4b1d      	ldr	r3, [pc, #116]	; (810a6b4 <prvAddNewTaskToReadyList+0xc4>)
 810a640:	681b      	ldr	r3, [r3, #0]
 810a642:	3301      	adds	r3, #1
 810a644:	4a1b      	ldr	r2, [pc, #108]	; (810a6b4 <prvAddNewTaskToReadyList+0xc4>)
 810a646:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 810a648:	687b      	ldr	r3, [r7, #4]
 810a64a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a64c:	2201      	movs	r2, #1
 810a64e:	409a      	lsls	r2, r3
 810a650:	4b19      	ldr	r3, [pc, #100]	; (810a6b8 <prvAddNewTaskToReadyList+0xc8>)
 810a652:	681b      	ldr	r3, [r3, #0]
 810a654:	4313      	orrs	r3, r2
 810a656:	4a18      	ldr	r2, [pc, #96]	; (810a6b8 <prvAddNewTaskToReadyList+0xc8>)
 810a658:	6013      	str	r3, [r2, #0]
 810a65a:	687b      	ldr	r3, [r7, #4]
 810a65c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a65e:	4613      	mov	r3, r2
 810a660:	009b      	lsls	r3, r3, #2
 810a662:	4413      	add	r3, r2
 810a664:	009b      	lsls	r3, r3, #2
 810a666:	4a15      	ldr	r2, [pc, #84]	; (810a6bc <prvAddNewTaskToReadyList+0xcc>)
 810a668:	441a      	add	r2, r3
 810a66a:	687b      	ldr	r3, [r7, #4]
 810a66c:	3304      	adds	r3, #4
 810a66e:	4619      	mov	r1, r3
 810a670:	4610      	mov	r0, r2
 810a672:	f7fe ff9e 	bl	81095b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 810a676:	f7ff f977 	bl	8109968 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 810a67a:	4b0d      	ldr	r3, [pc, #52]	; (810a6b0 <prvAddNewTaskToReadyList+0xc0>)
 810a67c:	681b      	ldr	r3, [r3, #0]
 810a67e:	2b00      	cmp	r3, #0
 810a680:	d00e      	beq.n	810a6a0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 810a682:	4b0a      	ldr	r3, [pc, #40]	; (810a6ac <prvAddNewTaskToReadyList+0xbc>)
 810a684:	681b      	ldr	r3, [r3, #0]
 810a686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a688:	687b      	ldr	r3, [r7, #4]
 810a68a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a68c:	429a      	cmp	r2, r3
 810a68e:	d207      	bcs.n	810a6a0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 810a690:	4b0b      	ldr	r3, [pc, #44]	; (810a6c0 <prvAddNewTaskToReadyList+0xd0>)
 810a692:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a696:	601a      	str	r2, [r3, #0]
 810a698:	f3bf 8f4f 	dsb	sy
 810a69c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810a6a0:	bf00      	nop
 810a6a2:	3708      	adds	r7, #8
 810a6a4:	46bd      	mov	sp, r7
 810a6a6:	bd80      	pop	{r7, pc}
 810a6a8:	100041b0 	.word	0x100041b0
 810a6ac:	100040b0 	.word	0x100040b0
 810a6b0:	100041bc 	.word	0x100041bc
 810a6b4:	100041cc 	.word	0x100041cc
 810a6b8:	100041b8 	.word	0x100041b8
 810a6bc:	100040b4 	.word	0x100040b4
 810a6c0:	e000ed04 	.word	0xe000ed04

0810a6c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 810a6c4:	b580      	push	{r7, lr}
 810a6c6:	b084      	sub	sp, #16
 810a6c8:	af00      	add	r7, sp, #0
 810a6ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 810a6cc:	2300      	movs	r3, #0
 810a6ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 810a6d0:	687b      	ldr	r3, [r7, #4]
 810a6d2:	2b00      	cmp	r3, #0
 810a6d4:	d016      	beq.n	810a704 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 810a6d6:	4b13      	ldr	r3, [pc, #76]	; (810a724 <vTaskDelay+0x60>)
 810a6d8:	681b      	ldr	r3, [r3, #0]
 810a6da:	2b00      	cmp	r3, #0
 810a6dc:	d009      	beq.n	810a6f2 <vTaskDelay+0x2e>
 810a6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a6e2:	f383 8811 	msr	BASEPRI, r3
 810a6e6:	f3bf 8f6f 	isb	sy
 810a6ea:	f3bf 8f4f 	dsb	sy
 810a6ee:	60bb      	str	r3, [r7, #8]
 810a6f0:	e7fe      	b.n	810a6f0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 810a6f2:	f000 f879 	bl	810a7e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 810a6f6:	2100      	movs	r1, #0
 810a6f8:	6878      	ldr	r0, [r7, #4]
 810a6fa:	f000 fdd9 	bl	810b2b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 810a6fe:	f000 f881 	bl	810a804 <xTaskResumeAll>
 810a702:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 810a704:	68fb      	ldr	r3, [r7, #12]
 810a706:	2b00      	cmp	r3, #0
 810a708:	d107      	bne.n	810a71a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 810a70a:	4b07      	ldr	r3, [pc, #28]	; (810a728 <vTaskDelay+0x64>)
 810a70c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a710:	601a      	str	r2, [r3, #0]
 810a712:	f3bf 8f4f 	dsb	sy
 810a716:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 810a71a:	bf00      	nop
 810a71c:	3710      	adds	r7, #16
 810a71e:	46bd      	mov	sp, r7
 810a720:	bd80      	pop	{r7, pc}
 810a722:	bf00      	nop
 810a724:	100041d8 	.word	0x100041d8
 810a728:	e000ed04 	.word	0xe000ed04

0810a72c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 810a72c:	b580      	push	{r7, lr}
 810a72e:	b08a      	sub	sp, #40	; 0x28
 810a730:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 810a732:	2300      	movs	r3, #0
 810a734:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 810a736:	2300      	movs	r3, #0
 810a738:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 810a73a:	463a      	mov	r2, r7
 810a73c:	1d39      	adds	r1, r7, #4
 810a73e:	f107 0308 	add.w	r3, r7, #8
 810a742:	4618      	mov	r0, r3
 810a744:	f7f6 fd4c 	bl	81011e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 810a748:	6839      	ldr	r1, [r7, #0]
 810a74a:	687b      	ldr	r3, [r7, #4]
 810a74c:	68ba      	ldr	r2, [r7, #8]
 810a74e:	9202      	str	r2, [sp, #8]
 810a750:	9301      	str	r3, [sp, #4]
 810a752:	2300      	movs	r3, #0
 810a754:	9300      	str	r3, [sp, #0]
 810a756:	2300      	movs	r3, #0
 810a758:	460a      	mov	r2, r1
 810a75a:	491d      	ldr	r1, [pc, #116]	; (810a7d0 <vTaskStartScheduler+0xa4>)
 810a75c:	481d      	ldr	r0, [pc, #116]	; (810a7d4 <vTaskStartScheduler+0xa8>)
 810a75e:	f7ff fe21 	bl	810a3a4 <xTaskCreateStatic>
 810a762:	4602      	mov	r2, r0
 810a764:	4b1c      	ldr	r3, [pc, #112]	; (810a7d8 <vTaskStartScheduler+0xac>)
 810a766:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 810a768:	4b1b      	ldr	r3, [pc, #108]	; (810a7d8 <vTaskStartScheduler+0xac>)
 810a76a:	681b      	ldr	r3, [r3, #0]
 810a76c:	2b00      	cmp	r3, #0
 810a76e:	d002      	beq.n	810a776 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 810a770:	2301      	movs	r3, #1
 810a772:	617b      	str	r3, [r7, #20]
 810a774:	e001      	b.n	810a77a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 810a776:	2300      	movs	r3, #0
 810a778:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 810a77a:	697b      	ldr	r3, [r7, #20]
 810a77c:	2b01      	cmp	r3, #1
 810a77e:	d115      	bne.n	810a7ac <vTaskStartScheduler+0x80>
 810a780:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a784:	f383 8811 	msr	BASEPRI, r3
 810a788:	f3bf 8f6f 	isb	sy
 810a78c:	f3bf 8f4f 	dsb	sy
 810a790:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 810a792:	4b12      	ldr	r3, [pc, #72]	; (810a7dc <vTaskStartScheduler+0xb0>)
 810a794:	f04f 32ff 	mov.w	r2, #4294967295
 810a798:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 810a79a:	4b11      	ldr	r3, [pc, #68]	; (810a7e0 <vTaskStartScheduler+0xb4>)
 810a79c:	2201      	movs	r2, #1
 810a79e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 810a7a0:	4b10      	ldr	r3, [pc, #64]	; (810a7e4 <vTaskStartScheduler+0xb8>)
 810a7a2:	2200      	movs	r2, #0
 810a7a4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 810a7a6:	f7ff f813 	bl	81097d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 810a7aa:	e00d      	b.n	810a7c8 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 810a7ac:	697b      	ldr	r3, [r7, #20]
 810a7ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a7b2:	d109      	bne.n	810a7c8 <vTaskStartScheduler+0x9c>
 810a7b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a7b8:	f383 8811 	msr	BASEPRI, r3
 810a7bc:	f3bf 8f6f 	isb	sy
 810a7c0:	f3bf 8f4f 	dsb	sy
 810a7c4:	60fb      	str	r3, [r7, #12]
 810a7c6:	e7fe      	b.n	810a7c6 <vTaskStartScheduler+0x9a>
}
 810a7c8:	bf00      	nop
 810a7ca:	3718      	adds	r7, #24
 810a7cc:	46bd      	mov	sp, r7
 810a7ce:	bd80      	pop	{r7, pc}
 810a7d0:	08113b60 	.word	0x08113b60
 810a7d4:	0810ad71 	.word	0x0810ad71
 810a7d8:	100041d4 	.word	0x100041d4
 810a7dc:	100041d0 	.word	0x100041d0
 810a7e0:	100041bc 	.word	0x100041bc
 810a7e4:	100041b4 	.word	0x100041b4

0810a7e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 810a7e8:	b480      	push	{r7}
 810a7ea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 810a7ec:	4b04      	ldr	r3, [pc, #16]	; (810a800 <vTaskSuspendAll+0x18>)
 810a7ee:	681b      	ldr	r3, [r3, #0]
 810a7f0:	3301      	adds	r3, #1
 810a7f2:	4a03      	ldr	r2, [pc, #12]	; (810a800 <vTaskSuspendAll+0x18>)
 810a7f4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 810a7f6:	bf00      	nop
 810a7f8:	46bd      	mov	sp, r7
 810a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a7fe:	4770      	bx	lr
 810a800:	100041d8 	.word	0x100041d8

0810a804 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 810a804:	b580      	push	{r7, lr}
 810a806:	b084      	sub	sp, #16
 810a808:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 810a80a:	2300      	movs	r3, #0
 810a80c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 810a80e:	2300      	movs	r3, #0
 810a810:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 810a812:	4b41      	ldr	r3, [pc, #260]	; (810a918 <xTaskResumeAll+0x114>)
 810a814:	681b      	ldr	r3, [r3, #0]
 810a816:	2b00      	cmp	r3, #0
 810a818:	d109      	bne.n	810a82e <xTaskResumeAll+0x2a>
 810a81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a81e:	f383 8811 	msr	BASEPRI, r3
 810a822:	f3bf 8f6f 	isb	sy
 810a826:	f3bf 8f4f 	dsb	sy
 810a82a:	603b      	str	r3, [r7, #0]
 810a82c:	e7fe      	b.n	810a82c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 810a82e:	f7ff f86d 	bl	810990c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 810a832:	4b39      	ldr	r3, [pc, #228]	; (810a918 <xTaskResumeAll+0x114>)
 810a834:	681b      	ldr	r3, [r3, #0]
 810a836:	3b01      	subs	r3, #1
 810a838:	4a37      	ldr	r2, [pc, #220]	; (810a918 <xTaskResumeAll+0x114>)
 810a83a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810a83c:	4b36      	ldr	r3, [pc, #216]	; (810a918 <xTaskResumeAll+0x114>)
 810a83e:	681b      	ldr	r3, [r3, #0]
 810a840:	2b00      	cmp	r3, #0
 810a842:	d161      	bne.n	810a908 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 810a844:	4b35      	ldr	r3, [pc, #212]	; (810a91c <xTaskResumeAll+0x118>)
 810a846:	681b      	ldr	r3, [r3, #0]
 810a848:	2b00      	cmp	r3, #0
 810a84a:	d05d      	beq.n	810a908 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 810a84c:	e02e      	b.n	810a8ac <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810a84e:	4b34      	ldr	r3, [pc, #208]	; (810a920 <xTaskResumeAll+0x11c>)
 810a850:	68db      	ldr	r3, [r3, #12]
 810a852:	68db      	ldr	r3, [r3, #12]
 810a854:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810a856:	68fb      	ldr	r3, [r7, #12]
 810a858:	3318      	adds	r3, #24
 810a85a:	4618      	mov	r0, r3
 810a85c:	f7fe ff06 	bl	810966c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810a860:	68fb      	ldr	r3, [r7, #12]
 810a862:	3304      	adds	r3, #4
 810a864:	4618      	mov	r0, r3
 810a866:	f7fe ff01 	bl	810966c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 810a86a:	68fb      	ldr	r3, [r7, #12]
 810a86c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a86e:	2201      	movs	r2, #1
 810a870:	409a      	lsls	r2, r3
 810a872:	4b2c      	ldr	r3, [pc, #176]	; (810a924 <xTaskResumeAll+0x120>)
 810a874:	681b      	ldr	r3, [r3, #0]
 810a876:	4313      	orrs	r3, r2
 810a878:	4a2a      	ldr	r2, [pc, #168]	; (810a924 <xTaskResumeAll+0x120>)
 810a87a:	6013      	str	r3, [r2, #0]
 810a87c:	68fb      	ldr	r3, [r7, #12]
 810a87e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a880:	4613      	mov	r3, r2
 810a882:	009b      	lsls	r3, r3, #2
 810a884:	4413      	add	r3, r2
 810a886:	009b      	lsls	r3, r3, #2
 810a888:	4a27      	ldr	r2, [pc, #156]	; (810a928 <xTaskResumeAll+0x124>)
 810a88a:	441a      	add	r2, r3
 810a88c:	68fb      	ldr	r3, [r7, #12]
 810a88e:	3304      	adds	r3, #4
 810a890:	4619      	mov	r1, r3
 810a892:	4610      	mov	r0, r2
 810a894:	f7fe fe8d 	bl	81095b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810a898:	68fb      	ldr	r3, [r7, #12]
 810a89a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a89c:	4b23      	ldr	r3, [pc, #140]	; (810a92c <xTaskResumeAll+0x128>)
 810a89e:	681b      	ldr	r3, [r3, #0]
 810a8a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810a8a2:	429a      	cmp	r2, r3
 810a8a4:	d302      	bcc.n	810a8ac <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 810a8a6:	4b22      	ldr	r3, [pc, #136]	; (810a930 <xTaskResumeAll+0x12c>)
 810a8a8:	2201      	movs	r2, #1
 810a8aa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 810a8ac:	4b1c      	ldr	r3, [pc, #112]	; (810a920 <xTaskResumeAll+0x11c>)
 810a8ae:	681b      	ldr	r3, [r3, #0]
 810a8b0:	2b00      	cmp	r3, #0
 810a8b2:	d1cc      	bne.n	810a84e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 810a8b4:	68fb      	ldr	r3, [r7, #12]
 810a8b6:	2b00      	cmp	r3, #0
 810a8b8:	d001      	beq.n	810a8be <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 810a8ba:	f000 fb0b 	bl	810aed4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 810a8be:	4b1d      	ldr	r3, [pc, #116]	; (810a934 <xTaskResumeAll+0x130>)
 810a8c0:	681b      	ldr	r3, [r3, #0]
 810a8c2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 810a8c4:	687b      	ldr	r3, [r7, #4]
 810a8c6:	2b00      	cmp	r3, #0
 810a8c8:	d010      	beq.n	810a8ec <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 810a8ca:	f000 f837 	bl	810a93c <xTaskIncrementTick>
 810a8ce:	4603      	mov	r3, r0
 810a8d0:	2b00      	cmp	r3, #0
 810a8d2:	d002      	beq.n	810a8da <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 810a8d4:	4b16      	ldr	r3, [pc, #88]	; (810a930 <xTaskResumeAll+0x12c>)
 810a8d6:	2201      	movs	r2, #1
 810a8d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 810a8da:	687b      	ldr	r3, [r7, #4]
 810a8dc:	3b01      	subs	r3, #1
 810a8de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 810a8e0:	687b      	ldr	r3, [r7, #4]
 810a8e2:	2b00      	cmp	r3, #0
 810a8e4:	d1f1      	bne.n	810a8ca <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 810a8e6:	4b13      	ldr	r3, [pc, #76]	; (810a934 <xTaskResumeAll+0x130>)
 810a8e8:	2200      	movs	r2, #0
 810a8ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 810a8ec:	4b10      	ldr	r3, [pc, #64]	; (810a930 <xTaskResumeAll+0x12c>)
 810a8ee:	681b      	ldr	r3, [r3, #0]
 810a8f0:	2b00      	cmp	r3, #0
 810a8f2:	d009      	beq.n	810a908 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 810a8f4:	2301      	movs	r3, #1
 810a8f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 810a8f8:	4b0f      	ldr	r3, [pc, #60]	; (810a938 <xTaskResumeAll+0x134>)
 810a8fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810a8fe:	601a      	str	r2, [r3, #0]
 810a900:	f3bf 8f4f 	dsb	sy
 810a904:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 810a908:	f7ff f82e 	bl	8109968 <vPortExitCritical>

	return xAlreadyYielded;
 810a90c:	68bb      	ldr	r3, [r7, #8]
}
 810a90e:	4618      	mov	r0, r3
 810a910:	3710      	adds	r7, #16
 810a912:	46bd      	mov	sp, r7
 810a914:	bd80      	pop	{r7, pc}
 810a916:	bf00      	nop
 810a918:	100041d8 	.word	0x100041d8
 810a91c:	100041b0 	.word	0x100041b0
 810a920:	10004170 	.word	0x10004170
 810a924:	100041b8 	.word	0x100041b8
 810a928:	100040b4 	.word	0x100040b4
 810a92c:	100040b0 	.word	0x100040b0
 810a930:	100041c4 	.word	0x100041c4
 810a934:	100041c0 	.word	0x100041c0
 810a938:	e000ed04 	.word	0xe000ed04

0810a93c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 810a93c:	b580      	push	{r7, lr}
 810a93e:	b086      	sub	sp, #24
 810a940:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 810a942:	2300      	movs	r3, #0
 810a944:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810a946:	4b4e      	ldr	r3, [pc, #312]	; (810aa80 <xTaskIncrementTick+0x144>)
 810a948:	681b      	ldr	r3, [r3, #0]
 810a94a:	2b00      	cmp	r3, #0
 810a94c:	f040 8087 	bne.w	810aa5e <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 810a950:	4b4c      	ldr	r3, [pc, #304]	; (810aa84 <xTaskIncrementTick+0x148>)
 810a952:	681b      	ldr	r3, [r3, #0]
 810a954:	3301      	adds	r3, #1
 810a956:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 810a958:	4a4a      	ldr	r2, [pc, #296]	; (810aa84 <xTaskIncrementTick+0x148>)
 810a95a:	693b      	ldr	r3, [r7, #16]
 810a95c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 810a95e:	693b      	ldr	r3, [r7, #16]
 810a960:	2b00      	cmp	r3, #0
 810a962:	d11f      	bne.n	810a9a4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 810a964:	4b48      	ldr	r3, [pc, #288]	; (810aa88 <xTaskIncrementTick+0x14c>)
 810a966:	681b      	ldr	r3, [r3, #0]
 810a968:	681b      	ldr	r3, [r3, #0]
 810a96a:	2b00      	cmp	r3, #0
 810a96c:	d009      	beq.n	810a982 <xTaskIncrementTick+0x46>
 810a96e:	f04f 0350 	mov.w	r3, #80	; 0x50
 810a972:	f383 8811 	msr	BASEPRI, r3
 810a976:	f3bf 8f6f 	isb	sy
 810a97a:	f3bf 8f4f 	dsb	sy
 810a97e:	603b      	str	r3, [r7, #0]
 810a980:	e7fe      	b.n	810a980 <xTaskIncrementTick+0x44>
 810a982:	4b41      	ldr	r3, [pc, #260]	; (810aa88 <xTaskIncrementTick+0x14c>)
 810a984:	681b      	ldr	r3, [r3, #0]
 810a986:	60fb      	str	r3, [r7, #12]
 810a988:	4b40      	ldr	r3, [pc, #256]	; (810aa8c <xTaskIncrementTick+0x150>)
 810a98a:	681b      	ldr	r3, [r3, #0]
 810a98c:	4a3e      	ldr	r2, [pc, #248]	; (810aa88 <xTaskIncrementTick+0x14c>)
 810a98e:	6013      	str	r3, [r2, #0]
 810a990:	4a3e      	ldr	r2, [pc, #248]	; (810aa8c <xTaskIncrementTick+0x150>)
 810a992:	68fb      	ldr	r3, [r7, #12]
 810a994:	6013      	str	r3, [r2, #0]
 810a996:	4b3e      	ldr	r3, [pc, #248]	; (810aa90 <xTaskIncrementTick+0x154>)
 810a998:	681b      	ldr	r3, [r3, #0]
 810a99a:	3301      	adds	r3, #1
 810a99c:	4a3c      	ldr	r2, [pc, #240]	; (810aa90 <xTaskIncrementTick+0x154>)
 810a99e:	6013      	str	r3, [r2, #0]
 810a9a0:	f000 fa98 	bl	810aed4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 810a9a4:	4b3b      	ldr	r3, [pc, #236]	; (810aa94 <xTaskIncrementTick+0x158>)
 810a9a6:	681b      	ldr	r3, [r3, #0]
 810a9a8:	693a      	ldr	r2, [r7, #16]
 810a9aa:	429a      	cmp	r2, r3
 810a9ac:	d348      	bcc.n	810aa40 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810a9ae:	4b36      	ldr	r3, [pc, #216]	; (810aa88 <xTaskIncrementTick+0x14c>)
 810a9b0:	681b      	ldr	r3, [r3, #0]
 810a9b2:	681b      	ldr	r3, [r3, #0]
 810a9b4:	2b00      	cmp	r3, #0
 810a9b6:	d104      	bne.n	810a9c2 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810a9b8:	4b36      	ldr	r3, [pc, #216]	; (810aa94 <xTaskIncrementTick+0x158>)
 810a9ba:	f04f 32ff 	mov.w	r2, #4294967295
 810a9be:	601a      	str	r2, [r3, #0]
					break;
 810a9c0:	e03e      	b.n	810aa40 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810a9c2:	4b31      	ldr	r3, [pc, #196]	; (810aa88 <xTaskIncrementTick+0x14c>)
 810a9c4:	681b      	ldr	r3, [r3, #0]
 810a9c6:	68db      	ldr	r3, [r3, #12]
 810a9c8:	68db      	ldr	r3, [r3, #12]
 810a9ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 810a9cc:	68bb      	ldr	r3, [r7, #8]
 810a9ce:	685b      	ldr	r3, [r3, #4]
 810a9d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 810a9d2:	693a      	ldr	r2, [r7, #16]
 810a9d4:	687b      	ldr	r3, [r7, #4]
 810a9d6:	429a      	cmp	r2, r3
 810a9d8:	d203      	bcs.n	810a9e2 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 810a9da:	4a2e      	ldr	r2, [pc, #184]	; (810aa94 <xTaskIncrementTick+0x158>)
 810a9dc:	687b      	ldr	r3, [r7, #4]
 810a9de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 810a9e0:	e02e      	b.n	810aa40 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810a9e2:	68bb      	ldr	r3, [r7, #8]
 810a9e4:	3304      	adds	r3, #4
 810a9e6:	4618      	mov	r0, r3
 810a9e8:	f7fe fe40 	bl	810966c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 810a9ec:	68bb      	ldr	r3, [r7, #8]
 810a9ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a9f0:	2b00      	cmp	r3, #0
 810a9f2:	d004      	beq.n	810a9fe <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810a9f4:	68bb      	ldr	r3, [r7, #8]
 810a9f6:	3318      	adds	r3, #24
 810a9f8:	4618      	mov	r0, r3
 810a9fa:	f7fe fe37 	bl	810966c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 810a9fe:	68bb      	ldr	r3, [r7, #8]
 810aa00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810aa02:	2201      	movs	r2, #1
 810aa04:	409a      	lsls	r2, r3
 810aa06:	4b24      	ldr	r3, [pc, #144]	; (810aa98 <xTaskIncrementTick+0x15c>)
 810aa08:	681b      	ldr	r3, [r3, #0]
 810aa0a:	4313      	orrs	r3, r2
 810aa0c:	4a22      	ldr	r2, [pc, #136]	; (810aa98 <xTaskIncrementTick+0x15c>)
 810aa0e:	6013      	str	r3, [r2, #0]
 810aa10:	68bb      	ldr	r3, [r7, #8]
 810aa12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810aa14:	4613      	mov	r3, r2
 810aa16:	009b      	lsls	r3, r3, #2
 810aa18:	4413      	add	r3, r2
 810aa1a:	009b      	lsls	r3, r3, #2
 810aa1c:	4a1f      	ldr	r2, [pc, #124]	; (810aa9c <xTaskIncrementTick+0x160>)
 810aa1e:	441a      	add	r2, r3
 810aa20:	68bb      	ldr	r3, [r7, #8]
 810aa22:	3304      	adds	r3, #4
 810aa24:	4619      	mov	r1, r3
 810aa26:	4610      	mov	r0, r2
 810aa28:	f7fe fdc3 	bl	81095b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810aa2c:	68bb      	ldr	r3, [r7, #8]
 810aa2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810aa30:	4b1b      	ldr	r3, [pc, #108]	; (810aaa0 <xTaskIncrementTick+0x164>)
 810aa32:	681b      	ldr	r3, [r3, #0]
 810aa34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810aa36:	429a      	cmp	r2, r3
 810aa38:	d3b9      	bcc.n	810a9ae <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 810aa3a:	2301      	movs	r3, #1
 810aa3c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810aa3e:	e7b6      	b.n	810a9ae <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 810aa40:	4b17      	ldr	r3, [pc, #92]	; (810aaa0 <xTaskIncrementTick+0x164>)
 810aa42:	681b      	ldr	r3, [r3, #0]
 810aa44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810aa46:	4915      	ldr	r1, [pc, #84]	; (810aa9c <xTaskIncrementTick+0x160>)
 810aa48:	4613      	mov	r3, r2
 810aa4a:	009b      	lsls	r3, r3, #2
 810aa4c:	4413      	add	r3, r2
 810aa4e:	009b      	lsls	r3, r3, #2
 810aa50:	440b      	add	r3, r1
 810aa52:	681b      	ldr	r3, [r3, #0]
 810aa54:	2b01      	cmp	r3, #1
 810aa56:	d907      	bls.n	810aa68 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 810aa58:	2301      	movs	r3, #1
 810aa5a:	617b      	str	r3, [r7, #20]
 810aa5c:	e004      	b.n	810aa68 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 810aa5e:	4b11      	ldr	r3, [pc, #68]	; (810aaa4 <xTaskIncrementTick+0x168>)
 810aa60:	681b      	ldr	r3, [r3, #0]
 810aa62:	3301      	adds	r3, #1
 810aa64:	4a0f      	ldr	r2, [pc, #60]	; (810aaa4 <xTaskIncrementTick+0x168>)
 810aa66:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 810aa68:	4b0f      	ldr	r3, [pc, #60]	; (810aaa8 <xTaskIncrementTick+0x16c>)
 810aa6a:	681b      	ldr	r3, [r3, #0]
 810aa6c:	2b00      	cmp	r3, #0
 810aa6e:	d001      	beq.n	810aa74 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 810aa70:	2301      	movs	r3, #1
 810aa72:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 810aa74:	697b      	ldr	r3, [r7, #20]
}
 810aa76:	4618      	mov	r0, r3
 810aa78:	3718      	adds	r7, #24
 810aa7a:	46bd      	mov	sp, r7
 810aa7c:	bd80      	pop	{r7, pc}
 810aa7e:	bf00      	nop
 810aa80:	100041d8 	.word	0x100041d8
 810aa84:	100041b4 	.word	0x100041b4
 810aa88:	10004168 	.word	0x10004168
 810aa8c:	1000416c 	.word	0x1000416c
 810aa90:	100041c8 	.word	0x100041c8
 810aa94:	100041d0 	.word	0x100041d0
 810aa98:	100041b8 	.word	0x100041b8
 810aa9c:	100040b4 	.word	0x100040b4
 810aaa0:	100040b0 	.word	0x100040b0
 810aaa4:	100041c0 	.word	0x100041c0
 810aaa8:	100041c4 	.word	0x100041c4

0810aaac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 810aaac:	b480      	push	{r7}
 810aaae:	b087      	sub	sp, #28
 810aab0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 810aab2:	4b26      	ldr	r3, [pc, #152]	; (810ab4c <vTaskSwitchContext+0xa0>)
 810aab4:	681b      	ldr	r3, [r3, #0]
 810aab6:	2b00      	cmp	r3, #0
 810aab8:	d003      	beq.n	810aac2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 810aaba:	4b25      	ldr	r3, [pc, #148]	; (810ab50 <vTaskSwitchContext+0xa4>)
 810aabc:	2201      	movs	r2, #1
 810aabe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 810aac0:	e03e      	b.n	810ab40 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 810aac2:	4b23      	ldr	r3, [pc, #140]	; (810ab50 <vTaskSwitchContext+0xa4>)
 810aac4:	2200      	movs	r2, #0
 810aac6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810aac8:	4b22      	ldr	r3, [pc, #136]	; (810ab54 <vTaskSwitchContext+0xa8>)
 810aaca:	681b      	ldr	r3, [r3, #0]
 810aacc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 810aace:	68fb      	ldr	r3, [r7, #12]
 810aad0:	fab3 f383 	clz	r3, r3
 810aad4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 810aad6:	7afb      	ldrb	r3, [r7, #11]
 810aad8:	f1c3 031f 	rsb	r3, r3, #31
 810aadc:	617b      	str	r3, [r7, #20]
 810aade:	491e      	ldr	r1, [pc, #120]	; (810ab58 <vTaskSwitchContext+0xac>)
 810aae0:	697a      	ldr	r2, [r7, #20]
 810aae2:	4613      	mov	r3, r2
 810aae4:	009b      	lsls	r3, r3, #2
 810aae6:	4413      	add	r3, r2
 810aae8:	009b      	lsls	r3, r3, #2
 810aaea:	440b      	add	r3, r1
 810aaec:	681b      	ldr	r3, [r3, #0]
 810aaee:	2b00      	cmp	r3, #0
 810aaf0:	d109      	bne.n	810ab06 <vTaskSwitchContext+0x5a>
	__asm volatile
 810aaf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810aaf6:	f383 8811 	msr	BASEPRI, r3
 810aafa:	f3bf 8f6f 	isb	sy
 810aafe:	f3bf 8f4f 	dsb	sy
 810ab02:	607b      	str	r3, [r7, #4]
 810ab04:	e7fe      	b.n	810ab04 <vTaskSwitchContext+0x58>
 810ab06:	697a      	ldr	r2, [r7, #20]
 810ab08:	4613      	mov	r3, r2
 810ab0a:	009b      	lsls	r3, r3, #2
 810ab0c:	4413      	add	r3, r2
 810ab0e:	009b      	lsls	r3, r3, #2
 810ab10:	4a11      	ldr	r2, [pc, #68]	; (810ab58 <vTaskSwitchContext+0xac>)
 810ab12:	4413      	add	r3, r2
 810ab14:	613b      	str	r3, [r7, #16]
 810ab16:	693b      	ldr	r3, [r7, #16]
 810ab18:	685b      	ldr	r3, [r3, #4]
 810ab1a:	685a      	ldr	r2, [r3, #4]
 810ab1c:	693b      	ldr	r3, [r7, #16]
 810ab1e:	605a      	str	r2, [r3, #4]
 810ab20:	693b      	ldr	r3, [r7, #16]
 810ab22:	685a      	ldr	r2, [r3, #4]
 810ab24:	693b      	ldr	r3, [r7, #16]
 810ab26:	3308      	adds	r3, #8
 810ab28:	429a      	cmp	r2, r3
 810ab2a:	d104      	bne.n	810ab36 <vTaskSwitchContext+0x8a>
 810ab2c:	693b      	ldr	r3, [r7, #16]
 810ab2e:	685b      	ldr	r3, [r3, #4]
 810ab30:	685a      	ldr	r2, [r3, #4]
 810ab32:	693b      	ldr	r3, [r7, #16]
 810ab34:	605a      	str	r2, [r3, #4]
 810ab36:	693b      	ldr	r3, [r7, #16]
 810ab38:	685b      	ldr	r3, [r3, #4]
 810ab3a:	68db      	ldr	r3, [r3, #12]
 810ab3c:	4a07      	ldr	r2, [pc, #28]	; (810ab5c <vTaskSwitchContext+0xb0>)
 810ab3e:	6013      	str	r3, [r2, #0]
}
 810ab40:	bf00      	nop
 810ab42:	371c      	adds	r7, #28
 810ab44:	46bd      	mov	sp, r7
 810ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ab4a:	4770      	bx	lr
 810ab4c:	100041d8 	.word	0x100041d8
 810ab50:	100041c4 	.word	0x100041c4
 810ab54:	100041b8 	.word	0x100041b8
 810ab58:	100040b4 	.word	0x100040b4
 810ab5c:	100040b0 	.word	0x100040b0

0810ab60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 810ab60:	b580      	push	{r7, lr}
 810ab62:	b084      	sub	sp, #16
 810ab64:	af00      	add	r7, sp, #0
 810ab66:	6078      	str	r0, [r7, #4]
 810ab68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 810ab6a:	687b      	ldr	r3, [r7, #4]
 810ab6c:	2b00      	cmp	r3, #0
 810ab6e:	d109      	bne.n	810ab84 <vTaskPlaceOnEventList+0x24>
 810ab70:	f04f 0350 	mov.w	r3, #80	; 0x50
 810ab74:	f383 8811 	msr	BASEPRI, r3
 810ab78:	f3bf 8f6f 	isb	sy
 810ab7c:	f3bf 8f4f 	dsb	sy
 810ab80:	60fb      	str	r3, [r7, #12]
 810ab82:	e7fe      	b.n	810ab82 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810ab84:	4b07      	ldr	r3, [pc, #28]	; (810aba4 <vTaskPlaceOnEventList+0x44>)
 810ab86:	681b      	ldr	r3, [r3, #0]
 810ab88:	3318      	adds	r3, #24
 810ab8a:	4619      	mov	r1, r3
 810ab8c:	6878      	ldr	r0, [r7, #4]
 810ab8e:	f7fe fd34 	bl	81095fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 810ab92:	2101      	movs	r1, #1
 810ab94:	6838      	ldr	r0, [r7, #0]
 810ab96:	f000 fb8b 	bl	810b2b0 <prvAddCurrentTaskToDelayedList>
}
 810ab9a:	bf00      	nop
 810ab9c:	3710      	adds	r7, #16
 810ab9e:	46bd      	mov	sp, r7
 810aba0:	bd80      	pop	{r7, pc}
 810aba2:	bf00      	nop
 810aba4:	100040b0 	.word	0x100040b0

0810aba8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 810aba8:	b580      	push	{r7, lr}
 810abaa:	b086      	sub	sp, #24
 810abac:	af00      	add	r7, sp, #0
 810abae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810abb0:	687b      	ldr	r3, [r7, #4]
 810abb2:	68db      	ldr	r3, [r3, #12]
 810abb4:	68db      	ldr	r3, [r3, #12]
 810abb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 810abb8:	693b      	ldr	r3, [r7, #16]
 810abba:	2b00      	cmp	r3, #0
 810abbc:	d109      	bne.n	810abd2 <xTaskRemoveFromEventList+0x2a>
 810abbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 810abc2:	f383 8811 	msr	BASEPRI, r3
 810abc6:	f3bf 8f6f 	isb	sy
 810abca:	f3bf 8f4f 	dsb	sy
 810abce:	60fb      	str	r3, [r7, #12]
 810abd0:	e7fe      	b.n	810abd0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 810abd2:	693b      	ldr	r3, [r7, #16]
 810abd4:	3318      	adds	r3, #24
 810abd6:	4618      	mov	r0, r3
 810abd8:	f7fe fd48 	bl	810966c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810abdc:	4b1d      	ldr	r3, [pc, #116]	; (810ac54 <xTaskRemoveFromEventList+0xac>)
 810abde:	681b      	ldr	r3, [r3, #0]
 810abe0:	2b00      	cmp	r3, #0
 810abe2:	d11c      	bne.n	810ac1e <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 810abe4:	693b      	ldr	r3, [r7, #16]
 810abe6:	3304      	adds	r3, #4
 810abe8:	4618      	mov	r0, r3
 810abea:	f7fe fd3f 	bl	810966c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 810abee:	693b      	ldr	r3, [r7, #16]
 810abf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810abf2:	2201      	movs	r2, #1
 810abf4:	409a      	lsls	r2, r3
 810abf6:	4b18      	ldr	r3, [pc, #96]	; (810ac58 <xTaskRemoveFromEventList+0xb0>)
 810abf8:	681b      	ldr	r3, [r3, #0]
 810abfa:	4313      	orrs	r3, r2
 810abfc:	4a16      	ldr	r2, [pc, #88]	; (810ac58 <xTaskRemoveFromEventList+0xb0>)
 810abfe:	6013      	str	r3, [r2, #0]
 810ac00:	693b      	ldr	r3, [r7, #16]
 810ac02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810ac04:	4613      	mov	r3, r2
 810ac06:	009b      	lsls	r3, r3, #2
 810ac08:	4413      	add	r3, r2
 810ac0a:	009b      	lsls	r3, r3, #2
 810ac0c:	4a13      	ldr	r2, [pc, #76]	; (810ac5c <xTaskRemoveFromEventList+0xb4>)
 810ac0e:	441a      	add	r2, r3
 810ac10:	693b      	ldr	r3, [r7, #16]
 810ac12:	3304      	adds	r3, #4
 810ac14:	4619      	mov	r1, r3
 810ac16:	4610      	mov	r0, r2
 810ac18:	f7fe fccb 	bl	81095b2 <vListInsertEnd>
 810ac1c:	e005      	b.n	810ac2a <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 810ac1e:	693b      	ldr	r3, [r7, #16]
 810ac20:	3318      	adds	r3, #24
 810ac22:	4619      	mov	r1, r3
 810ac24:	480e      	ldr	r0, [pc, #56]	; (810ac60 <xTaskRemoveFromEventList+0xb8>)
 810ac26:	f7fe fcc4 	bl	81095b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 810ac2a:	693b      	ldr	r3, [r7, #16]
 810ac2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810ac2e:	4b0d      	ldr	r3, [pc, #52]	; (810ac64 <xTaskRemoveFromEventList+0xbc>)
 810ac30:	681b      	ldr	r3, [r3, #0]
 810ac32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810ac34:	429a      	cmp	r2, r3
 810ac36:	d905      	bls.n	810ac44 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 810ac38:	2301      	movs	r3, #1
 810ac3a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 810ac3c:	4b0a      	ldr	r3, [pc, #40]	; (810ac68 <xTaskRemoveFromEventList+0xc0>)
 810ac3e:	2201      	movs	r2, #1
 810ac40:	601a      	str	r2, [r3, #0]
 810ac42:	e001      	b.n	810ac48 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 810ac44:	2300      	movs	r3, #0
 810ac46:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 810ac48:	697b      	ldr	r3, [r7, #20]
}
 810ac4a:	4618      	mov	r0, r3
 810ac4c:	3718      	adds	r7, #24
 810ac4e:	46bd      	mov	sp, r7
 810ac50:	bd80      	pop	{r7, pc}
 810ac52:	bf00      	nop
 810ac54:	100041d8 	.word	0x100041d8
 810ac58:	100041b8 	.word	0x100041b8
 810ac5c:	100040b4 	.word	0x100040b4
 810ac60:	10004170 	.word	0x10004170
 810ac64:	100040b0 	.word	0x100040b0
 810ac68:	100041c4 	.word	0x100041c4

0810ac6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 810ac6c:	b480      	push	{r7}
 810ac6e:	b083      	sub	sp, #12
 810ac70:	af00      	add	r7, sp, #0
 810ac72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 810ac74:	4b06      	ldr	r3, [pc, #24]	; (810ac90 <vTaskInternalSetTimeOutState+0x24>)
 810ac76:	681a      	ldr	r2, [r3, #0]
 810ac78:	687b      	ldr	r3, [r7, #4]
 810ac7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 810ac7c:	4b05      	ldr	r3, [pc, #20]	; (810ac94 <vTaskInternalSetTimeOutState+0x28>)
 810ac7e:	681a      	ldr	r2, [r3, #0]
 810ac80:	687b      	ldr	r3, [r7, #4]
 810ac82:	605a      	str	r2, [r3, #4]
}
 810ac84:	bf00      	nop
 810ac86:	370c      	adds	r7, #12
 810ac88:	46bd      	mov	sp, r7
 810ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ac8e:	4770      	bx	lr
 810ac90:	100041c8 	.word	0x100041c8
 810ac94:	100041b4 	.word	0x100041b4

0810ac98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 810ac98:	b580      	push	{r7, lr}
 810ac9a:	b088      	sub	sp, #32
 810ac9c:	af00      	add	r7, sp, #0
 810ac9e:	6078      	str	r0, [r7, #4]
 810aca0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 810aca2:	687b      	ldr	r3, [r7, #4]
 810aca4:	2b00      	cmp	r3, #0
 810aca6:	d109      	bne.n	810acbc <xTaskCheckForTimeOut+0x24>
 810aca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810acac:	f383 8811 	msr	BASEPRI, r3
 810acb0:	f3bf 8f6f 	isb	sy
 810acb4:	f3bf 8f4f 	dsb	sy
 810acb8:	613b      	str	r3, [r7, #16]
 810acba:	e7fe      	b.n	810acba <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 810acbc:	683b      	ldr	r3, [r7, #0]
 810acbe:	2b00      	cmp	r3, #0
 810acc0:	d109      	bne.n	810acd6 <xTaskCheckForTimeOut+0x3e>
 810acc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810acc6:	f383 8811 	msr	BASEPRI, r3
 810acca:	f3bf 8f6f 	isb	sy
 810acce:	f3bf 8f4f 	dsb	sy
 810acd2:	60fb      	str	r3, [r7, #12]
 810acd4:	e7fe      	b.n	810acd4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 810acd6:	f7fe fe19 	bl	810990c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 810acda:	4b1d      	ldr	r3, [pc, #116]	; (810ad50 <xTaskCheckForTimeOut+0xb8>)
 810acdc:	681b      	ldr	r3, [r3, #0]
 810acde:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 810ace0:	687b      	ldr	r3, [r7, #4]
 810ace2:	685b      	ldr	r3, [r3, #4]
 810ace4:	69ba      	ldr	r2, [r7, #24]
 810ace6:	1ad3      	subs	r3, r2, r3
 810ace8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 810acea:	683b      	ldr	r3, [r7, #0]
 810acec:	681b      	ldr	r3, [r3, #0]
 810acee:	f1b3 3fff 	cmp.w	r3, #4294967295
 810acf2:	d102      	bne.n	810acfa <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 810acf4:	2300      	movs	r3, #0
 810acf6:	61fb      	str	r3, [r7, #28]
 810acf8:	e023      	b.n	810ad42 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 810acfa:	687b      	ldr	r3, [r7, #4]
 810acfc:	681a      	ldr	r2, [r3, #0]
 810acfe:	4b15      	ldr	r3, [pc, #84]	; (810ad54 <xTaskCheckForTimeOut+0xbc>)
 810ad00:	681b      	ldr	r3, [r3, #0]
 810ad02:	429a      	cmp	r2, r3
 810ad04:	d007      	beq.n	810ad16 <xTaskCheckForTimeOut+0x7e>
 810ad06:	687b      	ldr	r3, [r7, #4]
 810ad08:	685b      	ldr	r3, [r3, #4]
 810ad0a:	69ba      	ldr	r2, [r7, #24]
 810ad0c:	429a      	cmp	r2, r3
 810ad0e:	d302      	bcc.n	810ad16 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 810ad10:	2301      	movs	r3, #1
 810ad12:	61fb      	str	r3, [r7, #28]
 810ad14:	e015      	b.n	810ad42 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 810ad16:	683b      	ldr	r3, [r7, #0]
 810ad18:	681b      	ldr	r3, [r3, #0]
 810ad1a:	697a      	ldr	r2, [r7, #20]
 810ad1c:	429a      	cmp	r2, r3
 810ad1e:	d20b      	bcs.n	810ad38 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 810ad20:	683b      	ldr	r3, [r7, #0]
 810ad22:	681a      	ldr	r2, [r3, #0]
 810ad24:	697b      	ldr	r3, [r7, #20]
 810ad26:	1ad2      	subs	r2, r2, r3
 810ad28:	683b      	ldr	r3, [r7, #0]
 810ad2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 810ad2c:	6878      	ldr	r0, [r7, #4]
 810ad2e:	f7ff ff9d 	bl	810ac6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 810ad32:	2300      	movs	r3, #0
 810ad34:	61fb      	str	r3, [r7, #28]
 810ad36:	e004      	b.n	810ad42 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 810ad38:	683b      	ldr	r3, [r7, #0]
 810ad3a:	2200      	movs	r2, #0
 810ad3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 810ad3e:	2301      	movs	r3, #1
 810ad40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 810ad42:	f7fe fe11 	bl	8109968 <vPortExitCritical>

	return xReturn;
 810ad46:	69fb      	ldr	r3, [r7, #28]
}
 810ad48:	4618      	mov	r0, r3
 810ad4a:	3720      	adds	r7, #32
 810ad4c:	46bd      	mov	sp, r7
 810ad4e:	bd80      	pop	{r7, pc}
 810ad50:	100041b4 	.word	0x100041b4
 810ad54:	100041c8 	.word	0x100041c8

0810ad58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 810ad58:	b480      	push	{r7}
 810ad5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 810ad5c:	4b03      	ldr	r3, [pc, #12]	; (810ad6c <vTaskMissedYield+0x14>)
 810ad5e:	2201      	movs	r2, #1
 810ad60:	601a      	str	r2, [r3, #0]
}
 810ad62:	bf00      	nop
 810ad64:	46bd      	mov	sp, r7
 810ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ad6a:	4770      	bx	lr
 810ad6c:	100041c4 	.word	0x100041c4

0810ad70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 810ad70:	b580      	push	{r7, lr}
 810ad72:	b082      	sub	sp, #8
 810ad74:	af00      	add	r7, sp, #0
 810ad76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 810ad78:	f000 f852 	bl	810ae20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 810ad7c:	4b06      	ldr	r3, [pc, #24]	; (810ad98 <prvIdleTask+0x28>)
 810ad7e:	681b      	ldr	r3, [r3, #0]
 810ad80:	2b01      	cmp	r3, #1
 810ad82:	d9f9      	bls.n	810ad78 <prvIdleTask+0x8>
			{
				taskYIELD();
 810ad84:	4b05      	ldr	r3, [pc, #20]	; (810ad9c <prvIdleTask+0x2c>)
 810ad86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810ad8a:	601a      	str	r2, [r3, #0]
 810ad8c:	f3bf 8f4f 	dsb	sy
 810ad90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 810ad94:	e7f0      	b.n	810ad78 <prvIdleTask+0x8>
 810ad96:	bf00      	nop
 810ad98:	100040b4 	.word	0x100040b4
 810ad9c:	e000ed04 	.word	0xe000ed04

0810ada0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 810ada0:	b580      	push	{r7, lr}
 810ada2:	b082      	sub	sp, #8
 810ada4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810ada6:	2300      	movs	r3, #0
 810ada8:	607b      	str	r3, [r7, #4]
 810adaa:	e00c      	b.n	810adc6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 810adac:	687a      	ldr	r2, [r7, #4]
 810adae:	4613      	mov	r3, r2
 810adb0:	009b      	lsls	r3, r3, #2
 810adb2:	4413      	add	r3, r2
 810adb4:	009b      	lsls	r3, r3, #2
 810adb6:	4a12      	ldr	r2, [pc, #72]	; (810ae00 <prvInitialiseTaskLists+0x60>)
 810adb8:	4413      	add	r3, r2
 810adba:	4618      	mov	r0, r3
 810adbc:	f7fe fbcc 	bl	8109558 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 810adc0:	687b      	ldr	r3, [r7, #4]
 810adc2:	3301      	adds	r3, #1
 810adc4:	607b      	str	r3, [r7, #4]
 810adc6:	687b      	ldr	r3, [r7, #4]
 810adc8:	2b06      	cmp	r3, #6
 810adca:	d9ef      	bls.n	810adac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 810adcc:	480d      	ldr	r0, [pc, #52]	; (810ae04 <prvInitialiseTaskLists+0x64>)
 810adce:	f7fe fbc3 	bl	8109558 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 810add2:	480d      	ldr	r0, [pc, #52]	; (810ae08 <prvInitialiseTaskLists+0x68>)
 810add4:	f7fe fbc0 	bl	8109558 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 810add8:	480c      	ldr	r0, [pc, #48]	; (810ae0c <prvInitialiseTaskLists+0x6c>)
 810adda:	f7fe fbbd 	bl	8109558 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 810adde:	480c      	ldr	r0, [pc, #48]	; (810ae10 <prvInitialiseTaskLists+0x70>)
 810ade0:	f7fe fbba 	bl	8109558 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 810ade4:	480b      	ldr	r0, [pc, #44]	; (810ae14 <prvInitialiseTaskLists+0x74>)
 810ade6:	f7fe fbb7 	bl	8109558 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 810adea:	4b0b      	ldr	r3, [pc, #44]	; (810ae18 <prvInitialiseTaskLists+0x78>)
 810adec:	4a05      	ldr	r2, [pc, #20]	; (810ae04 <prvInitialiseTaskLists+0x64>)
 810adee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 810adf0:	4b0a      	ldr	r3, [pc, #40]	; (810ae1c <prvInitialiseTaskLists+0x7c>)
 810adf2:	4a05      	ldr	r2, [pc, #20]	; (810ae08 <prvInitialiseTaskLists+0x68>)
 810adf4:	601a      	str	r2, [r3, #0]
}
 810adf6:	bf00      	nop
 810adf8:	3708      	adds	r7, #8
 810adfa:	46bd      	mov	sp, r7
 810adfc:	bd80      	pop	{r7, pc}
 810adfe:	bf00      	nop
 810ae00:	100040b4 	.word	0x100040b4
 810ae04:	10004140 	.word	0x10004140
 810ae08:	10004154 	.word	0x10004154
 810ae0c:	10004170 	.word	0x10004170
 810ae10:	10004184 	.word	0x10004184
 810ae14:	1000419c 	.word	0x1000419c
 810ae18:	10004168 	.word	0x10004168
 810ae1c:	1000416c 	.word	0x1000416c

0810ae20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 810ae20:	b580      	push	{r7, lr}
 810ae22:	b082      	sub	sp, #8
 810ae24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810ae26:	e019      	b.n	810ae5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 810ae28:	f7fe fd70 	bl	810990c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810ae2c:	4b0f      	ldr	r3, [pc, #60]	; (810ae6c <prvCheckTasksWaitingTermination+0x4c>)
 810ae2e:	68db      	ldr	r3, [r3, #12]
 810ae30:	68db      	ldr	r3, [r3, #12]
 810ae32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 810ae34:	687b      	ldr	r3, [r7, #4]
 810ae36:	3304      	adds	r3, #4
 810ae38:	4618      	mov	r0, r3
 810ae3a:	f7fe fc17 	bl	810966c <uxListRemove>
				--uxCurrentNumberOfTasks;
 810ae3e:	4b0c      	ldr	r3, [pc, #48]	; (810ae70 <prvCheckTasksWaitingTermination+0x50>)
 810ae40:	681b      	ldr	r3, [r3, #0]
 810ae42:	3b01      	subs	r3, #1
 810ae44:	4a0a      	ldr	r2, [pc, #40]	; (810ae70 <prvCheckTasksWaitingTermination+0x50>)
 810ae46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 810ae48:	4b0a      	ldr	r3, [pc, #40]	; (810ae74 <prvCheckTasksWaitingTermination+0x54>)
 810ae4a:	681b      	ldr	r3, [r3, #0]
 810ae4c:	3b01      	subs	r3, #1
 810ae4e:	4a09      	ldr	r2, [pc, #36]	; (810ae74 <prvCheckTasksWaitingTermination+0x54>)
 810ae50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 810ae52:	f7fe fd89 	bl	8109968 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 810ae56:	6878      	ldr	r0, [r7, #4]
 810ae58:	f000 f80e 	bl	810ae78 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 810ae5c:	4b05      	ldr	r3, [pc, #20]	; (810ae74 <prvCheckTasksWaitingTermination+0x54>)
 810ae5e:	681b      	ldr	r3, [r3, #0]
 810ae60:	2b00      	cmp	r3, #0
 810ae62:	d1e1      	bne.n	810ae28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 810ae64:	bf00      	nop
 810ae66:	3708      	adds	r7, #8
 810ae68:	46bd      	mov	sp, r7
 810ae6a:	bd80      	pop	{r7, pc}
 810ae6c:	10004184 	.word	0x10004184
 810ae70:	100041b0 	.word	0x100041b0
 810ae74:	10004198 	.word	0x10004198

0810ae78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 810ae78:	b580      	push	{r7, lr}
 810ae7a:	b084      	sub	sp, #16
 810ae7c:	af00      	add	r7, sp, #0
 810ae7e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 810ae80:	687b      	ldr	r3, [r7, #4]
 810ae82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 810ae86:	2b00      	cmp	r3, #0
 810ae88:	d108      	bne.n	810ae9c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 810ae8a:	687b      	ldr	r3, [r7, #4]
 810ae8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810ae8e:	4618      	mov	r0, r3
 810ae90:	f7fe fa4e 	bl	8109330 <vPortFree>
				vPortFree( pxTCB );
 810ae94:	6878      	ldr	r0, [r7, #4]
 810ae96:	f7fe fa4b 	bl	8109330 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 810ae9a:	e017      	b.n	810aecc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 810ae9c:	687b      	ldr	r3, [r7, #4]
 810ae9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 810aea2:	2b01      	cmp	r3, #1
 810aea4:	d103      	bne.n	810aeae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 810aea6:	6878      	ldr	r0, [r7, #4]
 810aea8:	f7fe fa42 	bl	8109330 <vPortFree>
	}
 810aeac:	e00e      	b.n	810aecc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 810aeae:	687b      	ldr	r3, [r7, #4]
 810aeb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 810aeb4:	2b02      	cmp	r3, #2
 810aeb6:	d009      	beq.n	810aecc <prvDeleteTCB+0x54>
 810aeb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 810aebc:	f383 8811 	msr	BASEPRI, r3
 810aec0:	f3bf 8f6f 	isb	sy
 810aec4:	f3bf 8f4f 	dsb	sy
 810aec8:	60fb      	str	r3, [r7, #12]
 810aeca:	e7fe      	b.n	810aeca <prvDeleteTCB+0x52>
	}
 810aecc:	bf00      	nop
 810aece:	3710      	adds	r7, #16
 810aed0:	46bd      	mov	sp, r7
 810aed2:	bd80      	pop	{r7, pc}

0810aed4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 810aed4:	b480      	push	{r7}
 810aed6:	b083      	sub	sp, #12
 810aed8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 810aeda:	4b0c      	ldr	r3, [pc, #48]	; (810af0c <prvResetNextTaskUnblockTime+0x38>)
 810aedc:	681b      	ldr	r3, [r3, #0]
 810aede:	681b      	ldr	r3, [r3, #0]
 810aee0:	2b00      	cmp	r3, #0
 810aee2:	d104      	bne.n	810aeee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 810aee4:	4b0a      	ldr	r3, [pc, #40]	; (810af10 <prvResetNextTaskUnblockTime+0x3c>)
 810aee6:	f04f 32ff 	mov.w	r2, #4294967295
 810aeea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 810aeec:	e008      	b.n	810af00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810aeee:	4b07      	ldr	r3, [pc, #28]	; (810af0c <prvResetNextTaskUnblockTime+0x38>)
 810aef0:	681b      	ldr	r3, [r3, #0]
 810aef2:	68db      	ldr	r3, [r3, #12]
 810aef4:	68db      	ldr	r3, [r3, #12]
 810aef6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 810aef8:	687b      	ldr	r3, [r7, #4]
 810aefa:	685b      	ldr	r3, [r3, #4]
 810aefc:	4a04      	ldr	r2, [pc, #16]	; (810af10 <prvResetNextTaskUnblockTime+0x3c>)
 810aefe:	6013      	str	r3, [r2, #0]
}
 810af00:	bf00      	nop
 810af02:	370c      	adds	r7, #12
 810af04:	46bd      	mov	sp, r7
 810af06:	f85d 7b04 	ldr.w	r7, [sp], #4
 810af0a:	4770      	bx	lr
 810af0c:	10004168 	.word	0x10004168
 810af10:	100041d0 	.word	0x100041d0

0810af14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 810af14:	b480      	push	{r7}
 810af16:	b083      	sub	sp, #12
 810af18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 810af1a:	4b0b      	ldr	r3, [pc, #44]	; (810af48 <xTaskGetSchedulerState+0x34>)
 810af1c:	681b      	ldr	r3, [r3, #0]
 810af1e:	2b00      	cmp	r3, #0
 810af20:	d102      	bne.n	810af28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 810af22:	2301      	movs	r3, #1
 810af24:	607b      	str	r3, [r7, #4]
 810af26:	e008      	b.n	810af3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 810af28:	4b08      	ldr	r3, [pc, #32]	; (810af4c <xTaskGetSchedulerState+0x38>)
 810af2a:	681b      	ldr	r3, [r3, #0]
 810af2c:	2b00      	cmp	r3, #0
 810af2e:	d102      	bne.n	810af36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 810af30:	2302      	movs	r3, #2
 810af32:	607b      	str	r3, [r7, #4]
 810af34:	e001      	b.n	810af3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 810af36:	2300      	movs	r3, #0
 810af38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 810af3a:	687b      	ldr	r3, [r7, #4]
	}
 810af3c:	4618      	mov	r0, r3
 810af3e:	370c      	adds	r7, #12
 810af40:	46bd      	mov	sp, r7
 810af42:	f85d 7b04 	ldr.w	r7, [sp], #4
 810af46:	4770      	bx	lr
 810af48:	100041bc 	.word	0x100041bc
 810af4c:	100041d8 	.word	0x100041d8

0810af50 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 810af50:	b580      	push	{r7, lr}
 810af52:	b084      	sub	sp, #16
 810af54:	af00      	add	r7, sp, #0
 810af56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 810af58:	687b      	ldr	r3, [r7, #4]
 810af5a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 810af5c:	2300      	movs	r3, #0
 810af5e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 810af60:	687b      	ldr	r3, [r7, #4]
 810af62:	2b00      	cmp	r3, #0
 810af64:	d069      	beq.n	810b03a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 810af66:	68bb      	ldr	r3, [r7, #8]
 810af68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810af6a:	4b36      	ldr	r3, [pc, #216]	; (810b044 <xTaskPriorityInherit+0xf4>)
 810af6c:	681b      	ldr	r3, [r3, #0]
 810af6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810af70:	429a      	cmp	r2, r3
 810af72:	d259      	bcs.n	810b028 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 810af74:	68bb      	ldr	r3, [r7, #8]
 810af76:	699b      	ldr	r3, [r3, #24]
 810af78:	2b00      	cmp	r3, #0
 810af7a:	db06      	blt.n	810af8a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810af7c:	4b31      	ldr	r3, [pc, #196]	; (810b044 <xTaskPriorityInherit+0xf4>)
 810af7e:	681b      	ldr	r3, [r3, #0]
 810af80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810af82:	f1c3 0207 	rsb	r2, r3, #7
 810af86:	68bb      	ldr	r3, [r7, #8]
 810af88:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 810af8a:	68bb      	ldr	r3, [r7, #8]
 810af8c:	6959      	ldr	r1, [r3, #20]
 810af8e:	68bb      	ldr	r3, [r7, #8]
 810af90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810af92:	4613      	mov	r3, r2
 810af94:	009b      	lsls	r3, r3, #2
 810af96:	4413      	add	r3, r2
 810af98:	009b      	lsls	r3, r3, #2
 810af9a:	4a2b      	ldr	r2, [pc, #172]	; (810b048 <xTaskPriorityInherit+0xf8>)
 810af9c:	4413      	add	r3, r2
 810af9e:	4299      	cmp	r1, r3
 810afa0:	d13a      	bne.n	810b018 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810afa2:	68bb      	ldr	r3, [r7, #8]
 810afa4:	3304      	adds	r3, #4
 810afa6:	4618      	mov	r0, r3
 810afa8:	f7fe fb60 	bl	810966c <uxListRemove>
 810afac:	4603      	mov	r3, r0
 810afae:	2b00      	cmp	r3, #0
 810afb0:	d115      	bne.n	810afde <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 810afb2:	68bb      	ldr	r3, [r7, #8]
 810afb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810afb6:	4924      	ldr	r1, [pc, #144]	; (810b048 <xTaskPriorityInherit+0xf8>)
 810afb8:	4613      	mov	r3, r2
 810afba:	009b      	lsls	r3, r3, #2
 810afbc:	4413      	add	r3, r2
 810afbe:	009b      	lsls	r3, r3, #2
 810afc0:	440b      	add	r3, r1
 810afc2:	681b      	ldr	r3, [r3, #0]
 810afc4:	2b00      	cmp	r3, #0
 810afc6:	d10a      	bne.n	810afde <xTaskPriorityInherit+0x8e>
 810afc8:	68bb      	ldr	r3, [r7, #8]
 810afca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810afcc:	2201      	movs	r2, #1
 810afce:	fa02 f303 	lsl.w	r3, r2, r3
 810afd2:	43da      	mvns	r2, r3
 810afd4:	4b1d      	ldr	r3, [pc, #116]	; (810b04c <xTaskPriorityInherit+0xfc>)
 810afd6:	681b      	ldr	r3, [r3, #0]
 810afd8:	4013      	ands	r3, r2
 810afda:	4a1c      	ldr	r2, [pc, #112]	; (810b04c <xTaskPriorityInherit+0xfc>)
 810afdc:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 810afde:	4b19      	ldr	r3, [pc, #100]	; (810b044 <xTaskPriorityInherit+0xf4>)
 810afe0:	681b      	ldr	r3, [r3, #0]
 810afe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810afe4:	68bb      	ldr	r3, [r7, #8]
 810afe6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 810afe8:	68bb      	ldr	r3, [r7, #8]
 810afea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810afec:	2201      	movs	r2, #1
 810afee:	409a      	lsls	r2, r3
 810aff0:	4b16      	ldr	r3, [pc, #88]	; (810b04c <xTaskPriorityInherit+0xfc>)
 810aff2:	681b      	ldr	r3, [r3, #0]
 810aff4:	4313      	orrs	r3, r2
 810aff6:	4a15      	ldr	r2, [pc, #84]	; (810b04c <xTaskPriorityInherit+0xfc>)
 810aff8:	6013      	str	r3, [r2, #0]
 810affa:	68bb      	ldr	r3, [r7, #8]
 810affc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810affe:	4613      	mov	r3, r2
 810b000:	009b      	lsls	r3, r3, #2
 810b002:	4413      	add	r3, r2
 810b004:	009b      	lsls	r3, r3, #2
 810b006:	4a10      	ldr	r2, [pc, #64]	; (810b048 <xTaskPriorityInherit+0xf8>)
 810b008:	441a      	add	r2, r3
 810b00a:	68bb      	ldr	r3, [r7, #8]
 810b00c:	3304      	adds	r3, #4
 810b00e:	4619      	mov	r1, r3
 810b010:	4610      	mov	r0, r2
 810b012:	f7fe face 	bl	81095b2 <vListInsertEnd>
 810b016:	e004      	b.n	810b022 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 810b018:	4b0a      	ldr	r3, [pc, #40]	; (810b044 <xTaskPriorityInherit+0xf4>)
 810b01a:	681b      	ldr	r3, [r3, #0]
 810b01c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b01e:	68bb      	ldr	r3, [r7, #8]
 810b020:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 810b022:	2301      	movs	r3, #1
 810b024:	60fb      	str	r3, [r7, #12]
 810b026:	e008      	b.n	810b03a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 810b028:	68bb      	ldr	r3, [r7, #8]
 810b02a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810b02c:	4b05      	ldr	r3, [pc, #20]	; (810b044 <xTaskPriorityInherit+0xf4>)
 810b02e:	681b      	ldr	r3, [r3, #0]
 810b030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b032:	429a      	cmp	r2, r3
 810b034:	d201      	bcs.n	810b03a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 810b036:	2301      	movs	r3, #1
 810b038:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 810b03a:	68fb      	ldr	r3, [r7, #12]
	}
 810b03c:	4618      	mov	r0, r3
 810b03e:	3710      	adds	r7, #16
 810b040:	46bd      	mov	sp, r7
 810b042:	bd80      	pop	{r7, pc}
 810b044:	100040b0 	.word	0x100040b0
 810b048:	100040b4 	.word	0x100040b4
 810b04c:	100041b8 	.word	0x100041b8

0810b050 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 810b050:	b580      	push	{r7, lr}
 810b052:	b086      	sub	sp, #24
 810b054:	af00      	add	r7, sp, #0
 810b056:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 810b058:	687b      	ldr	r3, [r7, #4]
 810b05a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 810b05c:	2300      	movs	r3, #0
 810b05e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 810b060:	687b      	ldr	r3, [r7, #4]
 810b062:	2b00      	cmp	r3, #0
 810b064:	d06c      	beq.n	810b140 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 810b066:	4b39      	ldr	r3, [pc, #228]	; (810b14c <xTaskPriorityDisinherit+0xfc>)
 810b068:	681b      	ldr	r3, [r3, #0]
 810b06a:	693a      	ldr	r2, [r7, #16]
 810b06c:	429a      	cmp	r2, r3
 810b06e:	d009      	beq.n	810b084 <xTaskPriorityDisinherit+0x34>
 810b070:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b074:	f383 8811 	msr	BASEPRI, r3
 810b078:	f3bf 8f6f 	isb	sy
 810b07c:	f3bf 8f4f 	dsb	sy
 810b080:	60fb      	str	r3, [r7, #12]
 810b082:	e7fe      	b.n	810b082 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 810b084:	693b      	ldr	r3, [r7, #16]
 810b086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b088:	2b00      	cmp	r3, #0
 810b08a:	d109      	bne.n	810b0a0 <xTaskPriorityDisinherit+0x50>
 810b08c:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b090:	f383 8811 	msr	BASEPRI, r3
 810b094:	f3bf 8f6f 	isb	sy
 810b098:	f3bf 8f4f 	dsb	sy
 810b09c:	60bb      	str	r3, [r7, #8]
 810b09e:	e7fe      	b.n	810b09e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 810b0a0:	693b      	ldr	r3, [r7, #16]
 810b0a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b0a4:	1e5a      	subs	r2, r3, #1
 810b0a6:	693b      	ldr	r3, [r7, #16]
 810b0a8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 810b0aa:	693b      	ldr	r3, [r7, #16]
 810b0ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b0ae:	693b      	ldr	r3, [r7, #16]
 810b0b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810b0b2:	429a      	cmp	r2, r3
 810b0b4:	d044      	beq.n	810b140 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 810b0b6:	693b      	ldr	r3, [r7, #16]
 810b0b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b0ba:	2b00      	cmp	r3, #0
 810b0bc:	d140      	bne.n	810b140 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810b0be:	693b      	ldr	r3, [r7, #16]
 810b0c0:	3304      	adds	r3, #4
 810b0c2:	4618      	mov	r0, r3
 810b0c4:	f7fe fad2 	bl	810966c <uxListRemove>
 810b0c8:	4603      	mov	r3, r0
 810b0ca:	2b00      	cmp	r3, #0
 810b0cc:	d115      	bne.n	810b0fa <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 810b0ce:	693b      	ldr	r3, [r7, #16]
 810b0d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b0d2:	491f      	ldr	r1, [pc, #124]	; (810b150 <xTaskPriorityDisinherit+0x100>)
 810b0d4:	4613      	mov	r3, r2
 810b0d6:	009b      	lsls	r3, r3, #2
 810b0d8:	4413      	add	r3, r2
 810b0da:	009b      	lsls	r3, r3, #2
 810b0dc:	440b      	add	r3, r1
 810b0de:	681b      	ldr	r3, [r3, #0]
 810b0e0:	2b00      	cmp	r3, #0
 810b0e2:	d10a      	bne.n	810b0fa <xTaskPriorityDisinherit+0xaa>
 810b0e4:	693b      	ldr	r3, [r7, #16]
 810b0e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b0e8:	2201      	movs	r2, #1
 810b0ea:	fa02 f303 	lsl.w	r3, r2, r3
 810b0ee:	43da      	mvns	r2, r3
 810b0f0:	4b18      	ldr	r3, [pc, #96]	; (810b154 <xTaskPriorityDisinherit+0x104>)
 810b0f2:	681b      	ldr	r3, [r3, #0]
 810b0f4:	4013      	ands	r3, r2
 810b0f6:	4a17      	ldr	r2, [pc, #92]	; (810b154 <xTaskPriorityDisinherit+0x104>)
 810b0f8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 810b0fa:	693b      	ldr	r3, [r7, #16]
 810b0fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810b0fe:	693b      	ldr	r3, [r7, #16]
 810b100:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810b102:	693b      	ldr	r3, [r7, #16]
 810b104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b106:	f1c3 0207 	rsb	r2, r3, #7
 810b10a:	693b      	ldr	r3, [r7, #16]
 810b10c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 810b10e:	693b      	ldr	r3, [r7, #16]
 810b110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b112:	2201      	movs	r2, #1
 810b114:	409a      	lsls	r2, r3
 810b116:	4b0f      	ldr	r3, [pc, #60]	; (810b154 <xTaskPriorityDisinherit+0x104>)
 810b118:	681b      	ldr	r3, [r3, #0]
 810b11a:	4313      	orrs	r3, r2
 810b11c:	4a0d      	ldr	r2, [pc, #52]	; (810b154 <xTaskPriorityDisinherit+0x104>)
 810b11e:	6013      	str	r3, [r2, #0]
 810b120:	693b      	ldr	r3, [r7, #16]
 810b122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b124:	4613      	mov	r3, r2
 810b126:	009b      	lsls	r3, r3, #2
 810b128:	4413      	add	r3, r2
 810b12a:	009b      	lsls	r3, r3, #2
 810b12c:	4a08      	ldr	r2, [pc, #32]	; (810b150 <xTaskPriorityDisinherit+0x100>)
 810b12e:	441a      	add	r2, r3
 810b130:	693b      	ldr	r3, [r7, #16]
 810b132:	3304      	adds	r3, #4
 810b134:	4619      	mov	r1, r3
 810b136:	4610      	mov	r0, r2
 810b138:	f7fe fa3b 	bl	81095b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 810b13c:	2301      	movs	r3, #1
 810b13e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 810b140:	697b      	ldr	r3, [r7, #20]
	}
 810b142:	4618      	mov	r0, r3
 810b144:	3718      	adds	r7, #24
 810b146:	46bd      	mov	sp, r7
 810b148:	bd80      	pop	{r7, pc}
 810b14a:	bf00      	nop
 810b14c:	100040b0 	.word	0x100040b0
 810b150:	100040b4 	.word	0x100040b4
 810b154:	100041b8 	.word	0x100041b8

0810b158 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 810b158:	b580      	push	{r7, lr}
 810b15a:	b088      	sub	sp, #32
 810b15c:	af00      	add	r7, sp, #0
 810b15e:	6078      	str	r0, [r7, #4]
 810b160:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 810b162:	687b      	ldr	r3, [r7, #4]
 810b164:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 810b166:	2301      	movs	r3, #1
 810b168:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 810b16a:	687b      	ldr	r3, [r7, #4]
 810b16c:	2b00      	cmp	r3, #0
 810b16e:	f000 8081 	beq.w	810b274 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 810b172:	69bb      	ldr	r3, [r7, #24]
 810b174:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b176:	2b00      	cmp	r3, #0
 810b178:	d109      	bne.n	810b18e <vTaskPriorityDisinheritAfterTimeout+0x36>
 810b17a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b17e:	f383 8811 	msr	BASEPRI, r3
 810b182:	f3bf 8f6f 	isb	sy
 810b186:	f3bf 8f4f 	dsb	sy
 810b18a:	60fb      	str	r3, [r7, #12]
 810b18c:	e7fe      	b.n	810b18c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 810b18e:	69bb      	ldr	r3, [r7, #24]
 810b190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810b192:	683a      	ldr	r2, [r7, #0]
 810b194:	429a      	cmp	r2, r3
 810b196:	d902      	bls.n	810b19e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 810b198:	683b      	ldr	r3, [r7, #0]
 810b19a:	61fb      	str	r3, [r7, #28]
 810b19c:	e002      	b.n	810b1a4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 810b19e:	69bb      	ldr	r3, [r7, #24]
 810b1a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810b1a2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 810b1a4:	69bb      	ldr	r3, [r7, #24]
 810b1a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b1a8:	69fa      	ldr	r2, [r7, #28]
 810b1aa:	429a      	cmp	r2, r3
 810b1ac:	d062      	beq.n	810b274 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 810b1ae:	69bb      	ldr	r3, [r7, #24]
 810b1b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810b1b2:	697a      	ldr	r2, [r7, #20]
 810b1b4:	429a      	cmp	r2, r3
 810b1b6:	d15d      	bne.n	810b274 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 810b1b8:	4b30      	ldr	r3, [pc, #192]	; (810b27c <vTaskPriorityDisinheritAfterTimeout+0x124>)
 810b1ba:	681b      	ldr	r3, [r3, #0]
 810b1bc:	69ba      	ldr	r2, [r7, #24]
 810b1be:	429a      	cmp	r2, r3
 810b1c0:	d109      	bne.n	810b1d6 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 810b1c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 810b1c6:	f383 8811 	msr	BASEPRI, r3
 810b1ca:	f3bf 8f6f 	isb	sy
 810b1ce:	f3bf 8f4f 	dsb	sy
 810b1d2:	60bb      	str	r3, [r7, #8]
 810b1d4:	e7fe      	b.n	810b1d4 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 810b1d6:	69bb      	ldr	r3, [r7, #24]
 810b1d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b1da:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 810b1dc:	69bb      	ldr	r3, [r7, #24]
 810b1de:	69fa      	ldr	r2, [r7, #28]
 810b1e0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 810b1e2:	69bb      	ldr	r3, [r7, #24]
 810b1e4:	699b      	ldr	r3, [r3, #24]
 810b1e6:	2b00      	cmp	r3, #0
 810b1e8:	db04      	blt.n	810b1f4 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810b1ea:	69fb      	ldr	r3, [r7, #28]
 810b1ec:	f1c3 0207 	rsb	r2, r3, #7
 810b1f0:	69bb      	ldr	r3, [r7, #24]
 810b1f2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 810b1f4:	69bb      	ldr	r3, [r7, #24]
 810b1f6:	6959      	ldr	r1, [r3, #20]
 810b1f8:	693a      	ldr	r2, [r7, #16]
 810b1fa:	4613      	mov	r3, r2
 810b1fc:	009b      	lsls	r3, r3, #2
 810b1fe:	4413      	add	r3, r2
 810b200:	009b      	lsls	r3, r3, #2
 810b202:	4a1f      	ldr	r2, [pc, #124]	; (810b280 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 810b204:	4413      	add	r3, r2
 810b206:	4299      	cmp	r1, r3
 810b208:	d134      	bne.n	810b274 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810b20a:	69bb      	ldr	r3, [r7, #24]
 810b20c:	3304      	adds	r3, #4
 810b20e:	4618      	mov	r0, r3
 810b210:	f7fe fa2c 	bl	810966c <uxListRemove>
 810b214:	4603      	mov	r3, r0
 810b216:	2b00      	cmp	r3, #0
 810b218:	d115      	bne.n	810b246 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 810b21a:	69bb      	ldr	r3, [r7, #24]
 810b21c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b21e:	4918      	ldr	r1, [pc, #96]	; (810b280 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 810b220:	4613      	mov	r3, r2
 810b222:	009b      	lsls	r3, r3, #2
 810b224:	4413      	add	r3, r2
 810b226:	009b      	lsls	r3, r3, #2
 810b228:	440b      	add	r3, r1
 810b22a:	681b      	ldr	r3, [r3, #0]
 810b22c:	2b00      	cmp	r3, #0
 810b22e:	d10a      	bne.n	810b246 <vTaskPriorityDisinheritAfterTimeout+0xee>
 810b230:	69bb      	ldr	r3, [r7, #24]
 810b232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b234:	2201      	movs	r2, #1
 810b236:	fa02 f303 	lsl.w	r3, r2, r3
 810b23a:	43da      	mvns	r2, r3
 810b23c:	4b11      	ldr	r3, [pc, #68]	; (810b284 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 810b23e:	681b      	ldr	r3, [r3, #0]
 810b240:	4013      	ands	r3, r2
 810b242:	4a10      	ldr	r2, [pc, #64]	; (810b284 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 810b244:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 810b246:	69bb      	ldr	r3, [r7, #24]
 810b248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b24a:	2201      	movs	r2, #1
 810b24c:	409a      	lsls	r2, r3
 810b24e:	4b0d      	ldr	r3, [pc, #52]	; (810b284 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 810b250:	681b      	ldr	r3, [r3, #0]
 810b252:	4313      	orrs	r3, r2
 810b254:	4a0b      	ldr	r2, [pc, #44]	; (810b284 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 810b256:	6013      	str	r3, [r2, #0]
 810b258:	69bb      	ldr	r3, [r7, #24]
 810b25a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810b25c:	4613      	mov	r3, r2
 810b25e:	009b      	lsls	r3, r3, #2
 810b260:	4413      	add	r3, r2
 810b262:	009b      	lsls	r3, r3, #2
 810b264:	4a06      	ldr	r2, [pc, #24]	; (810b280 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 810b266:	441a      	add	r2, r3
 810b268:	69bb      	ldr	r3, [r7, #24]
 810b26a:	3304      	adds	r3, #4
 810b26c:	4619      	mov	r1, r3
 810b26e:	4610      	mov	r0, r2
 810b270:	f7fe f99f 	bl	81095b2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 810b274:	bf00      	nop
 810b276:	3720      	adds	r7, #32
 810b278:	46bd      	mov	sp, r7
 810b27a:	bd80      	pop	{r7, pc}
 810b27c:	100040b0 	.word	0x100040b0
 810b280:	100040b4 	.word	0x100040b4
 810b284:	100041b8 	.word	0x100041b8

0810b288 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 810b288:	b480      	push	{r7}
 810b28a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 810b28c:	4b07      	ldr	r3, [pc, #28]	; (810b2ac <pvTaskIncrementMutexHeldCount+0x24>)
 810b28e:	681b      	ldr	r3, [r3, #0]
 810b290:	2b00      	cmp	r3, #0
 810b292:	d004      	beq.n	810b29e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 810b294:	4b05      	ldr	r3, [pc, #20]	; (810b2ac <pvTaskIncrementMutexHeldCount+0x24>)
 810b296:	681b      	ldr	r3, [r3, #0]
 810b298:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810b29a:	3201      	adds	r2, #1
 810b29c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 810b29e:	4b03      	ldr	r3, [pc, #12]	; (810b2ac <pvTaskIncrementMutexHeldCount+0x24>)
 810b2a0:	681b      	ldr	r3, [r3, #0]
	}
 810b2a2:	4618      	mov	r0, r3
 810b2a4:	46bd      	mov	sp, r7
 810b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b2aa:	4770      	bx	lr
 810b2ac:	100040b0 	.word	0x100040b0

0810b2b0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 810b2b0:	b580      	push	{r7, lr}
 810b2b2:	b084      	sub	sp, #16
 810b2b4:	af00      	add	r7, sp, #0
 810b2b6:	6078      	str	r0, [r7, #4]
 810b2b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 810b2ba:	4b29      	ldr	r3, [pc, #164]	; (810b360 <prvAddCurrentTaskToDelayedList+0xb0>)
 810b2bc:	681b      	ldr	r3, [r3, #0]
 810b2be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 810b2c0:	4b28      	ldr	r3, [pc, #160]	; (810b364 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b2c2:	681b      	ldr	r3, [r3, #0]
 810b2c4:	3304      	adds	r3, #4
 810b2c6:	4618      	mov	r0, r3
 810b2c8:	f7fe f9d0 	bl	810966c <uxListRemove>
 810b2cc:	4603      	mov	r3, r0
 810b2ce:	2b00      	cmp	r3, #0
 810b2d0:	d10b      	bne.n	810b2ea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 810b2d2:	4b24      	ldr	r3, [pc, #144]	; (810b364 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b2d4:	681b      	ldr	r3, [r3, #0]
 810b2d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810b2d8:	2201      	movs	r2, #1
 810b2da:	fa02 f303 	lsl.w	r3, r2, r3
 810b2de:	43da      	mvns	r2, r3
 810b2e0:	4b21      	ldr	r3, [pc, #132]	; (810b368 <prvAddCurrentTaskToDelayedList+0xb8>)
 810b2e2:	681b      	ldr	r3, [r3, #0]
 810b2e4:	4013      	ands	r3, r2
 810b2e6:	4a20      	ldr	r2, [pc, #128]	; (810b368 <prvAddCurrentTaskToDelayedList+0xb8>)
 810b2e8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 810b2ea:	687b      	ldr	r3, [r7, #4]
 810b2ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 810b2f0:	d10a      	bne.n	810b308 <prvAddCurrentTaskToDelayedList+0x58>
 810b2f2:	683b      	ldr	r3, [r7, #0]
 810b2f4:	2b00      	cmp	r3, #0
 810b2f6:	d007      	beq.n	810b308 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810b2f8:	4b1a      	ldr	r3, [pc, #104]	; (810b364 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b2fa:	681b      	ldr	r3, [r3, #0]
 810b2fc:	3304      	adds	r3, #4
 810b2fe:	4619      	mov	r1, r3
 810b300:	481a      	ldr	r0, [pc, #104]	; (810b36c <prvAddCurrentTaskToDelayedList+0xbc>)
 810b302:	f7fe f956 	bl	81095b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 810b306:	e026      	b.n	810b356 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 810b308:	68fa      	ldr	r2, [r7, #12]
 810b30a:	687b      	ldr	r3, [r7, #4]
 810b30c:	4413      	add	r3, r2
 810b30e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 810b310:	4b14      	ldr	r3, [pc, #80]	; (810b364 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b312:	681b      	ldr	r3, [r3, #0]
 810b314:	68ba      	ldr	r2, [r7, #8]
 810b316:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 810b318:	68ba      	ldr	r2, [r7, #8]
 810b31a:	68fb      	ldr	r3, [r7, #12]
 810b31c:	429a      	cmp	r2, r3
 810b31e:	d209      	bcs.n	810b334 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810b320:	4b13      	ldr	r3, [pc, #76]	; (810b370 <prvAddCurrentTaskToDelayedList+0xc0>)
 810b322:	681a      	ldr	r2, [r3, #0]
 810b324:	4b0f      	ldr	r3, [pc, #60]	; (810b364 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b326:	681b      	ldr	r3, [r3, #0]
 810b328:	3304      	adds	r3, #4
 810b32a:	4619      	mov	r1, r3
 810b32c:	4610      	mov	r0, r2
 810b32e:	f7fe f964 	bl	81095fa <vListInsert>
}
 810b332:	e010      	b.n	810b356 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 810b334:	4b0f      	ldr	r3, [pc, #60]	; (810b374 <prvAddCurrentTaskToDelayedList+0xc4>)
 810b336:	681a      	ldr	r2, [r3, #0]
 810b338:	4b0a      	ldr	r3, [pc, #40]	; (810b364 <prvAddCurrentTaskToDelayedList+0xb4>)
 810b33a:	681b      	ldr	r3, [r3, #0]
 810b33c:	3304      	adds	r3, #4
 810b33e:	4619      	mov	r1, r3
 810b340:	4610      	mov	r0, r2
 810b342:	f7fe f95a 	bl	81095fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 810b346:	4b0c      	ldr	r3, [pc, #48]	; (810b378 <prvAddCurrentTaskToDelayedList+0xc8>)
 810b348:	681b      	ldr	r3, [r3, #0]
 810b34a:	68ba      	ldr	r2, [r7, #8]
 810b34c:	429a      	cmp	r2, r3
 810b34e:	d202      	bcs.n	810b356 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 810b350:	4a09      	ldr	r2, [pc, #36]	; (810b378 <prvAddCurrentTaskToDelayedList+0xc8>)
 810b352:	68bb      	ldr	r3, [r7, #8]
 810b354:	6013      	str	r3, [r2, #0]
}
 810b356:	bf00      	nop
 810b358:	3710      	adds	r7, #16
 810b35a:	46bd      	mov	sp, r7
 810b35c:	bd80      	pop	{r7, pc}
 810b35e:	bf00      	nop
 810b360:	100041b4 	.word	0x100041b4
 810b364:	100040b0 	.word	0x100040b0
 810b368:	100041b8 	.word	0x100041b8
 810b36c:	1000419c 	.word	0x1000419c
 810b370:	1000416c 	.word	0x1000416c
 810b374:	10004168 	.word	0x10004168
 810b378:	100041d0 	.word	0x100041d0

0810b37c <_ZN7ConsoleC1EP20__UART_HandleTypeDef>:



osSemaphoreDef(console_sem);

Console::Console(UART_HandleTypeDef* uart) : console_uart(uart) {
 810b37c:	b580      	push	{r7, lr}
 810b37e:	b082      	sub	sp, #8
 810b380:	af00      	add	r7, sp, #0
 810b382:	6078      	str	r0, [r7, #4]
 810b384:	6039      	str	r1, [r7, #0]
 810b386:	687b      	ldr	r3, [r7, #4]
 810b388:	683a      	ldr	r2, [r7, #0]
 810b38a:	601a      	str	r2, [r3, #0]
	console_uart = uart;
 810b38c:	687b      	ldr	r3, [r7, #4]
 810b38e:	683a      	ldr	r2, [r7, #0]
 810b390:	601a      	str	r2, [r3, #0]
	console_semaphore = osSemaphoreCreate(osSemaphore(console_sem), 3);
 810b392:	2103      	movs	r1, #3
 810b394:	4805      	ldr	r0, [pc, #20]	; (810b3ac <_ZN7ConsoleC1EP20__UART_HandleTypeDef+0x30>)
 810b396:	f7fd fed5 	bl	8109144 <osSemaphoreCreate>
 810b39a:	4602      	mov	r2, r0
 810b39c:	687b      	ldr	r3, [r7, #4]
 810b39e:	605a      	str	r2, [r3, #4]
}
 810b3a0:	687b      	ldr	r3, [r7, #4]
 810b3a2:	4618      	mov	r0, r3
 810b3a4:	3708      	adds	r7, #8
 810b3a6:	46bd      	mov	sp, r7
 810b3a8:	bd80      	pop	{r7, pc}
 810b3aa:	bf00      	nop
 810b3ac:	081142c4 	.word	0x081142c4

0810b3b0 <_ZN7Console8transmitEPhm>:

void Console::unlock() {
	osSemaphoreRelease(console_semaphore);
}

void Console::transmit(uint8_t* buffer, uint32_t length) {
 810b3b0:	b580      	push	{r7, lr}
 810b3b2:	b084      	sub	sp, #16
 810b3b4:	af00      	add	r7, sp, #0
 810b3b6:	60f8      	str	r0, [r7, #12]
 810b3b8:	60b9      	str	r1, [r7, #8]
 810b3ba:	607a      	str	r2, [r7, #4]
	while(HAL_HSEM_IsSemTaken(HARDWARE_SEMAPHORE));
 810b3bc:	2002      	movs	r0, #2
 810b3be:	f7f9 fda5 	bl	8104f0c <HAL_HSEM_IsSemTaken>
 810b3c2:	4603      	mov	r3, r0
 810b3c4:	2b00      	cmp	r3, #0
 810b3c6:	bf14      	ite	ne
 810b3c8:	2301      	movne	r3, #1
 810b3ca:	2300      	moveq	r3, #0
 810b3cc:	b2db      	uxtb	r3, r3
 810b3ce:	2b00      	cmp	r3, #0
 810b3d0:	d000      	beq.n	810b3d4 <_ZN7Console8transmitEPhm+0x24>
 810b3d2:	e7f3      	b.n	810b3bc <_ZN7Console8transmitEPhm+0xc>

	HAL_HSEM_Take(HARDWARE_SEMAPHORE, 2);
 810b3d4:	2102      	movs	r1, #2
 810b3d6:	2002      	movs	r0, #2
 810b3d8:	f7f9 fd74 	bl	8104ec4 <HAL_HSEM_Take>
	HAL_UART_Transmit(console_uart, buffer, length, 0xFFFFFF);
 810b3dc:	68fb      	ldr	r3, [r7, #12]
 810b3de:	6818      	ldr	r0, [r3, #0]
 810b3e0:	687b      	ldr	r3, [r7, #4]
 810b3e2:	b29a      	uxth	r2, r3
 810b3e4:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 810b3e8:	68b9      	ldr	r1, [r7, #8]
 810b3ea:	f7fc fb31 	bl	8107a50 <HAL_UART_Transmit>
	HAL_HSEM_Release(HARDWARE_SEMAPHORE, 2);
 810b3ee:	2102      	movs	r1, #2
 810b3f0:	2002      	movs	r0, #2
 810b3f2:	f7f9 fda1 	bl	8104f38 <HAL_HSEM_Release>
}
 810b3f6:	bf00      	nop
 810b3f8:	3710      	adds	r7, #16
 810b3fa:	46bd      	mov	sp, r7
 810b3fc:	bd80      	pop	{r7, pc}

0810b3fe <_ZN7Console5printEPKc>:

void Console::print(const char* buffer) {
 810b3fe:	b580      	push	{r7, lr}
 810b400:	b082      	sub	sp, #8
 810b402:	af00      	add	r7, sp, #0
 810b404:	6078      	str	r0, [r7, #4]
 810b406:	6039      	str	r1, [r7, #0]
	transmit((uint8_t*) buffer, strlen(buffer));
 810b408:	6838      	ldr	r0, [r7, #0]
 810b40a:	f7f4 ff73 	bl	81002f4 <strlen>
 810b40e:	4603      	mov	r3, r0
 810b410:	461a      	mov	r2, r3
 810b412:	6839      	ldr	r1, [r7, #0]
 810b414:	6878      	ldr	r0, [r7, #4]
 810b416:	f7ff ffcb 	bl	810b3b0 <_ZN7Console8transmitEPhm>
}
 810b41a:	bf00      	nop
 810b41c:	3708      	adds	r7, #8
 810b41e:	46bd      	mov	sp, r7
 810b420:	bd80      	pop	{r7, pc}

0810b422 <_ZN7Console6printfEPKcz>:

void Console::printf(const char *format, ...) {
 810b422:	b40e      	push	{r1, r2, r3}
 810b424:	b580      	push	{r7, lr}
 810b426:	b085      	sub	sp, #20
 810b428:	af00      	add	r7, sp, #0
 810b42a:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 810b42c:	f107 0320 	add.w	r3, r7, #32
 810b430:	60fb      	str	r3, [r7, #12]

	if(vsprintf(buffer, format, args) > 0) {
 810b432:	687b      	ldr	r3, [r7, #4]
 810b434:	3308      	adds	r3, #8
 810b436:	68fa      	ldr	r2, [r7, #12]
 810b438:	69f9      	ldr	r1, [r7, #28]
 810b43a:	4618      	mov	r0, r3
 810b43c:	f006 fab4 	bl	81119a8 <vsiprintf>
 810b440:	4603      	mov	r3, r0
 810b442:	2b00      	cmp	r3, #0
 810b444:	bfcc      	ite	gt
 810b446:	2301      	movgt	r3, #1
 810b448:	2300      	movle	r3, #0
 810b44a:	b2db      	uxtb	r3, r3
 810b44c:	2b00      	cmp	r3, #0
 810b44e:	d005      	beq.n	810b45c <_ZN7Console6printfEPKcz+0x3a>
		print(buffer);
 810b450:	687b      	ldr	r3, [r7, #4]
 810b452:	3308      	adds	r3, #8
 810b454:	4619      	mov	r1, r3
 810b456:	6878      	ldr	r0, [r7, #4]
 810b458:	f7ff ffd1 	bl	810b3fe <_ZN7Console5printEPKc>
	}

	va_end(args);
}
 810b45c:	bf00      	nop
 810b45e:	3714      	adds	r7, #20
 810b460:	46bd      	mov	sp, r7
 810b462:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810b466:	b003      	add	sp, #12
 810b468:	4770      	bx	lr
	...

0810b46c <_Z41__static_initialization_and_destruction_0ii>:


Console console(&huart3);
Monitor monitor;
Profiler profiler;
Terminal terminal;
 810b46c:	b580      	push	{r7, lr}
 810b46e:	b082      	sub	sp, #8
 810b470:	af00      	add	r7, sp, #0
 810b472:	6078      	str	r0, [r7, #4]
 810b474:	6039      	str	r1, [r7, #0]
 810b476:	687b      	ldr	r3, [r7, #4]
 810b478:	2b01      	cmp	r3, #1
 810b47a:	d108      	bne.n	810b48e <_Z41__static_initialization_and_destruction_0ii+0x22>
 810b47c:	683b      	ldr	r3, [r7, #0]
 810b47e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 810b482:	4293      	cmp	r3, r2
 810b484:	d103      	bne.n	810b48e <_Z41__static_initialization_and_destruction_0ii+0x22>
Console console(&huart3);
 810b486:	4904      	ldr	r1, [pc, #16]	; (810b498 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 810b488:	4804      	ldr	r0, [pc, #16]	; (810b49c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 810b48a:	f7ff ff77 	bl	810b37c <_ZN7ConsoleC1EP20__UART_HandleTypeDef>
Terminal terminal;
 810b48e:	bf00      	nop
 810b490:	3708      	adds	r7, #8
 810b492:	46bd      	mov	sp, r7
 810b494:	bd80      	pop	{r7, pc}
 810b496:	bf00      	nop
 810b498:	10009de8 	.word	0x10009de8
 810b49c:	100041dc 	.word	0x100041dc

0810b4a0 <_GLOBAL__sub_I_console>:
 810b4a0:	b580      	push	{r7, lr}
 810b4a2:	af00      	add	r7, sp, #0
 810b4a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 810b4a8:	2001      	movs	r0, #1
 810b4aa:	f7ff ffdf 	bl	810b46c <_Z41__static_initialization_and_destruction_0ii>
 810b4ae:	bd80      	pop	{r7, pc}

0810b4b0 <_ZN8Profiler6enableEv>:
			profiler->depth_to_display--;
		}
	}
}

void Profiler::enable() {
 810b4b0:	b480      	push	{r7}
 810b4b2:	b085      	sub	sp, #20
 810b4b4:	af00      	add	r7, sp, #0
 810b4b6:	6078      	str	r0, [r7, #4]
	profiling_requested = true;
 810b4b8:	687b      	ldr	r3, [r7, #4]
 810b4ba:	2201      	movs	r2, #1
 810b4bc:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340

	for(uint8_t i = 0; i < NUM_PROFILERS; i++) {
 810b4c0:	2300      	movs	r3, #0
 810b4c2:	73fb      	strb	r3, [r7, #15]
 810b4c4:	7bfb      	ldrb	r3, [r7, #15]
 810b4c6:	2b0f      	cmp	r3, #15
 810b4c8:	d80c      	bhi.n	810b4e4 <_ZN8Profiler6enableEv+0x34>
		profilers[i].depth_to_display = -1;
 810b4ca:	7bfb      	ldrb	r3, [r7, #15]
 810b4cc:	687a      	ldr	r2, [r7, #4]
 810b4ce:	2134      	movs	r1, #52	; 0x34
 810b4d0:	fb01 f303 	mul.w	r3, r1, r3
 810b4d4:	4413      	add	r3, r2
 810b4d6:	3308      	adds	r3, #8
 810b4d8:	22ff      	movs	r2, #255	; 0xff
 810b4da:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < NUM_PROFILERS; i++) {
 810b4dc:	7bfb      	ldrb	r3, [r7, #15]
 810b4de:	3301      	adds	r3, #1
 810b4e0:	73fb      	strb	r3, [r7, #15]
 810b4e2:	e7ef      	b.n	810b4c4 <_ZN8Profiler6enableEv+0x14>
	}
}
 810b4e4:	bf00      	nop
 810b4e6:	3714      	adds	r7, #20
 810b4e8:	46bd      	mov	sp, r7
 810b4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b4ee:	4770      	bx	lr

0810b4f0 <_ZN8Profiler7disableEv>:

void Profiler::disable() {
 810b4f0:	b480      	push	{r7}
 810b4f2:	b083      	sub	sp, #12
 810b4f4:	af00      	add	r7, sp, #0
 810b4f6:	6078      	str	r0, [r7, #4]
	profiling = false;
 810b4f8:	687b      	ldr	r3, [r7, #4]
 810b4fa:	2200      	movs	r2, #0
 810b4fc:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
}
 810b500:	bf00      	nop
 810b502:	370c      	adds	r7, #12
 810b504:	46bd      	mov	sp, r7
 810b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b50a:	4770      	bx	lr

0810b50c <_ZN5ShellC1EP20__UART_HandleTypeDefP8Terminal>:


#include "Debug.h"


Shell::Shell(UART_HandleTypeDef* uart, Terminal* terminal) : Thread("Shell"), uart(uart), terminal(terminal) {
 810b50c:	b580      	push	{r7, lr}
 810b50e:	b084      	sub	sp, #16
 810b510:	af00      	add	r7, sp, #0
 810b512:	60f8      	str	r0, [r7, #12]
 810b514:	60b9      	str	r1, [r7, #8]
 810b516:	607a      	str	r2, [r7, #4]
 810b518:	68fb      	ldr	r3, [r7, #12]
 810b51a:	4910      	ldr	r1, [pc, #64]	; (810b55c <_ZN5ShellC1EP20__UART_HandleTypeDefP8Terminal+0x50>)
 810b51c:	4618      	mov	r0, r3
 810b51e:	f004 ffee 	bl	81104fe <_ZN6ThreadC1EPKc>
 810b522:	4a0f      	ldr	r2, [pc, #60]	; (810b560 <_ZN5ShellC1EP20__UART_HandleTypeDefP8Terminal+0x54>)
 810b524:	68fb      	ldr	r3, [r7, #12]
 810b526:	601a      	str	r2, [r3, #0]
 810b528:	68fb      	ldr	r3, [r7, #12]
 810b52a:	68ba      	ldr	r2, [r7, #8]
 810b52c:	60da      	str	r2, [r3, #12]
 810b52e:	68fb      	ldr	r3, [r7, #12]
 810b530:	687a      	ldr	r2, [r7, #4]
 810b532:	611a      	str	r2, [r3, #16]
 810b534:	68fb      	ldr	r3, [r7, #12]
 810b536:	2200      	movs	r2, #0
 810b538:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
 810b53c:	68fb      	ldr	r3, [r7, #12]
 810b53e:	2200      	movs	r2, #0
 810b540:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
	cmd.components[0].component = command_buffer; // Bind command structure to buffer
 810b544:	68fb      	ldr	r3, [r7, #12]
 810b546:	f503 7205 	add.w	r2, r3, #532	; 0x214
 810b54a:	68fb      	ldr	r3, [r7, #12]
 810b54c:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
}
 810b550:	68fb      	ldr	r3, [r7, #12]
 810b552:	4618      	mov	r0, r3
 810b554:	3710      	adds	r7, #16
 810b556:	46bd      	mov	sp, r7
 810b558:	bd80      	pop	{r7, pc}
 810b55a:	bf00      	nop
 810b55c:	08113b68 	.word	0x08113b68
 810b560:	081142d4 	.word	0x081142d4

0810b564 <_ZN5Shell4initEv>:

void Shell::init() {
 810b564:	b580      	push	{r7, lr}
 810b566:	b082      	sub	sp, #8
 810b568:	af00      	add	r7, sp, #0
 810b56a:	6078      	str	r0, [r7, #4]
	console.printf("\x1b[2J\x1b[H");
 810b56c:	490a      	ldr	r1, [pc, #40]	; (810b598 <_ZN5Shell4initEv+0x34>)
 810b56e:	480b      	ldr	r0, [pc, #44]	; (810b59c <_ZN5Shell4initEv+0x38>)
 810b570:	f7ff ff57 	bl	810b422 <_ZN7Console6printfEPKcz>
	console.printf("----- EPFL Xplore Avionics Shell -----\r\n");
 810b574:	490a      	ldr	r1, [pc, #40]	; (810b5a0 <_ZN5Shell4initEv+0x3c>)
 810b576:	4809      	ldr	r0, [pc, #36]	; (810b59c <_ZN5Shell4initEv+0x38>)
 810b578:	f7ff ff53 	bl	810b422 <_ZN7Console6printfEPKcz>
	HAL_UART_Receive_DMA(uart, dma_buffer, CMD_BUFFER_SIZE);
 810b57c:	687b      	ldr	r3, [r7, #4]
 810b57e:	68d8      	ldr	r0, [r3, #12]
 810b580:	687b      	ldr	r3, [r7, #4]
 810b582:	3314      	adds	r3, #20
 810b584:	f44f 7200 	mov.w	r2, #512	; 0x200
 810b588:	4619      	mov	r1, r3
 810b58a:	f7fc faf7 	bl	8107b7c <HAL_UART_Receive_DMA>
}
 810b58e:	bf00      	nop
 810b590:	3708      	adds	r7, #8
 810b592:	46bd      	mov	sp, r7
 810b594:	bd80      	pop	{r7, pc}
 810b596:	bf00      	nop
 810b598:	08113b70 	.word	0x08113b70
 810b59c:	100041dc 	.word	0x100041dc
 810b5a0:	08113b78 	.word	0x08113b78

0810b5a4 <_ZN5Shell4loopEv>:

void Shell::loop() {
 810b5a4:	b580      	push	{r7, lr}
 810b5a6:	b082      	sub	sp, #8
 810b5a8:	af00      	add	r7, sp, #0
 810b5aa:	6078      	str	r0, [r7, #4]
	endDmaStreamIndex = CMD_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 810b5ac:	687b      	ldr	r3, [r7, #4]
 810b5ae:	68db      	ldr	r3, [r3, #12]
 810b5b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b5b2:	681b      	ldr	r3, [r3, #0]
 810b5b4:	4a4e      	ldr	r2, [pc, #312]	; (810b6f0 <_ZN5Shell4loopEv+0x14c>)
 810b5b6:	4293      	cmp	r3, r2
 810b5b8:	d068      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b5ba:	687b      	ldr	r3, [r7, #4]
 810b5bc:	68db      	ldr	r3, [r3, #12]
 810b5be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b5c0:	681b      	ldr	r3, [r3, #0]
 810b5c2:	4a4c      	ldr	r2, [pc, #304]	; (810b6f4 <_ZN5Shell4loopEv+0x150>)
 810b5c4:	4293      	cmp	r3, r2
 810b5c6:	d061      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b5c8:	687b      	ldr	r3, [r7, #4]
 810b5ca:	68db      	ldr	r3, [r3, #12]
 810b5cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b5ce:	681b      	ldr	r3, [r3, #0]
 810b5d0:	4a49      	ldr	r2, [pc, #292]	; (810b6f8 <_ZN5Shell4loopEv+0x154>)
 810b5d2:	4293      	cmp	r3, r2
 810b5d4:	d05a      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b5d6:	687b      	ldr	r3, [r7, #4]
 810b5d8:	68db      	ldr	r3, [r3, #12]
 810b5da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b5dc:	681b      	ldr	r3, [r3, #0]
 810b5de:	4a47      	ldr	r2, [pc, #284]	; (810b6fc <_ZN5Shell4loopEv+0x158>)
 810b5e0:	4293      	cmp	r3, r2
 810b5e2:	d053      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b5e4:	687b      	ldr	r3, [r7, #4]
 810b5e6:	68db      	ldr	r3, [r3, #12]
 810b5e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b5ea:	681b      	ldr	r3, [r3, #0]
 810b5ec:	4a44      	ldr	r2, [pc, #272]	; (810b700 <_ZN5Shell4loopEv+0x15c>)
 810b5ee:	4293      	cmp	r3, r2
 810b5f0:	d04c      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b5f2:	687b      	ldr	r3, [r7, #4]
 810b5f4:	68db      	ldr	r3, [r3, #12]
 810b5f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b5f8:	681b      	ldr	r3, [r3, #0]
 810b5fa:	4a42      	ldr	r2, [pc, #264]	; (810b704 <_ZN5Shell4loopEv+0x160>)
 810b5fc:	4293      	cmp	r3, r2
 810b5fe:	d045      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b600:	687b      	ldr	r3, [r7, #4]
 810b602:	68db      	ldr	r3, [r3, #12]
 810b604:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b606:	681b      	ldr	r3, [r3, #0]
 810b608:	4a3f      	ldr	r2, [pc, #252]	; (810b708 <_ZN5Shell4loopEv+0x164>)
 810b60a:	4293      	cmp	r3, r2
 810b60c:	d03e      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b60e:	687b      	ldr	r3, [r7, #4]
 810b610:	68db      	ldr	r3, [r3, #12]
 810b612:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b614:	681b      	ldr	r3, [r3, #0]
 810b616:	4a3d      	ldr	r2, [pc, #244]	; (810b70c <_ZN5Shell4loopEv+0x168>)
 810b618:	4293      	cmp	r3, r2
 810b61a:	d037      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b61c:	687b      	ldr	r3, [r7, #4]
 810b61e:	68db      	ldr	r3, [r3, #12]
 810b620:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b622:	681b      	ldr	r3, [r3, #0]
 810b624:	4a3a      	ldr	r2, [pc, #232]	; (810b710 <_ZN5Shell4loopEv+0x16c>)
 810b626:	4293      	cmp	r3, r2
 810b628:	d030      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b62a:	687b      	ldr	r3, [r7, #4]
 810b62c:	68db      	ldr	r3, [r3, #12]
 810b62e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b630:	681b      	ldr	r3, [r3, #0]
 810b632:	4a38      	ldr	r2, [pc, #224]	; (810b714 <_ZN5Shell4loopEv+0x170>)
 810b634:	4293      	cmp	r3, r2
 810b636:	d029      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b638:	687b      	ldr	r3, [r7, #4]
 810b63a:	68db      	ldr	r3, [r3, #12]
 810b63c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b63e:	681b      	ldr	r3, [r3, #0]
 810b640:	4a35      	ldr	r2, [pc, #212]	; (810b718 <_ZN5Shell4loopEv+0x174>)
 810b642:	4293      	cmp	r3, r2
 810b644:	d022      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b646:	687b      	ldr	r3, [r7, #4]
 810b648:	68db      	ldr	r3, [r3, #12]
 810b64a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b64c:	681b      	ldr	r3, [r3, #0]
 810b64e:	4a33      	ldr	r2, [pc, #204]	; (810b71c <_ZN5Shell4loopEv+0x178>)
 810b650:	4293      	cmp	r3, r2
 810b652:	d01b      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b654:	687b      	ldr	r3, [r7, #4]
 810b656:	68db      	ldr	r3, [r3, #12]
 810b658:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b65a:	681b      	ldr	r3, [r3, #0]
 810b65c:	4a30      	ldr	r2, [pc, #192]	; (810b720 <_ZN5Shell4loopEv+0x17c>)
 810b65e:	4293      	cmp	r3, r2
 810b660:	d014      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b662:	687b      	ldr	r3, [r7, #4]
 810b664:	68db      	ldr	r3, [r3, #12]
 810b666:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b668:	681b      	ldr	r3, [r3, #0]
 810b66a:	4a2e      	ldr	r2, [pc, #184]	; (810b724 <_ZN5Shell4loopEv+0x180>)
 810b66c:	4293      	cmp	r3, r2
 810b66e:	d00d      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b670:	687b      	ldr	r3, [r7, #4]
 810b672:	68db      	ldr	r3, [r3, #12]
 810b674:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b676:	681b      	ldr	r3, [r3, #0]
 810b678:	4a2b      	ldr	r2, [pc, #172]	; (810b728 <_ZN5Shell4loopEv+0x184>)
 810b67a:	4293      	cmp	r3, r2
 810b67c:	d006      	beq.n	810b68c <_ZN5Shell4loopEv+0xe8>
 810b67e:	687b      	ldr	r3, [r7, #4]
 810b680:	68db      	ldr	r3, [r3, #12]
 810b682:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b684:	681b      	ldr	r3, [r3, #0]
 810b686:	4a29      	ldr	r2, [pc, #164]	; (810b72c <_ZN5Shell4loopEv+0x188>)
 810b688:	4293      	cmp	r3, r2
 810b68a:	d107      	bne.n	810b69c <_ZN5Shell4loopEv+0xf8>
 810b68c:	687b      	ldr	r3, [r7, #4]
 810b68e:	68db      	ldr	r3, [r3, #12]
 810b690:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b692:	681b      	ldr	r3, [r3, #0]
 810b694:	685b      	ldr	r3, [r3, #4]
 810b696:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 810b69a:	e006      	b.n	810b6aa <_ZN5Shell4loopEv+0x106>
 810b69c:	687b      	ldr	r3, [r7, #4]
 810b69e:	68db      	ldr	r3, [r3, #12]
 810b6a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810b6a2:	681b      	ldr	r3, [r3, #0]
 810b6a4:	685b      	ldr	r3, [r3, #4]
 810b6a6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 810b6aa:	687a      	ldr	r2, [r7, #4]
 810b6ac:	f8c2 3418 	str.w	r3, [r2, #1048]	; 0x418

	while(lastDmaStreamIndex != endDmaStreamIndex) {
 810b6b0:	687b      	ldr	r3, [r7, #4]
 810b6b2:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
 810b6b6:	687b      	ldr	r3, [r7, #4]
 810b6b8:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 810b6bc:	429a      	cmp	r2, r3
 810b6be:	d013      	beq.n	810b6e8 <_ZN5Shell4loopEv+0x144>
		receiveByte(dma_buffer[lastDmaStreamIndex]);
 810b6c0:	687b      	ldr	r3, [r7, #4]
 810b6c2:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 810b6c6:	687a      	ldr	r2, [r7, #4]
 810b6c8:	4413      	add	r3, r2
 810b6ca:	7d1b      	ldrb	r3, [r3, #20]
 810b6cc:	4619      	mov	r1, r3
 810b6ce:	6878      	ldr	r0, [r7, #4]
 810b6d0:	f000 f82e 	bl	810b730 <_ZN5Shell11receiveByteEc>
		lastDmaStreamIndex = (lastDmaStreamIndex + 1) % CMD_BUFFER_SIZE;
 810b6d4:	687b      	ldr	r3, [r7, #4]
 810b6d6:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 810b6da:	3301      	adds	r3, #1
 810b6dc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810b6e0:	687b      	ldr	r3, [r7, #4]
 810b6e2:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
	while(lastDmaStreamIndex != endDmaStreamIndex) {
 810b6e6:	e7e3      	b.n	810b6b0 <_ZN5Shell4loopEv+0x10c>
	}
}
 810b6e8:	bf00      	nop
 810b6ea:	3708      	adds	r7, #8
 810b6ec:	46bd      	mov	sp, r7
 810b6ee:	bd80      	pop	{r7, pc}
 810b6f0:	40020010 	.word	0x40020010
 810b6f4:	40020028 	.word	0x40020028
 810b6f8:	40020040 	.word	0x40020040
 810b6fc:	40020058 	.word	0x40020058
 810b700:	40020070 	.word	0x40020070
 810b704:	40020088 	.word	0x40020088
 810b708:	400200a0 	.word	0x400200a0
 810b70c:	400200b8 	.word	0x400200b8
 810b710:	40020410 	.word	0x40020410
 810b714:	40020428 	.word	0x40020428
 810b718:	40020440 	.word	0x40020440
 810b71c:	40020458 	.word	0x40020458
 810b720:	40020470 	.word	0x40020470
 810b724:	40020488 	.word	0x40020488
 810b728:	400204a0 	.word	0x400204a0
 810b72c:	400204b8 	.word	0x400204b8

0810b730 <_ZN5Shell11receiveByteEc>:


void Shell::receiveByte(char cbuf) {
 810b730:	b580      	push	{r7, lr}
 810b732:	b084      	sub	sp, #16
 810b734:	af00      	add	r7, sp, #0
 810b736:	6078      	str	r0, [r7, #4]
 810b738:	460b      	mov	r3, r1
 810b73a:	70fb      	strb	r3, [r7, #3]
	if(cbuf == '\0') {
 810b73c:	78fb      	ldrb	r3, [r7, #3]
 810b73e:	2b00      	cmp	r3, #0
 810b740:	f000 809f 	beq.w	810b882 <_ZN5Shell11receiveByteEc+0x152>
		return;
	}

	if(cbuf != '\n' && cbuf != '\r' && command_index < CMD_BUFFER_SIZE) {
 810b744:	78fb      	ldrb	r3, [r7, #3]
 810b746:	2b0a      	cmp	r3, #10
 810b748:	d050      	beq.n	810b7ec <_ZN5Shell11receiveByteEc+0xbc>
 810b74a:	78fb      	ldrb	r3, [r7, #3]
 810b74c:	2b0d      	cmp	r3, #13
 810b74e:	d04d      	beq.n	810b7ec <_ZN5Shell11receiveByteEc+0xbc>
		command_buffer[command_index++] = cbuf;
 810b750:	687b      	ldr	r3, [r7, #4]
 810b752:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 810b756:	1c5a      	adds	r2, r3, #1
 810b758:	b2d1      	uxtb	r1, r2
 810b75a:	687a      	ldr	r2, [r7, #4]
 810b75c:	f882 141c 	strb.w	r1, [r2, #1052]	; 0x41c
 810b760:	461a      	mov	r2, r3
 810b762:	687b      	ldr	r3, [r7, #4]
 810b764:	4413      	add	r3, r2
 810b766:	78fa      	ldrb	r2, [r7, #3]
 810b768:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

		if(cbuf == ' ') {
 810b76c:	78fb      	ldrb	r3, [r7, #3]
 810b76e:	2b20      	cmp	r3, #32
 810b770:	f040 8089 	bne.w	810b886 <_ZN5Shell11receiveByteEc+0x156>
			uint8_t start_index = (&cmd.components[cmd.num_components].component[0] - &command_buffer[0]);
 810b774:	687b      	ldr	r3, [r7, #4]
 810b776:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 810b77a:	461a      	mov	r2, r3
 810b77c:	687b      	ldr	r3, [r7, #4]
 810b77e:	3284      	adds	r2, #132	; 0x84
 810b780:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 810b784:	461a      	mov	r2, r3
 810b786:	687b      	ldr	r3, [r7, #4]
 810b788:	f503 7305 	add.w	r3, r3, #532	; 0x214
 810b78c:	1ad3      	subs	r3, r2, r3
 810b78e:	73fb      	strb	r3, [r7, #15]

			cmd.components[cmd.num_components].length = command_index - start_index - 1;
 810b790:	687b      	ldr	r3, [r7, #4]
 810b792:	f893 241c 	ldrb.w	r2, [r3, #1052]	; 0x41c
 810b796:	7bfb      	ldrb	r3, [r7, #15]
 810b798:	1ad3      	subs	r3, r2, r3
 810b79a:	b2db      	uxtb	r3, r3
 810b79c:	687a      	ldr	r2, [r7, #4]
 810b79e:	f892 2460 	ldrb.w	r2, [r2, #1120]	; 0x460
 810b7a2:	4610      	mov	r0, r2
 810b7a4:	3b01      	subs	r3, #1
 810b7a6:	b2d9      	uxtb	r1, r3
 810b7a8:	687a      	ldr	r2, [r7, #4]
 810b7aa:	f100 0384 	add.w	r3, r0, #132	; 0x84
 810b7ae:	00db      	lsls	r3, r3, #3
 810b7b0:	4413      	add	r3, r2
 810b7b2:	460a      	mov	r2, r1
 810b7b4:	711a      	strb	r2, [r3, #4]
			cmd.num_components++;
 810b7b6:	687b      	ldr	r3, [r7, #4]
 810b7b8:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 810b7bc:	3301      	adds	r3, #1
 810b7be:	b2da      	uxtb	r2, r3
 810b7c0:	687b      	ldr	r3, [r7, #4]
 810b7c2:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
			cmd.components[cmd.num_components].component = &command_buffer[command_index];
 810b7c6:	687b      	ldr	r3, [r7, #4]
 810b7c8:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 810b7cc:	461a      	mov	r2, r3
 810b7ce:	687b      	ldr	r3, [r7, #4]
 810b7d0:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 810b7d4:	4618      	mov	r0, r3
 810b7d6:	f502 7304 	add.w	r3, r2, #528	; 0x210
 810b7da:	687a      	ldr	r2, [r7, #4]
 810b7dc:	4413      	add	r3, r2
 810b7de:	1d19      	adds	r1, r3, #4
 810b7e0:	687b      	ldr	r3, [r7, #4]
 810b7e2:	f100 0284 	add.w	r2, r0, #132	; 0x84
 810b7e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
		}
 810b7ea:	e04c      	b.n	810b886 <_ZN5Shell11receiveByteEc+0x156>
	} else {
		uint8_t start_index = (&cmd.components[cmd.num_components].component[0] - &command_buffer[0]);
 810b7ec:	687b      	ldr	r3, [r7, #4]
 810b7ee:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 810b7f2:	461a      	mov	r2, r3
 810b7f4:	687b      	ldr	r3, [r7, #4]
 810b7f6:	3284      	adds	r2, #132	; 0x84
 810b7f8:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 810b7fc:	461a      	mov	r2, r3
 810b7fe:	687b      	ldr	r3, [r7, #4]
 810b800:	f503 7305 	add.w	r3, r3, #532	; 0x214
 810b804:	1ad3      	subs	r3, r2, r3
 810b806:	73bb      	strb	r3, [r7, #14]
		cmd.components[cmd.num_components].length = command_index - start_index;
 810b808:	687b      	ldr	r3, [r7, #4]
 810b80a:	f893 241c 	ldrb.w	r2, [r3, #1052]	; 0x41c
 810b80e:	687b      	ldr	r3, [r7, #4]
 810b810:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 810b814:	4618      	mov	r0, r3
 810b816:	7bbb      	ldrb	r3, [r7, #14]
 810b818:	1ad3      	subs	r3, r2, r3
 810b81a:	b2d9      	uxtb	r1, r3
 810b81c:	687a      	ldr	r2, [r7, #4]
 810b81e:	f100 0384 	add.w	r3, r0, #132	; 0x84
 810b822:	00db      	lsls	r3, r3, #3
 810b824:	4413      	add	r3, r2
 810b826:	460a      	mov	r2, r1
 810b828:	711a      	strb	r2, [r3, #4]

		if(command_index - start_index > 0) {
 810b82a:	687b      	ldr	r3, [r7, #4]
 810b82c:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 810b830:	461a      	mov	r2, r3
 810b832:	7bbb      	ldrb	r3, [r7, #14]
 810b834:	1ad3      	subs	r3, r2, r3
 810b836:	2b00      	cmp	r3, #0
 810b838:	dd07      	ble.n	810b84a <_ZN5Shell11receiveByteEc+0x11a>
			cmd.num_components++;
 810b83a:	687b      	ldr	r3, [r7, #4]
 810b83c:	f893 3460 	ldrb.w	r3, [r3, #1120]	; 0x460
 810b840:	3301      	adds	r3, #1
 810b842:	b2da      	uxtb	r2, r3
 810b844:	687b      	ldr	r3, [r7, #4]
 810b846:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
		}

		terminal->execute(&cmd, &console);
 810b84a:	687b      	ldr	r3, [r7, #4]
 810b84c:	6918      	ldr	r0, [r3, #16]
 810b84e:	687b      	ldr	r3, [r7, #4]
 810b850:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 810b854:	4a0e      	ldr	r2, [pc, #56]	; (810b890 <_ZN5Shell11receiveByteEc+0x160>)
 810b856:	4619      	mov	r1, r3
 810b858:	f000 f84e 	bl	810b8f8 <_ZN8Terminal7executeEP12ShellCommandP7Console>

		command_index = 0;
 810b85c:	687b      	ldr	r3, [r7, #4]
 810b85e:	2200      	movs	r2, #0
 810b860:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
		cmd.num_components = 0;
 810b864:	687b      	ldr	r3, [r7, #4]
 810b866:	2200      	movs	r2, #0
 810b868:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
		cmd.components[0].length = 0;
 810b86c:	687b      	ldr	r3, [r7, #4]
 810b86e:	2200      	movs	r2, #0
 810b870:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
		cmd.components[0].component = command_buffer;
 810b874:	687b      	ldr	r3, [r7, #4]
 810b876:	f503 7205 	add.w	r2, r3, #532	; 0x214
 810b87a:	687b      	ldr	r3, [r7, #4]
 810b87c:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
 810b880:	e002      	b.n	810b888 <_ZN5Shell11receiveByteEc+0x158>
		return;
 810b882:	bf00      	nop
 810b884:	e000      	b.n	810b888 <_ZN5Shell11receiveByteEc+0x158>
		}
 810b886:	bf00      	nop
	}
}
 810b888:	3710      	adds	r7, #16
 810b88a:	46bd      	mov	sp, r7
 810b88c:	bd80      	pop	{r7, pc}
 810b88e:	bf00      	nop
 810b890:	100041dc 	.word	0x100041dc

0810b894 <_ZN16CommandComponent7matchesEPKc>:

struct CommandComponent {
	const char* component;
	uint8_t length;

	bool matches(const char* target) {
 810b894:	b480      	push	{r7}
 810b896:	b085      	sub	sp, #20
 810b898:	af00      	add	r7, sp, #0
 810b89a:	6078      	str	r0, [r7, #4]
 810b89c:	6039      	str	r1, [r7, #0]
		uint8_t i;

		for(i = 0; i < length; i++) {
 810b89e:	2300      	movs	r3, #0
 810b8a0:	73fb      	strb	r3, [r7, #15]
 810b8a2:	687b      	ldr	r3, [r7, #4]
 810b8a4:	791b      	ldrb	r3, [r3, #4]
 810b8a6:	7bfa      	ldrb	r2, [r7, #15]
 810b8a8:	429a      	cmp	r2, r3
 810b8aa:	d216      	bcs.n	810b8da <_ZN16CommandComponent7matchesEPKc+0x46>
			if(target[i] != component[i] || target[i] == '\0') {
 810b8ac:	7bfb      	ldrb	r3, [r7, #15]
 810b8ae:	683a      	ldr	r2, [r7, #0]
 810b8b0:	4413      	add	r3, r2
 810b8b2:	781a      	ldrb	r2, [r3, #0]
 810b8b4:	687b      	ldr	r3, [r7, #4]
 810b8b6:	6819      	ldr	r1, [r3, #0]
 810b8b8:	7bfb      	ldrb	r3, [r7, #15]
 810b8ba:	440b      	add	r3, r1
 810b8bc:	781b      	ldrb	r3, [r3, #0]
 810b8be:	429a      	cmp	r2, r3
 810b8c0:	d105      	bne.n	810b8ce <_ZN16CommandComponent7matchesEPKc+0x3a>
 810b8c2:	7bfb      	ldrb	r3, [r7, #15]
 810b8c4:	683a      	ldr	r2, [r7, #0]
 810b8c6:	4413      	add	r3, r2
 810b8c8:	781b      	ldrb	r3, [r3, #0]
 810b8ca:	2b00      	cmp	r3, #0
 810b8cc:	d101      	bne.n	810b8d2 <_ZN16CommandComponent7matchesEPKc+0x3e>
				return false;
 810b8ce:	2300      	movs	r3, #0
 810b8d0:	e00c      	b.n	810b8ec <_ZN16CommandComponent7matchesEPKc+0x58>
		for(i = 0; i < length; i++) {
 810b8d2:	7bfb      	ldrb	r3, [r7, #15]
 810b8d4:	3301      	adds	r3, #1
 810b8d6:	73fb      	strb	r3, [r7, #15]
 810b8d8:	e7e3      	b.n	810b8a2 <_ZN16CommandComponent7matchesEPKc+0xe>
			}
		}

		return target[i] == '\0';
 810b8da:	7bfb      	ldrb	r3, [r7, #15]
 810b8dc:	683a      	ldr	r2, [r7, #0]
 810b8de:	4413      	add	r3, r2
 810b8e0:	781b      	ldrb	r3, [r3, #0]
 810b8e2:	2b00      	cmp	r3, #0
 810b8e4:	bf0c      	ite	eq
 810b8e6:	2301      	moveq	r3, #1
 810b8e8:	2300      	movne	r3, #0
 810b8ea:	b2db      	uxtb	r3, r3
	}
 810b8ec:	4618      	mov	r0, r3
 810b8ee:	3714      	adds	r7, #20
 810b8f0:	46bd      	mov	sp, r7
 810b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b8f6:	4770      	bx	lr

0810b8f8 <_ZN8Terminal7executeEP12ShellCommandP7Console>:


#define EQUALS(index, str) (cmd->num_components > (index) && cmd->components[(index)].matches((str)))


void Terminal::execute(ShellCommand* cmd, Console* feedback) {
 810b8f8:	b580      	push	{r7, lr}
 810b8fa:	b086      	sub	sp, #24
 810b8fc:	af00      	add	r7, sp, #0
 810b8fe:	60f8      	str	r0, [r7, #12]
 810b900:	60b9      	str	r1, [r7, #8]
 810b902:	607a      	str	r2, [r7, #4]
	if(cmd->num_components > 0) {
 810b904:	68bb      	ldr	r3, [r7, #8]
 810b906:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810b90a:	2b00      	cmp	r3, #0
 810b90c:	f000 81e3 	beq.w	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		if(EQUALS(0, "help")) {
 810b910:	68bb      	ldr	r3, [r7, #8]
 810b912:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810b916:	2b00      	cmp	r3, #0
 810b918:	d009      	beq.n	810b92e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x36>
 810b91a:	68bb      	ldr	r3, [r7, #8]
 810b91c:	49a8      	ldr	r1, [pc, #672]	; (810bbc0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2c8>)
 810b91e:	4618      	mov	r0, r3
 810b920:	f7ff ffb8 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810b924:	4603      	mov	r3, r0
 810b926:	2b00      	cmp	r3, #0
 810b928:	d001      	beq.n	810b92e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x36>
 810b92a:	2301      	movs	r3, #1
 810b92c:	e000      	b.n	810b930 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x38>
 810b92e:	2300      	movs	r3, #0
 810b930:	2b00      	cmp	r3, #0
 810b932:	d01c      	beq.n	810b96e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x76>
			feedback->printf("> Xplore Avionics available commands:\r\n");
 810b934:	49a3      	ldr	r1, [pc, #652]	; (810bbc4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2cc>)
 810b936:	6878      	ldr	r0, [r7, #4]
 810b938:	f7ff fd73 	bl	810b422 <_ZN7Console6printfEPKcz>
			feedback->printf("> clear: clears the screen\r\n");
 810b93c:	49a2      	ldr	r1, [pc, #648]	; (810bbc8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2d0>)
 810b93e:	6878      	ldr	r0, [r7, #4]
 810b940:	f7ff fd6f 	bl	810b422 <_ZN7Console6printfEPKcz>
			feedback->printf("> help: shows this help page\r\n");
 810b944:	49a1      	ldr	r1, [pc, #644]	; (810bbcc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2d4>)
 810b946:	6878      	ldr	r0, [r7, #4]
 810b948:	f7ff fd6b 	bl	810b422 <_ZN7Console6printfEPKcz>
			feedback->printf("> monitor: enables or disables a specific monitor\r\n");
 810b94c:	49a0      	ldr	r1, [pc, #640]	; (810bbd0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2d8>)
 810b94e:	6878      	ldr	r0, [r7, #4]
 810b950:	f7ff fd67 	bl	810b422 <_ZN7Console6printfEPKcz>
			feedback->printf("> profiler: enables or disables the embedded profiler\r\n");
 810b954:	499f      	ldr	r1, [pc, #636]	; (810bbd4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2dc>)
 810b956:	6878      	ldr	r0, [r7, #4]
 810b958:	f7ff fd63 	bl	810b422 <_ZN7Console6printfEPKcz>
			feedback->printf("> reset: performs a software reset of the avionics\r\n");
 810b95c:	499e      	ldr	r1, [pc, #632]	; (810bbd8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2e0>)
 810b95e:	6878      	ldr	r0, [r7, #4]
 810b960:	f7ff fd5f 	bl	810b422 <_ZN7Console6printfEPKcz>
			feedback->printf("> version: displays the current terminal version\r\n");
 810b964:	499d      	ldr	r1, [pc, #628]	; (810bbdc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2e4>)
 810b966:	6878      	ldr	r0, [r7, #4]
 810b968:	f7ff fd5b 	bl	810b422 <_ZN7Console6printfEPKcz>
			}
		} else {
			feedback->printf("> %.*s: command not found\r\n", cmd->components[0].length, cmd->components[0].component);
		}
	}
}
 810b96c:	e1b3      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "version")) {
 810b96e:	68bb      	ldr	r3, [r7, #8]
 810b970:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810b974:	2b00      	cmp	r3, #0
 810b976:	d009      	beq.n	810b98c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x94>
 810b978:	68bb      	ldr	r3, [r7, #8]
 810b97a:	4999      	ldr	r1, [pc, #612]	; (810bbe0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2e8>)
 810b97c:	4618      	mov	r0, r3
 810b97e:	f7ff ff89 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810b982:	4603      	mov	r3, r0
 810b984:	2b00      	cmp	r3, #0
 810b986:	d001      	beq.n	810b98c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x94>
 810b988:	2301      	movs	r3, #1
 810b98a:	e000      	b.n	810b98e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x96>
 810b98c:	2300      	movs	r3, #0
 810b98e:	2b00      	cmp	r3, #0
 810b990:	d004      	beq.n	810b99c <_ZN8Terminal7executeEP12ShellCommandP7Console+0xa4>
			feedback->printf("> Xplore Avionics Terminal v1.0 by Arion Zimmermann\r\n");
 810b992:	4994      	ldr	r1, [pc, #592]	; (810bbe4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2ec>)
 810b994:	6878      	ldr	r0, [r7, #4]
 810b996:	f7ff fd44 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810b99a:	e19c      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "reset")) {
 810b99c:	68bb      	ldr	r3, [r7, #8]
 810b99e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810b9a2:	2b00      	cmp	r3, #0
 810b9a4:	d009      	beq.n	810b9ba <_ZN8Terminal7executeEP12ShellCommandP7Console+0xc2>
 810b9a6:	68bb      	ldr	r3, [r7, #8]
 810b9a8:	498f      	ldr	r1, [pc, #572]	; (810bbe8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2f0>)
 810b9aa:	4618      	mov	r0, r3
 810b9ac:	f7ff ff72 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810b9b0:	4603      	mov	r3, r0
 810b9b2:	2b00      	cmp	r3, #0
 810b9b4:	d001      	beq.n	810b9ba <_ZN8Terminal7executeEP12ShellCommandP7Console+0xc2>
 810b9b6:	2301      	movs	r3, #1
 810b9b8:	e000      	b.n	810b9bc <_ZN8Terminal7executeEP12ShellCommandP7Console+0xc4>
 810b9ba:	2300      	movs	r3, #0
 810b9bc:	2b00      	cmp	r3, #0
 810b9be:	d002      	beq.n	810b9c6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xce>
			HAL_NVIC_SystemReset();
 810b9c0:	f7f6 fd6b 	bl	810249a <HAL_NVIC_SystemReset>
}
 810b9c4:	e187      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "time")) {
 810b9c6:	68bb      	ldr	r3, [r7, #8]
 810b9c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810b9cc:	2b00      	cmp	r3, #0
 810b9ce:	d009      	beq.n	810b9e4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xec>
 810b9d0:	68bb      	ldr	r3, [r7, #8]
 810b9d2:	4986      	ldr	r1, [pc, #536]	; (810bbec <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2f4>)
 810b9d4:	4618      	mov	r0, r3
 810b9d6:	f7ff ff5d 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810b9da:	4603      	mov	r3, r0
 810b9dc:	2b00      	cmp	r3, #0
 810b9de:	d001      	beq.n	810b9e4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xec>
 810b9e0:	2301      	movs	r3, #1
 810b9e2:	e000      	b.n	810b9e6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0xee>
 810b9e4:	2300      	movs	r3, #0
 810b9e6:	2b00      	cmp	r3, #0
 810b9e8:	d008      	beq.n	810b9fc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x104>
			feedback->printf("%d\r\n", HAL_GetTick());
 810b9ea:	f7f6 fc55 	bl	8102298 <HAL_GetTick>
 810b9ee:	4603      	mov	r3, r0
 810b9f0:	461a      	mov	r2, r3
 810b9f2:	497f      	ldr	r1, [pc, #508]	; (810bbf0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2f8>)
 810b9f4:	6878      	ldr	r0, [r7, #4]
 810b9f6:	f7ff fd14 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810b9fa:	e16c      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "clear")) {
 810b9fc:	68bb      	ldr	r3, [r7, #8]
 810b9fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810ba02:	2b00      	cmp	r3, #0
 810ba04:	d009      	beq.n	810ba1a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x122>
 810ba06:	68bb      	ldr	r3, [r7, #8]
 810ba08:	497a      	ldr	r1, [pc, #488]	; (810bbf4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x2fc>)
 810ba0a:	4618      	mov	r0, r3
 810ba0c:	f7ff ff42 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810ba10:	4603      	mov	r3, r0
 810ba12:	2b00      	cmp	r3, #0
 810ba14:	d001      	beq.n	810ba1a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x122>
 810ba16:	2301      	movs	r3, #1
 810ba18:	e000      	b.n	810ba1c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x124>
 810ba1a:	2300      	movs	r3, #0
 810ba1c:	2b00      	cmp	r3, #0
 810ba1e:	d004      	beq.n	810ba2a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x132>
			feedback->printf("\x1b[2J\x1b[H\e7");
 810ba20:	4975      	ldr	r1, [pc, #468]	; (810bbf8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x300>)
 810ba22:	6878      	ldr	r0, [r7, #4]
 810ba24:	f7ff fcfd 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810ba28:	e155      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "profiler")) {
 810ba2a:	68bb      	ldr	r3, [r7, #8]
 810ba2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810ba30:	2b00      	cmp	r3, #0
 810ba32:	d009      	beq.n	810ba48 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x150>
 810ba34:	68bb      	ldr	r3, [r7, #8]
 810ba36:	4971      	ldr	r1, [pc, #452]	; (810bbfc <_ZN8Terminal7executeEP12ShellCommandP7Console+0x304>)
 810ba38:	4618      	mov	r0, r3
 810ba3a:	f7ff ff2b 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810ba3e:	4603      	mov	r3, r0
 810ba40:	2b00      	cmp	r3, #0
 810ba42:	d001      	beq.n	810ba48 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x150>
 810ba44:	2301      	movs	r3, #1
 810ba46:	e000      	b.n	810ba4a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x152>
 810ba48:	2300      	movs	r3, #0
 810ba4a:	2b00      	cmp	r3, #0
 810ba4c:	d042      	beq.n	810bad4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1dc>
			if(EQUALS(1, "enable")) {
 810ba4e:	68bb      	ldr	r3, [r7, #8]
 810ba50:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810ba54:	2b01      	cmp	r3, #1
 810ba56:	d90a      	bls.n	810ba6e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x176>
 810ba58:	68bb      	ldr	r3, [r7, #8]
 810ba5a:	3308      	adds	r3, #8
 810ba5c:	4968      	ldr	r1, [pc, #416]	; (810bc00 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x308>)
 810ba5e:	4618      	mov	r0, r3
 810ba60:	f7ff ff18 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810ba64:	4603      	mov	r3, r0
 810ba66:	2b00      	cmp	r3, #0
 810ba68:	d001      	beq.n	810ba6e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x176>
 810ba6a:	2301      	movs	r3, #1
 810ba6c:	e000      	b.n	810ba70 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x178>
 810ba6e:	2300      	movs	r3, #0
 810ba70:	2b00      	cmp	r3, #0
 810ba72:	d00b      	beq.n	810ba8c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x194>
				profiler.enable();
 810ba74:	4863      	ldr	r0, [pc, #396]	; (810bc04 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x30c>)
 810ba76:	f7ff fd1b 	bl	810b4b0 <_ZN8Profiler6enableEv>
				feedback->printf("\x1b[2J");
 810ba7a:	4963      	ldr	r1, [pc, #396]	; (810bc08 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x310>)
 810ba7c:	6878      	ldr	r0, [r7, #4]
 810ba7e:	f7ff fcd0 	bl	810b422 <_ZN7Console6printfEPKcz>
				feedback->printf("> Profiler now enabled\r\n");
 810ba82:	4962      	ldr	r1, [pc, #392]	; (810bc0c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x314>)
 810ba84:	6878      	ldr	r0, [r7, #4]
 810ba86:	f7ff fccc 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810ba8a:	e124      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
			} else if(EQUALS(1, "disable")) {
 810ba8c:	68bb      	ldr	r3, [r7, #8]
 810ba8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810ba92:	2b01      	cmp	r3, #1
 810ba94:	d90a      	bls.n	810baac <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1b4>
 810ba96:	68bb      	ldr	r3, [r7, #8]
 810ba98:	3308      	adds	r3, #8
 810ba9a:	495d      	ldr	r1, [pc, #372]	; (810bc10 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x318>)
 810ba9c:	4618      	mov	r0, r3
 810ba9e:	f7ff fef9 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810baa2:	4603      	mov	r3, r0
 810baa4:	2b00      	cmp	r3, #0
 810baa6:	d001      	beq.n	810baac <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1b4>
 810baa8:	2301      	movs	r3, #1
 810baaa:	e000      	b.n	810baae <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1b6>
 810baac:	2300      	movs	r3, #0
 810baae:	2b00      	cmp	r3, #0
 810bab0:	d00b      	beq.n	810baca <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1d2>
				profiler.disable();
 810bab2:	4854      	ldr	r0, [pc, #336]	; (810bc04 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x30c>)
 810bab4:	f7ff fd1c 	bl	810b4f0 <_ZN8Profiler7disableEv>
				feedback->printf("\x1b[2J");
 810bab8:	4953      	ldr	r1, [pc, #332]	; (810bc08 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x310>)
 810baba:	6878      	ldr	r0, [r7, #4]
 810babc:	f7ff fcb1 	bl	810b422 <_ZN7Console6printfEPKcz>
				feedback->printf("> Profiler now disabled\r\n");
 810bac0:	4954      	ldr	r1, [pc, #336]	; (810bc14 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x31c>)
 810bac2:	6878      	ldr	r0, [r7, #4]
 810bac4:	f7ff fcad 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bac8:	e105      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
				feedback->printf("> Usage: profiler { enable | disable }\r\n");
 810baca:	4953      	ldr	r1, [pc, #332]	; (810bc18 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x320>)
 810bacc:	6878      	ldr	r0, [r7, #4]
 810bace:	f7ff fca8 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bad2:	e100      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "verbose")) {
 810bad4:	68bb      	ldr	r3, [r7, #8]
 810bad6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bada:	2b00      	cmp	r3, #0
 810badc:	d009      	beq.n	810baf2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1fa>
 810bade:	68bb      	ldr	r3, [r7, #8]
 810bae0:	494e      	ldr	r1, [pc, #312]	; (810bc1c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x324>)
 810bae2:	4618      	mov	r0, r3
 810bae4:	f7ff fed6 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810bae8:	4603      	mov	r3, r0
 810baea:	2b00      	cmp	r3, #0
 810baec:	d001      	beq.n	810baf2 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1fa>
 810baee:	2301      	movs	r3, #1
 810baf0:	e000      	b.n	810baf4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x1fc>
 810baf2:	2300      	movs	r3, #0
 810baf4:	2b00      	cmp	r3, #0
 810baf6:	d03a      	beq.n	810bb6e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x276>
			if(EQUALS(1, "on")) {
 810baf8:	68bb      	ldr	r3, [r7, #8]
 810bafa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bafe:	2b01      	cmp	r3, #1
 810bb00:	d90a      	bls.n	810bb18 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x220>
 810bb02:	68bb      	ldr	r3, [r7, #8]
 810bb04:	3308      	adds	r3, #8
 810bb06:	4946      	ldr	r1, [pc, #280]	; (810bc20 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x328>)
 810bb08:	4618      	mov	r0, r3
 810bb0a:	f7ff fec3 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810bb0e:	4603      	mov	r3, r0
 810bb10:	2b00      	cmp	r3, #0
 810bb12:	d001      	beq.n	810bb18 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x220>
 810bb14:	2301      	movs	r3, #1
 810bb16:	e000      	b.n	810bb1a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x222>
 810bb18:	2300      	movs	r3, #0
 810bb1a:	2b00      	cmp	r3, #0
 810bb1c:	d007      	beq.n	810bb2e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x236>
				verbose = true;
 810bb1e:	68fb      	ldr	r3, [r7, #12]
 810bb20:	2201      	movs	r2, #1
 810bb22:	701a      	strb	r2, [r3, #0]
				feedback->printf("> Verbose mode enabled\r\n");
 810bb24:	493f      	ldr	r1, [pc, #252]	; (810bc24 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x32c>)
 810bb26:	6878      	ldr	r0, [r7, #4]
 810bb28:	f7ff fc7b 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bb2c:	e0d3      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
			} else if(EQUALS(1, "off")) {
 810bb2e:	68bb      	ldr	r3, [r7, #8]
 810bb30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bb34:	2b01      	cmp	r3, #1
 810bb36:	d90a      	bls.n	810bb4e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x256>
 810bb38:	68bb      	ldr	r3, [r7, #8]
 810bb3a:	3308      	adds	r3, #8
 810bb3c:	493a      	ldr	r1, [pc, #232]	; (810bc28 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x330>)
 810bb3e:	4618      	mov	r0, r3
 810bb40:	f7ff fea8 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810bb44:	4603      	mov	r3, r0
 810bb46:	2b00      	cmp	r3, #0
 810bb48:	d001      	beq.n	810bb4e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x256>
 810bb4a:	2301      	movs	r3, #1
 810bb4c:	e000      	b.n	810bb50 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x258>
 810bb4e:	2300      	movs	r3, #0
 810bb50:	2b00      	cmp	r3, #0
 810bb52:	d007      	beq.n	810bb64 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x26c>
				verbose = false;
 810bb54:	68fb      	ldr	r3, [r7, #12]
 810bb56:	2200      	movs	r2, #0
 810bb58:	701a      	strb	r2, [r3, #0]
				feedback->printf("> Verbose mode disabled\r\n");
 810bb5a:	4934      	ldr	r1, [pc, #208]	; (810bc2c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x334>)
 810bb5c:	6878      	ldr	r0, [r7, #4]
 810bb5e:	f7ff fc60 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bb62:	e0b8      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
				feedback->printf("> Usage: verbose { on | off }\r\n");
 810bb64:	4932      	ldr	r1, [pc, #200]	; (810bc30 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x338>)
 810bb66:	6878      	ldr	r0, [r7, #4]
 810bb68:	f7ff fc5b 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bb6c:	e0b3      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
		} else if(EQUALS(0, "monitor")) {
 810bb6e:	68bb      	ldr	r3, [r7, #8]
 810bb70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bb74:	2b00      	cmp	r3, #0
 810bb76:	d009      	beq.n	810bb8c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x294>
 810bb78:	68bb      	ldr	r3, [r7, #8]
 810bb7a:	492e      	ldr	r1, [pc, #184]	; (810bc34 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x33c>)
 810bb7c:	4618      	mov	r0, r3
 810bb7e:	f7ff fe89 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810bb82:	4603      	mov	r3, r0
 810bb84:	2b00      	cmp	r3, #0
 810bb86:	d001      	beq.n	810bb8c <_ZN8Terminal7executeEP12ShellCommandP7Console+0x294>
 810bb88:	2301      	movs	r3, #1
 810bb8a:	e000      	b.n	810bb8e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x296>
 810bb8c:	2300      	movs	r3, #0
 810bb8e:	2b00      	cmp	r3, #0
 810bb90:	f000 8098 	beq.w	810bcc4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3cc>
			if(EQUALS(1, "enable") && cmd->num_components >= 3) {
 810bb94:	68bb      	ldr	r3, [r7, #8]
 810bb96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bb9a:	2b01      	cmp	r3, #1
 810bb9c:	d94c      	bls.n	810bc38 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x340>
 810bb9e:	68bb      	ldr	r3, [r7, #8]
 810bba0:	3308      	adds	r3, #8
 810bba2:	4917      	ldr	r1, [pc, #92]	; (810bc00 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x308>)
 810bba4:	4618      	mov	r0, r3
 810bba6:	f7ff fe75 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810bbaa:	4603      	mov	r3, r0
 810bbac:	2b00      	cmp	r3, #0
 810bbae:	d043      	beq.n	810bc38 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x340>
 810bbb0:	68bb      	ldr	r3, [r7, #8]
 810bbb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bbb6:	2b02      	cmp	r3, #2
 810bbb8:	d93e      	bls.n	810bc38 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x340>
 810bbba:	2301      	movs	r3, #1
 810bbbc:	e03d      	b.n	810bc3a <_ZN8Terminal7executeEP12ShellCommandP7Console+0x342>
 810bbbe:	bf00      	nop
 810bbc0:	08113ba4 	.word	0x08113ba4
 810bbc4:	08113bac 	.word	0x08113bac
 810bbc8:	08113bd4 	.word	0x08113bd4
 810bbcc:	08113bf4 	.word	0x08113bf4
 810bbd0:	08113c14 	.word	0x08113c14
 810bbd4:	08113c48 	.word	0x08113c48
 810bbd8:	08113c80 	.word	0x08113c80
 810bbdc:	08113cb8 	.word	0x08113cb8
 810bbe0:	08113cec 	.word	0x08113cec
 810bbe4:	08113cf4 	.word	0x08113cf4
 810bbe8:	08113d2c 	.word	0x08113d2c
 810bbec:	08113d34 	.word	0x08113d34
 810bbf0:	08113d3c 	.word	0x08113d3c
 810bbf4:	08113d44 	.word	0x08113d44
 810bbf8:	08113d4c 	.word	0x08113d4c
 810bbfc:	08113d58 	.word	0x08113d58
 810bc00:	08113d64 	.word	0x08113d64
 810bc04:	100042e4 	.word	0x100042e4
 810bc08:	08113d6c 	.word	0x08113d6c
 810bc0c:	08113d74 	.word	0x08113d74
 810bc10:	08113d90 	.word	0x08113d90
 810bc14:	08113d98 	.word	0x08113d98
 810bc18:	08113db4 	.word	0x08113db4
 810bc1c:	08113de0 	.word	0x08113de0
 810bc20:	08113de8 	.word	0x08113de8
 810bc24:	08113dec 	.word	0x08113dec
 810bc28:	08113e08 	.word	0x08113e08
 810bc2c:	08113e0c 	.word	0x08113e0c
 810bc30:	08113e28 	.word	0x08113e28
 810bc34:	08113e48 	.word	0x08113e48
 810bc38:	2300      	movs	r3, #0
 810bc3a:	2b00      	cmp	r3, #0
 810bc3c:	d020      	beq.n	810bc80 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x388>
				uint8_t location = 0;
 810bc3e:	2300      	movs	r3, #0
 810bc40:	75fb      	strb	r3, [r7, #23]
				uint8_t refresh_rate = 1;
 810bc42:	2301      	movs	r3, #1
 810bc44:	75bb      	strb	r3, [r7, #22]
				if(cmd->num_components > 3) {
 810bc46:	68bb      	ldr	r3, [r7, #8]
 810bc48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bc4c:	2b03      	cmp	r3, #3
 810bc4e:	d906      	bls.n	810bc5e <_ZN8Terminal7executeEP12ShellCommandP7Console+0x366>
					location = atoi(cmd->components[3].component);
 810bc50:	68bb      	ldr	r3, [r7, #8]
 810bc52:	699b      	ldr	r3, [r3, #24]
 810bc54:	4618      	mov	r0, r3
 810bc56:	f005 f881 	bl	8110d5c <atoi>
 810bc5a:	4603      	mov	r3, r0
 810bc5c:	75fb      	strb	r3, [r7, #23]
				if(cmd->num_components > 4) {
 810bc5e:	68bb      	ldr	r3, [r7, #8]
 810bc60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bc64:	2b04      	cmp	r3, #4
 810bc66:	d906      	bls.n	810bc76 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x37e>
					refresh_rate = atoi(cmd->components[4].component);
 810bc68:	68bb      	ldr	r3, [r7, #8]
 810bc6a:	6a1b      	ldr	r3, [r3, #32]
 810bc6c:	4618      	mov	r0, r3
 810bc6e:	f005 f875 	bl	8110d5c <atoi>
 810bc72:	4603      	mov	r3, r0
 810bc74:	75bb      	strb	r3, [r7, #22]
				feedback->printf("\x1b[2J");
 810bc76:	491a      	ldr	r1, [pc, #104]	; (810bce0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3e8>)
 810bc78:	6878      	ldr	r0, [r7, #4]
 810bc7a:	f7ff fbd2 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bc7e:	e02a      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
			} else if(EQUALS(1, "disable") && cmd->num_components == 3) {
 810bc80:	68bb      	ldr	r3, [r7, #8]
 810bc82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bc86:	2b01      	cmp	r3, #1
 810bc88:	d90f      	bls.n	810bcaa <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3b2>
 810bc8a:	68bb      	ldr	r3, [r7, #8]
 810bc8c:	3308      	adds	r3, #8
 810bc8e:	4915      	ldr	r1, [pc, #84]	; (810bce4 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3ec>)
 810bc90:	4618      	mov	r0, r3
 810bc92:	f7ff fdff 	bl	810b894 <_ZN16CommandComponent7matchesEPKc>
 810bc96:	4603      	mov	r3, r0
 810bc98:	2b00      	cmp	r3, #0
 810bc9a:	d006      	beq.n	810bcaa <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3b2>
 810bc9c:	68bb      	ldr	r3, [r7, #8]
 810bc9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810bca2:	2b03      	cmp	r3, #3
 810bca4:	d101      	bne.n	810bcaa <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3b2>
 810bca6:	2301      	movs	r3, #1
 810bca8:	e000      	b.n	810bcac <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3b4>
 810bcaa:	2300      	movs	r3, #0
 810bcac:	2b00      	cmp	r3, #0
 810bcae:	d004      	beq.n	810bcba <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3c2>
				feedback->printf("\x1b[2J");
 810bcb0:	490b      	ldr	r1, [pc, #44]	; (810bce0 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3e8>)
 810bcb2:	6878      	ldr	r0, [r7, #4]
 810bcb4:	f7ff fbb5 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bcb8:	e00d      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
				feedback->printf("> Usage: monitor { enable | disable } { sensor | state | kalman | flash | can | telemetry | airbrakes } [location] [refresh rate; default: 10]\r\n");
 810bcba:	490b      	ldr	r1, [pc, #44]	; (810bce8 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3f0>)
 810bcbc:	6878      	ldr	r0, [r7, #4]
 810bcbe:	f7ff fbb0 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bcc2:	e008      	b.n	810bcd6 <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3de>
			feedback->printf("> %.*s: command not found\r\n", cmd->components[0].length, cmd->components[0].component);
 810bcc4:	68bb      	ldr	r3, [r7, #8]
 810bcc6:	791b      	ldrb	r3, [r3, #4]
 810bcc8:	461a      	mov	r2, r3
 810bcca:	68bb      	ldr	r3, [r7, #8]
 810bccc:	681b      	ldr	r3, [r3, #0]
 810bcce:	4907      	ldr	r1, [pc, #28]	; (810bcec <_ZN8Terminal7executeEP12ShellCommandP7Console+0x3f4>)
 810bcd0:	6878      	ldr	r0, [r7, #4]
 810bcd2:	f7ff fba6 	bl	810b422 <_ZN7Console6printfEPKcz>
}
 810bcd6:	bf00      	nop
 810bcd8:	3718      	adds	r7, #24
 810bcda:	46bd      	mov	sp, r7
 810bcdc:	bd80      	pop	{r7, pc}
 810bcde:	bf00      	nop
 810bce0:	08113d6c 	.word	0x08113d6c
 810bce4:	08113d90 	.word	0x08113d90
 810bce8:	08113e50 	.word	0x08113e50
 810bcec:	08113ee4 	.word	0x08113ee4

0810bcf0 <_Znwj>:

#include "Operators.h"

#include "cmsis_os.h"

void * operator new(size_t size) {
 810bcf0:	b580      	push	{r7, lr}
 810bcf2:	b082      	sub	sp, #8
 810bcf4:	af00      	add	r7, sp, #0
 810bcf6:	6078      	str	r0, [r7, #4]
    return pvPortMalloc(size);
 810bcf8:	6878      	ldr	r0, [r7, #4]
 810bcfa:	f7fd fa57 	bl	81091ac <pvPortMalloc>
 810bcfe:	4603      	mov	r3, r0
}
 810bd00:	4618      	mov	r0, r3
 810bd02:	3708      	adds	r7, #8
 810bd04:	46bd      	mov	sp, r7
 810bd06:	bd80      	pop	{r7, pc}

0810bd08 <_ZdlPv>:

void * operator new[](size_t size) {
    return pvPortMalloc(size);
}

void operator delete(void* ptr) {
 810bd08:	b580      	push	{r7, lr}
 810bd0a:	b082      	sub	sp, #8
 810bd0c:	af00      	add	r7, sp, #0
 810bd0e:	6078      	str	r0, [r7, #4]
    vPortFree(ptr);
 810bd10:	6878      	ldr	r0, [r7, #4]
 810bd12:	f7fd fb0d 	bl	8109330 <vPortFree>
}
 810bd16:	bf00      	nop
 810bd18:	3708      	adds	r7, #8
 810bd1a:	46bd      	mov	sp, r7
 810bd1c:	bd80      	pop	{r7, pc}

0810bd1e <_ZN7ADS111313ads1113_delayEi>:

#include <Libraries/ADS1113/ads1113.h>

#define MAX_VALUE 32768

void ADS1113::ads1113_delay(int time){
 810bd1e:	b580      	push	{r7, lr}
 810bd20:	b082      	sub	sp, #8
 810bd22:	af00      	add	r7, sp, #0
 810bd24:	6078      	str	r0, [r7, #4]
 810bd26:	6039      	str	r1, [r7, #0]
#ifdef FREERTOS_ENABLED
  osDelay(time);
 810bd28:	683b      	ldr	r3, [r7, #0]
 810bd2a:	4618      	mov	r0, r3
 810bd2c:	f7fd f9f6 	bl	810911c <osDelay>
#else
  HAL_Delay(time);
#endif
}
 810bd30:	bf00      	nop
 810bd32:	3708      	adds	r7, #8
 810bd34:	46bd      	mov	sp, r7
 810bd36:	bd80      	pop	{r7, pc}

0810bd38 <_ZN7ADS1113C1EP19__I2C_HandleTypeDefhf>:

ADS1113::ADS1113(I2C_HandleTypeDef *hi2c, uint8_t i2cAddress, float multiplier):
 810bd38:	b480      	push	{r7}
 810bd3a:	b085      	sub	sp, #20
 810bd3c:	af00      	add	r7, sp, #0
 810bd3e:	60f8      	str	r0, [r7, #12]
 810bd40:	60b9      	str	r1, [r7, #8]
 810bd42:	4613      	mov	r3, r2
 810bd44:	ed87 0a00 	vstr	s0, [r7]
 810bd48:	71fb      	strb	r3, [r7, #7]
	_i2cAddress(i2cAddress),
	_conversionDelay(ADS1113_CONVERSIONDELAY),
	_bitShift(0),
	_ads1113_i2c_port(hi2c),
	_multiplier(multiplier / (MAX_VALUE >> _bitShift))
 810bd4a:	68fb      	ldr	r3, [r7, #12]
 810bd4c:	79fa      	ldrb	r2, [r7, #7]
 810bd4e:	701a      	strb	r2, [r3, #0]
 810bd50:	68fb      	ldr	r3, [r7, #12]
 810bd52:	2209      	movs	r2, #9
 810bd54:	705a      	strb	r2, [r3, #1]
 810bd56:	68fb      	ldr	r3, [r7, #12]
 810bd58:	2200      	movs	r2, #0
 810bd5a:	709a      	strb	r2, [r3, #2]
 810bd5c:	68fb      	ldr	r3, [r7, #12]
 810bd5e:	68ba      	ldr	r2, [r7, #8]
 810bd60:	605a      	str	r2, [r3, #4]
 810bd62:	68fb      	ldr	r3, [r7, #12]
 810bd64:	789b      	ldrb	r3, [r3, #2]
 810bd66:	461a      	mov	r2, r3
 810bd68:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810bd6c:	4113      	asrs	r3, r2
 810bd6e:	ee07 3a90 	vmov	s15, r3
 810bd72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 810bd76:	edd7 6a00 	vldr	s13, [r7]
 810bd7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810bd7e:	68fb      	ldr	r3, [r7, #12]
 810bd80:	edc3 7a02 	vstr	s15, [r3, #8]
{}
 810bd84:	68fb      	ldr	r3, [r7, #12]
 810bd86:	4618      	mov	r0, r3
 810bd88:	3714      	adds	r7, #20
 810bd8a:	46bd      	mov	sp, r7
 810bd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bd90:	4770      	bx	lr

0810bd92 <_ZN7ADS11135beginEv>:

bool ADS1113::begin(){
 810bd92:	b580      	push	{r7, lr}
 810bd94:	b082      	sub	sp, #8
 810bd96:	af00      	add	r7, sp, #0
 810bd98:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_Init(_ads1113_i2c_port) == HAL_OK){
 810bd9a:	687b      	ldr	r3, [r7, #4]
 810bd9c:	685b      	ldr	r3, [r3, #4]
 810bd9e:	4618      	mov	r0, r3
 810bda0:	f7f9 f8f0 	bl	8104f84 <HAL_I2C_Init>
 810bda4:	4603      	mov	r3, r0
 810bda6:	2b00      	cmp	r3, #0
 810bda8:	bf0c      	ite	eq
 810bdaa:	2301      	moveq	r3, #1
 810bdac:	2300      	movne	r3, #0
 810bdae:	b2db      	uxtb	r3, r3
 810bdb0:	2b00      	cmp	r3, #0
 810bdb2:	d014      	beq.n	810bdde <_ZN7ADS11135beginEv+0x4c>
		if(HAL_I2C_IsDeviceReady(_ads1113_i2c_port, (_i2cAddress<<1), 10, 100) == HAL_OK)
 810bdb4:	687b      	ldr	r3, [r7, #4]
 810bdb6:	6858      	ldr	r0, [r3, #4]
 810bdb8:	687b      	ldr	r3, [r7, #4]
 810bdba:	781b      	ldrb	r3, [r3, #0]
 810bdbc:	b29b      	uxth	r3, r3
 810bdbe:	005b      	lsls	r3, r3, #1
 810bdc0:	b299      	uxth	r1, r3
 810bdc2:	2364      	movs	r3, #100	; 0x64
 810bdc4:	220a      	movs	r2, #10
 810bdc6:	f7f9 fd85 	bl	81058d4 <HAL_I2C_IsDeviceReady>
 810bdca:	4603      	mov	r3, r0
 810bdcc:	2b00      	cmp	r3, #0
 810bdce:	bf0c      	ite	eq
 810bdd0:	2301      	moveq	r3, #1
 810bdd2:	2300      	movne	r3, #0
 810bdd4:	b2db      	uxtb	r3, r3
 810bdd6:	2b00      	cmp	r3, #0
 810bdd8:	d001      	beq.n	810bdde <_ZN7ADS11135beginEv+0x4c>
			return true;
 810bdda:	2301      	movs	r3, #1
 810bddc:	e000      	b.n	810bde0 <_ZN7ADS11135beginEv+0x4e>
	}
	return false;
 810bdde:	2300      	movs	r3, #0
}
 810bde0:	4618      	mov	r0, r3
 810bde2:	3708      	adds	r7, #8
 810bde4:	46bd      	mov	sp, r7
 810bde6:	bd80      	pop	{r7, pc}

0810bde8 <_ZL13writeRegisterP19__I2C_HandleTypeDeftht>:

/* Write to register in ADS1113 directly */
static void writeRegister(I2C_HandleTypeDef* i2c_port, uint16_t i2cAddress, uint8_t reg, uint16_t value) {
 810bde8:	b580      	push	{r7, lr}
 810bdea:	b08a      	sub	sp, #40	; 0x28
 810bdec:	af04      	add	r7, sp, #16
 810bdee:	60f8      	str	r0, [r7, #12]
 810bdf0:	4608      	mov	r0, r1
 810bdf2:	4611      	mov	r1, r2
 810bdf4:	461a      	mov	r2, r3
 810bdf6:	4603      	mov	r3, r0
 810bdf8:	817b      	strh	r3, [r7, #10]
 810bdfa:	460b      	mov	r3, r1
 810bdfc:	727b      	strb	r3, [r7, #9]
 810bdfe:	4613      	mov	r3, r2
 810be00:	80fb      	strh	r3, [r7, #6]
	uint8_t pData[2];
	pData[0] = (value >> 8);
 810be02:	88fb      	ldrh	r3, [r7, #6]
 810be04:	121b      	asrs	r3, r3, #8
 810be06:	b2db      	uxtb	r3, r3
 810be08:	753b      	strb	r3, [r7, #20]
	pData[1] = value & 0xff;
 810be0a:	88fb      	ldrh	r3, [r7, #6]
 810be0c:	b2db      	uxtb	r3, r3
 810be0e:	757b      	strb	r3, [r7, #21]

	while(HAL_I2C_IsDeviceReady(i2c_port, i2cAddress << 1, 10, 10) != HAL_OK);
 810be10:	897b      	ldrh	r3, [r7, #10]
 810be12:	005b      	lsls	r3, r3, #1
 810be14:	b299      	uxth	r1, r3
 810be16:	230a      	movs	r3, #10
 810be18:	220a      	movs	r2, #10
 810be1a:	68f8      	ldr	r0, [r7, #12]
 810be1c:	f7f9 fd5a 	bl	81058d4 <HAL_I2C_IsDeviceReady>
 810be20:	4603      	mov	r3, r0
 810be22:	2b00      	cmp	r3, #0
 810be24:	bf14      	ite	ne
 810be26:	2301      	movne	r3, #1
 810be28:	2300      	moveq	r3, #0
 810be2a:	b2db      	uxtb	r3, r3
 810be2c:	2b00      	cmp	r3, #0
 810be2e:	d000      	beq.n	810be32 <_ZL13writeRegisterP19__I2C_HandleTypeDeftht+0x4a>
 810be30:	e7ee      	b.n	810be10 <_ZL13writeRegisterP19__I2C_HandleTypeDeftht+0x28>
	HAL_StatusTypeDef status = HAL_I2C_Mem_Write(i2c_port, i2cAddress << 1, reg, I2C_MEMADD_SIZE_8BIT, pData, 2, 10);
 810be32:	897b      	ldrh	r3, [r7, #10]
 810be34:	005b      	lsls	r3, r3, #1
 810be36:	b299      	uxth	r1, r3
 810be38:	7a7b      	ldrb	r3, [r7, #9]
 810be3a:	b29a      	uxth	r2, r3
 810be3c:	230a      	movs	r3, #10
 810be3e:	9302      	str	r3, [sp, #8]
 810be40:	2302      	movs	r3, #2
 810be42:	9301      	str	r3, [sp, #4]
 810be44:	f107 0314 	add.w	r3, r7, #20
 810be48:	9300      	str	r3, [sp, #0]
 810be4a:	2301      	movs	r3, #1
 810be4c:	68f8      	ldr	r0, [r7, #12]
 810be4e:	f7f9 fb13 	bl	8105478 <HAL_I2C_Mem_Write>
 810be52:	4603      	mov	r3, r0
 810be54:	75fb      	strb	r3, [r7, #23]
}
 810be56:	bf00      	nop
 810be58:	3718      	adds	r7, #24
 810be5a:	46bd      	mov	sp, r7
 810be5c:	bd80      	pop	{r7, pc}

0810be5e <_ZL12readRegisterP19__I2C_HandleTypeDefth>:

/* Read from register in ADS1113 directly */
static uint16_t readRegister(I2C_HandleTypeDef* i2c_port, uint16_t i2cAddress, uint8_t reg) {
 810be5e:	b580      	push	{r7, lr}
 810be60:	b088      	sub	sp, #32
 810be62:	af04      	add	r7, sp, #16
 810be64:	6078      	str	r0, [r7, #4]
 810be66:	460b      	mov	r3, r1
 810be68:	807b      	strh	r3, [r7, #2]
 810be6a:	4613      	mov	r3, r2
 810be6c:	707b      	strb	r3, [r7, #1]
	uint8_t pData[2];

	while(HAL_I2C_IsDeviceReady(i2c_port, i2cAddress << 1, 10, 10) != HAL_OK);
 810be6e:	887b      	ldrh	r3, [r7, #2]
 810be70:	005b      	lsls	r3, r3, #1
 810be72:	b299      	uxth	r1, r3
 810be74:	230a      	movs	r3, #10
 810be76:	220a      	movs	r2, #10
 810be78:	6878      	ldr	r0, [r7, #4]
 810be7a:	f7f9 fd2b 	bl	81058d4 <HAL_I2C_IsDeviceReady>
 810be7e:	4603      	mov	r3, r0
 810be80:	2b00      	cmp	r3, #0
 810be82:	bf14      	ite	ne
 810be84:	2301      	movne	r3, #1
 810be86:	2300      	moveq	r3, #0
 810be88:	b2db      	uxtb	r3, r3
 810be8a:	2b00      	cmp	r3, #0
 810be8c:	d000      	beq.n	810be90 <_ZL12readRegisterP19__I2C_HandleTypeDefth+0x32>
 810be8e:	e7ee      	b.n	810be6e <_ZL12readRegisterP19__I2C_HandleTypeDefth+0x10>
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(i2c_port, i2cAddress << 1, reg, I2C_MEMADD_SIZE_8BIT, pData, 2, 10);
 810be90:	887b      	ldrh	r3, [r7, #2]
 810be92:	005b      	lsls	r3, r3, #1
 810be94:	b299      	uxth	r1, r3
 810be96:	787b      	ldrb	r3, [r7, #1]
 810be98:	b29a      	uxth	r2, r3
 810be9a:	230a      	movs	r3, #10
 810be9c:	9302      	str	r3, [sp, #8]
 810be9e:	2302      	movs	r3, #2
 810bea0:	9301      	str	r3, [sp, #4]
 810bea2:	f107 0308 	add.w	r3, r7, #8
 810bea6:	9300      	str	r3, [sp, #0]
 810bea8:	2301      	movs	r3, #1
 810beaa:	6878      	ldr	r0, [r7, #4]
 810beac:	f7f9 fbf8 	bl	81056a0 <HAL_I2C_Mem_Read>
 810beb0:	4603      	mov	r3, r0
 810beb2:	73fb      	strb	r3, [r7, #15]
	uint16_t regData = ((pData[0] << 8) | pData[1]);
 810beb4:	7a3b      	ldrb	r3, [r7, #8]
 810beb6:	021b      	lsls	r3, r3, #8
 810beb8:	b21a      	sxth	r2, r3
 810beba:	7a7b      	ldrb	r3, [r7, #9]
 810bebc:	b21b      	sxth	r3, r3
 810bebe:	4313      	orrs	r3, r2
 810bec0:	b21b      	sxth	r3, r3
 810bec2:	81bb      	strh	r3, [r7, #12]
	return regData; //CHECK HERE IF THERE ARE ERRORS : inverse pData[0] and pData[1]
 810bec4:	89bb      	ldrh	r3, [r7, #12]
}
 810bec6:	4618      	mov	r0, r3
 810bec8:	3710      	adds	r7, #16
 810beca:	46bd      	mov	sp, r7
 810becc:	bd80      	pop	{r7, pc}

0810bece <_ZN7ADS111319readADC_SingleEndedEt>:

uint16_t ADS1113::readADC_SingleEnded(uint16_t sampleRate) {
 810bece:	b580      	push	{r7, lr}
 810bed0:	b084      	sub	sp, #16
 810bed2:	af00      	add	r7, sp, #0
 810bed4:	6078      	str	r0, [r7, #4]
 810bed6:	460b      	mov	r3, r1
 810bed8:	807b      	strh	r3, [r7, #2]
  // Start with default values
  uint16_t config =
 810beda:	887b      	ldrh	r3, [r7, #2]
 810bedc:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 810bee0:	f043 0301 	orr.w	r3, r3, #1
 810bee4:	81fb      	strh	r3, [r7, #14]
      ADS1015_REG_CONFIG_CMODE_TRAD |   // Traditional comparator (default val)
      sampleRate 					|   // 1600 samples per second (default)
      ADS1015_REG_CONFIG_MODE_SINGLE;   // Single-shot mode (default)

  // Set 'start single-conversion' bit
  config |= ADS1015_REG_CONFIG_OS_SINGLE;
 810bee6:	89fb      	ldrh	r3, [r7, #14]
 810bee8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 810beec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 810bef0:	81fb      	strh	r3, [r7, #14]

  // Write config register to the ADC
  writeRegister(_ads1113_i2c_port, _i2cAddress, ADS1015_REG_POINTER_CONFIG, config);
 810bef2:	687b      	ldr	r3, [r7, #4]
 810bef4:	6858      	ldr	r0, [r3, #4]
 810bef6:	687b      	ldr	r3, [r7, #4]
 810bef8:	781b      	ldrb	r3, [r3, #0]
 810befa:	b299      	uxth	r1, r3
 810befc:	89fb      	ldrh	r3, [r7, #14]
 810befe:	2201      	movs	r2, #1
 810bf00:	f7ff ff72 	bl	810bde8 <_ZL13writeRegisterP19__I2C_HandleTypeDeftht>

  // Wait for the conversion to complete
  ads1113_delay(_conversionDelay);
 810bf04:	687b      	ldr	r3, [r7, #4]
 810bf06:	785b      	ldrb	r3, [r3, #1]
 810bf08:	4619      	mov	r1, r3
 810bf0a:	6878      	ldr	r0, [r7, #4]
 810bf0c:	f7ff ff07 	bl	810bd1e <_ZN7ADS111313ads1113_delayEi>

  // Read the conversion results
  // Shift 12-bit results right 4 bits for the ADS1015
  return readRegister(_ads1113_i2c_port, _i2cAddress, ADS1015_REG_POINTER_CONVERT) >> _bitShift;
 810bf10:	687b      	ldr	r3, [r7, #4]
 810bf12:	6858      	ldr	r0, [r3, #4]
 810bf14:	687b      	ldr	r3, [r7, #4]
 810bf16:	781b      	ldrb	r3, [r3, #0]
 810bf18:	b29b      	uxth	r3, r3
 810bf1a:	2200      	movs	r2, #0
 810bf1c:	4619      	mov	r1, r3
 810bf1e:	f7ff ff9e 	bl	810be5e <_ZL12readRegisterP19__I2C_HandleTypeDefth>
 810bf22:	4603      	mov	r3, r0
 810bf24:	461a      	mov	r2, r3
 810bf26:	687b      	ldr	r3, [r7, #4]
 810bf28:	789b      	ldrb	r3, [r3, #2]
 810bf2a:	fa42 f303 	asr.w	r3, r2, r3
 810bf2e:	b29b      	uxth	r3, r3
}
 810bf30:	4618      	mov	r0, r3
 810bf32:	3710      	adds	r7, #16
 810bf34:	46bd      	mov	sp, r7
 810bf36:	bd80      	pop	{r7, pc}

0810bf38 <_ZN7ADS111313getMultiplierEv>:
		}
	return (int16_t)res;
	}
}

float ADS1113::getMultiplier(){
 810bf38:	b480      	push	{r7}
 810bf3a:	b083      	sub	sp, #12
 810bf3c:	af00      	add	r7, sp, #0
 810bf3e:	6078      	str	r0, [r7, #4]
	return _multiplier;
 810bf40:	687b      	ldr	r3, [r7, #4]
 810bf42:	689b      	ldr	r3, [r3, #8]
 810bf44:	ee07 3a90 	vmov	s15, r3
}
 810bf48:	eeb0 0a67 	vmov.f32	s0, s15
 810bf4c:	370c      	adds	r7, #12
 810bf4e:	46bd      	mov	sp, r7
 810bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bf54:	4770      	bx	lr

0810bf56 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 810bf56:	b480      	push	{r7}
 810bf58:	b083      	sub	sp, #12
 810bf5a:	af00      	add	r7, sp, #0
 810bf5c:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 810bf5e:	687b      	ldr	r3, [r7, #4]
 810bf60:	2203      	movs	r2, #3
 810bf62:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 810bf64:	687b      	ldr	r3, [r7, #4]
 810bf66:	2200      	movs	r2, #0
 810bf68:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 810bf6a:	687b      	ldr	r3, [r7, #4]
 810bf6c:	2203      	movs	r2, #3
 810bf6e:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 810bf70:	687b      	ldr	r3, [r7, #4]
 810bf72:	2203      	movs	r2, #3
 810bf74:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 810bf76:	687b      	ldr	r3, [r7, #4]
 810bf78:	2203      	movs	r2, #3
 810bf7a:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 810bf7c:	687b      	ldr	r3, [r7, #4]
 810bf7e:	2203      	movs	r2, #3
 810bf80:	715a      	strb	r2, [r3, #5]
}
 810bf82:	bf00      	nop
 810bf84:	370c      	adds	r7, #12
 810bf86:	46bd      	mov	sp, r7
 810bf88:	f85d 7b04 	ldr.w	r7, [sp], #4
 810bf8c:	4770      	bx	lr

0810bf8e <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 810bf8e:	b580      	push	{r7, lr}
 810bf90:	b08a      	sub	sp, #40	; 0x28
 810bf92:	af04      	add	r7, sp, #16
 810bf94:	60f8      	str	r0, [r7, #12]
 810bf96:	460b      	mov	r3, r1
 810bf98:	607a      	str	r2, [r7, #4]
 810bf9a:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 810bf9c:	68fb      	ldr	r3, [r7, #12]
 810bf9e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810bfa0:	005b      	lsls	r3, r3, #1
 810bfa2:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 810bfa4:	68fb      	ldr	r3, [r7, #12]
 810bfa6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 810bfa8:	7afb      	ldrb	r3, [r7, #11]
 810bfaa:	b29a      	uxth	r2, r3
 810bfac:	8af9      	ldrh	r1, [r7, #22]
 810bfae:	f241 3388 	movw	r3, #5000	; 0x1388
 810bfb2:	9302      	str	r3, [sp, #8]
 810bfb4:	2302      	movs	r3, #2
 810bfb6:	9301      	str	r3, [sp, #4]
 810bfb8:	f107 0314 	add.w	r3, r7, #20
 810bfbc:	9300      	str	r3, [sp, #0]
 810bfbe:	2301      	movs	r3, #1
 810bfc0:	f7f9 fb6e 	bl	81056a0 <HAL_I2C_Mem_Read>
 810bfc4:	4603      	mov	r3, r0
 810bfc6:	2b00      	cmp	r3, #0
 810bfc8:	d10b      	bne.n	810bfe2 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 810bfca:	7d7b      	ldrb	r3, [r7, #21]
 810bfcc:	021b      	lsls	r3, r3, #8
 810bfce:	b21a      	sxth	r2, r3
 810bfd0:	7d3b      	ldrb	r3, [r7, #20]
 810bfd2:	b21b      	sxth	r3, r3
 810bfd4:	4313      	orrs	r3, r2
 810bfd6:	b21b      	sxth	r3, r3
 810bfd8:	b29a      	uxth	r2, r3
 810bfda:	687b      	ldr	r3, [r7, #4]
 810bfdc:	801a      	strh	r2, [r3, #0]
		return true;
 810bfde:	2301      	movs	r3, #1
 810bfe0:	e000      	b.n	810bfe4 <read_register16+0x56>
	} else {
		return false;
 810bfe2:	2300      	movs	r3, #0
	}

}
 810bfe4:	4618      	mov	r0, r3
 810bfe6:	3718      	adds	r7, #24
 810bfe8:	46bd      	mov	sp, r7
 810bfea:	bd80      	pop	{r7, pc}

0810bfec <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 810bfec:	b590      	push	{r4, r7, lr}
 810bfee:	b08b      	sub	sp, #44	; 0x2c
 810bff0:	af04      	add	r7, sp, #16
 810bff2:	60f8      	str	r0, [r7, #12]
 810bff4:	607a      	str	r2, [r7, #4]
 810bff6:	461a      	mov	r2, r3
 810bff8:	460b      	mov	r3, r1
 810bffa:	72fb      	strb	r3, [r7, #11]
 810bffc:	4613      	mov	r3, r2
 810bffe:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 810c000:	68fb      	ldr	r3, [r7, #12]
 810c002:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c004:	005b      	lsls	r3, r3, #1
 810c006:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK) {
 810c008:	68fb      	ldr	r3, [r7, #12]
 810c00a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 810c00c:	7afb      	ldrb	r3, [r7, #11]
 810c00e:	b29c      	uxth	r4, r3
 810c010:	7abb      	ldrb	r3, [r7, #10]
 810c012:	b29b      	uxth	r3, r3
 810c014:	8af9      	ldrh	r1, [r7, #22]
 810c016:	f241 3288 	movw	r2, #5000	; 0x1388
 810c01a:	9202      	str	r2, [sp, #8]
 810c01c:	9301      	str	r3, [sp, #4]
 810c01e:	687b      	ldr	r3, [r7, #4]
 810c020:	9300      	str	r3, [sp, #0]
 810c022:	2301      	movs	r3, #1
 810c024:	4622      	mov	r2, r4
 810c026:	f7f9 fb3b 	bl	81056a0 <HAL_I2C_Mem_Read>
 810c02a:	4603      	mov	r3, r0
 810c02c:	2b00      	cmp	r3, #0
 810c02e:	d101      	bne.n	810c034 <read_data+0x48>
		return 0;
 810c030:	2300      	movs	r3, #0
 810c032:	e000      	b.n	810c036 <read_data+0x4a>
	} else {
		return 1;
 810c034:	2301      	movs	r3, #1
	}

}
 810c036:	4618      	mov	r0, r3
 810c038:	371c      	adds	r7, #28
 810c03a:	46bd      	mov	sp, r7
 810c03c:	bd90      	pop	{r4, r7, pc}

0810c03e <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 810c03e:	b580      	push	{r7, lr}
 810c040:	b082      	sub	sp, #8
 810c042:	af00      	add	r7, sp, #0
 810c044:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 810c046:	687b      	ldr	r3, [r7, #4]
 810c048:	461a      	mov	r2, r3
 810c04a:	2188      	movs	r1, #136	; 0x88
 810c04c:	6878      	ldr	r0, [r7, #4]
 810c04e:	f7ff ff9e 	bl	810bf8e <read_register16>
 810c052:	4603      	mov	r3, r0
 810c054:	2b00      	cmp	r3, #0
 810c056:	d06f      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 810c058:	687b      	ldr	r3, [r7, #4]
 810c05a:	3302      	adds	r3, #2
 810c05c:	461a      	mov	r2, r3
 810c05e:	218a      	movs	r1, #138	; 0x8a
 810c060:	6878      	ldr	r0, [r7, #4]
 810c062:	f7ff ff94 	bl	810bf8e <read_register16>
 810c066:	4603      	mov	r3, r0
 810c068:	2b00      	cmp	r3, #0
 810c06a:	d065      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 810c06c:	687b      	ldr	r3, [r7, #4]
 810c06e:	3304      	adds	r3, #4
 810c070:	461a      	mov	r2, r3
 810c072:	218c      	movs	r1, #140	; 0x8c
 810c074:	6878      	ldr	r0, [r7, #4]
 810c076:	f7ff ff8a 	bl	810bf8e <read_register16>
 810c07a:	4603      	mov	r3, r0
 810c07c:	2b00      	cmp	r3, #0
 810c07e:	d05b      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 810c080:	687b      	ldr	r3, [r7, #4]
 810c082:	3306      	adds	r3, #6
 810c084:	461a      	mov	r2, r3
 810c086:	218e      	movs	r1, #142	; 0x8e
 810c088:	6878      	ldr	r0, [r7, #4]
 810c08a:	f7ff ff80 	bl	810bf8e <read_register16>
 810c08e:	4603      	mov	r3, r0
 810c090:	2b00      	cmp	r3, #0
 810c092:	d051      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 810c094:	687b      	ldr	r3, [r7, #4]
 810c096:	3308      	adds	r3, #8
 810c098:	461a      	mov	r2, r3
 810c09a:	2190      	movs	r1, #144	; 0x90
 810c09c:	6878      	ldr	r0, [r7, #4]
 810c09e:	f7ff ff76 	bl	810bf8e <read_register16>
 810c0a2:	4603      	mov	r3, r0
 810c0a4:	2b00      	cmp	r3, #0
 810c0a6:	d047      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 810c0a8:	687b      	ldr	r3, [r7, #4]
 810c0aa:	330a      	adds	r3, #10
 810c0ac:	461a      	mov	r2, r3
 810c0ae:	2192      	movs	r1, #146	; 0x92
 810c0b0:	6878      	ldr	r0, [r7, #4]
 810c0b2:	f7ff ff6c 	bl	810bf8e <read_register16>
 810c0b6:	4603      	mov	r3, r0
 810c0b8:	2b00      	cmp	r3, #0
 810c0ba:	d03d      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 810c0bc:	687b      	ldr	r3, [r7, #4]
 810c0be:	330c      	adds	r3, #12
 810c0c0:	461a      	mov	r2, r3
 810c0c2:	2194      	movs	r1, #148	; 0x94
 810c0c4:	6878      	ldr	r0, [r7, #4]
 810c0c6:	f7ff ff62 	bl	810bf8e <read_register16>
 810c0ca:	4603      	mov	r3, r0
 810c0cc:	2b00      	cmp	r3, #0
 810c0ce:	d033      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 810c0d0:	687b      	ldr	r3, [r7, #4]
 810c0d2:	330e      	adds	r3, #14
 810c0d4:	461a      	mov	r2, r3
 810c0d6:	2196      	movs	r1, #150	; 0x96
 810c0d8:	6878      	ldr	r0, [r7, #4]
 810c0da:	f7ff ff58 	bl	810bf8e <read_register16>
 810c0de:	4603      	mov	r3, r0
 810c0e0:	2b00      	cmp	r3, #0
 810c0e2:	d029      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 810c0e4:	687b      	ldr	r3, [r7, #4]
 810c0e6:	3310      	adds	r3, #16
 810c0e8:	461a      	mov	r2, r3
 810c0ea:	2198      	movs	r1, #152	; 0x98
 810c0ec:	6878      	ldr	r0, [r7, #4]
 810c0ee:	f7ff ff4e 	bl	810bf8e <read_register16>
 810c0f2:	4603      	mov	r3, r0
 810c0f4:	2b00      	cmp	r3, #0
 810c0f6:	d01f      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 810c0f8:	687b      	ldr	r3, [r7, #4]
 810c0fa:	3312      	adds	r3, #18
 810c0fc:	461a      	mov	r2, r3
 810c0fe:	219a      	movs	r1, #154	; 0x9a
 810c100:	6878      	ldr	r0, [r7, #4]
 810c102:	f7ff ff44 	bl	810bf8e <read_register16>
 810c106:	4603      	mov	r3, r0
 810c108:	2b00      	cmp	r3, #0
 810c10a:	d015      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 810c10c:	687b      	ldr	r3, [r7, #4]
 810c10e:	3314      	adds	r3, #20
 810c110:	461a      	mov	r2, r3
 810c112:	219c      	movs	r1, #156	; 0x9c
 810c114:	6878      	ldr	r0, [r7, #4]
 810c116:	f7ff ff3a 	bl	810bf8e <read_register16>
 810c11a:	4603      	mov	r3, r0
 810c11c:	2b00      	cmp	r3, #0
 810c11e:	d00b      	beq.n	810c138 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 810c120:	687b      	ldr	r3, [r7, #4]
 810c122:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 810c124:	461a      	mov	r2, r3
 810c126:	219e      	movs	r1, #158	; 0x9e
 810c128:	6878      	ldr	r0, [r7, #4]
 810c12a:	f7ff ff30 	bl	810bf8e <read_register16>
 810c12e:	4603      	mov	r3, r0
 810c130:	2b00      	cmp	r3, #0
 810c132:	d001      	beq.n	810c138 <read_calibration_data+0xfa>

		return true;
 810c134:	2301      	movs	r3, #1
 810c136:	e000      	b.n	810c13a <read_calibration_data+0xfc>
	}

	return false;
 810c138:	2300      	movs	r3, #0
}
 810c13a:	4618      	mov	r0, r3
 810c13c:	3708      	adds	r7, #8
 810c13e:	46bd      	mov	sp, r7
 810c140:	bd80      	pop	{r7, pc}

0810c142 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 810c142:	b580      	push	{r7, lr}
 810c144:	b084      	sub	sp, #16
 810c146:	af00      	add	r7, sp, #0
 810c148:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 810c14a:	687b      	ldr	r3, [r7, #4]
 810c14c:	f103 0218 	add.w	r2, r3, #24
 810c150:	2301      	movs	r3, #1
 810c152:	21a1      	movs	r1, #161	; 0xa1
 810c154:	6878      	ldr	r0, [r7, #4]
 810c156:	f7ff ff49 	bl	810bfec <read_data>
 810c15a:	4603      	mov	r3, r0
 810c15c:	2b00      	cmp	r3, #0
 810c15e:	d14b      	bne.n	810c1f8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 810c160:	687b      	ldr	r3, [r7, #4]
 810c162:	331a      	adds	r3, #26
 810c164:	461a      	mov	r2, r3
 810c166:	21e1      	movs	r1, #225	; 0xe1
 810c168:	6878      	ldr	r0, [r7, #4]
 810c16a:	f7ff ff10 	bl	810bf8e <read_register16>
 810c16e:	4603      	mov	r3, r0
 810c170:	2b00      	cmp	r3, #0
 810c172:	d041      	beq.n	810c1f8 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 810c174:	687b      	ldr	r3, [r7, #4]
 810c176:	f103 021c 	add.w	r2, r3, #28
 810c17a:	2301      	movs	r3, #1
 810c17c:	21e3      	movs	r1, #227	; 0xe3
 810c17e:	6878      	ldr	r0, [r7, #4]
 810c180:	f7ff ff34 	bl	810bfec <read_data>
 810c184:	4603      	mov	r3, r0
 810c186:	2b00      	cmp	r3, #0
 810c188:	d136      	bne.n	810c1f8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 810c18a:	f107 030e 	add.w	r3, r7, #14
 810c18e:	461a      	mov	r2, r3
 810c190:	21e4      	movs	r1, #228	; 0xe4
 810c192:	6878      	ldr	r0, [r7, #4]
 810c194:	f7ff fefb 	bl	810bf8e <read_register16>
 810c198:	4603      	mov	r3, r0
 810c19a:	2b00      	cmp	r3, #0
 810c19c:	d02c      	beq.n	810c1f8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 810c19e:	f107 030c 	add.w	r3, r7, #12
 810c1a2:	461a      	mov	r2, r3
 810c1a4:	21e5      	movs	r1, #229	; 0xe5
 810c1a6:	6878      	ldr	r0, [r7, #4]
 810c1a8:	f7ff fef1 	bl	810bf8e <read_register16>
 810c1ac:	4603      	mov	r3, r0
 810c1ae:	2b00      	cmp	r3, #0
 810c1b0:	d022      	beq.n	810c1f8 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 810c1b2:	687b      	ldr	r3, [r7, #4]
 810c1b4:	f103 0222 	add.w	r2, r3, #34	; 0x22
 810c1b8:	2301      	movs	r3, #1
 810c1ba:	21e7      	movs	r1, #231	; 0xe7
 810c1bc:	6878      	ldr	r0, [r7, #4]
 810c1be:	f7ff ff15 	bl	810bfec <read_data>
 810c1c2:	4603      	mov	r3, r0
 810c1c4:	2b00      	cmp	r3, #0
 810c1c6:	d117      	bne.n	810c1f8 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 810c1c8:	89fb      	ldrh	r3, [r7, #14]
 810c1ca:	011b      	lsls	r3, r3, #4
 810c1cc:	b21b      	sxth	r3, r3
 810c1ce:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 810c1d2:	b21a      	sxth	r2, r3
 810c1d4:	89fb      	ldrh	r3, [r7, #14]
 810c1d6:	121b      	asrs	r3, r3, #8
 810c1d8:	b21b      	sxth	r3, r3
 810c1da:	f003 030f 	and.w	r3, r3, #15
 810c1de:	b21b      	sxth	r3, r3
 810c1e0:	4313      	orrs	r3, r2
 810c1e2:	b21a      	sxth	r2, r3
 810c1e4:	687b      	ldr	r3, [r7, #4]
 810c1e6:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 810c1e8:	89bb      	ldrh	r3, [r7, #12]
 810c1ea:	091b      	lsrs	r3, r3, #4
 810c1ec:	b29b      	uxth	r3, r3
 810c1ee:	b21a      	sxth	r2, r3
 810c1f0:	687b      	ldr	r3, [r7, #4]
 810c1f2:	841a      	strh	r2, [r3, #32]

		return true;
 810c1f4:	2301      	movs	r3, #1
 810c1f6:	e000      	b.n	810c1fa <read_hum_calibration_data+0xb8>
	}

	return false;
 810c1f8:	2300      	movs	r3, #0
}
 810c1fa:	4618      	mov	r0, r3
 810c1fc:	3710      	adds	r7, #16
 810c1fe:	46bd      	mov	sp, r7
 810c200:	bd80      	pop	{r7, pc}

0810c202 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 810c202:	b580      	push	{r7, lr}
 810c204:	b088      	sub	sp, #32
 810c206:	af04      	add	r7, sp, #16
 810c208:	6078      	str	r0, [r7, #4]
 810c20a:	460b      	mov	r3, r1
 810c20c:	70fb      	strb	r3, [r7, #3]
 810c20e:	4613      	mov	r3, r2
 810c210:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 810c212:	687b      	ldr	r3, [r7, #4]
 810c214:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c216:	005b      	lsls	r3, r3, #1
 810c218:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 810c21a:	687b      	ldr	r3, [r7, #4]
 810c21c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 810c21e:	78fb      	ldrb	r3, [r7, #3]
 810c220:	b29a      	uxth	r2, r3
 810c222:	89f9      	ldrh	r1, [r7, #14]
 810c224:	f242 7310 	movw	r3, #10000	; 0x2710
 810c228:	9302      	str	r3, [sp, #8]
 810c22a:	2301      	movs	r3, #1
 810c22c:	9301      	str	r3, [sp, #4]
 810c22e:	1cbb      	adds	r3, r7, #2
 810c230:	9300      	str	r3, [sp, #0]
 810c232:	2301      	movs	r3, #1
 810c234:	f7f9 f920 	bl	8105478 <HAL_I2C_Mem_Write>
 810c238:	4603      	mov	r3, r0
 810c23a:	2b00      	cmp	r3, #0
 810c23c:	d101      	bne.n	810c242 <write_register8+0x40>
		return false;
 810c23e:	2300      	movs	r3, #0
 810c240:	e000      	b.n	810c244 <write_register8+0x42>
	else
		return true;
 810c242:	2301      	movs	r3, #1
}
 810c244:	4618      	mov	r0, r3
 810c246:	3710      	adds	r7, #16
 810c248:	46bd      	mov	sp, r7
 810c24a:	bd80      	pop	{r7, pc}

0810c24c <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 810c24c:	b580      	push	{r7, lr}
 810c24e:	b084      	sub	sp, #16
 810c250:	af00      	add	r7, sp, #0
 810c252:	6078      	str	r0, [r7, #4]
 810c254:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 810c256:	687b      	ldr	r3, [r7, #4]
 810c258:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c25a:	2b76      	cmp	r3, #118	; 0x76
 810c25c:	d005      	beq.n	810c26a <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 810c25e:	687b      	ldr	r3, [r7, #4]
 810c260:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 810c262:	2b77      	cmp	r3, #119	; 0x77
 810c264:	d001      	beq.n	810c26a <bmp280_init+0x1e>

		return false;
 810c266:	2300      	movs	r3, #0
 810c268:	e099      	b.n	810c39e <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 810c26a:	687b      	ldr	r3, [r7, #4]
 810c26c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 810c270:	2301      	movs	r3, #1
 810c272:	21d0      	movs	r1, #208	; 0xd0
 810c274:	6878      	ldr	r0, [r7, #4]
 810c276:	f7ff feb9 	bl	810bfec <read_data>
 810c27a:	4603      	mov	r3, r0
 810c27c:	2b00      	cmp	r3, #0
 810c27e:	d001      	beq.n	810c284 <bmp280_init+0x38>
		return false;
 810c280:	2300      	movs	r3, #0
 810c282:	e08c      	b.n	810c39e <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 810c284:	687b      	ldr	r3, [r7, #4]
 810c286:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c28a:	2b58      	cmp	r3, #88	; 0x58
 810c28c:	d006      	beq.n	810c29c <bmp280_init+0x50>
 810c28e:	687b      	ldr	r3, [r7, #4]
 810c290:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c294:	2b60      	cmp	r3, #96	; 0x60
 810c296:	d001      	beq.n	810c29c <bmp280_init+0x50>

		return false;
 810c298:	2300      	movs	r3, #0
 810c29a:	e080      	b.n	810c39e <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 810c29c:	22b6      	movs	r2, #182	; 0xb6
 810c29e:	21e0      	movs	r1, #224	; 0xe0
 810c2a0:	6878      	ldr	r0, [r7, #4]
 810c2a2:	f7ff ffae 	bl	810c202 <write_register8>
 810c2a6:	4603      	mov	r3, r0
 810c2a8:	2b00      	cmp	r3, #0
 810c2aa:	d001      	beq.n	810c2b0 <bmp280_init+0x64>
		return false;
 810c2ac:	2300      	movs	r3, #0
 810c2ae:	e076      	b.n	810c39e <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 810c2b0:	f107 020c 	add.w	r2, r7, #12
 810c2b4:	2301      	movs	r3, #1
 810c2b6:	21f3      	movs	r1, #243	; 0xf3
 810c2b8:	6878      	ldr	r0, [r7, #4]
 810c2ba:	f7ff fe97 	bl	810bfec <read_data>
 810c2be:	4603      	mov	r3, r0
 810c2c0:	2b00      	cmp	r3, #0
 810c2c2:	d1f5      	bne.n	810c2b0 <bmp280_init+0x64>
				&& (status & 1) == 0)
 810c2c4:	7b3b      	ldrb	r3, [r7, #12]
 810c2c6:	f003 0301 	and.w	r3, r3, #1
 810c2ca:	2b00      	cmp	r3, #0
 810c2cc:	d1f0      	bne.n	810c2b0 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 810c2ce:	6878      	ldr	r0, [r7, #4]
 810c2d0:	f7ff feb5 	bl	810c03e <read_calibration_data>
 810c2d4:	4603      	mov	r3, r0
 810c2d6:	f083 0301 	eor.w	r3, r3, #1
 810c2da:	b2db      	uxtb	r3, r3
 810c2dc:	2b00      	cmp	r3, #0
 810c2de:	d100      	bne.n	810c2e2 <bmp280_init+0x96>
 810c2e0:	e001      	b.n	810c2e6 <bmp280_init+0x9a>
		return false;
 810c2e2:	2300      	movs	r3, #0
 810c2e4:	e05b      	b.n	810c39e <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 810c2e6:	687b      	ldr	r3, [r7, #4]
 810c2e8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c2ec:	2b60      	cmp	r3, #96	; 0x60
 810c2ee:	d10a      	bne.n	810c306 <bmp280_init+0xba>
 810c2f0:	6878      	ldr	r0, [r7, #4]
 810c2f2:	f7ff ff26 	bl	810c142 <read_hum_calibration_data>
 810c2f6:	4603      	mov	r3, r0
 810c2f8:	f083 0301 	eor.w	r3, r3, #1
 810c2fc:	b2db      	uxtb	r3, r3
 810c2fe:	2b00      	cmp	r3, #0
 810c300:	d001      	beq.n	810c306 <bmp280_init+0xba>
		return false;
 810c302:	2300      	movs	r3, #0
 810c304:	e04b      	b.n	810c39e <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 810c306:	683b      	ldr	r3, [r7, #0]
 810c308:	795b      	ldrb	r3, [r3, #5]
 810c30a:	015b      	lsls	r3, r3, #5
 810c30c:	b25a      	sxtb	r2, r3
 810c30e:	683b      	ldr	r3, [r7, #0]
 810c310:	785b      	ldrb	r3, [r3, #1]
 810c312:	009b      	lsls	r3, r3, #2
 810c314:	b25b      	sxtb	r3, r3
 810c316:	4313      	orrs	r3, r2
 810c318:	b25b      	sxtb	r3, r3
 810c31a:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 810c31c:	7bfb      	ldrb	r3, [r7, #15]
 810c31e:	461a      	mov	r2, r3
 810c320:	21f5      	movs	r1, #245	; 0xf5
 810c322:	6878      	ldr	r0, [r7, #4]
 810c324:	f7ff ff6d 	bl	810c202 <write_register8>
 810c328:	4603      	mov	r3, r0
 810c32a:	2b00      	cmp	r3, #0
 810c32c:	d001      	beq.n	810c332 <bmp280_init+0xe6>
		return false;
 810c32e:	2300      	movs	r3, #0
 810c330:	e035      	b.n	810c39e <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 810c332:	683b      	ldr	r3, [r7, #0]
 810c334:	781b      	ldrb	r3, [r3, #0]
 810c336:	2b01      	cmp	r3, #1
 810c338:	d102      	bne.n	810c340 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 810c33a:	683b      	ldr	r3, [r7, #0]
 810c33c:	2200      	movs	r2, #0
 810c33e:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 810c340:	683b      	ldr	r3, [r7, #0]
 810c342:	78db      	ldrb	r3, [r3, #3]
 810c344:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 810c346:	b25a      	sxtb	r2, r3
 810c348:	683b      	ldr	r3, [r7, #0]
 810c34a:	789b      	ldrb	r3, [r3, #2]
 810c34c:	009b      	lsls	r3, r3, #2
 810c34e:	b25b      	sxtb	r3, r3
 810c350:	4313      	orrs	r3, r2
 810c352:	b25a      	sxtb	r2, r3
 810c354:	683b      	ldr	r3, [r7, #0]
 810c356:	781b      	ldrb	r3, [r3, #0]
 810c358:	b25b      	sxtb	r3, r3
 810c35a:	4313      	orrs	r3, r2
 810c35c:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 810c35e:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 810c360:	687b      	ldr	r3, [r7, #4]
 810c362:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c366:	2b60      	cmp	r3, #96	; 0x60
 810c368:	d10d      	bne.n	810c386 <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 810c36a:	683b      	ldr	r3, [r7, #0]
 810c36c:	791b      	ldrb	r3, [r3, #4]
 810c36e:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 810c370:	7b7b      	ldrb	r3, [r7, #13]
 810c372:	461a      	mov	r2, r3
 810c374:	21f2      	movs	r1, #242	; 0xf2
 810c376:	6878      	ldr	r0, [r7, #4]
 810c378:	f7ff ff43 	bl	810c202 <write_register8>
 810c37c:	4603      	mov	r3, r0
 810c37e:	2b00      	cmp	r3, #0
 810c380:	d001      	beq.n	810c386 <bmp280_init+0x13a>
			return false;
 810c382:	2300      	movs	r3, #0
 810c384:	e00b      	b.n	810c39e <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 810c386:	7bbb      	ldrb	r3, [r7, #14]
 810c388:	461a      	mov	r2, r3
 810c38a:	21f4      	movs	r1, #244	; 0xf4
 810c38c:	6878      	ldr	r0, [r7, #4]
 810c38e:	f7ff ff38 	bl	810c202 <write_register8>
 810c392:	4603      	mov	r3, r0
 810c394:	2b00      	cmp	r3, #0
 810c396:	d001      	beq.n	810c39c <bmp280_init+0x150>
		return false;
 810c398:	2300      	movs	r3, #0
 810c39a:	e000      	b.n	810c39e <bmp280_init+0x152>
	}

	return true;
 810c39c:	2301      	movs	r3, #1
}
 810c39e:	4618      	mov	r0, r3
 810c3a0:	3710      	adds	r7, #16
 810c3a2:	46bd      	mov	sp, r7
 810c3a4:	bd80      	pop	{r7, pc}

0810c3a6 <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 810c3a6:	b480      	push	{r7}
 810c3a8:	b087      	sub	sp, #28
 810c3aa:	af00      	add	r7, sp, #0
 810c3ac:	60f8      	str	r0, [r7, #12]
 810c3ae:	60b9      	str	r1, [r7, #8]
 810c3b0:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 810c3b2:	68bb      	ldr	r3, [r7, #8]
 810c3b4:	10da      	asrs	r2, r3, #3
 810c3b6:	68fb      	ldr	r3, [r7, #12]
 810c3b8:	881b      	ldrh	r3, [r3, #0]
 810c3ba:	005b      	lsls	r3, r3, #1
 810c3bc:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 810c3be:	68fa      	ldr	r2, [r7, #12]
 810c3c0:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 810c3c4:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 810c3c8:	12db      	asrs	r3, r3, #11
 810c3ca:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 810c3cc:	68bb      	ldr	r3, [r7, #8]
 810c3ce:	111b      	asrs	r3, r3, #4
 810c3d0:	68fa      	ldr	r2, [r7, #12]
 810c3d2:	8812      	ldrh	r2, [r2, #0]
 810c3d4:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 810c3d6:	68ba      	ldr	r2, [r7, #8]
 810c3d8:	1112      	asrs	r2, r2, #4
 810c3da:	68f9      	ldr	r1, [r7, #12]
 810c3dc:	8809      	ldrh	r1, [r1, #0]
 810c3de:	1a52      	subs	r2, r2, r1
 810c3e0:	fb02 f303 	mul.w	r3, r2, r3
 810c3e4:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 810c3e6:	68fa      	ldr	r2, [r7, #12]
 810c3e8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 810c3ec:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 810c3f0:	139b      	asrs	r3, r3, #14
 810c3f2:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 810c3f4:	697a      	ldr	r2, [r7, #20]
 810c3f6:	693b      	ldr	r3, [r7, #16]
 810c3f8:	441a      	add	r2, r3
 810c3fa:	687b      	ldr	r3, [r7, #4]
 810c3fc:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 810c3fe:	687b      	ldr	r3, [r7, #4]
 810c400:	681a      	ldr	r2, [r3, #0]
 810c402:	4613      	mov	r3, r2
 810c404:	009b      	lsls	r3, r3, #2
 810c406:	4413      	add	r3, r2
 810c408:	3380      	adds	r3, #128	; 0x80
 810c40a:	121b      	asrs	r3, r3, #8
}
 810c40c:	4618      	mov	r0, r3
 810c40e:	371c      	adds	r7, #28
 810c410:	46bd      	mov	sp, r7
 810c412:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c416:	4770      	bx	lr

0810c418 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 810c418:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 810c41c:	b08a      	sub	sp, #40	; 0x28
 810c41e:	af00      	add	r7, sp, #0
 810c420:	60f8      	str	r0, [r7, #12]
 810c422:	60b9      	str	r1, [r7, #8]
 810c424:	607a      	str	r2, [r7, #4]
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 810c426:	687b      	ldr	r3, [r7, #4]
 810c428:	4619      	mov	r1, r3
 810c42a:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810c42e:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 810c432:	f142 34ff 	adc.w	r4, r2, #4294967295
 810c436:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 810c43a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810c43c:	6a3a      	ldr	r2, [r7, #32]
 810c43e:	fb02 f203 	mul.w	r2, r2, r3
 810c442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810c444:	6a39      	ldr	r1, [r7, #32]
 810c446:	fb01 f303 	mul.w	r3, r1, r3
 810c44a:	441a      	add	r2, r3
 810c44c:	6a39      	ldr	r1, [r7, #32]
 810c44e:	6a3b      	ldr	r3, [r7, #32]
 810c450:	fba1 3403 	umull	r3, r4, r1, r3
 810c454:	4422      	add	r2, r4
 810c456:	4614      	mov	r4, r2
 810c458:	68fa      	ldr	r2, [r7, #12]
 810c45a:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 810c45e:	b211      	sxth	r1, r2
 810c460:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810c464:	fb01 f504 	mul.w	r5, r1, r4
 810c468:	fb03 f002 	mul.w	r0, r3, r2
 810c46c:	4428      	add	r0, r5
 810c46e:	fba3 3401 	umull	r3, r4, r3, r1
 810c472:	1902      	adds	r2, r0, r4
 810c474:	4614      	mov	r4, r2
 810c476:	e9c7 3406 	strd	r3, r4, [r7, #24]
 810c47a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 810c47e:	68fb      	ldr	r3, [r7, #12]
 810c480:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 810c484:	b21b      	sxth	r3, r3
 810c486:	ea4f 74e3 	mov.w	r4, r3, asr #31
 810c48a:	6a3a      	ldr	r2, [r7, #32]
 810c48c:	fb04 f102 	mul.w	r1, r4, r2
 810c490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810c492:	fb03 f202 	mul.w	r2, r3, r2
 810c496:	1888      	adds	r0, r1, r2
 810c498:	6a3a      	ldr	r2, [r7, #32]
 810c49a:	fba2 1203 	umull	r1, r2, r2, r3
 810c49e:	1883      	adds	r3, r0, r2
 810c4a0:	461a      	mov	r2, r3
 810c4a2:	f04f 0500 	mov.w	r5, #0
 810c4a6:	f04f 0600 	mov.w	r6, #0
 810c4aa:	0456      	lsls	r6, r2, #17
 810c4ac:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 810c4b0:	044d      	lsls	r5, r1, #17
 810c4b2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 810c4b6:	186b      	adds	r3, r5, r1
 810c4b8:	eb46 0402 	adc.w	r4, r6, r2
 810c4bc:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 810c4c0:	68fb      	ldr	r3, [r7, #12]
 810c4c2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 810c4c6:	b219      	sxth	r1, r3
 810c4c8:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810c4cc:	f04f 0500 	mov.w	r5, #0
 810c4d0:	f04f 0600 	mov.w	r6, #0
 810c4d4:	00ce      	lsls	r6, r1, #3
 810c4d6:	2500      	movs	r5, #0
 810c4d8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 810c4dc:	186b      	adds	r3, r5, r1
 810c4de:	eb46 0402 	adc.w	r4, r6, r2
 810c4e2:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 810c4e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810c4e8:	6a3a      	ldr	r2, [r7, #32]
 810c4ea:	fb02 f203 	mul.w	r2, r2, r3
 810c4ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810c4f0:	6a39      	ldr	r1, [r7, #32]
 810c4f2:	fb01 f303 	mul.w	r3, r1, r3
 810c4f6:	441a      	add	r2, r3
 810c4f8:	6a39      	ldr	r1, [r7, #32]
 810c4fa:	6a3b      	ldr	r3, [r7, #32]
 810c4fc:	fba1 3403 	umull	r3, r4, r1, r3
 810c500:	4422      	add	r2, r4
 810c502:	4614      	mov	r4, r2
 810c504:	68fa      	ldr	r2, [r7, #12]
 810c506:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 810c50a:	b211      	sxth	r1, r2
 810c50c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810c510:	fb01 f504 	mul.w	r5, r1, r4
 810c514:	fb03 f002 	mul.w	r0, r3, r2
 810c518:	4428      	add	r0, r5
 810c51a:	fba3 3401 	umull	r3, r4, r3, r1
 810c51e:	1902      	adds	r2, r0, r4
 810c520:	4614      	mov	r4, r2
 810c522:	f04f 0100 	mov.w	r1, #0
 810c526:	f04f 0200 	mov.w	r2, #0
 810c52a:	0a19      	lsrs	r1, r3, #8
 810c52c:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 810c530:	1222      	asrs	r2, r4, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 810c532:	68fb      	ldr	r3, [r7, #12]
 810c534:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 810c538:	b21b      	sxth	r3, r3
 810c53a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 810c53e:	6a38      	ldr	r0, [r7, #32]
 810c540:	fb04 f500 	mul.w	r5, r4, r0
 810c544:	6a78      	ldr	r0, [r7, #36]	; 0x24
 810c546:	fb03 f000 	mul.w	r0, r3, r0
 810c54a:	4428      	add	r0, r5
 810c54c:	6a3d      	ldr	r5, [r7, #32]
 810c54e:	fba5 5603 	umull	r5, r6, r5, r3
 810c552:	1983      	adds	r3, r0, r6
 810c554:	461e      	mov	r6, r3
 810c556:	f04f 0b00 	mov.w	fp, #0
 810c55a:	f04f 0c00 	mov.w	ip, #0
 810c55e:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 810c562:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 810c566:	ea4f 3b05 	mov.w	fp, r5, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 810c56a:	eb1b 0301 	adds.w	r3, fp, r1
 810c56e:	eb4c 0402 	adc.w	r4, ip, r2
 810c572:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 810c576:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 810c57a:	1c19      	adds	r1, r3, #0
 810c57c:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 810c580:	68fb      	ldr	r3, [r7, #12]
 810c582:	88db      	ldrh	r3, [r3, #6]
 810c584:	b29b      	uxth	r3, r3
 810c586:	f04f 0400 	mov.w	r4, #0
 810c58a:	fb03 f502 	mul.w	r5, r3, r2
 810c58e:	fb01 f004 	mul.w	r0, r1, r4
 810c592:	4428      	add	r0, r5
 810c594:	fba1 3403 	umull	r3, r4, r1, r3
 810c598:	1902      	adds	r2, r0, r4
 810c59a:	4614      	mov	r4, r2
 810c59c:	f04f 0100 	mov.w	r1, #0
 810c5a0:	f04f 0200 	mov.w	r2, #0
 810c5a4:	1061      	asrs	r1, r4, #1
 810c5a6:	17e2      	asrs	r2, r4, #31
 810c5a8:	e9c7 1208 	strd	r1, r2, [r7, #32]

	if (var1 == 0) {
 810c5ac:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 810c5b0:	4323      	orrs	r3, r4
 810c5b2:	d101      	bne.n	810c5b8 <compensate_pressure+0x1a0>
		return 0;  // avoid exception caused by division by zero
 810c5b4:	2300      	movs	r3, #0
 810c5b6:	e0d4      	b.n	810c762 <compensate_pressure+0x34a>
	}

	p = 1048576 - adc_press;
 810c5b8:	68bb      	ldr	r3, [r7, #8]
 810c5ba:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 810c5be:	ea4f 74e3 	mov.w	r4, r3, asr #31
 810c5c2:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = (((p << 31) - var2) * 3125) / var1;
 810c5c6:	693b      	ldr	r3, [r7, #16]
 810c5c8:	ea4f 0963 	mov.w	r9, r3, asr #1
 810c5cc:	693b      	ldr	r3, [r7, #16]
 810c5ce:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 810c5d2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 810c5d6:	4645      	mov	r5, r8
 810c5d8:	464e      	mov	r6, r9
 810c5da:	1aed      	subs	r5, r5, r3
 810c5dc:	eb66 0604 	sbc.w	r6, r6, r4
 810c5e0:	46a8      	mov	r8, r5
 810c5e2:	46b1      	mov	r9, r6
 810c5e4:	eb18 0308 	adds.w	r3, r8, r8
 810c5e8:	eb49 0409 	adc.w	r4, r9, r9
 810c5ec:	4698      	mov	r8, r3
 810c5ee:	46a1      	mov	r9, r4
 810c5f0:	eb18 0805 	adds.w	r8, r8, r5
 810c5f4:	eb49 0906 	adc.w	r9, r9, r6
 810c5f8:	f04f 0100 	mov.w	r1, #0
 810c5fc:	f04f 0200 	mov.w	r2, #0
 810c600:	ea4f 1289 	mov.w	r2, r9, lsl #6
 810c604:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 810c608:	ea4f 1188 	mov.w	r1, r8, lsl #6
 810c60c:	eb18 0801 	adds.w	r8, r8, r1
 810c610:	eb49 0902 	adc.w	r9, r9, r2
 810c614:	f04f 0100 	mov.w	r1, #0
 810c618:	f04f 0200 	mov.w	r2, #0
 810c61c:	ea4f 0289 	mov.w	r2, r9, lsl #2
 810c620:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 810c624:	ea4f 0188 	mov.w	r1, r8, lsl #2
 810c628:	4688      	mov	r8, r1
 810c62a:	4691      	mov	r9, r2
 810c62c:	eb18 0805 	adds.w	r8, r8, r5
 810c630:	eb49 0906 	adc.w	r9, r9, r6
 810c634:	f04f 0100 	mov.w	r1, #0
 810c638:	f04f 0200 	mov.w	r2, #0
 810c63c:	ea4f 0289 	mov.w	r2, r9, lsl #2
 810c640:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 810c644:	ea4f 0188 	mov.w	r1, r8, lsl #2
 810c648:	4688      	mov	r8, r1
 810c64a:	4691      	mov	r9, r2
 810c64c:	eb18 0005 	adds.w	r0, r8, r5
 810c650:	eb49 0106 	adc.w	r1, r9, r6
 810c654:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 810c658:	f7f4 fb8e 	bl	8100d78 <__aeabi_ldivmod>
 810c65c:	4603      	mov	r3, r0
 810c65e:	460c      	mov	r4, r1
 810c660:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 810c664:	68fb      	ldr	r3, [r7, #12]
 810c666:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 810c66a:	b219      	sxth	r1, r3
 810c66c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 810c670:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 810c674:	f04f 0300 	mov.w	r3, #0
 810c678:	f04f 0400 	mov.w	r4, #0
 810c67c:	0b6b      	lsrs	r3, r5, #13
 810c67e:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 810c682:	1374      	asrs	r4, r6, #13
 810c684:	fb03 f502 	mul.w	r5, r3, r2
 810c688:	fb01 f004 	mul.w	r0, r1, r4
 810c68c:	4428      	add	r0, r5
 810c68e:	fba1 1203 	umull	r1, r2, r1, r3
 810c692:	1883      	adds	r3, r0, r2
 810c694:	461a      	mov	r2, r3
 810c696:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 810c69a:	f04f 0300 	mov.w	r3, #0
 810c69e:	f04f 0400 	mov.w	r4, #0
 810c6a2:	0b6b      	lsrs	r3, r5, #13
 810c6a4:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 810c6a8:	1374      	asrs	r4, r6, #13
 810c6aa:	fb03 f502 	mul.w	r5, r3, r2
 810c6ae:	fb01 f004 	mul.w	r0, r1, r4
 810c6b2:	4428      	add	r0, r5
 810c6b4:	fba1 1203 	umull	r1, r2, r1, r3
 810c6b8:	1883      	adds	r3, r0, r2
 810c6ba:	461a      	mov	r2, r3
 810c6bc:	f04f 0300 	mov.w	r3, #0
 810c6c0:	f04f 0400 	mov.w	r4, #0
 810c6c4:	0e4b      	lsrs	r3, r1, #25
 810c6c6:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 810c6ca:	1654      	asrs	r4, r2, #25
 810c6cc:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 810c6d0:	68fb      	ldr	r3, [r7, #12]
 810c6d2:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 810c6d6:	b21b      	sxth	r3, r3
 810c6d8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 810c6dc:	693a      	ldr	r2, [r7, #16]
 810c6de:	fb04 f102 	mul.w	r1, r4, r2
 810c6e2:	697a      	ldr	r2, [r7, #20]
 810c6e4:	fb03 f202 	mul.w	r2, r3, r2
 810c6e8:	1888      	adds	r0, r1, r2
 810c6ea:	693a      	ldr	r2, [r7, #16]
 810c6ec:	fba2 1203 	umull	r1, r2, r2, r3
 810c6f0:	1883      	adds	r3, r0, r2
 810c6f2:	461a      	mov	r2, r3
 810c6f4:	f04f 0300 	mov.w	r3, #0
 810c6f8:	f04f 0400 	mov.w	r4, #0
 810c6fc:	0ccb      	lsrs	r3, r1, #19
 810c6fe:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 810c702:	14d4      	asrs	r4, r2, #19
 810c704:	e9c7 3406 	strd	r3, r4, [r7, #24]

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 810c708:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 810c70c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 810c710:	eb11 0803 	adds.w	r8, r1, r3
 810c714:	eb42 0904 	adc.w	r9, r2, r4
 810c718:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 810c71c:	eb13 0508 	adds.w	r5, r3, r8
 810c720:	eb44 0609 	adc.w	r6, r4, r9
 810c724:	f04f 0100 	mov.w	r1, #0
 810c728:	f04f 0200 	mov.w	r2, #0
 810c72c:	0a29      	lsrs	r1, r5, #8
 810c72e:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 810c732:	1232      	asrs	r2, r6, #8
 810c734:	68fb      	ldr	r3, [r7, #12]
 810c736:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 810c73a:	b21d      	sxth	r5, r3
 810c73c:	ea4f 76e5 	mov.w	r6, r5, asr #31
 810c740:	f04f 0800 	mov.w	r8, #0
 810c744:	f04f 0900 	mov.w	r9, #0
 810c748:	ea4f 1906 	mov.w	r9, r6, lsl #4
 810c74c:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 810c750:	ea4f 1805 	mov.w	r8, r5, lsl #4
 810c754:	eb18 0301 	adds.w	r3, r8, r1
 810c758:	eb49 0402 	adc.w	r4, r9, r2
 810c75c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return p;
 810c760:	693b      	ldr	r3, [r7, #16]
}
 810c762:	4618      	mov	r0, r3
 810c764:	3728      	adds	r7, #40	; 0x28
 810c766:	46bd      	mov	sp, r7
 810c768:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}

0810c76c <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 810c76c:	b480      	push	{r7}
 810c76e:	b087      	sub	sp, #28
 810c770:	af00      	add	r7, sp, #0
 810c772:	60f8      	str	r0, [r7, #12]
 810c774:	60b9      	str	r1, [r7, #8]
 810c776:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 810c778:	687b      	ldr	r3, [r7, #4]
 810c77a:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 810c77e:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 810c780:	68bb      	ldr	r3, [r7, #8]
 810c782:	039a      	lsls	r2, r3, #14
 810c784:	68fb      	ldr	r3, [r7, #12]
 810c786:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 810c78a:	051b      	lsls	r3, r3, #20
 810c78c:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 810c78e:	68fb      	ldr	r3, [r7, #12]
 810c790:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 810c794:	4619      	mov	r1, r3
 810c796:	697b      	ldr	r3, [r7, #20]
 810c798:	fb03 f301 	mul.w	r3, r3, r1
 810c79c:	1ad3      	subs	r3, r2, r3
 810c79e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 810c7a2:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 810c7a4:	68fa      	ldr	r2, [r7, #12]
 810c7a6:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 810c7aa:	4611      	mov	r1, r2
 810c7ac:	697a      	ldr	r2, [r7, #20]
 810c7ae:	fb02 f201 	mul.w	r2, r2, r1
 810c7b2:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 810c7b4:	68f9      	ldr	r1, [r7, #12]
 810c7b6:	7f09      	ldrb	r1, [r1, #28]
 810c7b8:	4608      	mov	r0, r1
 810c7ba:	6979      	ldr	r1, [r7, #20]
 810c7bc:	fb01 f100 	mul.w	r1, r1, r0
 810c7c0:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 810c7c2:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 810c7c6:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 810c7ca:	1292      	asrs	r2, r2, #10
 810c7cc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 810c7d0:	68f9      	ldr	r1, [r7, #12]
 810c7d2:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 810c7d6:	fb01 f202 	mul.w	r2, r1, r2
 810c7da:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 810c7de:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 810c7e0:	fb02 f303 	mul.w	r3, r2, r3
 810c7e4:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 810c7e6:	697b      	ldr	r3, [r7, #20]
 810c7e8:	13db      	asrs	r3, r3, #15
 810c7ea:	697a      	ldr	r2, [r7, #20]
 810c7ec:	13d2      	asrs	r2, r2, #15
 810c7ee:	fb02 f303 	mul.w	r3, r2, r3
 810c7f2:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 810c7f4:	68fa      	ldr	r2, [r7, #12]
 810c7f6:	7e12      	ldrb	r2, [r2, #24]
 810c7f8:	fb02 f303 	mul.w	r3, r2, r3
 810c7fc:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 810c7fe:	697a      	ldr	r2, [r7, #20]
 810c800:	1ad3      	subs	r3, r2, r3
 810c802:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 810c804:	697b      	ldr	r3, [r7, #20]
 810c806:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 810c80a:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 810c80c:	697b      	ldr	r3, [r7, #20]
 810c80e:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 810c812:	bfa8      	it	ge
 810c814:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 810c818:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 810c81a:	697b      	ldr	r3, [r7, #20]
 810c81c:	131b      	asrs	r3, r3, #12
}
 810c81e:	4618      	mov	r0, r3
 810c820:	371c      	adds	r7, #28
 810c822:	46bd      	mov	sp, r7
 810c824:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c828:	4770      	bx	lr

0810c82a <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 810c82a:	b580      	push	{r7, lr}
 810c82c:	b08c      	sub	sp, #48	; 0x30
 810c82e:	af00      	add	r7, sp, #0
 810c830:	60f8      	str	r0, [r7, #12]
 810c832:	60b9      	str	r1, [r7, #8]
 810c834:	607a      	str	r2, [r7, #4]
 810c836:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 810c838:	68fb      	ldr	r3, [r7, #12]
 810c83a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 810c83e:	2b60      	cmp	r3, #96	; 0x60
 810c840:	d007      	beq.n	810c852 <bmp280_read_fixed+0x28>
		if (humidity)
 810c842:	683b      	ldr	r3, [r7, #0]
 810c844:	2b00      	cmp	r3, #0
 810c846:	d002      	beq.n	810c84e <bmp280_read_fixed+0x24>
			*humidity = 0;
 810c848:	683b      	ldr	r3, [r7, #0]
 810c84a:	2200      	movs	r2, #0
 810c84c:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 810c84e:	2300      	movs	r3, #0
 810c850:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 810c852:	683b      	ldr	r3, [r7, #0]
 810c854:	2b00      	cmp	r3, #0
 810c856:	d001      	beq.n	810c85c <bmp280_read_fixed+0x32>
 810c858:	2308      	movs	r3, #8
 810c85a:	e000      	b.n	810c85e <bmp280_read_fixed+0x34>
 810c85c:	2306      	movs	r3, #6
 810c85e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 810c860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810c862:	b2db      	uxtb	r3, r3
 810c864:	f107 0218 	add.w	r2, r7, #24
 810c868:	21f7      	movs	r1, #247	; 0xf7
 810c86a:	68f8      	ldr	r0, [r7, #12]
 810c86c:	f7ff fbbe 	bl	810bfec <read_data>
 810c870:	4603      	mov	r3, r0
 810c872:	2b00      	cmp	r3, #0
 810c874:	d001      	beq.n	810c87a <bmp280_read_fixed+0x50>
		return false;
 810c876:	2300      	movs	r3, #0
 810c878:	e038      	b.n	810c8ec <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 810c87a:	7e3b      	ldrb	r3, [r7, #24]
 810c87c:	031a      	lsls	r2, r3, #12
 810c87e:	7e7b      	ldrb	r3, [r7, #25]
 810c880:	011b      	lsls	r3, r3, #4
 810c882:	4313      	orrs	r3, r2
 810c884:	7eba      	ldrb	r2, [r7, #26]
 810c886:	0912      	lsrs	r2, r2, #4
 810c888:	b2d2      	uxtb	r2, r2
 810c88a:	4313      	orrs	r3, r2
 810c88c:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 810c88e:	7efb      	ldrb	r3, [r7, #27]
 810c890:	031a      	lsls	r2, r3, #12
 810c892:	7f3b      	ldrb	r3, [r7, #28]
 810c894:	011b      	lsls	r3, r3, #4
 810c896:	4313      	orrs	r3, r2
 810c898:	7f7a      	ldrb	r2, [r7, #29]
 810c89a:	0912      	lsrs	r2, r2, #4
 810c89c:	b2d2      	uxtb	r2, r2
 810c89e:	4313      	orrs	r3, r2
 810c8a0:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 810c8a2:	f107 0314 	add.w	r3, r7, #20
 810c8a6:	461a      	mov	r2, r3
 810c8a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 810c8aa:	68f8      	ldr	r0, [r7, #12]
 810c8ac:	f7ff fd7b 	bl	810c3a6 <compensate_temperature>
 810c8b0:	4602      	mov	r2, r0
 810c8b2:	68bb      	ldr	r3, [r7, #8]
 810c8b4:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 810c8b6:	697b      	ldr	r3, [r7, #20]
 810c8b8:	461a      	mov	r2, r3
 810c8ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810c8bc:	68f8      	ldr	r0, [r7, #12]
 810c8be:	f7ff fdab 	bl	810c418 <compensate_pressure>
 810c8c2:	4602      	mov	r2, r0
 810c8c4:	687b      	ldr	r3, [r7, #4]
 810c8c6:	601a      	str	r2, [r3, #0]

	if (humidity) {
 810c8c8:	683b      	ldr	r3, [r7, #0]
 810c8ca:	2b00      	cmp	r3, #0
 810c8cc:	d00d      	beq.n	810c8ea <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 810c8ce:	7fbb      	ldrb	r3, [r7, #30]
 810c8d0:	021b      	lsls	r3, r3, #8
 810c8d2:	7ffa      	ldrb	r2, [r7, #31]
 810c8d4:	4313      	orrs	r3, r2
 810c8d6:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 810c8d8:	697b      	ldr	r3, [r7, #20]
 810c8da:	461a      	mov	r2, r3
 810c8dc:	6a39      	ldr	r1, [r7, #32]
 810c8de:	68f8      	ldr	r0, [r7, #12]
 810c8e0:	f7ff ff44 	bl	810c76c <compensate_humidity>
 810c8e4:	4602      	mov	r2, r0
 810c8e6:	683b      	ldr	r3, [r7, #0]
 810c8e8:	601a      	str	r2, [r3, #0]
	}

	return true;
 810c8ea:	2301      	movs	r3, #1
}
 810c8ec:	4618      	mov	r0, r3
 810c8ee:	3730      	adds	r7, #48	; 0x30
 810c8f0:	46bd      	mov	sp, r7
 810c8f2:	bd80      	pop	{r7, pc}

0810c8f4 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 810c8f4:	b580      	push	{r7, lr}
 810c8f6:	b088      	sub	sp, #32
 810c8f8:	af00      	add	r7, sp, #0
 810c8fa:	60f8      	str	r0, [r7, #12]
 810c8fc:	60b9      	str	r1, [r7, #8]
 810c8fe:	607a      	str	r2, [r7, #4]
 810c900:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 810c902:	683b      	ldr	r3, [r7, #0]
 810c904:	2b00      	cmp	r3, #0
 810c906:	d002      	beq.n	810c90e <bmp280_read_float+0x1a>
 810c908:	f107 0314 	add.w	r3, r7, #20
 810c90c:	e000      	b.n	810c910 <bmp280_read_float+0x1c>
 810c90e:	2300      	movs	r3, #0
 810c910:	f107 0218 	add.w	r2, r7, #24
 810c914:	f107 011c 	add.w	r1, r7, #28
 810c918:	68f8      	ldr	r0, [r7, #12]
 810c91a:	f7ff ff86 	bl	810c82a <bmp280_read_fixed>
 810c91e:	4603      	mov	r3, r0
 810c920:	2b00      	cmp	r3, #0
 810c922:	d028      	beq.n	810c976 <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 810c924:	69fb      	ldr	r3, [r7, #28]
 810c926:	ee07 3a90 	vmov	s15, r3
 810c92a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 810c92e:	eddf 6a14 	vldr	s13, [pc, #80]	; 810c980 <bmp280_read_float+0x8c>
 810c932:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810c936:	68bb      	ldr	r3, [r7, #8]
 810c938:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 810c93c:	69bb      	ldr	r3, [r7, #24]
 810c93e:	ee07 3a90 	vmov	s15, r3
 810c942:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810c946:	eddf 6a0f 	vldr	s13, [pc, #60]	; 810c984 <bmp280_read_float+0x90>
 810c94a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810c94e:	687b      	ldr	r3, [r7, #4]
 810c950:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 810c954:	683b      	ldr	r3, [r7, #0]
 810c956:	2b00      	cmp	r3, #0
 810c958:	d00b      	beq.n	810c972 <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 810c95a:	697b      	ldr	r3, [r7, #20]
 810c95c:	ee07 3a90 	vmov	s15, r3
 810c960:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810c964:	eddf 6a08 	vldr	s13, [pc, #32]	; 810c988 <bmp280_read_float+0x94>
 810c968:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810c96c:	683b      	ldr	r3, [r7, #0]
 810c96e:	edc3 7a00 	vstr	s15, [r3]
		return true;
 810c972:	2301      	movs	r3, #1
 810c974:	e000      	b.n	810c978 <bmp280_read_float+0x84>
	}

	return false;
 810c976:	2300      	movs	r3, #0
}
 810c978:	4618      	mov	r0, r3
 810c97a:	3720      	adds	r7, #32
 810c97c:	46bd      	mov	sp, r7
 810c97e:	bd80      	pop	{r7, pc}
 810c980:	42c80000 	.word	0x42c80000
 810c984:	43800000 	.word	0x43800000
 810c988:	44800000 	.word	0x44800000

0810c98c <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 810c98c:	b580      	push	{r7, lr}
 810c98e:	b082      	sub	sp, #8
 810c990:	af00      	add	r7, sp, #0
 810c992:	4603      	mov	r3, r0
 810c994:	71fb      	strb	r3, [r7, #7]
 810c996:	79fb      	ldrb	r3, [r7, #7]
 810c998:	4619      	mov	r1, r3
 810c99a:	2007      	movs	r0, #7
 810c99c:	f000 fa8e 	bl	810cebc <bno055_writeData>
 810c9a0:	bf00      	nop
 810c9a2:	3708      	adds	r7, #8
 810c9a4:	46bd      	mov	sp, r7
 810c9a6:	bd80      	pop	{r7, pc}

0810c9a8 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 810c9a8:	b580      	push	{r7, lr}
 810c9aa:	b082      	sub	sp, #8
 810c9ac:	af00      	add	r7, sp, #0
 810c9ae:	4603      	mov	r3, r0
 810c9b0:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 810c9b2:	79fb      	ldrb	r3, [r7, #7]
 810c9b4:	4619      	mov	r1, r3
 810c9b6:	203d      	movs	r0, #61	; 0x3d
 810c9b8:	f000 fa80 	bl	810cebc <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 810c9bc:	79fb      	ldrb	r3, [r7, #7]
 810c9be:	2b00      	cmp	r3, #0
 810c9c0:	d103      	bne.n	810c9ca <bno055_setOperationMode+0x22>
    bno055_delay(19);
 810c9c2:	2013      	movs	r0, #19
 810c9c4:	f000 fa6e 	bl	810cea4 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 810c9c8:	e002      	b.n	810c9d0 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 810c9ca:	2007      	movs	r0, #7
 810c9cc:	f000 fa6a 	bl	810cea4 <bno055_delay>
}
 810c9d0:	bf00      	nop
 810c9d2:	3708      	adds	r7, #8
 810c9d4:	46bd      	mov	sp, r7
 810c9d6:	bd80      	pop	{r7, pc}

0810c9d8 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 810c9d8:	b580      	push	{r7, lr}
 810c9da:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 810c9dc:	2000      	movs	r0, #0
 810c9de:	f7ff ffe3 	bl	810c9a8 <bno055_setOperationMode>
}
 810c9e2:	bf00      	nop
 810c9e4:	bd80      	pop	{r7, pc}

0810c9e6 <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 810c9e6:	b580      	push	{r7, lr}
 810c9e8:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 810c9ea:	200c      	movs	r0, #12
 810c9ec:	f7ff ffdc 	bl	810c9a8 <bno055_setOperationMode>
}
 810c9f0:	bf00      	nop
 810c9f2:	bd80      	pop	{r7, pc}

0810c9f4 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 810c9f4:	b580      	push	{r7, lr}
 810c9f6:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 810c9f8:	2120      	movs	r1, #32
 810c9fa:	203f      	movs	r0, #63	; 0x3f
 810c9fc:	f000 fa5e 	bl	810cebc <bno055_writeData>
  bno055_delay(700);
 810ca00:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 810ca04:	f000 fa4e 	bl	810cea4 <bno055_delay>
}
 810ca08:	bf00      	nop
 810ca0a:	bd80      	pop	{r7, pc}

0810ca0c <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 810ca0c:	b580      	push	{r7, lr}
 810ca0e:	b082      	sub	sp, #8
 810ca10:	af00      	add	r7, sp, #0
  bno055_reset();
 810ca12:	f7ff ffef 	bl	810c9f4 <bno055_reset>

  uint8_t id = 0;
 810ca16:	2300      	movs	r3, #0
 810ca18:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 810ca1a:	1dfb      	adds	r3, r7, #7
 810ca1c:	2201      	movs	r2, #1
 810ca1e:	4619      	mov	r1, r3
 810ca20:	2000      	movs	r0, #0
 810ca22:	f000 fb37 	bl	810d094 <bno055_readData>
  if (id != BNO055_ID) {
	  //Pas russi :/
	  /* IMPLEMENT ME */
  }
  bno055_setPage(0);
 810ca26:	2000      	movs	r0, #0
 810ca28:	f7ff ffb0 	bl	810c98c <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 810ca2c:	2100      	movs	r1, #0
 810ca2e:	203f      	movs	r0, #63	; 0x3f
 810ca30:	f000 fa44 	bl	810cebc <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 810ca34:	f7ff ffd0 	bl	810c9d8 <bno055_setOperationModeConfig>
  bno055_delay(10);
 810ca38:	200a      	movs	r0, #10
 810ca3a:	f000 fa33 	bl	810cea4 <bno055_delay>
}
 810ca3e:	bf00      	nop
 810ca40:	3708      	adds	r7, #8
 810ca42:	46bd      	mov	sp, r7
 810ca44:	bd80      	pop	{r7, pc}

0810ca46 <bno055_getSystemError>:
  res.magState = (tmp >> 1) & 0x01;
  res.accState = (tmp >> 0) & 0x01;
  return res;
}

uint8_t bno055_getSystemError() {
 810ca46:	b580      	push	{r7, lr}
 810ca48:	b082      	sub	sp, #8
 810ca4a:	af00      	add	r7, sp, #0
  bno055_setPage(0);
 810ca4c:	2000      	movs	r0, #0
 810ca4e:	f7ff ff9d 	bl	810c98c <bno055_setPage>
  uint8_t tmp;
  bno055_readData(BNO055_SYS_ERR, &tmp, 1);
 810ca52:	1dfb      	adds	r3, r7, #7
 810ca54:	2201      	movs	r2, #1
 810ca56:	4619      	mov	r1, r3
 810ca58:	203a      	movs	r0, #58	; 0x3a
 810ca5a:	f000 fb1b 	bl	810d094 <bno055_readData>
  return tmp;
 810ca5e:	79fb      	ldrb	r3, [r7, #7]
}
 810ca60:	4618      	mov	r0, r3
 810ca62:	3708      	adds	r7, #8
 810ca64:	46bd      	mov	sp, r7
 810ca66:	bd80      	pop	{r7, pc}

0810ca68 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 810ca68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810ca6c:	b09f      	sub	sp, #124	; 0x7c
 810ca6e:	af00      	add	r7, sp, #0
 810ca70:	4603      	mov	r3, r0
 810ca72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 810ca76:	2000      	movs	r0, #0
 810ca78:	f7ff ff88 	bl	810c98c <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 810ca7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810ca80:	2b20      	cmp	r3, #32
 810ca82:	d108      	bne.n	810ca96 <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 810ca84:	f107 0148 	add.w	r1, r7, #72	; 0x48
 810ca88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810ca8c:	2208      	movs	r2, #8
 810ca8e:	4618      	mov	r0, r3
 810ca90:	f000 fb00 	bl	810d094 <bno055_readData>
 810ca94:	e007      	b.n	810caa6 <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 810ca96:	f107 0148 	add.w	r1, r7, #72	; 0x48
 810ca9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810ca9e:	2206      	movs	r2, #6
 810caa0:	4618      	mov	r0, r3
 810caa2:	f000 faf7 	bl	810d094 <bno055_readData>

  double scale = 1;
 810caa6:	f04f 0300 	mov.w	r3, #0
 810caaa:	4c8b      	ldr	r4, [pc, #556]	; (810ccd8 <bno055_getVector+0x270>)
 810caac:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 810cab0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810cab4:	2b0e      	cmp	r3, #14
 810cab6:	d109      	bne.n	810cacc <bno055_getVector+0x64>
    scale = magScale;
 810cab8:	4b88      	ldr	r3, [pc, #544]	; (810ccdc <bno055_getVector+0x274>)
 810caba:	881b      	ldrh	r3, [r3, #0]
 810cabc:	4618      	mov	r0, r3
 810cabe:	f7f3 fdb9 	bl	8100634 <__aeabi_ui2d>
 810cac2:	4603      	mov	r3, r0
 810cac4:	460c      	mov	r4, r1
 810cac6:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 810caca:	e03e      	b.n	810cb4a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 810cacc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810cad0:	2b08      	cmp	r3, #8
 810cad2:	d007      	beq.n	810cae4 <bno055_getVector+0x7c>
 810cad4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810cad8:	2b28      	cmp	r3, #40	; 0x28
 810cada:	d003      	beq.n	810cae4 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 810cadc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810cae0:	2b2e      	cmp	r3, #46	; 0x2e
 810cae2:	d109      	bne.n	810caf8 <bno055_getVector+0x90>
    scale = accelScale;
 810cae4:	4b7e      	ldr	r3, [pc, #504]	; (810cce0 <bno055_getVector+0x278>)
 810cae6:	881b      	ldrh	r3, [r3, #0]
 810cae8:	4618      	mov	r0, r3
 810caea:	f7f3 fda3 	bl	8100634 <__aeabi_ui2d>
 810caee:	4603      	mov	r3, r0
 810caf0:	460c      	mov	r4, r1
 810caf2:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 810caf6:	e028      	b.n	810cb4a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 810caf8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810cafc:	2b14      	cmp	r3, #20
 810cafe:	d109      	bne.n	810cb14 <bno055_getVector+0xac>
    scale = angularRateScale;
 810cb00:	4b78      	ldr	r3, [pc, #480]	; (810cce4 <bno055_getVector+0x27c>)
 810cb02:	881b      	ldrh	r3, [r3, #0]
 810cb04:	4618      	mov	r0, r3
 810cb06:	f7f3 fd95 	bl	8100634 <__aeabi_ui2d>
 810cb0a:	4603      	mov	r3, r0
 810cb0c:	460c      	mov	r4, r1
 810cb0e:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 810cb12:	e01a      	b.n	810cb4a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 810cb14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810cb18:	2b1a      	cmp	r3, #26
 810cb1a:	d109      	bne.n	810cb30 <bno055_getVector+0xc8>
    scale = eulerScale;
 810cb1c:	4b72      	ldr	r3, [pc, #456]	; (810cce8 <bno055_getVector+0x280>)
 810cb1e:	881b      	ldrh	r3, [r3, #0]
 810cb20:	4618      	mov	r0, r3
 810cb22:	f7f3 fd87 	bl	8100634 <__aeabi_ui2d>
 810cb26:	4603      	mov	r3, r0
 810cb28:	460c      	mov	r4, r1
 810cb2a:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 810cb2e:	e00c      	b.n	810cb4a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 810cb30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810cb34:	2b20      	cmp	r3, #32
 810cb36:	d108      	bne.n	810cb4a <bno055_getVector+0xe2>
    scale = quaScale;
 810cb38:	4b6c      	ldr	r3, [pc, #432]	; (810ccec <bno055_getVector+0x284>)
 810cb3a:	881b      	ldrh	r3, [r3, #0]
 810cb3c:	4618      	mov	r0, r3
 810cb3e:	f7f3 fd79 	bl	8100634 <__aeabi_ui2d>
 810cb42:	4603      	mov	r3, r0
 810cb44:	460c      	mov	r4, r1
 810cb46:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 810cb4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 810cb4e:	2220      	movs	r2, #32
 810cb50:	2100      	movs	r1, #0
 810cb52:	4618      	mov	r0, r3
 810cb54:	f004 f93b 	bl	8110dce <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 810cb58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810cb5c:	2b20      	cmp	r3, #32
 810cb5e:	d150      	bne.n	810cc02 <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 810cb60:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 810cb64:	021b      	lsls	r3, r3, #8
 810cb66:	b21a      	sxth	r2, r3
 810cb68:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 810cb6c:	b21b      	sxth	r3, r3
 810cb6e:	4313      	orrs	r3, r2
 810cb70:	b21b      	sxth	r3, r3
 810cb72:	4618      	mov	r0, r3
 810cb74:	f7f3 fd6e 	bl	8100654 <__aeabi_i2d>
 810cb78:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810cb7c:	f7f3 fefe 	bl	810097c <__aeabi_ddiv>
 810cb80:	4603      	mov	r3, r0
 810cb82:	460c      	mov	r4, r1
 810cb84:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 810cb88:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 810cb8c:	021b      	lsls	r3, r3, #8
 810cb8e:	b21a      	sxth	r2, r3
 810cb90:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 810cb94:	b21b      	sxth	r3, r3
 810cb96:	4313      	orrs	r3, r2
 810cb98:	b21b      	sxth	r3, r3
 810cb9a:	4618      	mov	r0, r3
 810cb9c:	f7f3 fd5a 	bl	8100654 <__aeabi_i2d>
 810cba0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810cba4:	f7f3 feea 	bl	810097c <__aeabi_ddiv>
 810cba8:	4603      	mov	r3, r0
 810cbaa:	460c      	mov	r4, r1
 810cbac:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 810cbb0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 810cbb4:	021b      	lsls	r3, r3, #8
 810cbb6:	b21a      	sxth	r2, r3
 810cbb8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 810cbbc:	b21b      	sxth	r3, r3
 810cbbe:	4313      	orrs	r3, r2
 810cbc0:	b21b      	sxth	r3, r3
 810cbc2:	4618      	mov	r0, r3
 810cbc4:	f7f3 fd46 	bl	8100654 <__aeabi_i2d>
 810cbc8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810cbcc:	f7f3 fed6 	bl	810097c <__aeabi_ddiv>
 810cbd0:	4603      	mov	r3, r0
 810cbd2:	460c      	mov	r4, r1
 810cbd4:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 810cbd8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 810cbdc:	021b      	lsls	r3, r3, #8
 810cbde:	b21a      	sxth	r2, r3
 810cbe0:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 810cbe4:	b21b      	sxth	r3, r3
 810cbe6:	4313      	orrs	r3, r2
 810cbe8:	b21b      	sxth	r3, r3
 810cbea:	4618      	mov	r0, r3
 810cbec:	f7f3 fd32 	bl	8100654 <__aeabi_i2d>
 810cbf0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810cbf4:	f7f3 fec2 	bl	810097c <__aeabi_ddiv>
 810cbf8:	4603      	mov	r3, r0
 810cbfa:	460c      	mov	r4, r1
 810cbfc:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 810cc00:	e03b      	b.n	810cc7a <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 810cc02:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 810cc06:	021b      	lsls	r3, r3, #8
 810cc08:	b21a      	sxth	r2, r3
 810cc0a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 810cc0e:	b21b      	sxth	r3, r3
 810cc10:	4313      	orrs	r3, r2
 810cc12:	b21b      	sxth	r3, r3
 810cc14:	4618      	mov	r0, r3
 810cc16:	f7f3 fd1d 	bl	8100654 <__aeabi_i2d>
 810cc1a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810cc1e:	f7f3 fead 	bl	810097c <__aeabi_ddiv>
 810cc22:	4603      	mov	r3, r0
 810cc24:	460c      	mov	r4, r1
 810cc26:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 810cc2a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 810cc2e:	021b      	lsls	r3, r3, #8
 810cc30:	b21a      	sxth	r2, r3
 810cc32:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 810cc36:	b21b      	sxth	r3, r3
 810cc38:	4313      	orrs	r3, r2
 810cc3a:	b21b      	sxth	r3, r3
 810cc3c:	4618      	mov	r0, r3
 810cc3e:	f7f3 fd09 	bl	8100654 <__aeabi_i2d>
 810cc42:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810cc46:	f7f3 fe99 	bl	810097c <__aeabi_ddiv>
 810cc4a:	4603      	mov	r3, r0
 810cc4c:	460c      	mov	r4, r1
 810cc4e:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 810cc52:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 810cc56:	021b      	lsls	r3, r3, #8
 810cc58:	b21a      	sxth	r2, r3
 810cc5a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 810cc5e:	b21b      	sxth	r3, r3
 810cc60:	4313      	orrs	r3, r2
 810cc62:	b21b      	sxth	r3, r3
 810cc64:	4618      	mov	r0, r3
 810cc66:	f7f3 fcf5 	bl	8100654 <__aeabi_i2d>
 810cc6a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 810cc6e:	f7f3 fe85 	bl	810097c <__aeabi_ddiv>
 810cc72:	4603      	mov	r3, r0
 810cc74:	460c      	mov	r4, r1
 810cc76:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
  }

  return xyz;
 810cc7a:	f107 0450 	add.w	r4, r7, #80	; 0x50
 810cc7e:	f107 0528 	add.w	r5, r7, #40	; 0x28
 810cc82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 810cc84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810cc86:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 810cc8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 810cc8e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 810cc92:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 810cc96:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 810cc9a:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 810cc9e:	ec49 8b14 	vmov	d4, r8, r9
 810cca2:	ec46 5b15 	vmov	d5, r5, r6
 810cca6:	ec42 1b16 	vmov	d6, r1, r2
 810ccaa:	ec44 3b17 	vmov	d7, r3, r4
}
 810ccae:	eeb0 0a44 	vmov.f32	s0, s8
 810ccb2:	eef0 0a64 	vmov.f32	s1, s9
 810ccb6:	eeb0 1a45 	vmov.f32	s2, s10
 810ccba:	eef0 1a65 	vmov.f32	s3, s11
 810ccbe:	eeb0 2a46 	vmov.f32	s4, s12
 810ccc2:	eef0 2a66 	vmov.f32	s5, s13
 810ccc6:	eeb0 3a47 	vmov.f32	s6, s14
 810ccca:	eef0 3a67 	vmov.f32	s7, s15
 810ccce:	377c      	adds	r7, #124	; 0x7c
 810ccd0:	46bd      	mov	sp, r7
 810ccd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810ccd6:	bf00      	nop
 810ccd8:	3ff00000 	.word	0x3ff00000
 810ccdc:	1000002e 	.word	0x1000002e
 810cce0:	10000028 	.word	0x10000028
 810cce4:	1000002a 	.word	0x1000002a
 810cce8:	1000002c 	.word	0x1000002c
 810ccec:	10000030 	.word	0x10000030

0810ccf0 <bno055_getVectorAccelerometer>:

bno055_vector_t bno055_getVectorAccelerometer() {
 810ccf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810ccf4:	b091      	sub	sp, #68	; 0x44
 810ccf6:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
 810ccf8:	2008      	movs	r0, #8
 810ccfa:	f7ff feb5 	bl	810ca68 <bno055_getVector>
 810ccfe:	eeb0 4a40 	vmov.f32	s8, s0
 810cd02:	eef0 4a60 	vmov.f32	s9, s1
 810cd06:	eeb0 5a41 	vmov.f32	s10, s2
 810cd0a:	eef0 5a61 	vmov.f32	s11, s3
 810cd0e:	eeb0 6a42 	vmov.f32	s12, s4
 810cd12:	eef0 6a62 	vmov.f32	s13, s5
 810cd16:	eeb0 7a43 	vmov.f32	s14, s6
 810cd1a:	eef0 7a63 	vmov.f32	s15, s7
 810cd1e:	ed87 4b08 	vstr	d4, [r7, #32]
 810cd22:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 810cd26:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 810cd2a:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 810cd2e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 810cd32:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 810cd36:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 810cd3a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 810cd3e:	ec49 8b14 	vmov	d4, r8, r9
 810cd42:	ec46 5b15 	vmov	d5, r5, r6
 810cd46:	ec42 1b16 	vmov	d6, r1, r2
 810cd4a:	ec44 3b17 	vmov	d7, r3, r4
}
 810cd4e:	eeb0 0a44 	vmov.f32	s0, s8
 810cd52:	eef0 0a64 	vmov.f32	s1, s9
 810cd56:	eeb0 1a45 	vmov.f32	s2, s10
 810cd5a:	eef0 1a65 	vmov.f32	s3, s11
 810cd5e:	eeb0 2a46 	vmov.f32	s4, s12
 810cd62:	eef0 2a66 	vmov.f32	s5, s13
 810cd66:	eeb0 3a47 	vmov.f32	s6, s14
 810cd6a:	eef0 3a67 	vmov.f32	s7, s15
 810cd6e:	3744      	adds	r7, #68	; 0x44
 810cd70:	46bd      	mov	sp, r7
 810cd72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0810cd76 <bno055_getVectorEuler>:
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
bno055_vector_t bno055_getVectorEuler() {
 810cd76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810cd7a:	b091      	sub	sp, #68	; 0x44
 810cd7c:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 810cd7e:	201a      	movs	r0, #26
 810cd80:	f7ff fe72 	bl	810ca68 <bno055_getVector>
 810cd84:	eeb0 4a40 	vmov.f32	s8, s0
 810cd88:	eef0 4a60 	vmov.f32	s9, s1
 810cd8c:	eeb0 5a41 	vmov.f32	s10, s2
 810cd90:	eef0 5a61 	vmov.f32	s11, s3
 810cd94:	eeb0 6a42 	vmov.f32	s12, s4
 810cd98:	eef0 6a62 	vmov.f32	s13, s5
 810cd9c:	eeb0 7a43 	vmov.f32	s14, s6
 810cda0:	eef0 7a63 	vmov.f32	s15, s7
 810cda4:	ed87 4b08 	vstr	d4, [r7, #32]
 810cda8:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 810cdac:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 810cdb0:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 810cdb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 810cdb8:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 810cdbc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 810cdc0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 810cdc4:	ec49 8b14 	vmov	d4, r8, r9
 810cdc8:	ec46 5b15 	vmov	d5, r5, r6
 810cdcc:	ec42 1b16 	vmov	d6, r1, r2
 810cdd0:	ec44 3b17 	vmov	d7, r3, r4
}
 810cdd4:	eeb0 0a44 	vmov.f32	s0, s8
 810cdd8:	eef0 0a64 	vmov.f32	s1, s9
 810cddc:	eeb0 1a45 	vmov.f32	s2, s10
 810cde0:	eef0 1a65 	vmov.f32	s3, s11
 810cde4:	eeb0 2a46 	vmov.f32	s4, s12
 810cde8:	eef0 2a66 	vmov.f32	s5, s13
 810cdec:	eeb0 3a47 	vmov.f32	s6, s14
 810cdf0:	eef0 3a67 	vmov.f32	s7, s15
 810cdf4:	3744      	adds	r7, #68	; 0x44
 810cdf6:	46bd      	mov	sp, r7
 810cdf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0810cdfc <bno055_getVectorGravity>:
bno055_vector_t bno055_getVectorLinearAccel() {
  return bno055_getVector(BNO055_VECTOR_LINEARACCEL);
}
bno055_vector_t bno055_getVectorGravity() {
 810cdfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810ce00:	b091      	sub	sp, #68	; 0x44
 810ce02:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GRAVITY);
 810ce04:	202e      	movs	r0, #46	; 0x2e
 810ce06:	f7ff fe2f 	bl	810ca68 <bno055_getVector>
 810ce0a:	eeb0 4a40 	vmov.f32	s8, s0
 810ce0e:	eef0 4a60 	vmov.f32	s9, s1
 810ce12:	eeb0 5a41 	vmov.f32	s10, s2
 810ce16:	eef0 5a61 	vmov.f32	s11, s3
 810ce1a:	eeb0 6a42 	vmov.f32	s12, s4
 810ce1e:	eef0 6a62 	vmov.f32	s13, s5
 810ce22:	eeb0 7a43 	vmov.f32	s14, s6
 810ce26:	eef0 7a63 	vmov.f32	s15, s7
 810ce2a:	ed87 4b08 	vstr	d4, [r7, #32]
 810ce2e:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 810ce32:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 810ce36:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 810ce3a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 810ce3e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 810ce42:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 810ce46:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 810ce4a:	ec49 8b14 	vmov	d4, r8, r9
 810ce4e:	ec46 5b15 	vmov	d5, r5, r6
 810ce52:	ec42 1b16 	vmov	d6, r1, r2
 810ce56:	ec44 3b17 	vmov	d7, r3, r4
}
 810ce5a:	eeb0 0a44 	vmov.f32	s0, s8
 810ce5e:	eef0 0a64 	vmov.f32	s1, s9
 810ce62:	eeb0 1a45 	vmov.f32	s2, s10
 810ce66:	eef0 1a65 	vmov.f32	s3, s11
 810ce6a:	eeb0 2a46 	vmov.f32	s4, s12
 810ce6e:	eef0 2a66 	vmov.f32	s5, s13
 810ce72:	eeb0 3a47 	vmov.f32	s6, s14
 810ce76:	eef0 3a67 	vmov.f32	s7, s15
 810ce7a:	3744      	adds	r7, #68	; 0x44
 810ce7c:	46bd      	mov	sp, r7
 810ce7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0810ce84 <bno055_assignI2C>:
#include "bno055_stm32.h"
#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 810ce84:	b480      	push	{r7}
 810ce86:	b083      	sub	sp, #12
 810ce88:	af00      	add	r7, sp, #0
 810ce8a:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 810ce8c:	4a04      	ldr	r2, [pc, #16]	; (810cea0 <bno055_assignI2C+0x1c>)
 810ce8e:	687b      	ldr	r3, [r7, #4]
 810ce90:	6013      	str	r3, [r2, #0]
}
 810ce92:	bf00      	nop
 810ce94:	370c      	adds	r7, #12
 810ce96:	46bd      	mov	sp, r7
 810ce98:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ce9c:	4770      	bx	lr
 810ce9e:	bf00      	nop
 810cea0:	1000a35c 	.word	0x1000a35c

0810cea4 <bno055_delay>:

void bno055_delay(int time) {
 810cea4:	b580      	push	{r7, lr}
 810cea6:	b082      	sub	sp, #8
 810cea8:	af00      	add	r7, sp, #0
 810ceaa:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
 810ceac:	6878      	ldr	r0, [r7, #4]
 810ceae:	f7fc f935 	bl	810911c <osDelay>
#else
  HAL_Delay(time);
#endif
}
 810ceb2:	bf00      	nop
 810ceb4:	3708      	adds	r7, #8
 810ceb6:	46bd      	mov	sp, r7
 810ceb8:	bd80      	pop	{r7, pc}
	...

0810cebc <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 810cebc:	b580      	push	{r7, lr}
 810cebe:	b088      	sub	sp, #32
 810cec0:	af02      	add	r7, sp, #8
 810cec2:	4603      	mov	r3, r0
 810cec4:	460a      	mov	r2, r1
 810cec6:	71fb      	strb	r3, [r7, #7]
 810cec8:	4613      	mov	r3, r2
 810ceca:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 810cecc:	79fb      	ldrb	r3, [r7, #7]
 810cece:	733b      	strb	r3, [r7, #12]
 810ced0:	79bb      	ldrb	r3, [r7, #6]
 810ced2:	737b      	strb	r3, [r7, #13]
  uint8_t status;

  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 810ced4:	4b5a      	ldr	r3, [pc, #360]	; (810d040 <bno055_writeData+0x184>)
 810ced6:	6818      	ldr	r0, [r3, #0]
 810ced8:	f107 020c 	add.w	r2, r7, #12
 810cedc:	230a      	movs	r3, #10
 810cede:	9300      	str	r3, [sp, #0]
 810cee0:	2302      	movs	r3, #2
 810cee2:	2150      	movs	r1, #80	; 0x50
 810cee4:	f7f8 f8de 	bl	81050a4 <HAL_I2C_Master_Transmit>
 810cee8:	4603      	mov	r3, r0
 810ceea:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);


  if (status == HAL_OK) {
 810ceec:	7dfb      	ldrb	r3, [r7, #23]
 810ceee:	2b00      	cmp	r3, #0
 810cef0:	f000 80a0 	beq.w	810d034 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 810cef4:	7dfb      	ldrb	r3, [r7, #23]
 810cef6:	2b01      	cmp	r3, #1
 810cef8:	d103      	bne.n	810cf02 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 810cefa:	4852      	ldr	r0, [pc, #328]	; (810d044 <bno055_writeData+0x188>)
 810cefc:	f004 fc40 	bl	8111780 <puts>
 810cf00:	e012      	b.n	810cf28 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 810cf02:	7dfb      	ldrb	r3, [r7, #23]
 810cf04:	2b03      	cmp	r3, #3
 810cf06:	d103      	bne.n	810cf10 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 810cf08:	484f      	ldr	r0, [pc, #316]	; (810d048 <bno055_writeData+0x18c>)
 810cf0a:	f004 fc39 	bl	8111780 <puts>
 810cf0e:	e00b      	b.n	810cf28 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 810cf10:	7dfb      	ldrb	r3, [r7, #23]
 810cf12:	2b02      	cmp	r3, #2
 810cf14:	d103      	bne.n	810cf1e <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 810cf16:	484d      	ldr	r0, [pc, #308]	; (810d04c <bno055_writeData+0x190>)
 810cf18:	f004 fc32 	bl	8111780 <puts>
 810cf1c:	e004      	b.n	810cf28 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 810cf1e:	7dfb      	ldrb	r3, [r7, #23]
 810cf20:	4619      	mov	r1, r3
 810cf22:	484b      	ldr	r0, [pc, #300]	; (810d050 <bno055_writeData+0x194>)
 810cf24:	f004 fbb8 	bl	8111698 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 810cf28:	4b45      	ldr	r3, [pc, #276]	; (810d040 <bno055_writeData+0x184>)
 810cf2a:	681b      	ldr	r3, [r3, #0]
 810cf2c:	4618      	mov	r0, r3
 810cf2e:	f7f8 fde6 	bl	8105afe <HAL_I2C_GetError>
 810cf32:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 810cf34:	693b      	ldr	r3, [r7, #16]
 810cf36:	2b00      	cmp	r3, #0
 810cf38:	d07e      	beq.n	810d038 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 810cf3a:	693b      	ldr	r3, [r7, #16]
 810cf3c:	2b01      	cmp	r3, #1
 810cf3e:	d103      	bne.n	810cf48 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 810cf40:	4844      	ldr	r0, [pc, #272]	; (810d054 <bno055_writeData+0x198>)
 810cf42:	f004 fc1d 	bl	8111780 <puts>
 810cf46:	e021      	b.n	810cf8c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 810cf48:	693b      	ldr	r3, [r7, #16]
 810cf4a:	2b02      	cmp	r3, #2
 810cf4c:	d103      	bne.n	810cf56 <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 810cf4e:	4842      	ldr	r0, [pc, #264]	; (810d058 <bno055_writeData+0x19c>)
 810cf50:	f004 fc16 	bl	8111780 <puts>
 810cf54:	e01a      	b.n	810cf8c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 810cf56:	693b      	ldr	r3, [r7, #16]
 810cf58:	2b04      	cmp	r3, #4
 810cf5a:	d103      	bne.n	810cf64 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 810cf5c:	483f      	ldr	r0, [pc, #252]	; (810d05c <bno055_writeData+0x1a0>)
 810cf5e:	f004 fc0f 	bl	8111780 <puts>
 810cf62:	e013      	b.n	810cf8c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 810cf64:	693b      	ldr	r3, [r7, #16]
 810cf66:	2b08      	cmp	r3, #8
 810cf68:	d103      	bne.n	810cf72 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 810cf6a:	483d      	ldr	r0, [pc, #244]	; (810d060 <bno055_writeData+0x1a4>)
 810cf6c:	f004 fc08 	bl	8111780 <puts>
 810cf70:	e00c      	b.n	810cf8c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 810cf72:	693b      	ldr	r3, [r7, #16]
 810cf74:	2b10      	cmp	r3, #16
 810cf76:	d103      	bne.n	810cf80 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 810cf78:	483a      	ldr	r0, [pc, #232]	; (810d064 <bno055_writeData+0x1a8>)
 810cf7a:	f004 fc01 	bl	8111780 <puts>
 810cf7e:	e005      	b.n	810cf8c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 810cf80:	693b      	ldr	r3, [r7, #16]
 810cf82:	2b20      	cmp	r3, #32
 810cf84:	d102      	bne.n	810cf8c <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 810cf86:	4838      	ldr	r0, [pc, #224]	; (810d068 <bno055_writeData+0x1ac>)
 810cf88:	f004 fbfa 	bl	8111780 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 810cf8c:	4b2c      	ldr	r3, [pc, #176]	; (810d040 <bno055_writeData+0x184>)
 810cf8e:	681b      	ldr	r3, [r3, #0]
 810cf90:	4618      	mov	r0, r3
 810cf92:	f7f8 fda6 	bl	8105ae2 <HAL_I2C_GetState>
 810cf96:	4603      	mov	r3, r0
 810cf98:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 810cf9a:	7bfb      	ldrb	r3, [r7, #15]
 810cf9c:	2b00      	cmp	r3, #0
 810cf9e:	d103      	bne.n	810cfa8 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 810cfa0:	4832      	ldr	r0, [pc, #200]	; (810d06c <bno055_writeData+0x1b0>)
 810cfa2:	f004 fbed 	bl	8111780 <puts>
 810cfa6:	e048      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 810cfa8:	7bfb      	ldrb	r3, [r7, #15]
 810cfaa:	2b20      	cmp	r3, #32
 810cfac:	d103      	bne.n	810cfb6 <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 810cfae:	482f      	ldr	r0, [pc, #188]	; (810d06c <bno055_writeData+0x1b0>)
 810cfb0:	f004 fbe6 	bl	8111780 <puts>
 810cfb4:	e041      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 810cfb6:	7bfb      	ldrb	r3, [r7, #15]
 810cfb8:	2b24      	cmp	r3, #36	; 0x24
 810cfba:	d103      	bne.n	810cfc4 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 810cfbc:	482c      	ldr	r0, [pc, #176]	; (810d070 <bno055_writeData+0x1b4>)
 810cfbe:	f004 fbdf 	bl	8111780 <puts>
 810cfc2:	e03a      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 810cfc4:	7bfb      	ldrb	r3, [r7, #15]
 810cfc6:	2b21      	cmp	r3, #33	; 0x21
 810cfc8:	d103      	bne.n	810cfd2 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 810cfca:	482a      	ldr	r0, [pc, #168]	; (810d074 <bno055_writeData+0x1b8>)
 810cfcc:	f004 fbd8 	bl	8111780 <puts>
 810cfd0:	e033      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 810cfd2:	7bfb      	ldrb	r3, [r7, #15]
 810cfd4:	2b22      	cmp	r3, #34	; 0x22
 810cfd6:	d103      	bne.n	810cfe0 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 810cfd8:	4827      	ldr	r0, [pc, #156]	; (810d078 <bno055_writeData+0x1bc>)
 810cfda:	f004 fbd1 	bl	8111780 <puts>
 810cfde:	e02c      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 810cfe0:	7bfb      	ldrb	r3, [r7, #15]
 810cfe2:	2b28      	cmp	r3, #40	; 0x28
 810cfe4:	d103      	bne.n	810cfee <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 810cfe6:	4825      	ldr	r0, [pc, #148]	; (810d07c <bno055_writeData+0x1c0>)
 810cfe8:	f004 fbca 	bl	8111780 <puts>
 810cfec:	e025      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 810cfee:	7bfb      	ldrb	r3, [r7, #15]
 810cff0:	2b29      	cmp	r3, #41	; 0x29
 810cff2:	d103      	bne.n	810cffc <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 810cff4:	4822      	ldr	r0, [pc, #136]	; (810d080 <bno055_writeData+0x1c4>)
 810cff6:	f004 fbc3 	bl	8111780 <puts>
 810cffa:	e01e      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 810cffc:	7bfb      	ldrb	r3, [r7, #15]
 810cffe:	2b2a      	cmp	r3, #42	; 0x2a
 810d000:	d103      	bne.n	810d00a <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 810d002:	4820      	ldr	r0, [pc, #128]	; (810d084 <bno055_writeData+0x1c8>)
 810d004:	f004 fbbc 	bl	8111780 <puts>
 810d008:	e017      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 810d00a:	7bfb      	ldrb	r3, [r7, #15]
 810d00c:	2b60      	cmp	r3, #96	; 0x60
 810d00e:	d103      	bne.n	810d018 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 810d010:	481d      	ldr	r0, [pc, #116]	; (810d088 <bno055_writeData+0x1cc>)
 810d012:	f004 fbb5 	bl	8111780 <puts>
 810d016:	e010      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 810d018:	7bfb      	ldrb	r3, [r7, #15]
 810d01a:	2ba0      	cmp	r3, #160	; 0xa0
 810d01c:	d103      	bne.n	810d026 <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 810d01e:	481b      	ldr	r0, [pc, #108]	; (810d08c <bno055_writeData+0x1d0>)
 810d020:	f004 fbae 	bl	8111780 <puts>
 810d024:	e009      	b.n	810d03a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 810d026:	7bfb      	ldrb	r3, [r7, #15]
 810d028:	2be0      	cmp	r3, #224	; 0xe0
 810d02a:	d106      	bne.n	810d03a <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 810d02c:	4818      	ldr	r0, [pc, #96]	; (810d090 <bno055_writeData+0x1d4>)
 810d02e:	f004 fba7 	bl	8111780 <puts>
 810d032:	e002      	b.n	810d03a <bno055_writeData+0x17e>
    return;
 810d034:	bf00      	nop
 810d036:	e000      	b.n	810d03a <bno055_writeData+0x17e>
    return;
 810d038:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 810d03a:	3718      	adds	r7, #24
 810d03c:	46bd      	mov	sp, r7
 810d03e:	bd80      	pop	{r7, pc}
 810d040:	1000a35c 	.word	0x1000a35c
 810d044:	08113f00 	.word	0x08113f00
 810d048:	08113f24 	.word	0x08113f24
 810d04c:	08113f4c 	.word	0x08113f4c
 810d050:	08113f70 	.word	0x08113f70
 810d054:	08113f88 	.word	0x08113f88
 810d058:	08113f9c 	.word	0x08113f9c
 810d05c:	08113fb0 	.word	0x08113fb0
 810d060:	08113fc4 	.word	0x08113fc4
 810d064:	08113fd8 	.word	0x08113fd8
 810d068:	08113fec 	.word	0x08113fec
 810d06c:	08114004 	.word	0x08114004
 810d070:	0811401c 	.word	0x0811401c
 810d074:	08114030 	.word	0x08114030
 810d078:	08114048 	.word	0x08114048
 810d07c:	08114060 	.word	0x08114060
 810d080:	08114078 	.word	0x08114078
 810d084:	08114098 	.word	0x08114098
 810d088:	081140b8 	.word	0x081140b8
 810d08c:	081140d0 	.word	0x081140d0
 810d090:	081140e8 	.word	0x081140e8

0810d094 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 810d094:	b580      	push	{r7, lr}
 810d096:	b084      	sub	sp, #16
 810d098:	af02      	add	r7, sp, #8
 810d09a:	4603      	mov	r3, r0
 810d09c:	6039      	str	r1, [r7, #0]
 810d09e:	71fb      	strb	r3, [r7, #7]
 810d0a0:	4613      	mov	r3, r2
 810d0a2:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 810d0a4:	4b0b      	ldr	r3, [pc, #44]	; (810d0d4 <bno055_readData+0x40>)
 810d0a6:	6818      	ldr	r0, [r3, #0]
 810d0a8:	1dfa      	adds	r2, r7, #7
 810d0aa:	2364      	movs	r3, #100	; 0x64
 810d0ac:	9300      	str	r3, [sp, #0]
 810d0ae:	2301      	movs	r3, #1
 810d0b0:	2150      	movs	r1, #80	; 0x50
 810d0b2:	f7f7 fff7 	bl	81050a4 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 810d0b6:	4b07      	ldr	r3, [pc, #28]	; (810d0d4 <bno055_readData+0x40>)
 810d0b8:	6818      	ldr	r0, [r3, #0]
 810d0ba:	79bb      	ldrb	r3, [r7, #6]
 810d0bc:	b29a      	uxth	r2, r3
 810d0be:	2364      	movs	r3, #100	; 0x64
 810d0c0:	9300      	str	r3, [sp, #0]
 810d0c2:	4613      	mov	r3, r2
 810d0c4:	683a      	ldr	r2, [r7, #0]
 810d0c6:	2150      	movs	r1, #80	; 0x50
 810d0c8:	f7f8 f8e0 	bl	810528c <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 810d0cc:	bf00      	nop
 810d0ce:	3708      	adds	r7, #8
 810d0d0:	46bd      	mov	sp, r7
 810d0d2:	bd80      	pop	{r7, pc}
 810d0d4:	1000a35c 	.word	0x1000a35c

0810d0d8 <HX711_delay_us>:
GPIO_TypeDef *_hx711_di_gpio;
uint32_t _hx711_di_pin;

//#############################################################################################
__STATIC_INLINE void HX711_delay_us(uint32_t microseconds)
{
 810d0d8:	b580      	push	{r7, lr}
 810d0da:	b084      	sub	sp, #16
 810d0dc:	af00      	add	r7, sp, #0
 810d0de:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 810d0e0:	4b0c      	ldr	r3, [pc, #48]	; (810d114 <HX711_delay_us+0x3c>)
 810d0e2:	685b      	ldr	r3, [r3, #4]
 810d0e4:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 810d0e6:	f7f9 faa7 	bl	8106638 <HAL_RCC_GetHCLKFreq>
 810d0ea:	4602      	mov	r2, r0
 810d0ec:	4b0a      	ldr	r3, [pc, #40]	; (810d118 <HX711_delay_us+0x40>)
 810d0ee:	fba3 2302 	umull	r2, r3, r3, r2
 810d0f2:	0c9a      	lsrs	r2, r3, #18
 810d0f4:	687b      	ldr	r3, [r7, #4]
 810d0f6:	fb02 f303 	mul.w	r3, r2, r3
 810d0fa:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 810d0fc:	bf00      	nop
 810d0fe:	4b05      	ldr	r3, [pc, #20]	; (810d114 <HX711_delay_us+0x3c>)
 810d100:	685a      	ldr	r2, [r3, #4]
 810d102:	68fb      	ldr	r3, [r7, #12]
 810d104:	1ad3      	subs	r3, r2, r3
 810d106:	687a      	ldr	r2, [r7, #4]
 810d108:	429a      	cmp	r2, r3
 810d10a:	d8f8      	bhi.n	810d0fe <HX711_delay_us+0x26>
}
 810d10c:	bf00      	nop
 810d10e:	3710      	adds	r7, #16
 810d110:	46bd      	mov	sp, r7
 810d112:	bd80      	pop	{r7, pc}
 810d114:	e0001000 	.word	0xe0001000
 810d118:	431bde83 	.word	0x431bde83

0810d11c <HX711_set_pins>:
void  HX711_set_pins(GPIO_TypeDef *sck_gpio, uint32_t sck_pin, GPIO_TypeDef *di_gpio, uint32_t di_pin){
 810d11c:	b480      	push	{r7}
 810d11e:	b085      	sub	sp, #20
 810d120:	af00      	add	r7, sp, #0
 810d122:	60f8      	str	r0, [r7, #12]
 810d124:	60b9      	str	r1, [r7, #8]
 810d126:	607a      	str	r2, [r7, #4]
 810d128:	603b      	str	r3, [r7, #0]
	_hx711_sck_gpio = sck_gpio;
 810d12a:	4a09      	ldr	r2, [pc, #36]	; (810d150 <HX711_set_pins+0x34>)
 810d12c:	68fb      	ldr	r3, [r7, #12]
 810d12e:	6013      	str	r3, [r2, #0]
	_hx711_sck_pin = sck_pin;
 810d130:	4a08      	ldr	r2, [pc, #32]	; (810d154 <HX711_set_pins+0x38>)
 810d132:	68bb      	ldr	r3, [r7, #8]
 810d134:	6013      	str	r3, [r2, #0]
	_hx711_di_gpio = di_gpio;
 810d136:	4a08      	ldr	r2, [pc, #32]	; (810d158 <HX711_set_pins+0x3c>)
 810d138:	687b      	ldr	r3, [r7, #4]
 810d13a:	6013      	str	r3, [r2, #0]
	_hx711_di_pin = di_pin;
 810d13c:	4a07      	ldr	r2, [pc, #28]	; (810d15c <HX711_set_pins+0x40>)
 810d13e:	683b      	ldr	r3, [r7, #0]
 810d140:	6013      	str	r3, [r2, #0]
}
 810d142:	bf00      	nop
 810d144:	3714      	adds	r7, #20
 810d146:	46bd      	mov	sp, r7
 810d148:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d14c:	4770      	bx	lr
 810d14e:	bf00      	nop
 810d150:	1000a364 	.word	0x1000a364
 810d154:	1000a360 	.word	0x1000a360
 810d158:	1000a36c 	.word	0x1000a36c
 810d15c:	1000a368 	.word	0x1000a368

0810d160 <HX711_init>:
//#############################################################################################
void  HX711_init(void)
{
 810d160:	b580      	push	{r7, lr}
 810d162:	b086      	sub	sp, #24
 810d164:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio;
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 810d166:	2301      	movs	r3, #1
 810d168:	60bb      	str	r3, [r7, #8]
  gpio.Pull = GPIO_NOPULL;
 810d16a:	2300      	movs	r3, #0
 810d16c:	60fb      	str	r3, [r7, #12]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 810d16e:	2302      	movs	r3, #2
 810d170:	613b      	str	r3, [r7, #16]
  gpio.Pin = _hx711_sck_pin;
 810d172:	4b1c      	ldr	r3, [pc, #112]	; (810d1e4 <HX711_init+0x84>)
 810d174:	681b      	ldr	r3, [r3, #0]
 810d176:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(_hx711_sck_gpio, &gpio);
 810d178:	4b1b      	ldr	r3, [pc, #108]	; (810d1e8 <HX711_init+0x88>)
 810d17a:	681b      	ldr	r3, [r3, #0]
 810d17c:	1d3a      	adds	r2, r7, #4
 810d17e:	4611      	mov	r1, r2
 810d180:	4618      	mov	r0, r3
 810d182:	f7f7 fcbd 	bl	8104b00 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 810d186:	2300      	movs	r3, #0
 810d188:	60bb      	str	r3, [r7, #8]
  gpio.Pull = GPIO_NOPULL;
 810d18a:	2300      	movs	r3, #0
 810d18c:	60fb      	str	r3, [r7, #12]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 810d18e:	2302      	movs	r3, #2
 810d190:	613b      	str	r3, [r7, #16]
  gpio.Pin = _hx711_di_pin;
 810d192:	4b16      	ldr	r3, [pc, #88]	; (810d1ec <HX711_init+0x8c>)
 810d194:	681b      	ldr	r3, [r3, #0]
 810d196:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(_hx711_di_gpio, &gpio);
 810d198:	4b15      	ldr	r3, [pc, #84]	; (810d1f0 <HX711_init+0x90>)
 810d19a:	681b      	ldr	r3, [r3, #0]
 810d19c:	1d3a      	adds	r2, r7, #4
 810d19e:	4611      	mov	r1, r2
 810d1a0:	4618      	mov	r0, r3
 810d1a2:	f7f7 fcad 	bl	8104b00 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(_hx711_sck_gpio, _hx711_sck_pin, GPIO_PIN_SET);
 810d1a6:	4b10      	ldr	r3, [pc, #64]	; (810d1e8 <HX711_init+0x88>)
 810d1a8:	6818      	ldr	r0, [r3, #0]
 810d1aa:	4b0e      	ldr	r3, [pc, #56]	; (810d1e4 <HX711_init+0x84>)
 810d1ac:	681b      	ldr	r3, [r3, #0]
 810d1ae:	b29b      	uxth	r3, r3
 810d1b0:	2201      	movs	r2, #1
 810d1b2:	4619      	mov	r1, r3
 810d1b4:	f7f7 fe6c 	bl	8104e90 <HAL_GPIO_WritePin>
  HX711_delay(10);
 810d1b8:	200a      	movs	r0, #10
 810d1ba:	f7fb ffaf 	bl	810911c <osDelay>
  HAL_GPIO_WritePin(_hx711_sck_gpio, _hx711_sck_pin, GPIO_PIN_RESET);
 810d1be:	4b0a      	ldr	r3, [pc, #40]	; (810d1e8 <HX711_init+0x88>)
 810d1c0:	6818      	ldr	r0, [r3, #0]
 810d1c2:	4b08      	ldr	r3, [pc, #32]	; (810d1e4 <HX711_init+0x84>)
 810d1c4:	681b      	ldr	r3, [r3, #0]
 810d1c6:	b29b      	uxth	r3, r3
 810d1c8:	2200      	movs	r2, #0
 810d1ca:	4619      	mov	r1, r3
 810d1cc:	f7f7 fe60 	bl	8104e90 <HAL_GPIO_WritePin>
  HX711_delay(10);  
 810d1d0:	200a      	movs	r0, #10
 810d1d2:	f7fb ffa3 	bl	810911c <osDelay>
  HX711_valueAve(8);
 810d1d6:	2008      	movs	r0, #8
 810d1d8:	f000 f88a 	bl	810d2f0 <HX711_valueAve>
}
 810d1dc:	bf00      	nop
 810d1de:	3718      	adds	r7, #24
 810d1e0:	46bd      	mov	sp, r7
 810d1e2:	bd80      	pop	{r7, pc}
 810d1e4:	1000a360 	.word	0x1000a360
 810d1e8:	1000a364 	.word	0x1000a364
 810d1ec:	1000a368 	.word	0x1000a368
 810d1f0:	1000a36c 	.word	0x1000a36c

0810d1f4 <HX711_value>:
//#############################################################################################
int32_t HX711_value(void)
{
 810d1f4:	b580      	push	{r7, lr}
 810d1f6:	b084      	sub	sp, #16
 810d1f8:	af00      	add	r7, sp, #0
  uint32_t data = 0;
 810d1fa:	2300      	movs	r3, #0
 810d1fc:	60fb      	str	r3, [r7, #12]
  uint32_t  startTime = HAL_GetTick();
 810d1fe:	f7f5 f84b 	bl	8102298 <HAL_GetTick>
 810d202:	6078      	str	r0, [r7, #4]
  while(HAL_GPIO_ReadPin(_hx711_di_gpio, _hx711_di_pin) == GPIO_PIN_SET)
 810d204:	e008      	b.n	810d218 <HX711_value+0x24>
  {
    if(HAL_GetTick() - startTime > 150)
 810d206:	f7f5 f847 	bl	8102298 <HAL_GetTick>
 810d20a:	4602      	mov	r2, r0
 810d20c:	687b      	ldr	r3, [r7, #4]
 810d20e:	1ad3      	subs	r3, r2, r3
 810d210:	2b96      	cmp	r3, #150	; 0x96
 810d212:	d901      	bls.n	810d218 <HX711_value+0x24>
      return 0;
 810d214:	2300      	movs	r3, #0
 810d216:	e05f      	b.n	810d2d8 <HX711_value+0xe4>
  while(HAL_GPIO_ReadPin(_hx711_di_gpio, _hx711_di_pin) == GPIO_PIN_SET)
 810d218:	4b31      	ldr	r3, [pc, #196]	; (810d2e0 <HX711_value+0xec>)
 810d21a:	681a      	ldr	r2, [r3, #0]
 810d21c:	4b31      	ldr	r3, [pc, #196]	; (810d2e4 <HX711_value+0xf0>)
 810d21e:	681b      	ldr	r3, [r3, #0]
 810d220:	b29b      	uxth	r3, r3
 810d222:	4619      	mov	r1, r3
 810d224:	4610      	mov	r0, r2
 810d226:	f7f7 fe1b 	bl	8104e60 <HAL_GPIO_ReadPin>
 810d22a:	4603      	mov	r3, r0
 810d22c:	2b01      	cmp	r3, #1
 810d22e:	d0ea      	beq.n	810d206 <HX711_value+0x12>
  }
  for(int8_t i=0; i<24 ; i++)
 810d230:	2300      	movs	r3, #0
 810d232:	72fb      	strb	r3, [r7, #11]
 810d234:	e02f      	b.n	810d296 <HX711_value+0xa2>
  {
    HAL_GPIO_WritePin(_hx711_sck_gpio, _hx711_sck_pin, GPIO_PIN_SET);
 810d236:	4b2c      	ldr	r3, [pc, #176]	; (810d2e8 <HX711_value+0xf4>)
 810d238:	6818      	ldr	r0, [r3, #0]
 810d23a:	4b2c      	ldr	r3, [pc, #176]	; (810d2ec <HX711_value+0xf8>)
 810d23c:	681b      	ldr	r3, [r3, #0]
 810d23e:	b29b      	uxth	r3, r3
 810d240:	2201      	movs	r2, #1
 810d242:	4619      	mov	r1, r3
 810d244:	f7f7 fe24 	bl	8104e90 <HAL_GPIO_WritePin>
    HX711_delay_us(1);
 810d248:	2001      	movs	r0, #1
 810d24a:	f7ff ff45 	bl	810d0d8 <HX711_delay_us>
    data = data << 1;    
 810d24e:	68fb      	ldr	r3, [r7, #12]
 810d250:	005b      	lsls	r3, r3, #1
 810d252:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_WritePin(_hx711_sck_gpio, _hx711_sck_pin, GPIO_PIN_RESET);
 810d254:	4b24      	ldr	r3, [pc, #144]	; (810d2e8 <HX711_value+0xf4>)
 810d256:	6818      	ldr	r0, [r3, #0]
 810d258:	4b24      	ldr	r3, [pc, #144]	; (810d2ec <HX711_value+0xf8>)
 810d25a:	681b      	ldr	r3, [r3, #0]
 810d25c:	b29b      	uxth	r3, r3
 810d25e:	2200      	movs	r2, #0
 810d260:	4619      	mov	r1, r3
 810d262:	f7f7 fe15 	bl	8104e90 <HAL_GPIO_WritePin>
    HX711_delay_us(1);
 810d266:	2001      	movs	r0, #1
 810d268:	f7ff ff36 	bl	810d0d8 <HX711_delay_us>
    if(HAL_GPIO_ReadPin(_hx711_di_gpio, _hx711_di_pin) == GPIO_PIN_SET)
 810d26c:	4b1c      	ldr	r3, [pc, #112]	; (810d2e0 <HX711_value+0xec>)
 810d26e:	681a      	ldr	r2, [r3, #0]
 810d270:	4b1c      	ldr	r3, [pc, #112]	; (810d2e4 <HX711_value+0xf0>)
 810d272:	681b      	ldr	r3, [r3, #0]
 810d274:	b29b      	uxth	r3, r3
 810d276:	4619      	mov	r1, r3
 810d278:	4610      	mov	r0, r2
 810d27a:	f7f7 fdf1 	bl	8104e60 <HAL_GPIO_ReadPin>
 810d27e:	4603      	mov	r3, r0
 810d280:	2b01      	cmp	r3, #1
 810d282:	d102      	bne.n	810d28a <HX711_value+0x96>
      data ++;
 810d284:	68fb      	ldr	r3, [r7, #12]
 810d286:	3301      	adds	r3, #1
 810d288:	60fb      	str	r3, [r7, #12]
  for(int8_t i=0; i<24 ; i++)
 810d28a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 810d28e:	b2db      	uxtb	r3, r3
 810d290:	3301      	adds	r3, #1
 810d292:	b2db      	uxtb	r3, r3
 810d294:	72fb      	strb	r3, [r7, #11]
 810d296:	f997 300b 	ldrsb.w	r3, [r7, #11]
 810d29a:	2b17      	cmp	r3, #23
 810d29c:	ddcb      	ble.n	810d236 <HX711_value+0x42>
  }
  data = data ^ 0x800000; 
 810d29e:	68fb      	ldr	r3, [r7, #12]
 810d2a0:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 810d2a4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin(_hx711_sck_gpio, _hx711_sck_pin, GPIO_PIN_SET);
 810d2a6:	4b10      	ldr	r3, [pc, #64]	; (810d2e8 <HX711_value+0xf4>)
 810d2a8:	6818      	ldr	r0, [r3, #0]
 810d2aa:	4b10      	ldr	r3, [pc, #64]	; (810d2ec <HX711_value+0xf8>)
 810d2ac:	681b      	ldr	r3, [r3, #0]
 810d2ae:	b29b      	uxth	r3, r3
 810d2b0:	2201      	movs	r2, #1
 810d2b2:	4619      	mov	r1, r3
 810d2b4:	f7f7 fdec 	bl	8104e90 <HAL_GPIO_WritePin>
  HX711_delay_us(1);
 810d2b8:	2001      	movs	r0, #1
 810d2ba:	f7ff ff0d 	bl	810d0d8 <HX711_delay_us>
  HAL_GPIO_WritePin(_hx711_sck_gpio, _hx711_sck_pin, GPIO_PIN_RESET);
 810d2be:	4b0a      	ldr	r3, [pc, #40]	; (810d2e8 <HX711_value+0xf4>)
 810d2c0:	6818      	ldr	r0, [r3, #0]
 810d2c2:	4b0a      	ldr	r3, [pc, #40]	; (810d2ec <HX711_value+0xf8>)
 810d2c4:	681b      	ldr	r3, [r3, #0]
 810d2c6:	b29b      	uxth	r3, r3
 810d2c8:	2200      	movs	r2, #0
 810d2ca:	4619      	mov	r1, r3
 810d2cc:	f7f7 fde0 	bl	8104e90 <HAL_GPIO_WritePin>
  HX711_delay_us(1);
 810d2d0:	2001      	movs	r0, #1
 810d2d2:	f7ff ff01 	bl	810d0d8 <HX711_delay_us>
  return data;    
 810d2d6:	68fb      	ldr	r3, [r7, #12]
}
 810d2d8:	4618      	mov	r0, r3
 810d2da:	3710      	adds	r7, #16
 810d2dc:	46bd      	mov	sp, r7
 810d2de:	bd80      	pop	{r7, pc}
 810d2e0:	1000a36c 	.word	0x1000a36c
 810d2e4:	1000a368 	.word	0x1000a368
 810d2e8:	1000a364 	.word	0x1000a364
 810d2ec:	1000a360 	.word	0x1000a360

0810d2f0 <HX711_valueAve>:
//#############################################################################################
int32_t HX711_valueAve(uint16_t sample)
{
 810d2f0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 810d2f4:	b086      	sub	sp, #24
 810d2f6:	af00      	add	r7, sp, #0
 810d2f8:	4603      	mov	r3, r0
 810d2fa:	80fb      	strh	r3, [r7, #6]
  int64_t  ave = 0;
 810d2fc:	f04f 0300 	mov.w	r3, #0
 810d300:	f04f 0400 	mov.w	r4, #0
 810d304:	e9c7 3404 	strd	r3, r4, [r7, #16]
  for(uint16_t i=0 ; i<sample ; i++)
 810d308:	2300      	movs	r3, #0
 810d30a:	81fb      	strh	r3, [r7, #14]
 810d30c:	e010      	b.n	810d330 <HX711_valueAve+0x40>
    ave += HX711_value();
 810d30e:	f7ff ff71 	bl	810d1f4 <HX711_value>
 810d312:	4603      	mov	r3, r0
 810d314:	469b      	mov	fp, r3
 810d316:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 810d31a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 810d31e:	eb1b 0301 	adds.w	r3, fp, r1
 810d322:	eb4c 0402 	adc.w	r4, ip, r2
 810d326:	e9c7 3404 	strd	r3, r4, [r7, #16]
  for(uint16_t i=0 ; i<sample ; i++)
 810d32a:	89fb      	ldrh	r3, [r7, #14]
 810d32c:	3301      	adds	r3, #1
 810d32e:	81fb      	strh	r3, [r7, #14]
 810d330:	89fa      	ldrh	r2, [r7, #14]
 810d332:	88fb      	ldrh	r3, [r7, #6]
 810d334:	429a      	cmp	r2, r3
 810d336:	d3ea      	bcc.n	810d30e <HX711_valueAve+0x1e>
  return (int32_t)(ave / sample);
 810d338:	88fb      	ldrh	r3, [r7, #6]
 810d33a:	f04f 0400 	mov.w	r4, #0
 810d33e:	461a      	mov	r2, r3
 810d340:	4623      	mov	r3, r4
 810d342:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 810d346:	f7f3 fd17 	bl	8100d78 <__aeabi_ldivmod>
 810d34a:	4603      	mov	r3, r0
 810d34c:	460c      	mov	r4, r1
}
 810d34e:	4618      	mov	r0, r3
 810d350:	3718      	adds	r7, #24
 810d352:	46bd      	mov	sp, r7
 810d354:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0810d358 <HX711_isReady>:
//#############################################################################################
int HX711_isReady(){
 810d358:	b580      	push	{r7, lr}
 810d35a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(_hx711_di_gpio, _hx711_di_pin) == GPIO_PIN_RESET;
 810d35c:	4b08      	ldr	r3, [pc, #32]	; (810d380 <HX711_isReady+0x28>)
 810d35e:	681a      	ldr	r2, [r3, #0]
 810d360:	4b08      	ldr	r3, [pc, #32]	; (810d384 <HX711_isReady+0x2c>)
 810d362:	681b      	ldr	r3, [r3, #0]
 810d364:	b29b      	uxth	r3, r3
 810d366:	4619      	mov	r1, r3
 810d368:	4610      	mov	r0, r2
 810d36a:	f7f7 fd79 	bl	8104e60 <HAL_GPIO_ReadPin>
 810d36e:	4603      	mov	r3, r0
 810d370:	2b00      	cmp	r3, #0
 810d372:	bf0c      	ite	eq
 810d374:	2301      	moveq	r3, #1
 810d376:	2300      	movne	r3, #0
 810d378:	b2db      	uxtb	r3, r3
}
 810d37a:	4618      	mov	r0, r3
 810d37c:	bd80      	pop	{r7, pc}
 810d37e:	bf00      	nop
 810d380:	1000a36c 	.word	0x1000a36c
 810d384:	1000a368 	.word	0x1000a368

0810d388 <_ZNSt14_Function_baseC1Ev>:
	static void
	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
      };

    _Function_base() : _M_manager(nullptr) { }
 810d388:	b480      	push	{r7}
 810d38a:	b083      	sub	sp, #12
 810d38c:	af00      	add	r7, sp, #0
 810d38e:	6078      	str	r0, [r7, #4]
 810d390:	687b      	ldr	r3, [r7, #4]
 810d392:	2200      	movs	r2, #0
 810d394:	609a      	str	r2, [r3, #8]
 810d396:	687b      	ldr	r3, [r7, #4]
 810d398:	4618      	mov	r0, r3
 810d39a:	370c      	adds	r7, #12
 810d39c:	46bd      	mov	sp, r7
 810d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d3a2:	4770      	bx	lr

0810d3a4 <_ZNSt14_Function_baseD1Ev>:

    ~_Function_base()
 810d3a4:	b580      	push	{r7, lr}
 810d3a6:	b082      	sub	sp, #8
 810d3a8:	af00      	add	r7, sp, #0
 810d3aa:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 810d3ac:	687b      	ldr	r3, [r7, #4]
 810d3ae:	689b      	ldr	r3, [r3, #8]
 810d3b0:	2b00      	cmp	r3, #0
 810d3b2:	d005      	beq.n	810d3c0 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 810d3b4:	687b      	ldr	r3, [r7, #4]
 810d3b6:	689b      	ldr	r3, [r3, #8]
 810d3b8:	6878      	ldr	r0, [r7, #4]
 810d3ba:	6879      	ldr	r1, [r7, #4]
 810d3bc:	2203      	movs	r2, #3
 810d3be:	4798      	blx	r3
    }
 810d3c0:	687b      	ldr	r3, [r7, #4]
 810d3c2:	4618      	mov	r0, r3
 810d3c4:	3708      	adds	r7, #8
 810d3c6:	46bd      	mov	sp, r7
 810d3c8:	bd80      	pop	{r7, pc}

0810d3ca <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 810d3ca:	b480      	push	{r7}
 810d3cc:	b083      	sub	sp, #12
 810d3ce:	af00      	add	r7, sp, #0
 810d3d0:	6078      	str	r0, [r7, #4]
 810d3d2:	687b      	ldr	r3, [r7, #4]
 810d3d4:	689b      	ldr	r3, [r3, #8]
 810d3d6:	2b00      	cmp	r3, #0
 810d3d8:	bf0c      	ite	eq
 810d3da:	2301      	moveq	r3, #1
 810d3dc:	2300      	movne	r3, #0
 810d3de:	b2db      	uxtb	r3, r3
 810d3e0:	4618      	mov	r0, r3
 810d3e2:	370c      	adds	r7, #12
 810d3e4:	46bd      	mov	sp, r7
 810d3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d3ea:	4770      	bx	lr

0810d3ec <_ZN8IODriverD1Ev>:
#include <functional>


class IODriver {
public:
	virtual ~IODriver() {}
 810d3ec:	b480      	push	{r7}
 810d3ee:	b083      	sub	sp, #12
 810d3f0:	af00      	add	r7, sp, #0
 810d3f2:	6078      	str	r0, [r7, #4]
 810d3f4:	4a04      	ldr	r2, [pc, #16]	; (810d408 <_ZN8IODriverD1Ev+0x1c>)
 810d3f6:	687b      	ldr	r3, [r7, #4]
 810d3f8:	601a      	str	r2, [r3, #0]
 810d3fa:	687b      	ldr	r3, [r7, #4]
 810d3fc:	4618      	mov	r0, r3
 810d3fe:	370c      	adds	r7, #12
 810d400:	46bd      	mov	sp, r7
 810d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d406:	4770      	bx	lr
 810d408:	08114320 	.word	0x08114320

0810d40c <_ZN8IODriverD0Ev>:
 810d40c:	b580      	push	{r7, lr}
 810d40e:	b082      	sub	sp, #8
 810d410:	af00      	add	r7, sp, #0
 810d412:	6078      	str	r0, [r7, #4]
 810d414:	6878      	ldr	r0, [r7, #4]
 810d416:	f7ff ffe9 	bl	810d3ec <_ZN8IODriverD1Ev>
 810d41a:	2104      	movs	r1, #4
 810d41c:	6878      	ldr	r0, [r7, #4]
 810d41e:	f003 fb46 	bl	8110aae <_ZdlPvj>
 810d422:	687b      	ldr	r3, [r7, #4]
 810d424:	4618      	mov	r0, r3
 810d426:	3708      	adds	r7, #8
 810d428:	46bd      	mov	sp, r7
 810d42a:	bd80      	pop	{r7, pc}

0810d42c <_ZNSt8functionIFvhPhmEED1Ev>:
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 810d42c:	b580      	push	{r7, lr}
 810d42e:	b082      	sub	sp, #8
 810d430:	af00      	add	r7, sp, #0
 810d432:	6078      	str	r0, [r7, #4]
 810d434:	687b      	ldr	r3, [r7, #4]
 810d436:	4618      	mov	r0, r3
 810d438:	f7ff ffb4 	bl	810d3a4 <_ZNSt14_Function_baseD1Ev>
 810d43c:	687b      	ldr	r3, [r7, #4]
 810d43e:	4618      	mov	r0, r3
 810d440:	3708      	adds	r7, #8
 810d442:	46bd      	mov	sp, r7
 810d444:	bd80      	pop	{r7, pc}
	...

0810d448 <_ZN8IODriverC1Ev>:
class IODriver {
 810d448:	b480      	push	{r7}
 810d44a:	b083      	sub	sp, #12
 810d44c:	af00      	add	r7, sp, #0
 810d44e:	6078      	str	r0, [r7, #4]
 810d450:	4a04      	ldr	r2, [pc, #16]	; (810d464 <_ZN8IODriverC1Ev+0x1c>)
 810d452:	687b      	ldr	r3, [r7, #4]
 810d454:	601a      	str	r2, [r3, #0]
 810d456:	687b      	ldr	r3, [r7, #4]
 810d458:	4618      	mov	r0, r3
 810d45a:	370c      	adds	r7, #12
 810d45c:	46bd      	mov	sp, r7
 810d45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d462:	4770      	bx	lr
 810d464:	08114320 	.word	0x08114320

0810d468 <_ZN16BufferedIODriverC1EPVhS1_j>:
#include <cstring>

#ifdef BUILD_WITH_BUFFERED_IO


BufferedIODriver::BufferedIODriver(volatile uint8_t* bufferStorage, volatile uint8_t* bufferControl, size_t length) : bufferStorage(bufferStorage), bufferControl(bufferControl), bufferLength(length), readIndex(0), receiverFunc(nullptr) {
 810d468:	b580      	push	{r7, lr}
 810d46a:	b084      	sub	sp, #16
 810d46c:	af00      	add	r7, sp, #0
 810d46e:	60f8      	str	r0, [r7, #12]
 810d470:	60b9      	str	r1, [r7, #8]
 810d472:	607a      	str	r2, [r7, #4]
 810d474:	603b      	str	r3, [r7, #0]
 810d476:	68fb      	ldr	r3, [r7, #12]
 810d478:	4618      	mov	r0, r3
 810d47a:	f7ff ffe5 	bl	810d448 <_ZN8IODriverC1Ev>
 810d47e:	4a11      	ldr	r2, [pc, #68]	; (810d4c4 <_ZN16BufferedIODriverC1EPVhS1_j+0x5c>)
 810d480:	68fb      	ldr	r3, [r7, #12]
 810d482:	601a      	str	r2, [r3, #0]
 810d484:	68fb      	ldr	r3, [r7, #12]
 810d486:	68ba      	ldr	r2, [r7, #8]
 810d488:	609a      	str	r2, [r3, #8]
 810d48a:	68fb      	ldr	r3, [r7, #12]
 810d48c:	687a      	ldr	r2, [r7, #4]
 810d48e:	60da      	str	r2, [r3, #12]
 810d490:	68fb      	ldr	r3, [r7, #12]
 810d492:	683a      	ldr	r2, [r7, #0]
 810d494:	611a      	str	r2, [r3, #16]
 810d496:	68fb      	ldr	r3, [r7, #12]
 810d498:	2200      	movs	r2, #0
 810d49a:	829a      	strh	r2, [r3, #20]
 810d49c:	68fb      	ldr	r3, [r7, #12]
 810d49e:	3318      	adds	r3, #24
 810d4a0:	2100      	movs	r1, #0
 810d4a2:	4618      	mov	r0, r3
 810d4a4:	f000 f8b1 	bl	810d60a <_ZNSt8functionIFvhPhmEEC1EDn>
	semaphore = xSemaphoreCreateMutex();
 810d4a8:	2001      	movs	r0, #1
 810d4aa:	f7fc fc5e 	bl	8109d6a <xQueueCreateMutex>
 810d4ae:	4602      	mov	r2, r0
 810d4b0:	68fb      	ldr	r3, [r7, #12]
 810d4b2:	605a      	str	r2, [r3, #4]
	*bufferControl = 0;
 810d4b4:	687b      	ldr	r3, [r7, #4]
 810d4b6:	2200      	movs	r2, #0
 810d4b8:	701a      	strb	r2, [r3, #0]
}
 810d4ba:	68fb      	ldr	r3, [r7, #12]
 810d4bc:	4618      	mov	r0, r3
 810d4be:	3710      	adds	r7, #16
 810d4c0:	46bd      	mov	sp, r7
 810d4c2:	bd80      	pop	{r7, pc}
 810d4c4:	08114308 	.word	0x08114308

0810d4c8 <_ZN16BufferedIODriver7receiveERKSt8functionIFvhPhmEE>:

void BufferedIODriver::receive(const std::function<void (uint8_t sender_id, uint8_t* buffer, uint32_t length)> &receiver) {
 810d4c8:	b580      	push	{r7, lr}
 810d4ca:	b082      	sub	sp, #8
 810d4cc:	af00      	add	r7, sp, #0
 810d4ce:	6078      	str	r0, [r7, #4]
 810d4d0:	6039      	str	r1, [r7, #0]
	receiverFunc = receiver;
 810d4d2:	687b      	ldr	r3, [r7, #4]
 810d4d4:	3318      	adds	r3, #24
 810d4d6:	6839      	ldr	r1, [r7, #0]
 810d4d8:	4618      	mov	r0, r3
 810d4da:	f000 f8a4 	bl	810d626 <_ZNSt8functionIFvhPhmEEaSERKS2_>
}
 810d4de:	bf00      	nop
 810d4e0:	3708      	adds	r7, #8
 810d4e2:	46bd      	mov	sp, r7
 810d4e4:	bd80      	pop	{r7, pc}

0810d4e6 <_ZN16BufferedIODriver8transmitEPhm>:
/*
 * Writes data to a buffer shared between Cortex-M4 and Cortex-M7
 * Any thread can call this function
 * Assumes there is no overrun
 */
void BufferedIODriver::transmit(uint8_t* data, uint32_t length) {
 810d4e6:	b580      	push	{r7, lr}
 810d4e8:	b088      	sub	sp, #32
 810d4ea:	af00      	add	r7, sp, #0
 810d4ec:	60f8      	str	r0, [r7, #12]
 810d4ee:	60b9      	str	r1, [r7, #8]
 810d4f0:	607a      	str	r2, [r7, #4]
	if(xSemaphoreTake(semaphore, portMAX_DELAY) == pdTRUE) {
 810d4f2:	68fb      	ldr	r3, [r7, #12]
 810d4f4:	685b      	ldr	r3, [r3, #4]
 810d4f6:	f04f 31ff 	mov.w	r1, #4294967295
 810d4fa:	4618      	mov	r0, r3
 810d4fc:	f7fc fd48 	bl	8109f90 <xQueueSemaphoreTake>
 810d500:	4603      	mov	r3, r0
 810d502:	2b01      	cmp	r3, #1
 810d504:	bf0c      	ite	eq
 810d506:	2301      	moveq	r3, #1
 810d508:	2300      	movne	r3, #0
 810d50a:	b2db      	uxtb	r3, r3
 810d50c:	2b00      	cmp	r3, #0
 810d50e:	d056      	beq.n	810d5be <_ZN16BufferedIODriver8transmitEPhm+0xd8>
		while(HAL_HSEM_Take(1, 1) != HAL_OK);
 810d510:	2101      	movs	r1, #1
 810d512:	2001      	movs	r0, #1
 810d514:	f7f7 fcd6 	bl	8104ec4 <HAL_HSEM_Take>
 810d518:	4603      	mov	r3, r0
 810d51a:	2b00      	cmp	r3, #0
 810d51c:	bf14      	ite	ne
 810d51e:	2301      	movne	r3, #1
 810d520:	2300      	moveq	r3, #0
 810d522:	b2db      	uxtb	r3, r3
 810d524:	2b00      	cmp	r3, #0
 810d526:	d000      	beq.n	810d52a <_ZN16BufferedIODriver8transmitEPhm+0x44>
 810d528:	e7f2      	b.n	810d510 <_ZN16BufferedIODriver8transmitEPhm+0x2a>

		uint8_t writeIndex = *bufferControl;
 810d52a:	68fb      	ldr	r3, [r7, #12]
 810d52c:	68db      	ldr	r3, [r3, #12]
 810d52e:	781b      	ldrb	r3, [r3, #0]
 810d530:	77fb      	strb	r3, [r7, #31]
		uint8_t* buffer = (uint8_t*) bufferStorage;
 810d532:	68fb      	ldr	r3, [r7, #12]
 810d534:	689b      	ldr	r3, [r3, #8]
 810d536:	61bb      	str	r3, [r7, #24]

		if(writeIndex + length < bufferLength) {
 810d538:	7ffa      	ldrb	r2, [r7, #31]
 810d53a:	687b      	ldr	r3, [r7, #4]
 810d53c:	441a      	add	r2, r3
 810d53e:	68fb      	ldr	r3, [r7, #12]
 810d540:	691b      	ldr	r3, [r3, #16]
 810d542:	429a      	cmp	r2, r3
 810d544:	d20d      	bcs.n	810d562 <_ZN16BufferedIODriver8transmitEPhm+0x7c>
			memcpy(buffer + writeIndex, data, length);
 810d546:	7ffb      	ldrb	r3, [r7, #31]
 810d548:	69ba      	ldr	r2, [r7, #24]
 810d54a:	4413      	add	r3, r2
 810d54c:	687a      	ldr	r2, [r7, #4]
 810d54e:	68b9      	ldr	r1, [r7, #8]
 810d550:	4618      	mov	r0, r3
 810d552:	f003 fc31 	bl	8110db8 <memcpy>
			writeIndex += length;
 810d556:	687b      	ldr	r3, [r7, #4]
 810d558:	b2da      	uxtb	r2, r3
 810d55a:	7ffb      	ldrb	r3, [r7, #31]
 810d55c:	4413      	add	r3, r2
 810d55e:	77fb      	strb	r3, [r7, #31]
 810d560:	e01e      	b.n	810d5a0 <_ZN16BufferedIODriver8transmitEPhm+0xba>
		} else {
			uint16_t firstSize = bufferLength - writeIndex;
 810d562:	68fb      	ldr	r3, [r7, #12]
 810d564:	691b      	ldr	r3, [r3, #16]
 810d566:	b29a      	uxth	r2, r3
 810d568:	7ffb      	ldrb	r3, [r7, #31]
 810d56a:	b29b      	uxth	r3, r3
 810d56c:	1ad3      	subs	r3, r2, r3
 810d56e:	82fb      	strh	r3, [r7, #22]
			memcpy(buffer + writeIndex, data, firstSize);
 810d570:	7ffb      	ldrb	r3, [r7, #31]
 810d572:	69ba      	ldr	r2, [r7, #24]
 810d574:	4413      	add	r3, r2
 810d576:	8afa      	ldrh	r2, [r7, #22]
 810d578:	68b9      	ldr	r1, [r7, #8]
 810d57a:	4618      	mov	r0, r3
 810d57c:	f003 fc1c 	bl	8110db8 <memcpy>
			memcpy(buffer, data + firstSize, length - firstSize);
 810d580:	8afb      	ldrh	r3, [r7, #22]
 810d582:	68ba      	ldr	r2, [r7, #8]
 810d584:	18d1      	adds	r1, r2, r3
 810d586:	8afb      	ldrh	r3, [r7, #22]
 810d588:	687a      	ldr	r2, [r7, #4]
 810d58a:	1ad3      	subs	r3, r2, r3
 810d58c:	461a      	mov	r2, r3
 810d58e:	69b8      	ldr	r0, [r7, #24]
 810d590:	f003 fc12 	bl	8110db8 <memcpy>
			writeIndex = length - firstSize;
 810d594:	687b      	ldr	r3, [r7, #4]
 810d596:	b2da      	uxtb	r2, r3
 810d598:	8afb      	ldrh	r3, [r7, #22]
 810d59a:	b2db      	uxtb	r3, r3
 810d59c:	1ad3      	subs	r3, r2, r3
 810d59e:	77fb      	strb	r3, [r7, #31]
		}

		*bufferControl = writeIndex;
 810d5a0:	68fb      	ldr	r3, [r7, #12]
 810d5a2:	68db      	ldr	r3, [r3, #12]
 810d5a4:	7ffa      	ldrb	r2, [r7, #31]
 810d5a6:	701a      	strb	r2, [r3, #0]

		HAL_HSEM_Release(1, 1);
 810d5a8:	2101      	movs	r1, #1
 810d5aa:	2001      	movs	r0, #1
 810d5ac:	f7f7 fcc4 	bl	8104f38 <HAL_HSEM_Release>
		xSemaphoreGive(semaphore);
 810d5b0:	68fb      	ldr	r3, [r7, #12]
 810d5b2:	6858      	ldr	r0, [r3, #4]
 810d5b4:	2300      	movs	r3, #0
 810d5b6:	2200      	movs	r2, #0
 810d5b8:	2100      	movs	r1, #0
 810d5ba:	f7fc fbef 	bl	8109d9c <xQueueGenericSend>
	}
}
 810d5be:	bf00      	nop
 810d5c0:	3720      	adds	r7, #32
 810d5c2:	46bd      	mov	sp, r7
 810d5c4:	bd80      	pop	{r7, pc}

0810d5c6 <_ZNSt8functionIFvhPhmEEC1ERKS2_>:
    function(_Functor) -> function<_Signature>;
#endif

  // Out-of-line member definitions.
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
 810d5c6:	b580      	push	{r7, lr}
 810d5c8:	b082      	sub	sp, #8
 810d5ca:	af00      	add	r7, sp, #0
 810d5cc:	6078      	str	r0, [r7, #4]
 810d5ce:	6039      	str	r1, [r7, #0]
    function(const function& __x)
    : _Function_base()
 810d5d0:	687b      	ldr	r3, [r7, #4]
 810d5d2:	4618      	mov	r0, r3
 810d5d4:	f7ff fed8 	bl	810d388 <_ZNSt14_Function_baseC1Ev>
    {
      if (static_cast<bool>(__x))
 810d5d8:	6838      	ldr	r0, [r7, #0]
 810d5da:	f000 f83f 	bl	810d65c <_ZNKSt8functionIFvhPhmEEcvbEv>
 810d5de:	4603      	mov	r3, r0
 810d5e0:	2b00      	cmp	r3, #0
 810d5e2:	d00d      	beq.n	810d600 <_ZNSt8functionIFvhPhmEEC1ERKS2_+0x3a>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 810d5e4:	683b      	ldr	r3, [r7, #0]
 810d5e6:	689b      	ldr	r3, [r3, #8]
 810d5e8:	6878      	ldr	r0, [r7, #4]
 810d5ea:	6839      	ldr	r1, [r7, #0]
 810d5ec:	2202      	movs	r2, #2
 810d5ee:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
 810d5f0:	683b      	ldr	r3, [r7, #0]
 810d5f2:	68da      	ldr	r2, [r3, #12]
 810d5f4:	687b      	ldr	r3, [r7, #4]
 810d5f6:	60da      	str	r2, [r3, #12]
	  _M_manager = __x._M_manager;
 810d5f8:	683b      	ldr	r3, [r7, #0]
 810d5fa:	689a      	ldr	r2, [r3, #8]
 810d5fc:	687b      	ldr	r3, [r7, #4]
 810d5fe:	609a      	str	r2, [r3, #8]
	}
    }
 810d600:	687b      	ldr	r3, [r7, #4]
 810d602:	4618      	mov	r0, r3
 810d604:	3708      	adds	r7, #8
 810d606:	46bd      	mov	sp, r7
 810d608:	bd80      	pop	{r7, pc}

0810d60a <_ZNSt8functionIFvhPhmEEC1EDn>:
      function(nullptr_t) noexcept
 810d60a:	b580      	push	{r7, lr}
 810d60c:	b082      	sub	sp, #8
 810d60e:	af00      	add	r7, sp, #0
 810d610:	6078      	str	r0, [r7, #4]
 810d612:	6039      	str	r1, [r7, #0]
      : _Function_base() { }
 810d614:	687b      	ldr	r3, [r7, #4]
 810d616:	4618      	mov	r0, r3
 810d618:	f7ff feb6 	bl	810d388 <_ZNSt14_Function_baseC1Ev>
 810d61c:	687b      	ldr	r3, [r7, #4]
 810d61e:	4618      	mov	r0, r3
 810d620:	3708      	adds	r7, #8
 810d622:	46bd      	mov	sp, r7
 810d624:	bd80      	pop	{r7, pc}

0810d626 <_ZNSt8functionIFvhPhmEEaSERKS2_>:
      operator=(const function& __x)
 810d626:	b580      	push	{r7, lr}
 810d628:	b086      	sub	sp, #24
 810d62a:	af00      	add	r7, sp, #0
 810d62c:	6078      	str	r0, [r7, #4]
 810d62e:	6039      	str	r1, [r7, #0]
	function(__x).swap(*this);
 810d630:	f107 0308 	add.w	r3, r7, #8
 810d634:	6839      	ldr	r1, [r7, #0]
 810d636:	4618      	mov	r0, r3
 810d638:	f7ff ffc5 	bl	810d5c6 <_ZNSt8functionIFvhPhmEEC1ERKS2_>
 810d63c:	f107 0308 	add.w	r3, r7, #8
 810d640:	6879      	ldr	r1, [r7, #4]
 810d642:	4618      	mov	r0, r3
 810d644:	f000 f81a 	bl	810d67c <_ZNSt8functionIFvhPhmEE4swapERS2_>
 810d648:	f107 0308 	add.w	r3, r7, #8
 810d64c:	4618      	mov	r0, r3
 810d64e:	f7ff feed 	bl	810d42c <_ZNSt8functionIFvhPhmEED1Ev>
	return *this;
 810d652:	687b      	ldr	r3, [r7, #4]
      }
 810d654:	4618      	mov	r0, r3
 810d656:	3718      	adds	r7, #24
 810d658:	46bd      	mov	sp, r7
 810d65a:	bd80      	pop	{r7, pc}

0810d65c <_ZNKSt8functionIFvhPhmEEcvbEv>:
      explicit operator bool() const noexcept
 810d65c:	b580      	push	{r7, lr}
 810d65e:	b082      	sub	sp, #8
 810d660:	af00      	add	r7, sp, #0
 810d662:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 810d664:	687b      	ldr	r3, [r7, #4]
 810d666:	4618      	mov	r0, r3
 810d668:	f7ff feaf 	bl	810d3ca <_ZNKSt14_Function_base8_M_emptyEv>
 810d66c:	4603      	mov	r3, r0
 810d66e:	f083 0301 	eor.w	r3, r3, #1
 810d672:	b2db      	uxtb	r3, r3
 810d674:	4618      	mov	r0, r3
 810d676:	3708      	adds	r7, #8
 810d678:	46bd      	mov	sp, r7
 810d67a:	bd80      	pop	{r7, pc}

0810d67c <_ZNSt8functionIFvhPhmEE4swapERS2_>:
      void swap(function& __x) noexcept
 810d67c:	b580      	push	{r7, lr}
 810d67e:	b082      	sub	sp, #8
 810d680:	af00      	add	r7, sp, #0
 810d682:	6078      	str	r0, [r7, #4]
 810d684:	6039      	str	r1, [r7, #0]
	std::swap(_M_functor, __x._M_functor);
 810d686:	687b      	ldr	r3, [r7, #4]
 810d688:	683a      	ldr	r2, [r7, #0]
 810d68a:	4611      	mov	r1, r2
 810d68c:	4618      	mov	r0, r3
 810d68e:	f000 f821 	bl	810d6d4 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>
	std::swap(_M_manager, __x._M_manager);
 810d692:	687b      	ldr	r3, [r7, #4]
 810d694:	f103 0208 	add.w	r2, r3, #8
 810d698:	683b      	ldr	r3, [r7, #0]
 810d69a:	3308      	adds	r3, #8
 810d69c:	4619      	mov	r1, r3
 810d69e:	4610      	mov	r0, r2
 810d6a0:	f000 f84a 	bl	810d738 <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>
	std::swap(_M_invoker, __x._M_invoker);
 810d6a4:	687b      	ldr	r3, [r7, #4]
 810d6a6:	f103 020c 	add.w	r2, r3, #12
 810d6aa:	683b      	ldr	r3, [r7, #0]
 810d6ac:	330c      	adds	r3, #12
 810d6ae:	4619      	mov	r1, r3
 810d6b0:	4610      	mov	r0, r2
 810d6b2:	f000 f86b 	bl	810d78c <_ZSt4swapIPFvRKSt9_Any_dataOhOPhOmEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISD_ESt18is_move_assignableISD_EEE5valueEvE4typeERSD_SN_>
      }
 810d6b6:	bf00      	nop
 810d6b8:	3708      	adds	r7, #8
 810d6ba:	46bd      	mov	sp, r7
 810d6bc:	bd80      	pop	{r7, pc}

0810d6be <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 810d6be:	b480      	push	{r7}
 810d6c0:	b083      	sub	sp, #12
 810d6c2:	af00      	add	r7, sp, #0
 810d6c4:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810d6c6:	687b      	ldr	r3, [r7, #4]
 810d6c8:	4618      	mov	r0, r3
 810d6ca:	370c      	adds	r7, #12
 810d6cc:	46bd      	mov	sp, r7
 810d6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d6d2:	4770      	bx	lr

0810d6d4 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS5_ESt18is_move_assignableIS5_EEE5valueEvE4typeERS5_SF_>:
    inline
#if __cplusplus >= 201103L
    typename enable_if<__and_<__not_<__is_tuple_like<_Tp>>,
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
    swap(_Tp& __a, _Tp& __b)
 810d6d4:	b580      	push	{r7, lr}
 810d6d6:	b084      	sub	sp, #16
 810d6d8:	af00      	add	r7, sp, #0
 810d6da:	6078      	str	r0, [r7, #4]
 810d6dc:	6039      	str	r1, [r7, #0]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 810d6de:	6878      	ldr	r0, [r7, #4]
 810d6e0:	f7ff ffed 	bl	810d6be <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 810d6e4:	4602      	mov	r2, r0
 810d6e6:	f107 0308 	add.w	r3, r7, #8
 810d6ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 810d6ee:	e883 0003 	stmia.w	r3, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
 810d6f2:	6838      	ldr	r0, [r7, #0]
 810d6f4:	f7ff ffe3 	bl	810d6be <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 810d6f8:	4602      	mov	r2, r0
 810d6fa:	687b      	ldr	r3, [r7, #4]
 810d6fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 810d700:	e883 0003 	stmia.w	r3, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
 810d704:	f107 0308 	add.w	r3, r7, #8
 810d708:	4618      	mov	r0, r3
 810d70a:	f7ff ffd8 	bl	810d6be <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>
 810d70e:	4602      	mov	r2, r0
 810d710:	683b      	ldr	r3, [r7, #0]
 810d712:	e892 0003 	ldmia.w	r2, {r0, r1}
 810d716:	e883 0003 	stmia.w	r3, {r0, r1}
    }
 810d71a:	bf00      	nop
 810d71c:	3710      	adds	r7, #16
 810d71e:	46bd      	mov	sp, r7
 810d720:	bd80      	pop	{r7, pc}

0810d722 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>:
    move(_Tp&& __t) noexcept
 810d722:	b480      	push	{r7}
 810d724:	b083      	sub	sp, #12
 810d726:	af00      	add	r7, sp, #0
 810d728:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810d72a:	687b      	ldr	r3, [r7, #4]
 810d72c:	4618      	mov	r0, r3
 810d72e:	370c      	adds	r7, #12
 810d730:	46bd      	mov	sp, r7
 810d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d736:	4770      	bx	lr

0810d738 <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISB_ESt18is_move_assignableISB_EEE5valueEvE4typeERSB_SL_>:
    swap(_Tp& __a, _Tp& __b)
 810d738:	b580      	push	{r7, lr}
 810d73a:	b084      	sub	sp, #16
 810d73c:	af00      	add	r7, sp, #0
 810d73e:	6078      	str	r0, [r7, #4]
 810d740:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 810d742:	6878      	ldr	r0, [r7, #4]
 810d744:	f7ff ffed 	bl	810d722 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 810d748:	4603      	mov	r3, r0
 810d74a:	681b      	ldr	r3, [r3, #0]
 810d74c:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 810d74e:	6838      	ldr	r0, [r7, #0]
 810d750:	f7ff ffe7 	bl	810d722 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 810d754:	4603      	mov	r3, r0
 810d756:	681a      	ldr	r2, [r3, #0]
 810d758:	687b      	ldr	r3, [r7, #4]
 810d75a:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 810d75c:	f107 030c 	add.w	r3, r7, #12
 810d760:	4618      	mov	r0, r3
 810d762:	f7ff ffde 	bl	810d722 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>
 810d766:	4603      	mov	r3, r0
 810d768:	681a      	ldr	r2, [r3, #0]
 810d76a:	683b      	ldr	r3, [r7, #0]
 810d76c:	601a      	str	r2, [r3, #0]
    }
 810d76e:	bf00      	nop
 810d770:	3710      	adds	r7, #16
 810d772:	46bd      	mov	sp, r7
 810d774:	bd80      	pop	{r7, pc}

0810d776 <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>:
    move(_Tp&& __t) noexcept
 810d776:	b480      	push	{r7}
 810d778:	b083      	sub	sp, #12
 810d77a:	af00      	add	r7, sp, #0
 810d77c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810d77e:	687b      	ldr	r3, [r7, #4]
 810d780:	4618      	mov	r0, r3
 810d782:	370c      	adds	r7, #12
 810d784:	46bd      	mov	sp, r7
 810d786:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d78a:	4770      	bx	lr

0810d78c <_ZSt4swapIPFvRKSt9_Any_dataOhOPhOmEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISD_ESt18is_move_assignableISD_EEE5valueEvE4typeERSD_SN_>:
    swap(_Tp& __a, _Tp& __b)
 810d78c:	b580      	push	{r7, lr}
 810d78e:	b084      	sub	sp, #16
 810d790:	af00      	add	r7, sp, #0
 810d792:	6078      	str	r0, [r7, #4]
 810d794:	6039      	str	r1, [r7, #0]
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 810d796:	6878      	ldr	r0, [r7, #4]
 810d798:	f7ff ffed 	bl	810d776 <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 810d79c:	4603      	mov	r3, r0
 810d79e:	681b      	ldr	r3, [r3, #0]
 810d7a0:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 810d7a2:	6838      	ldr	r0, [r7, #0]
 810d7a4:	f7ff ffe7 	bl	810d776 <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 810d7a8:	4603      	mov	r3, r0
 810d7aa:	681a      	ldr	r2, [r3, #0]
 810d7ac:	687b      	ldr	r3, [r7, #4]
 810d7ae:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 810d7b0:	f107 030c 	add.w	r3, r7, #12
 810d7b4:	4618      	mov	r0, r3
 810d7b6:	f7ff ffde 	bl	810d776 <_ZSt4moveIRPFvRKSt9_Any_dataOhOPhOmEEONSt16remove_referenceIT_E4typeEOSB_>
 810d7ba:	4603      	mov	r3, r0
 810d7bc:	681a      	ldr	r2, [r3, #0]
 810d7be:	683b      	ldr	r3, [r7, #0]
 810d7c0:	601a      	str	r2, [r3, #0]
    }
 810d7c2:	bf00      	nop
 810d7c4:	3710      	adds	r7, #16
 810d7c6:	46bd      	mov	sp, r7
 810d7c8:	bd80      	pop	{r7, pc}
	...

0810d7cc <_ZN16BufferedIODriverD1Ev>:
#include <cstdint>
#include <functional>



class BufferedIODriver : public IODriver {
 810d7cc:	b580      	push	{r7, lr}
 810d7ce:	b082      	sub	sp, #8
 810d7d0:	af00      	add	r7, sp, #0
 810d7d2:	6078      	str	r0, [r7, #4]
 810d7d4:	4a08      	ldr	r2, [pc, #32]	; (810d7f8 <_ZN16BufferedIODriverD1Ev+0x2c>)
 810d7d6:	687b      	ldr	r3, [r7, #4]
 810d7d8:	601a      	str	r2, [r3, #0]
 810d7da:	687b      	ldr	r3, [r7, #4]
 810d7dc:	3318      	adds	r3, #24
 810d7de:	4618      	mov	r0, r3
 810d7e0:	f7ff fe24 	bl	810d42c <_ZNSt8functionIFvhPhmEED1Ev>
 810d7e4:	687b      	ldr	r3, [r7, #4]
 810d7e6:	4618      	mov	r0, r3
 810d7e8:	f7ff fe00 	bl	810d3ec <_ZN8IODriverD1Ev>
 810d7ec:	687b      	ldr	r3, [r7, #4]
 810d7ee:	4618      	mov	r0, r3
 810d7f0:	3708      	adds	r7, #8
 810d7f2:	46bd      	mov	sp, r7
 810d7f4:	bd80      	pop	{r7, pc}
 810d7f6:	bf00      	nop
 810d7f8:	08114308 	.word	0x08114308

0810d7fc <_ZN16BufferedIODriverD0Ev>:
 810d7fc:	b580      	push	{r7, lr}
 810d7fe:	b082      	sub	sp, #8
 810d800:	af00      	add	r7, sp, #0
 810d802:	6078      	str	r0, [r7, #4]
 810d804:	6878      	ldr	r0, [r7, #4]
 810d806:	f7ff ffe1 	bl	810d7cc <_ZN16BufferedIODriverD1Ev>
 810d80a:	2128      	movs	r1, #40	; 0x28
 810d80c:	6878      	ldr	r0, [r7, #4]
 810d80e:	f003 f94e 	bl	8110aae <_ZdlPvj>
 810d812:	687b      	ldr	r3, [r7, #4]
 810d814:	4618      	mov	r0, r3
 810d816:	3708      	adds	r7, #8
 810d818:	46bd      	mov	sp, r7
 810d81a:	bd80      	pop	{r7, pc}

0810d81c <_ZN10MessageBusD1Ev>:
	size_t hash;
};

class MessageBus {
public:
	virtual ~MessageBus() {}
 810d81c:	b480      	push	{r7}
 810d81e:	b083      	sub	sp, #12
 810d820:	af00      	add	r7, sp, #0
 810d822:	6078      	str	r0, [r7, #4]
 810d824:	4a04      	ldr	r2, [pc, #16]	; (810d838 <_ZN10MessageBusD1Ev+0x1c>)
 810d826:	687b      	ldr	r3, [r7, #4]
 810d828:	601a      	str	r2, [r3, #0]
 810d82a:	687b      	ldr	r3, [r7, #4]
 810d82c:	4618      	mov	r0, r3
 810d82e:	370c      	adds	r7, #12
 810d830:	46bd      	mov	sp, r7
 810d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d836:	4770      	bx	lr
 810d838:	08114384 	.word	0x08114384

0810d83c <_ZN10MessageBusD0Ev>:
 810d83c:	b580      	push	{r7, lr}
 810d83e:	b082      	sub	sp, #8
 810d840:	af00      	add	r7, sp, #0
 810d842:	6078      	str	r0, [r7, #4]
 810d844:	6878      	ldr	r0, [r7, #4]
 810d846:	f7ff ffe9 	bl	810d81c <_ZN10MessageBusD1Ev>
 810d84a:	f644 0104 	movw	r1, #18436	; 0x4804
 810d84e:	6878      	ldr	r0, [r7, #4]
 810d850:	f003 f92d 	bl	8110aae <_ZdlPvj>
 810d854:	687b      	ldr	r3, [r7, #4]
 810d856:	4618      	mov	r0, r3
 810d858:	3708      	adds	r7, #8
 810d85a:	46bd      	mov	sp, r7
 810d85c:	bd80      	pop	{r7, pc}

0810d85e <_ZNSt9_Any_data9_M_accessEv>:
    void*       _M_access()       { return &_M_pod_data[0]; }
 810d85e:	b480      	push	{r7}
 810d860:	b083      	sub	sp, #12
 810d862:	af00      	add	r7, sp, #0
 810d864:	6078      	str	r0, [r7, #4]
 810d866:	687b      	ldr	r3, [r7, #4]
 810d868:	4618      	mov	r0, r3
 810d86a:	370c      	adds	r7, #12
 810d86c:	46bd      	mov	sp, r7
 810d86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d872:	4770      	bx	lr

0810d874 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const { return &_M_pod_data[0]; }
 810d874:	b480      	push	{r7}
 810d876:	b083      	sub	sp, #12
 810d878:	af00      	add	r7, sp, #0
 810d87a:	6078      	str	r0, [r7, #4]
 810d87c:	687b      	ldr	r3, [r7, #4]
 810d87e:	4618      	mov	r0, r3
 810d880:	370c      	adds	r7, #12
 810d882:	46bd      	mov	sp, r7
 810d884:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d888:	4770      	bx	lr
	...

0810d88c <_ZN10MessageBusC1Ev>:
class MessageBus {
 810d88c:	b480      	push	{r7}
 810d88e:	b083      	sub	sp, #12
 810d890:	af00      	add	r7, sp, #0
 810d892:	6078      	str	r0, [r7, #4]
 810d894:	4a04      	ldr	r2, [pc, #16]	; (810d8a8 <_ZN10MessageBusC1Ev+0x1c>)
 810d896:	687b      	ldr	r3, [r7, #4]
 810d898:	601a      	str	r2, [r3, #0]
 810d89a:	687b      	ldr	r3, [r7, #4]
 810d89c:	4618      	mov	r0, r3
 810d89e:	370c      	adds	r7, #12
 810d8a0:	46bd      	mov	sp, r7
 810d8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810d8a6:	4770      	bx	lr
 810d8a8:	08114384 	.word	0x08114384

0810d8ac <_ZN5IOBusC1EP8IODriverPhm>:

#include "IOBus.h"

#include <cstring>

IOBus::IOBus(IODriver* driver, uint8_t* buffer, uint32_t length) {
 810d8ac:	b590      	push	{r4, r7, lr}
 810d8ae:	b091      	sub	sp, #68	; 0x44
 810d8b0:	af02      	add	r7, sp, #8
 810d8b2:	60f8      	str	r0, [r7, #12]
 810d8b4:	60b9      	str	r1, [r7, #8]
 810d8b6:	607a      	str	r2, [r7, #4]
 810d8b8:	603b      	str	r3, [r7, #0]
 810d8ba:	68fb      	ldr	r3, [r7, #12]
 810d8bc:	4618      	mov	r0, r3
 810d8be:	f7ff ffe5 	bl	810d88c <_ZN10MessageBusC1Ev>
 810d8c2:	4a24      	ldr	r2, [pc, #144]	; (810d954 <_ZN5IOBusC1EP8IODriverPhm+0xa8>)
 810d8c4:	68fb      	ldr	r3, [r7, #12]
 810d8c6:	601a      	str	r2, [r3, #0]
	this->driver = driver;
 810d8c8:	68fb      	ldr	r3, [r7, #12]
 810d8ca:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d8ce:	3304      	adds	r3, #4
 810d8d0:	68ba      	ldr	r2, [r7, #8]
 810d8d2:	601a      	str	r2, [r3, #0]
	this->packet_buffer = buffer;
 810d8d4:	68fb      	ldr	r3, [r7, #12]
 810d8d6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d8da:	3308      	adds	r3, #8
 810d8dc:	687a      	ldr	r2, [r7, #4]
 810d8de:	601a      	str	r2, [r3, #0]
	this->buffer_length = length;
 810d8e0:	68fb      	ldr	r3, [r7, #12]
 810d8e2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d8e6:	330c      	adds	r3, #12
 810d8e8:	683a      	ldr	r2, [r7, #0]
 810d8ea:	601a      	str	r2, [r3, #0]
	this->buffer_index = 0;
 810d8ec:	68fb      	ldr	r3, [r7, #12]
 810d8ee:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d8f2:	3310      	adds	r3, #16
 810d8f4:	2200      	movs	r2, #0
 810d8f6:	701a      	strb	r2, [r3, #0]

	using namespace std::placeholders;
	driver->receive(std::bind(&IOBus::receive, this, _1, _2, _3));
 810d8f8:	68bb      	ldr	r3, [r7, #8]
 810d8fa:	681b      	ldr	r3, [r3, #0]
 810d8fc:	3308      	adds	r3, #8
 810d8fe:	681c      	ldr	r4, [r3, #0]
 810d900:	4b15      	ldr	r3, [pc, #84]	; (810d958 <_ZN5IOBusC1EP8IODriverPhm+0xac>)
 810d902:	62fb      	str	r3, [r7, #44]	; 0x2c
 810d904:	2300      	movs	r3, #0
 810d906:	633b      	str	r3, [r7, #48]	; 0x30
 810d908:	68fb      	ldr	r3, [r7, #12]
 810d90a:	637b      	str	r3, [r7, #52]	; 0x34
 810d90c:	f107 0020 	add.w	r0, r7, #32
 810d910:	f107 0234 	add.w	r2, r7, #52	; 0x34
 810d914:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 810d918:	4b10      	ldr	r3, [pc, #64]	; (810d95c <_ZN5IOBusC1EP8IODriverPhm+0xb0>)
 810d91a:	9301      	str	r3, [sp, #4]
 810d91c:	4b10      	ldr	r3, [pc, #64]	; (810d960 <_ZN5IOBusC1EP8IODriverPhm+0xb4>)
 810d91e:	9300      	str	r3, [sp, #0]
 810d920:	4b10      	ldr	r3, [pc, #64]	; (810d964 <_ZN5IOBusC1EP8IODriverPhm+0xb8>)
 810d922:	f000 f8f0 	bl	810db06 <_ZSt4bindIM5IOBusFvhPhmEJPS0_RKSt12_PlaceholderILi1EERKS5_ILi2EERKS5_ILi3EEEENSt12_Bind_helperIXsrSt5__or_IJSt11is_integralINSt5decayIT_E4typeEESt7is_enumISL_EEE5valueESJ_JDpT0_EE4typeEOSJ_DpOSQ_>
 810d926:	f107 0220 	add.w	r2, r7, #32
 810d92a:	f107 0310 	add.w	r3, r7, #16
 810d92e:	4611      	mov	r1, r2
 810d930:	4618      	mov	r0, r3
 810d932:	f000 fa45 	bl	810ddc0 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_>
 810d936:	f107 0310 	add.w	r3, r7, #16
 810d93a:	4619      	mov	r1, r3
 810d93c:	68b8      	ldr	r0, [r7, #8]
 810d93e:	47a0      	blx	r4
 810d940:	f107 0310 	add.w	r3, r7, #16
 810d944:	4618      	mov	r0, r3
 810d946:	f7ff fd71 	bl	810d42c <_ZNSt8functionIFvhPhmEED1Ev>
}
 810d94a:	68fb      	ldr	r3, [r7, #12]
 810d94c:	4618      	mov	r0, r3
 810d94e:	373c      	adds	r7, #60	; 0x3c
 810d950:	46bd      	mov	sp, r7
 810d952:	bd90      	pop	{r4, r7, pc}
 810d954:	0811436c 	.word	0x0811436c
 810d958:	0810d969 	.word	0x0810d969
 810d95c:	08114896 	.word	0x08114896
 810d960:	08114895 	.word	0x08114895
 810d964:	08114894 	.word	0x08114894

0810d968 <_ZN5IOBus7receiveEhPhm>:

void IOBus::receive(uint8_t sender_id, uint8_t* buffer, uint32_t length) {
 810d968:	b580      	push	{r7, lr}
 810d96a:	b084      	sub	sp, #16
 810d96c:	af00      	add	r7, sp, #0
 810d96e:	60f8      	str	r0, [r7, #12]
 810d970:	607a      	str	r2, [r7, #4]
 810d972:	603b      	str	r3, [r7, #0]
 810d974:	460b      	mov	r3, r1
 810d976:	72fb      	strb	r3, [r7, #11]
	while(length > buffer_length) {
 810d978:	68fb      	ldr	r3, [r7, #12]
 810d97a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d97e:	330c      	adds	r3, #12
 810d980:	681b      	ldr	r3, [r3, #0]
 810d982:	683a      	ldr	r2, [r7, #0]
 810d984:	429a      	cmp	r2, r3
 810d986:	d91a      	bls.n	810d9be <_ZN5IOBus7receiveEhPhm+0x56>
		MessageBus::receive(sender_id, buffer, buffer_length);
 810d988:	68f8      	ldr	r0, [r7, #12]
 810d98a:	68fb      	ldr	r3, [r7, #12]
 810d98c:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d990:	330c      	adds	r3, #12
 810d992:	681b      	ldr	r3, [r3, #0]
 810d994:	7af9      	ldrb	r1, [r7, #11]
 810d996:	687a      	ldr	r2, [r7, #4]
 810d998:	f001 fdbc 	bl	810f514 <_ZN10MessageBus7receiveEhPhm>
		length -= buffer_length;
 810d99c:	68fb      	ldr	r3, [r7, #12]
 810d99e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d9a2:	330c      	adds	r3, #12
 810d9a4:	681b      	ldr	r3, [r3, #0]
 810d9a6:	683a      	ldr	r2, [r7, #0]
 810d9a8:	1ad3      	subs	r3, r2, r3
 810d9aa:	603b      	str	r3, [r7, #0]
		buffer += buffer_length;
 810d9ac:	68fb      	ldr	r3, [r7, #12]
 810d9ae:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d9b2:	330c      	adds	r3, #12
 810d9b4:	681b      	ldr	r3, [r3, #0]
 810d9b6:	687a      	ldr	r2, [r7, #4]
 810d9b8:	4413      	add	r3, r2
 810d9ba:	607b      	str	r3, [r7, #4]
	while(length > buffer_length) {
 810d9bc:	e7dc      	b.n	810d978 <_ZN5IOBus7receiveEhPhm+0x10>
	}

	MessageBus::receive(sender_id, buffer, length);
 810d9be:	68f8      	ldr	r0, [r7, #12]
 810d9c0:	7af9      	ldrb	r1, [r7, #11]
 810d9c2:	683b      	ldr	r3, [r7, #0]
 810d9c4:	687a      	ldr	r2, [r7, #4]
 810d9c6:	f001 fda5 	bl	810f514 <_ZN10MessageBus7receiveEhPhm>
}
 810d9ca:	bf00      	nop
 810d9cc:	3710      	adds	r7, #16
 810d9ce:	46bd      	mov	sp, r7
 810d9d0:	bd80      	pop	{r7, pc}

0810d9d2 <_ZN5IOBus6appendEPhm>:

uint8_t IOBus::append(uint8_t* buffer, uint32_t length) {
 810d9d2:	b580      	push	{r7, lr}
 810d9d4:	b086      	sub	sp, #24
 810d9d6:	af00      	add	r7, sp, #0
 810d9d8:	60f8      	str	r0, [r7, #12]
 810d9da:	60b9      	str	r1, [r7, #8]
 810d9dc:	607a      	str	r2, [r7, #4]
	uint32_t remaining_length = buffer_length - buffer_index;
 810d9de:	68fb      	ldr	r3, [r7, #12]
 810d9e0:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d9e4:	330c      	adds	r3, #12
 810d9e6:	681a      	ldr	r2, [r3, #0]
 810d9e8:	68fb      	ldr	r3, [r7, #12]
 810d9ea:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810d9ee:	3310      	adds	r3, #16
 810d9f0:	781b      	ldrb	r3, [r3, #0]
 810d9f2:	1ad3      	subs	r3, r2, r3
 810d9f4:	617b      	str	r3, [r7, #20]

	if(length > remaining_length) {
 810d9f6:	687a      	ldr	r2, [r7, #4]
 810d9f8:	697b      	ldr	r3, [r7, #20]
 810d9fa:	429a      	cmp	r2, r3
 810d9fc:	d901      	bls.n	810da02 <_ZN5IOBus6appendEPhm+0x30>
		length = remaining_length;
 810d9fe:	697b      	ldr	r3, [r7, #20]
 810da00:	607b      	str	r3, [r7, #4]
	}

	memcpy(packet_buffer + buffer_index, buffer, length);
 810da02:	68fb      	ldr	r3, [r7, #12]
 810da04:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da08:	3308      	adds	r3, #8
 810da0a:	681a      	ldr	r2, [r3, #0]
 810da0c:	68fb      	ldr	r3, [r7, #12]
 810da0e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da12:	3310      	adds	r3, #16
 810da14:	781b      	ldrb	r3, [r3, #0]
 810da16:	4413      	add	r3, r2
 810da18:	687a      	ldr	r2, [r7, #4]
 810da1a:	68b9      	ldr	r1, [r7, #8]
 810da1c:	4618      	mov	r0, r3
 810da1e:	f003 f9cb 	bl	8110db8 <memcpy>

	buffer_index += length;
 810da22:	68fb      	ldr	r3, [r7, #12]
 810da24:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da28:	3310      	adds	r3, #16
 810da2a:	781a      	ldrb	r2, [r3, #0]
 810da2c:	687b      	ldr	r3, [r7, #4]
 810da2e:	b2db      	uxtb	r3, r3
 810da30:	4413      	add	r3, r2
 810da32:	b2da      	uxtb	r2, r3
 810da34:	68fb      	ldr	r3, [r7, #12]
 810da36:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da3a:	3310      	adds	r3, #16
 810da3c:	701a      	strb	r2, [r3, #0]


	return length;
 810da3e:	687b      	ldr	r3, [r7, #4]
 810da40:	b2db      	uxtb	r3, r3
}
 810da42:	4618      	mov	r0, r3
 810da44:	3718      	adds	r7, #24
 810da46:	46bd      	mov	sp, r7
 810da48:	bd80      	pop	{r7, pc}

0810da4a <_ZN5IOBus8transmitEv>:

void IOBus::transmit() {
 810da4a:	b590      	push	{r4, r7, lr}
 810da4c:	b083      	sub	sp, #12
 810da4e:	af00      	add	r7, sp, #0
 810da50:	6078      	str	r0, [r7, #4]
	driver->transmit(packet_buffer, buffer_index);
 810da52:	687b      	ldr	r3, [r7, #4]
 810da54:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da58:	3304      	adds	r3, #4
 810da5a:	6818      	ldr	r0, [r3, #0]
 810da5c:	687b      	ldr	r3, [r7, #4]
 810da5e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da62:	3304      	adds	r3, #4
 810da64:	681b      	ldr	r3, [r3, #0]
 810da66:	681b      	ldr	r3, [r3, #0]
 810da68:	330c      	adds	r3, #12
 810da6a:	681c      	ldr	r4, [r3, #0]
 810da6c:	687b      	ldr	r3, [r7, #4]
 810da6e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da72:	3308      	adds	r3, #8
 810da74:	6819      	ldr	r1, [r3, #0]
 810da76:	687b      	ldr	r3, [r7, #4]
 810da78:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da7c:	3310      	adds	r3, #16
 810da7e:	781b      	ldrb	r3, [r3, #0]
 810da80:	461a      	mov	r2, r3
 810da82:	47a0      	blx	r4
	buffer_index = 0;
 810da84:	687b      	ldr	r3, [r7, #4]
 810da86:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 810da8a:	3310      	adds	r3, #16
 810da8c:	2200      	movs	r2, #0
 810da8e:	701a      	strb	r2, [r3, #0]
}
 810da90:	bf00      	nop
 810da92:	370c      	adds	r7, #12
 810da94:	46bd      	mov	sp, r7
 810da96:	bd90      	pop	{r4, r7, pc}

0810da98 <_ZSt7forwardIM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810da98:	b480      	push	{r7}
 810da9a:	b083      	sub	sp, #12
 810da9c:	af00      	add	r7, sp, #0
 810da9e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810daa0:	687b      	ldr	r3, [r7, #4]
 810daa2:	4618      	mov	r0, r3
 810daa4:	370c      	adds	r7, #12
 810daa6:	46bd      	mov	sp, r7
 810daa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810daac:	4770      	bx	lr

0810daae <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810daae:	b480      	push	{r7}
 810dab0:	b083      	sub	sp, #12
 810dab2:	af00      	add	r7, sp, #0
 810dab4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dab6:	687b      	ldr	r3, [r7, #4]
 810dab8:	4618      	mov	r0, r3
 810daba:	370c      	adds	r7, #12
 810dabc:	46bd      	mov	sp, r7
 810dabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dac2:	4770      	bx	lr

0810dac4 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810dac4:	b480      	push	{r7}
 810dac6:	b083      	sub	sp, #12
 810dac8:	af00      	add	r7, sp, #0
 810daca:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dacc:	687b      	ldr	r3, [r7, #4]
 810dace:	4618      	mov	r0, r3
 810dad0:	370c      	adds	r7, #12
 810dad2:	46bd      	mov	sp, r7
 810dad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dad8:	4770      	bx	lr

0810dada <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810dada:	b480      	push	{r7}
 810dadc:	b083      	sub	sp, #12
 810dade:	af00      	add	r7, sp, #0
 810dae0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dae2:	687b      	ldr	r3, [r7, #4]
 810dae4:	4618      	mov	r0, r3
 810dae6:	370c      	adds	r7, #12
 810dae8:	46bd      	mov	sp, r7
 810daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 810daee:	4770      	bx	lr

0810daf0 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810daf0:	b480      	push	{r7}
 810daf2:	b083      	sub	sp, #12
 810daf4:	af00      	add	r7, sp, #0
 810daf6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810daf8:	687b      	ldr	r3, [r7, #4]
 810dafa:	4618      	mov	r0, r3
 810dafc:	370c      	adds	r7, #12
 810dafe:	46bd      	mov	sp, r7
 810db00:	f85d 7b04 	ldr.w	r7, [sp], #4
 810db04:	4770      	bx	lr

0810db06 <_ZSt4bindIM5IOBusFvhPhmEJPS0_RKSt12_PlaceholderILi1EERKS5_ILi2EERKS5_ILi3EEEENSt12_Bind_helperIXsrSt5__or_IJSt11is_integralINSt5decayIT_E4typeEESt7is_enumISL_EEE5valueESJ_JDpT0_EE4typeEOSJ_DpOSQ_>:
   *  @ingroup binders
   */
  template<typename _Func, typename... _BoundArgs>
    inline typename
    _Bind_helper<__is_socketlike<_Func>::value, _Func, _BoundArgs...>::type
    bind(_Func&& __f, _BoundArgs&&... __args)
 810db06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810db0a:	b086      	sub	sp, #24
 810db0c:	af02      	add	r7, sp, #8
 810db0e:	60f8      	str	r0, [r7, #12]
 810db10:	60b9      	str	r1, [r7, #8]
 810db12:	607a      	str	r2, [r7, #4]
 810db14:	603b      	str	r3, [r7, #0]
    {
      typedef _Bind_helper<false, _Func, _BoundArgs...> __helper_type;
      return typename __helper_type::type(std::forward<_Func>(__f),
					  std::forward<_BoundArgs>(__args)...);
 810db16:	68b8      	ldr	r0, [r7, #8]
 810db18:	f7ff ffbe 	bl	810da98 <_ZSt7forwardIM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS4_E4typeE>
 810db1c:	4605      	mov	r5, r0
 810db1e:	6878      	ldr	r0, [r7, #4]
 810db20:	f7ff ffc5 	bl	810daae <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810db24:	4606      	mov	r6, r0
 810db26:	6838      	ldr	r0, [r7, #0]
 810db28:	f7ff ffcc 	bl	810dac4 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810db2c:	4680      	mov	r8, r0
 810db2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810db30:	f7ff ffd3 	bl	810dada <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810db34:	4604      	mov	r4, r0
 810db36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810db38:	f7ff ffda 	bl	810daf0 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810db3c:	4603      	mov	r3, r0
 810db3e:	9301      	str	r3, [sp, #4]
 810db40:	9400      	str	r4, [sp, #0]
 810db42:	4643      	mov	r3, r8
 810db44:	4632      	mov	r2, r6
 810db46:	4629      	mov	r1, r5
 810db48:	68f8      	ldr	r0, [r7, #12]
 810db4a:	f000 f961 	bl	810de10 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1IJS4_RKS6_RKS7_RKS8_EEEOS3_DpOT_>
    }
 810db4e:	68f8      	ldr	r0, [r7, #12]
 810db50:	3710      	adds	r7, #16
 810db52:	46bd      	mov	sp, r7
 810db54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810db58 <_ZSt4moveIRSt5tupleIJP5IOBusSt12_PlaceholderILi1EES3_ILi2EES3_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSA_>:
    move(_Tp&& __t) noexcept
 810db58:	b480      	push	{r7}
 810db5a:	b083      	sub	sp, #12
 810db5c:	af00      	add	r7, sp, #0
 810db5e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810db60:	687b      	ldr	r3, [r7, #4]
 810db62:	4618      	mov	r0, r3
 810db64:	370c      	adds	r7, #12
 810db66:	46bd      	mov	sp, r7
 810db68:	f85d 7b04 	ldr.w	r7, [sp], #4
 810db6c:	4770      	bx	lr

0810db6e <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>:
      template<std::size_t, typename...> friend class _Tuple_impl;

      typedef _Head_base<_Idx, _Head> _Base;

      static constexpr _Head&
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810db6e:	b580      	push	{r7, lr}
 810db70:	b082      	sub	sp, #8
 810db72:	af00      	add	r7, sp, #0
 810db74:	6078      	str	r0, [r7, #4]
 810db76:	6878      	ldr	r0, [r7, #4]
 810db78:	f000 f805 	bl	810db86 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EE7_M_headERS2_>
 810db7c:	4603      	mov	r3, r0
 810db7e:	4618      	mov	r0, r3
 810db80:	3708      	adds	r7, #8
 810db82:	46bd      	mov	sp, r7
 810db84:	bd80      	pop	{r7, pc}

0810db86 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 810db86:	b480      	push	{r7}
 810db88:	b083      	sub	sp, #12
 810db8a:	af00      	add	r7, sp, #0
 810db8c:	6078      	str	r0, [r7, #4]
 810db8e:	687b      	ldr	r3, [r7, #4]
 810db90:	4618      	mov	r0, r3
 810db92:	370c      	adds	r7, #12
 810db94:	46bd      	mov	sp, r7
 810db96:	f85d 7b04 	ldr.w	r7, [sp], #4
 810db9a:	4770      	bx	lr

0810db9c <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810db9c:	b480      	push	{r7}
 810db9e:	b083      	sub	sp, #12
 810dba0:	af00      	add	r7, sp, #0
 810dba2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dba4:	687b      	ldr	r3, [r7, #4]
 810dba6:	4618      	mov	r0, r3
 810dba8:	370c      	adds	r7, #12
 810dbaa:	46bd      	mov	sp, r7
 810dbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dbb0:	4770      	bx	lr

0810dbb2 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1EOS2_>:
	: _Base(std::forward<_UHead>(__head)) { }

      constexpr _Tuple_impl(const _Tuple_impl&) = default;

      constexpr
      _Tuple_impl(_Tuple_impl&& __in)
 810dbb2:	b580      	push	{r7, lr}
 810dbb4:	b082      	sub	sp, #8
 810dbb6:	af00      	add	r7, sp, #0
 810dbb8:	6078      	str	r0, [r7, #4]
 810dbba:	6039      	str	r1, [r7, #0]
      noexcept(is_nothrow_move_constructible<_Head>::value)
      : _Base(std::forward<_Head>(_M_head(__in))) { }
 810dbbc:	6838      	ldr	r0, [r7, #0]
 810dbbe:	f7ff ffd6 	bl	810db6e <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>
 810dbc2:	4603      	mov	r3, r0
 810dbc4:	4618      	mov	r0, r3
 810dbc6:	f7ff ffe9 	bl	810db9c <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810dbca:	4603      	mov	r3, r0
 810dbcc:	4619      	mov	r1, r3
 810dbce:	6878      	ldr	r0, [r7, #4]
 810dbd0:	f000 f95a 	bl	810de88 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1IS1_EEOT_>
 810dbd4:	687b      	ldr	r3, [r7, #4]
 810dbd6:	4618      	mov	r0, r3
 810dbd8:	3708      	adds	r7, #8
 810dbda:	46bd      	mov	sp, r7
 810dbdc:	bd80      	pop	{r7, pc}

0810dbde <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_tailERS3_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 810dbde:	b480      	push	{r7}
 810dbe0:	b083      	sub	sp, #12
 810dbe2:	af00      	add	r7, sp, #0
 810dbe4:	6078      	str	r0, [r7, #4]
 810dbe6:	687b      	ldr	r3, [r7, #4]
 810dbe8:	4618      	mov	r0, r3
 810dbea:	370c      	adds	r7, #12
 810dbec:	46bd      	mov	sp, r7
 810dbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dbf2:	4770      	bx	lr

0810dbf4 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810dbf4:	b580      	push	{r7, lr}
 810dbf6:	b082      	sub	sp, #8
 810dbf8:	af00      	add	r7, sp, #0
 810dbfa:	6078      	str	r0, [r7, #4]
 810dbfc:	6878      	ldr	r0, [r7, #4]
 810dbfe:	f000 f805 	bl	810dc0c <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EE7_M_headERS2_>
 810dc02:	4603      	mov	r3, r0
 810dc04:	4618      	mov	r0, r3
 810dc06:	3708      	adds	r7, #8
 810dc08:	46bd      	mov	sp, r7
 810dc0a:	bd80      	pop	{r7, pc}

0810dc0c <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 810dc0c:	b480      	push	{r7}
 810dc0e:	b083      	sub	sp, #12
 810dc10:	af00      	add	r7, sp, #0
 810dc12:	6078      	str	r0, [r7, #4]
 810dc14:	687b      	ldr	r3, [r7, #4]
 810dc16:	4618      	mov	r0, r3
 810dc18:	370c      	adds	r7, #12
 810dc1a:	46bd      	mov	sp, r7
 810dc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dc20:	4770      	bx	lr

0810dc22 <_ZSt4moveIRSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 810dc22:	b480      	push	{r7}
 810dc24:	b083      	sub	sp, #12
 810dc26:	af00      	add	r7, sp, #0
 810dc28:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810dc2a:	687b      	ldr	r3, [r7, #4]
 810dc2c:	4618      	mov	r0, r3
 810dc2e:	370c      	adds	r7, #12
 810dc30:	46bd      	mov	sp, r7
 810dc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dc36:	4770      	bx	lr

0810dc38 <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810dc38:	b480      	push	{r7}
 810dc3a:	b083      	sub	sp, #12
 810dc3c:	af00      	add	r7, sp, #0
 810dc3e:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dc40:	687b      	ldr	r3, [r7, #4]
 810dc42:	4618      	mov	r0, r3
 810dc44:	370c      	adds	r7, #12
 810dc46:	46bd      	mov	sp, r7
 810dc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dc4c:	4770      	bx	lr

0810dc4e <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1EOS3_>:
      _Tuple_impl(_Tuple_impl&& __in)
 810dc4e:	b580      	push	{r7, lr}
 810dc50:	b082      	sub	sp, #8
 810dc52:	af00      	add	r7, sp, #0
 810dc54:	6078      	str	r0, [r7, #4]
 810dc56:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 810dc58:	6838      	ldr	r0, [r7, #0]
 810dc5a:	f7ff ffc0 	bl	810dbde <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_tailERS3_>
 810dc5e:	4603      	mov	r3, r0
 810dc60:	4618      	mov	r0, r3
 810dc62:	f7ff ffde 	bl	810dc22 <_ZSt4moveIRSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEEONSt16remove_referenceIT_E4typeEOS6_>
 810dc66:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 810dc68:	4619      	mov	r1, r3
 810dc6a:	6878      	ldr	r0, [r7, #4]
 810dc6c:	f7ff ffa1 	bl	810dbb2 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1EOS2_>
 810dc70:	6838      	ldr	r0, [r7, #0]
 810dc72:	f7ff ffbf 	bl	810dbf4 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>
 810dc76:	4603      	mov	r3, r0
 810dc78:	4618      	mov	r0, r3
 810dc7a:	f7ff ffdd 	bl	810dc38 <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810dc7e:	4603      	mov	r3, r0
 810dc80:	4619      	mov	r1, r3
 810dc82:	6878      	ldr	r0, [r7, #4]
 810dc84:	f000 f90d 	bl	810dea2 <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1IS1_EEOT_>
 810dc88:	687b      	ldr	r3, [r7, #4]
 810dc8a:	4618      	mov	r0, r3
 810dc8c:	3708      	adds	r7, #8
 810dc8e:	46bd      	mov	sp, r7
 810dc90:	bd80      	pop	{r7, pc}

0810dc92 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_tailERS4_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 810dc92:	b480      	push	{r7}
 810dc94:	b083      	sub	sp, #12
 810dc96:	af00      	add	r7, sp, #0
 810dc98:	6078      	str	r0, [r7, #4]
 810dc9a:	687b      	ldr	r3, [r7, #4]
 810dc9c:	4618      	mov	r0, r3
 810dc9e:	370c      	adds	r7, #12
 810dca0:	46bd      	mov	sp, r7
 810dca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dca6:	4770      	bx	lr

0810dca8 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810dca8:	b580      	push	{r7, lr}
 810dcaa:	b082      	sub	sp, #8
 810dcac:	af00      	add	r7, sp, #0
 810dcae:	6078      	str	r0, [r7, #4]
 810dcb0:	6878      	ldr	r0, [r7, #4]
 810dcb2:	f000 f805 	bl	810dcc0 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EE7_M_headERS2_>
 810dcb6:	4603      	mov	r3, r0
 810dcb8:	4618      	mov	r0, r3
 810dcba:	3708      	adds	r7, #8
 810dcbc:	46bd      	mov	sp, r7
 810dcbe:	bd80      	pop	{r7, pc}

0810dcc0 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b; }
 810dcc0:	b480      	push	{r7}
 810dcc2:	b083      	sub	sp, #12
 810dcc4:	af00      	add	r7, sp, #0
 810dcc6:	6078      	str	r0, [r7, #4]
 810dcc8:	687b      	ldr	r3, [r7, #4]
 810dcca:	4618      	mov	r0, r3
 810dccc:	370c      	adds	r7, #12
 810dcce:	46bd      	mov	sp, r7
 810dcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dcd4:	4770      	bx	lr

0810dcd6 <_ZSt4moveIRSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 810dcd6:	b480      	push	{r7}
 810dcd8:	b083      	sub	sp, #12
 810dcda:	af00      	add	r7, sp, #0
 810dcdc:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810dcde:	687b      	ldr	r3, [r7, #4]
 810dce0:	4618      	mov	r0, r3
 810dce2:	370c      	adds	r7, #12
 810dce4:	46bd      	mov	sp, r7
 810dce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dcea:	4770      	bx	lr

0810dcec <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810dcec:	b480      	push	{r7}
 810dcee:	b083      	sub	sp, #12
 810dcf0:	af00      	add	r7, sp, #0
 810dcf2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dcf4:	687b      	ldr	r3, [r7, #4]
 810dcf6:	4618      	mov	r0, r3
 810dcf8:	370c      	adds	r7, #12
 810dcfa:	46bd      	mov	sp, r7
 810dcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dd00:	4770      	bx	lr

0810dd02 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1EOS4_>:
      _Tuple_impl(_Tuple_impl&& __in)
 810dd02:	b580      	push	{r7, lr}
 810dd04:	b082      	sub	sp, #8
 810dd06:	af00      	add	r7, sp, #0
 810dd08:	6078      	str	r0, [r7, #4]
 810dd0a:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 810dd0c:	6838      	ldr	r0, [r7, #0]
 810dd0e:	f7ff ffc0 	bl	810dc92 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_tailERS4_>
 810dd12:	4603      	mov	r3, r0
 810dd14:	4618      	mov	r0, r3
 810dd16:	f7ff ffde 	bl	810dcd6 <_ZSt4moveIRSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS7_>
 810dd1a:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 810dd1c:	4619      	mov	r1, r3
 810dd1e:	6878      	ldr	r0, [r7, #4]
 810dd20:	f7ff ff95 	bl	810dc4e <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1EOS3_>
 810dd24:	6838      	ldr	r0, [r7, #0]
 810dd26:	f7ff ffbf 	bl	810dca8 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>
 810dd2a:	4603      	mov	r3, r0
 810dd2c:	4618      	mov	r0, r3
 810dd2e:	f7ff ffdd 	bl	810dcec <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810dd32:	4603      	mov	r3, r0
 810dd34:	4619      	mov	r1, r3
 810dd36:	6878      	ldr	r0, [r7, #4]
 810dd38:	f000 f8c0 	bl	810debc <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1IS1_EEOT_>
 810dd3c:	687b      	ldr	r3, [r7, #4]
 810dd3e:	4618      	mov	r0, r3
 810dd40:	3708      	adds	r7, #8
 810dd42:	46bd      	mov	sp, r7
 810dd44:	bd80      	pop	{r7, pc}

0810dd46 <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>:
        explicit constexpr tuple(_UElements&&... __elements)
	: _Inherited(std::forward<_UElements>(__elements)...) {	}

      constexpr tuple(const tuple&) = default;

      constexpr tuple(tuple&&) = default;
 810dd46:	b580      	push	{r7, lr}
 810dd48:	b082      	sub	sp, #8
 810dd4a:	af00      	add	r7, sp, #0
 810dd4c:	6078      	str	r0, [r7, #4]
 810dd4e:	6039      	str	r1, [r7, #0]
 810dd50:	687b      	ldr	r3, [r7, #4]
 810dd52:	683a      	ldr	r2, [r7, #0]
 810dd54:	4611      	mov	r1, r2
 810dd56:	4618      	mov	r0, r3
 810dd58:	f000 f8eb 	bl	810df32 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>
 810dd5c:	687b      	ldr	r3, [r7, #4]
 810dd5e:	4618      	mov	r0, r3
 810dd60:	3708      	adds	r7, #8
 810dd62:	46bd      	mov	sp, r7
 810dd64:	bd80      	pop	{r7, pc}

0810dd66 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1EOSA_>:
      _Bind(_Bind&& __b)
 810dd66:	b590      	push	{r4, r7, lr}
 810dd68:	b083      	sub	sp, #12
 810dd6a:	af00      	add	r7, sp, #0
 810dd6c:	6078      	str	r0, [r7, #4]
 810dd6e:	6039      	str	r1, [r7, #0]
      : _M_f(std::move(__b._M_f)), _M_bound_args(std::move(__b._M_bound_args))
 810dd70:	683b      	ldr	r3, [r7, #0]
 810dd72:	4618      	mov	r0, r3
 810dd74:	f000 f87d 	bl	810de72 <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>
 810dd78:	4602      	mov	r2, r0
 810dd7a:	687b      	ldr	r3, [r7, #4]
 810dd7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 810dd80:	e883 0003 	stmia.w	r3, {r0, r1}
 810dd84:	687b      	ldr	r3, [r7, #4]
 810dd86:	f103 0408 	add.w	r4, r3, #8
 810dd8a:	683b      	ldr	r3, [r7, #0]
 810dd8c:	3308      	adds	r3, #8
 810dd8e:	4618      	mov	r0, r3
 810dd90:	f7ff fee2 	bl	810db58 <_ZSt4moveIRSt5tupleIJP5IOBusSt12_PlaceholderILi1EES3_ILi2EES3_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSA_>
 810dd94:	4603      	mov	r3, r0
 810dd96:	4619      	mov	r1, r3
 810dd98:	4620      	mov	r0, r4
 810dd9a:	f7ff ffd4 	bl	810dd46 <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>
      { }
 810dd9e:	687b      	ldr	r3, [r7, #4]
 810dda0:	4618      	mov	r0, r3
 810dda2:	370c      	adds	r7, #12
 810dda4:	46bd      	mov	sp, r7
 810dda6:	bd90      	pop	{r4, r7, pc}

0810dda8 <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>:
    move(_Tp&& __t) noexcept
 810dda8:	b480      	push	{r7}
 810ddaa:	b083      	sub	sp, #12
 810ddac:	af00      	add	r7, sp, #0
 810ddae:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810ddb0:	687b      	ldr	r3, [r7, #4]
 810ddb2:	4618      	mov	r0, r3
 810ddb4:	370c      	adds	r7, #12
 810ddb6:	46bd      	mov	sp, r7
 810ddb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ddbc:	4770      	bx	lr
	...

0810ddc0 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_>:

  template<typename _Res, typename... _ArgTypes>
    template<typename _Functor, typename, typename>
      function<_Res(_ArgTypes...)>::
 810ddc0:	b590      	push	{r4, r7, lr}
 810ddc2:	b083      	sub	sp, #12
 810ddc4:	af00      	add	r7, sp, #0
 810ddc6:	6078      	str	r0, [r7, #4]
 810ddc8:	6039      	str	r1, [r7, #0]
      function(_Functor __f)
      : _Function_base()
 810ddca:	687b      	ldr	r3, [r7, #4]
 810ddcc:	4618      	mov	r0, r3
 810ddce:	f7ff fadb 	bl	810d388 <_ZNSt14_Function_baseC1Ev>
      {
	typedef _Function_handler<_Res(_ArgTypes...), _Functor> _My_handler;

	if (_My_handler::_M_not_empty_function(__f))
 810ddd2:	6838      	ldr	r0, [r7, #0]
 810ddd4:	f000 f8d0 	bl	810df78 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE21_M_not_empty_functionISC_EEbRKT_>
 810ddd8:	4603      	mov	r3, r0
 810ddda:	2b00      	cmp	r3, #0
 810dddc:	d00e      	beq.n	810ddfc <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x3c>
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
 810ddde:	687c      	ldr	r4, [r7, #4]
 810dde0:	6838      	ldr	r0, [r7, #0]
 810dde2:	f7ff ffe1 	bl	810dda8 <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 810dde6:	4603      	mov	r3, r0
 810dde8:	4619      	mov	r1, r3
 810ddea:	4620      	mov	r0, r4
 810ddec:	f000 f8cf 	bl	810df8e <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_>
	    _M_invoker = &_My_handler::_M_invoke;
 810ddf0:	687b      	ldr	r3, [r7, #4]
 810ddf2:	4a05      	ldr	r2, [pc, #20]	; (810de08 <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x48>)
 810ddf4:	60da      	str	r2, [r3, #12]
	    _M_manager = &_My_handler::_M_manager;
 810ddf6:	687b      	ldr	r3, [r7, #4]
 810ddf8:	4a04      	ldr	r2, [pc, #16]	; (810de0c <_ZNSt8functionIFvhPhmEEC1ISt5_BindIFM5IOBusFvhS0_mEPS5_St12_PlaceholderILi1EES9_ILi2EES9_ILi3EEEEvvEET_+0x4c>)
 810ddfa:	609a      	str	r2, [r3, #8]
	  }
      }
 810ddfc:	687b      	ldr	r3, [r7, #4]
 810ddfe:	4618      	mov	r0, r3
 810de00:	370c      	adds	r7, #12
 810de02:	46bd      	mov	sp, r7
 810de04:	bd90      	pop	{r4, r7, pc}
 810de06:	bf00      	nop
 810de08:	0810dff5 	.word	0x0810dff5
 810de0c:	0810e035 	.word	0x0810e035

0810de10 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1IJS4_RKS6_RKS7_RKS8_EEEOS3_DpOT_>:
	explicit _Bind(_Functor&& __f, _Args&&... __args)
 810de10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810de14:	b086      	sub	sp, #24
 810de16:	af02      	add	r7, sp, #8
 810de18:	60f8      	str	r0, [r7, #12]
 810de1a:	60b9      	str	r1, [r7, #8]
 810de1c:	607a      	str	r2, [r7, #4]
 810de1e:	603b      	str	r3, [r7, #0]
	: _M_f(std::move(__f)), _M_bound_args(std::forward<_Args>(__args)...)
 810de20:	68b8      	ldr	r0, [r7, #8]
 810de22:	f000 f826 	bl	810de72 <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>
 810de26:	4602      	mov	r2, r0
 810de28:	68fb      	ldr	r3, [r7, #12]
 810de2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 810de2e:	e883 0003 	stmia.w	r3, {r0, r1}
 810de32:	68fb      	ldr	r3, [r7, #12]
 810de34:	f103 0408 	add.w	r4, r3, #8
 810de38:	6878      	ldr	r0, [r7, #4]
 810de3a:	f7ff fe38 	bl	810daae <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810de3e:	4605      	mov	r5, r0
 810de40:	6838      	ldr	r0, [r7, #0]
 810de42:	f7ff fe3f 	bl	810dac4 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810de46:	4606      	mov	r6, r0
 810de48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810de4a:	f7ff fe46 	bl	810dada <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810de4e:	4680      	mov	r8, r0
 810de50:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 810de52:	f7ff fe4d 	bl	810daf0 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810de56:	4603      	mov	r3, r0
 810de58:	9300      	str	r3, [sp, #0]
 810de5a:	4643      	mov	r3, r8
 810de5c:	4632      	mov	r2, r6
 810de5e:	4629      	mov	r1, r5
 810de60:	4620      	mov	r0, r4
 810de62:	f000 f921 	bl	810e0a8 <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IJS1_RKS3_RKS4_RKS5_ELb1EEEDpOT_>
	{ }
 810de66:	68fb      	ldr	r3, [r7, #12]
 810de68:	4618      	mov	r0, r3
 810de6a:	3710      	adds	r7, #16
 810de6c:	46bd      	mov	sp, r7
 810de6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810de72 <_ZSt4moveIRM5IOBusFvhPhmEEONSt16remove_referenceIT_E4typeEOS6_>:
    move(_Tp&& __t) noexcept
 810de72:	b480      	push	{r7}
 810de74:	b083      	sub	sp, #12
 810de76:	af00      	add	r7, sp, #0
 810de78:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810de7a:	687b      	ldr	r3, [r7, #4]
 810de7c:	4618      	mov	r0, r3
 810de7e:	370c      	adds	r7, #12
 810de80:	46bd      	mov	sp, r7
 810de82:	f85d 7b04 	ldr.w	r7, [sp], #4
 810de86:	4770      	bx	lr

0810de88 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810de88:	b580      	push	{r7, lr}
 810de8a:	b082      	sub	sp, #8
 810de8c:	af00      	add	r7, sp, #0
 810de8e:	6078      	str	r0, [r7, #4]
 810de90:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 810de92:	6838      	ldr	r0, [r7, #0]
 810de94:	f7ff fe82 	bl	810db9c <_ZSt7forwardISt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810de98:	687b      	ldr	r3, [r7, #4]
 810de9a:	4618      	mov	r0, r3
 810de9c:	3708      	adds	r7, #8
 810de9e:	46bd      	mov	sp, r7
 810dea0:	bd80      	pop	{r7, pc}

0810dea2 <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810dea2:	b580      	push	{r7, lr}
 810dea4:	b082      	sub	sp, #8
 810dea6:	af00      	add	r7, sp, #0
 810dea8:	6078      	str	r0, [r7, #4]
 810deaa:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 810deac:	6838      	ldr	r0, [r7, #0]
 810deae:	f7ff fec3 	bl	810dc38 <_ZSt7forwardISt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810deb2:	687b      	ldr	r3, [r7, #4]
 810deb4:	4618      	mov	r0, r3
 810deb6:	3708      	adds	r7, #8
 810deb8:	46bd      	mov	sp, r7
 810deba:	bd80      	pop	{r7, pc}

0810debc <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810debc:	b580      	push	{r7, lr}
 810debe:	b082      	sub	sp, #8
 810dec0:	af00      	add	r7, sp, #0
 810dec2:	6078      	str	r0, [r7, #4]
 810dec4:	6039      	str	r1, [r7, #0]
	: _Head(std::forward<_UHead>(__h)) { }
 810dec6:	6838      	ldr	r0, [r7, #0]
 810dec8:	f7ff ff10 	bl	810dcec <_ZSt7forwardISt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS2_E4typeE>
 810decc:	687b      	ldr	r3, [r7, #4]
 810dece:	4618      	mov	r0, r3
 810ded0:	3708      	adds	r7, #8
 810ded2:	46bd      	mov	sp, r7
 810ded4:	bd80      	pop	{r7, pc}

0810ded6 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_tailERS6_>:
      _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 810ded6:	b480      	push	{r7}
 810ded8:	b083      	sub	sp, #12
 810deda:	af00      	add	r7, sp, #0
 810dedc:	6078      	str	r0, [r7, #4]
 810dede:	687b      	ldr	r3, [r7, #4]
 810dee0:	4618      	mov	r0, r3
 810dee2:	370c      	adds	r7, #12
 810dee4:	46bd      	mov	sp, r7
 810dee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810deea:	4770      	bx	lr

0810deec <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810deec:	b580      	push	{r7, lr}
 810deee:	b082      	sub	sp, #8
 810def0:	af00      	add	r7, sp, #0
 810def2:	6078      	str	r0, [r7, #4]
 810def4:	687b      	ldr	r3, [r7, #4]
 810def6:	4618      	mov	r0, r3
 810def8:	f000 f805 	bl	810df06 <_ZNSt10_Head_baseILj0EP5IOBusLb0EE7_M_headERS2_>
 810defc:	4603      	mov	r3, r0
 810defe:	4618      	mov	r0, r3
 810df00:	3708      	adds	r7, #8
 810df02:	46bd      	mov	sp, r7
 810df04:	bd80      	pop	{r7, pc}

0810df06 <_ZNSt10_Head_baseILj0EP5IOBusLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 810df06:	b480      	push	{r7}
 810df08:	b083      	sub	sp, #12
 810df0a:	af00      	add	r7, sp, #0
 810df0c:	6078      	str	r0, [r7, #4]
 810df0e:	687b      	ldr	r3, [r7, #4]
 810df10:	4618      	mov	r0, r3
 810df12:	370c      	adds	r7, #12
 810df14:	46bd      	mov	sp, r7
 810df16:	f85d 7b04 	ldr.w	r7, [sp], #4
 810df1a:	4770      	bx	lr

0810df1c <_ZSt4moveIRSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES1_ILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 810df1c:	b480      	push	{r7}
 810df1e:	b083      	sub	sp, #12
 810df20:	af00      	add	r7, sp, #0
 810df22:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810df24:	687b      	ldr	r3, [r7, #4]
 810df26:	4618      	mov	r0, r3
 810df28:	370c      	adds	r7, #12
 810df2a:	46bd      	mov	sp, r7
 810df2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810df30:	4770      	bx	lr

0810df32 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1EOS6_>:
      _Tuple_impl(_Tuple_impl&& __in)
 810df32:	b590      	push	{r4, r7, lr}
 810df34:	b083      	sub	sp, #12
 810df36:	af00      	add	r7, sp, #0
 810df38:	6078      	str	r0, [r7, #4]
 810df3a:	6039      	str	r1, [r7, #0]
      : _Inherited(std::move(_M_tail(__in))),
 810df3c:	6838      	ldr	r0, [r7, #0]
 810df3e:	f7ff ffca 	bl	810ded6 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_tailERS6_>
 810df42:	4603      	mov	r3, r0
 810df44:	4618      	mov	r0, r3
 810df46:	f7ff ffe9 	bl	810df1c <_ZSt4moveIRSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES1_ILi2EES1_ILi3EEEEEONSt16remove_referenceIT_E4typeEOS8_>
 810df4a:	4603      	mov	r3, r0
	_Base(std::forward<_Head>(_M_head(__in))) { }
 810df4c:	4619      	mov	r1, r3
 810df4e:	6878      	ldr	r0, [r7, #4]
 810df50:	f7ff fed7 	bl	810dd02 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1EOS4_>
 810df54:	687c      	ldr	r4, [r7, #4]
 810df56:	6838      	ldr	r0, [r7, #0]
 810df58:	f7ff ffc8 	bl	810deec <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>
 810df5c:	4603      	mov	r3, r0
 810df5e:	4618      	mov	r0, r3
 810df60:	f7ff fda5 	bl	810daae <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810df64:	4603      	mov	r3, r0
 810df66:	4619      	mov	r1, r3
 810df68:	4620      	mov	r0, r4
 810df6a:	f000 f8c3 	bl	810e0f4 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>
 810df6e:	687b      	ldr	r3, [r7, #4]
 810df70:	4618      	mov	r0, r3
 810df72:	370c      	adds	r7, #12
 810df74:	46bd      	mov	sp, r7
 810df76:	bd90      	pop	{r4, r7, pc}

0810df78 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE21_M_not_empty_functionISC_EEbRKT_>:
	  _M_not_empty_function(const _Tp&)
 810df78:	b480      	push	{r7}
 810df7a:	b083      	sub	sp, #12
 810df7c:	af00      	add	r7, sp, #0
 810df7e:	6078      	str	r0, [r7, #4]
	  { return true; }
 810df80:	2301      	movs	r3, #1
 810df82:	4618      	mov	r0, r3
 810df84:	370c      	adds	r7, #12
 810df86:	46bd      	mov	sp, r7
 810df88:	f85d 7b04 	ldr.w	r7, [sp], #4
 810df8c:	4770      	bx	lr

0810df8e <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f)
 810df8e:	b590      	push	{r4, r7, lr}
 810df90:	b085      	sub	sp, #20
 810df92:	af00      	add	r7, sp, #0
 810df94:	6078      	str	r0, [r7, #4]
 810df96:	6039      	str	r1, [r7, #0]
	{ _M_init_functor(__functor, std::move(__f), _Local_storage()); }
 810df98:	6838      	ldr	r0, [r7, #0]
 810df9a:	f7ff ff05 	bl	810dda8 <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 810df9e:	4603      	mov	r3, r0
 810dfa0:	4622      	mov	r2, r4
 810dfa2:	4619      	mov	r1, r3
 810dfa4:	6878      	ldr	r0, [r7, #4]
 810dfa6:	f000 f8b6 	bl	810e116 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_St17integral_constantIbLb0EE>
 810dfaa:	bf00      	nop
 810dfac:	3714      	adds	r7, #20
 810dfae:	46bd      	mov	sp, r7
 810dfb0:	bd90      	pop	{r4, r7, pc}

0810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810dfb2:	b480      	push	{r7}
 810dfb4:	b083      	sub	sp, #12
 810dfb6:	af00      	add	r7, sp, #0
 810dfb8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dfba:	687b      	ldr	r3, [r7, #4]
 810dfbc:	4618      	mov	r0, r3
 810dfbe:	370c      	adds	r7, #12
 810dfc0:	46bd      	mov	sp, r7
 810dfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dfc6:	4770      	bx	lr

0810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810dfc8:	b480      	push	{r7}
 810dfca:	b083      	sub	sp, #12
 810dfcc:	af00      	add	r7, sp, #0
 810dfce:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dfd0:	687b      	ldr	r3, [r7, #4]
 810dfd2:	4618      	mov	r0, r3
 810dfd4:	370c      	adds	r7, #12
 810dfd6:	46bd      	mov	sp, r7
 810dfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dfdc:	4770      	bx	lr

0810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810dfde:	b480      	push	{r7}
 810dfe0:	b083      	sub	sp, #12
 810dfe2:	af00      	add	r7, sp, #0
 810dfe4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810dfe6:	687b      	ldr	r3, [r7, #4]
 810dfe8:	4618      	mov	r0, r3
 810dfea:	370c      	adds	r7, #12
 810dfec:	46bd      	mov	sp, r7
 810dfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 810dff2:	4770      	bx	lr

0810dff4 <_ZNSt17_Function_handlerIFvhPhmESt5_BindIFM5IOBusFvhS0_mEPS3_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE9_M_invokeERKSt9_Any_dataOhOS0_Om>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 810dff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 810dff6:	b085      	sub	sp, #20
 810dff8:	af00      	add	r7, sp, #0
 810dffa:	60f8      	str	r0, [r7, #12]
 810dffc:	60b9      	str	r1, [r7, #8]
 810dffe:	607a      	str	r2, [r7, #4]
 810e000:	603b      	str	r3, [r7, #0]
	(*_Base::_M_get_pointer(__functor))(
 810e002:	68f8      	ldr	r0, [r7, #12]
 810e004:	f000 f8a3 	bl	810e14e <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>
 810e008:	4604      	mov	r4, r0
 810e00a:	68b8      	ldr	r0, [r7, #8]
 810e00c:	f7ff ffd1 	bl	810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e010:	4605      	mov	r5, r0
 810e012:	6878      	ldr	r0, [r7, #4]
 810e014:	f7ff ffd8 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e018:	4606      	mov	r6, r0
 810e01a:	6838      	ldr	r0, [r7, #0]
 810e01c:	f7ff ffdf 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e020:	4603      	mov	r3, r0
 810e022:	4632      	mov	r2, r6
 810e024:	4629      	mov	r1, r5
 810e026:	4620      	mov	r0, r4
 810e028:	f000 f9a9 	bl	810e37e <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEclIJhS1_mEvEET0_DpOT_>
      }
 810e02c:	bf00      	nop
 810e02e:	3714      	adds	r7, #20
 810e030:	46bd      	mov	sp, r7
 810e032:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810e034 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 810e034:	b5b0      	push	{r4, r5, r7, lr}
 810e036:	b086      	sub	sp, #24
 810e038:	af00      	add	r7, sp, #0
 810e03a:	60f8      	str	r0, [r7, #12]
 810e03c:	60b9      	str	r1, [r7, #8]
 810e03e:	4613      	mov	r3, r2
 810e040:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 810e042:	79fb      	ldrb	r3, [r7, #7]
 810e044:	2b03      	cmp	r3, #3
 810e046:	d827      	bhi.n	810e098 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
 810e048:	a201      	add	r2, pc, #4	; (adr r2, 810e050 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x1c>)
 810e04a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810e04e:	bf00      	nop
 810e050:	0810e061 	.word	0x0810e061
 810e054:	0810e06f 	.word	0x0810e06f
 810e058:	0810e083 	.word	0x0810e083
 810e05c:	0810e08f 	.word	0x0810e08f
	      __dest._M_access<const type_info*>() = &typeid(_Functor);
 810e060:	68f8      	ldr	r0, [r7, #12]
 810e062:	f000 f9af 	bl	810e3c4 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 810e066:	4602      	mov	r2, r0
 810e068:	4b0e      	ldr	r3, [pc, #56]	; (810e0a4 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x70>)
 810e06a:	6013      	str	r3, [r2, #0]
	      break;
 810e06c:	e014      	b.n	810e098 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 810e06e:	68f8      	ldr	r0, [r7, #12]
 810e070:	f000 f9b4 	bl	810e3dc <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 810e074:	4604      	mov	r4, r0
 810e076:	68b8      	ldr	r0, [r7, #8]
 810e078:	f000 f869 	bl	810e14e <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>
 810e07c:	4603      	mov	r3, r0
 810e07e:	6023      	str	r3, [r4, #0]
	      break;
 810e080:	e00a      	b.n	810e098 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      _M_clone(__dest, __source, _Local_storage());
 810e082:	462a      	mov	r2, r5
 810e084:	68b9      	ldr	r1, [r7, #8]
 810e086:	68f8      	ldr	r0, [r7, #12]
 810e088:	f000 f9b4 	bl	810e3f4 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE8_M_cloneERSt9_Any_dataRKSE_St17integral_constantIbLb0EE>
	      break;
 810e08c:	e004      	b.n	810e098 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_managerERSt9_Any_dataRKSE_St18_Manager_operation+0x64>
	      _M_destroy(__dest, _Local_storage());
 810e08e:	4621      	mov	r1, r4
 810e090:	68f8      	ldr	r0, [r7, #12]
 810e092:	f000 f9cd 	bl	810e430 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE>
	      break;
 810e096:	bf00      	nop
	  return false;
 810e098:	2300      	movs	r3, #0
	}
 810e09a:	4618      	mov	r0, r3
 810e09c:	3718      	adds	r7, #24
 810e09e:	46bd      	mov	sp, r7
 810e0a0:	bdb0      	pop	{r4, r5, r7, pc}
 810e0a2:	bf00      	nop
 810e0a4:	08114394 	.word	0x08114394

0810e0a8 <_ZNSt5tupleIJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IJS1_RKS3_RKS4_RKS5_ELb1EEEDpOT_>:
        constexpr tuple(_UElements&&... __elements)
 810e0a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810e0ac:	b086      	sub	sp, #24
 810e0ae:	af02      	add	r7, sp, #8
 810e0b0:	60f8      	str	r0, [r7, #12]
 810e0b2:	60b9      	str	r1, [r7, #8]
 810e0b4:	607a      	str	r2, [r7, #4]
 810e0b6:	603b      	str	r3, [r7, #0]
        : _Inherited(std::forward<_UElements>(__elements)...) { }
 810e0b8:	68fc      	ldr	r4, [r7, #12]
 810e0ba:	68b8      	ldr	r0, [r7, #8]
 810e0bc:	f7ff fcf7 	bl	810daae <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810e0c0:	4605      	mov	r5, r0
 810e0c2:	6878      	ldr	r0, [r7, #4]
 810e0c4:	f7ff fcfe 	bl	810dac4 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e0c8:	4606      	mov	r6, r0
 810e0ca:	6838      	ldr	r0, [r7, #0]
 810e0cc:	f7ff fd05 	bl	810dada <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e0d0:	4680      	mov	r8, r0
 810e0d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 810e0d4:	f7ff fd0c 	bl	810daf0 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e0d8:	4603      	mov	r3, r0
 810e0da:	9300      	str	r3, [sp, #0]
 810e0dc:	4643      	mov	r3, r8
 810e0de:	4632      	mov	r2, r6
 810e0e0:	4629      	mov	r1, r5
 810e0e2:	4620      	mov	r0, r4
 810e0e4:	f000 f9b6 	bl	810e454 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IS1_JRKS3_RKS4_RKS5_EvEEOT_DpOT0_>
 810e0e8:	68fb      	ldr	r3, [r7, #12]
 810e0ea:	4618      	mov	r0, r3
 810e0ec:	3710      	adds	r7, #16
 810e0ee:	46bd      	mov	sp, r7
 810e0f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810e0f4 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e0f4:	b580      	push	{r7, lr}
 810e0f6:	b082      	sub	sp, #8
 810e0f8:	af00      	add	r7, sp, #0
 810e0fa:	6078      	str	r0, [r7, #4]
 810e0fc:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 810e0fe:	6838      	ldr	r0, [r7, #0]
 810e100:	f7ff fcd5 	bl	810daae <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810e104:	4603      	mov	r3, r0
 810e106:	681a      	ldr	r2, [r3, #0]
 810e108:	687b      	ldr	r3, [r7, #4]
 810e10a:	601a      	str	r2, [r3, #0]
 810e10c:	687b      	ldr	r3, [r7, #4]
 810e10e:	4618      	mov	r0, r3
 810e110:	3708      	adds	r7, #8
 810e112:	46bd      	mov	sp, r7
 810e114:	bd80      	pop	{r7, pc}

0810e116 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE15_M_init_functorERSt9_Any_dataOSC_St17integral_constantIbLb0EE>:
	_M_init_functor(_Any_data& __functor, _Functor&& __f, false_type)
 810e116:	b5b0      	push	{r4, r5, r7, lr}
 810e118:	b084      	sub	sp, #16
 810e11a:	af00      	add	r7, sp, #0
 810e11c:	60f8      	str	r0, [r7, #12]
 810e11e:	60b9      	str	r1, [r7, #8]
 810e120:	713a      	strb	r2, [r7, #4]
	{ __functor._M_access<_Functor*>() = new _Functor(std::move(__f)); }
 810e122:	68b8      	ldr	r0, [r7, #8]
 810e124:	f7ff fe40 	bl	810dda8 <_ZSt4moveIRSt5_BindIFM5IOBusFvhPhmEPS1_St12_PlaceholderILi1EES6_ILi2EES6_ILi3EEEEEONSt16remove_referenceIT_E4typeEOSE_>
 810e128:	4605      	mov	r5, r0
 810e12a:	200c      	movs	r0, #12
 810e12c:	f7fd fde0 	bl	810bcf0 <_Znwj>
 810e130:	4603      	mov	r3, r0
 810e132:	461c      	mov	r4, r3
 810e134:	4629      	mov	r1, r5
 810e136:	4620      	mov	r0, r4
 810e138:	f7ff fe15 	bl	810dd66 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEC1EOSA_>
 810e13c:	68f8      	ldr	r0, [r7, #12]
 810e13e:	f000 f94d 	bl	810e3dc <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 810e142:	4603      	mov	r3, r0
 810e144:	601c      	str	r4, [r3, #0]
 810e146:	bf00      	nop
 810e148:	3710      	adds	r7, #16
 810e14a:	46bd      	mov	sp, r7
 810e14c:	bdb0      	pop	{r4, r5, r7, pc}

0810e14e <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 810e14e:	b580      	push	{r7, lr}
 810e150:	b084      	sub	sp, #16
 810e152:	af00      	add	r7, sp, #0
 810e154:	6078      	str	r0, [r7, #4]
	    __stored_locally? std::__addressof(__source._M_access<_Functor>())
 810e156:	6878      	ldr	r0, [r7, #4]
 810e158:	f000 f9a2 	bl	810e4a0 <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>
 810e15c:	4603      	mov	r3, r0
	  const _Functor* __ptr =
 810e15e:	681b      	ldr	r3, [r3, #0]
 810e160:	60fb      	str	r3, [r7, #12]
	  return const_cast<_Functor*>(__ptr);
 810e162:	68fb      	ldr	r3, [r7, #12]
	}
 810e164:	4618      	mov	r0, r3
 810e166:	3710      	adds	r7, #16
 810e168:	46bd      	mov	sp, r7
 810e16a:	bd80      	pop	{r7, pc}

0810e16c <_ZNSt5tupleIJOhOPhOmEEC1IJhS1_mELb1EEEDpOT_>:
        constexpr tuple(_UElements&&... __elements)
 810e16c:	b5f0      	push	{r4, r5, r6, r7, lr}
 810e16e:	b085      	sub	sp, #20
 810e170:	af00      	add	r7, sp, #0
 810e172:	60f8      	str	r0, [r7, #12]
 810e174:	60b9      	str	r1, [r7, #8]
 810e176:	607a      	str	r2, [r7, #4]
 810e178:	603b      	str	r3, [r7, #0]
        : _Inherited(std::forward<_UElements>(__elements)...) { }
 810e17a:	68fc      	ldr	r4, [r7, #12]
 810e17c:	68b8      	ldr	r0, [r7, #8]
 810e17e:	f7ff ff18 	bl	810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e182:	4605      	mov	r5, r0
 810e184:	6878      	ldr	r0, [r7, #4]
 810e186:	f7ff ff1f 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e18a:	4606      	mov	r6, r0
 810e18c:	6838      	ldr	r0, [r7, #0]
 810e18e:	f7ff ff26 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e192:	4603      	mov	r3, r0
 810e194:	4632      	mov	r2, r6
 810e196:	4629      	mov	r1, r5
 810e198:	4620      	mov	r0, r4
 810e19a:	f000 f805 	bl	810e1a8 <_ZNSt11_Tuple_implILj0EJOhOPhOmEEC1IhJS1_mEvEEOT_DpOT0_>
 810e19e:	68fb      	ldr	r3, [r7, #12]
 810e1a0:	4618      	mov	r0, r3
 810e1a2:	3714      	adds	r7, #20
 810e1a4:	46bd      	mov	sp, r7
 810e1a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810e1a8 <_ZNSt11_Tuple_implILj0EJOhOPhOmEEC1IhJS1_mEvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 810e1a8:	b5b0      	push	{r4, r5, r7, lr}
 810e1aa:	b084      	sub	sp, #16
 810e1ac:	af00      	add	r7, sp, #0
 810e1ae:	60f8      	str	r0, [r7, #12]
 810e1b0:	60b9      	str	r1, [r7, #8]
 810e1b2:	607a      	str	r2, [r7, #4]
 810e1b4:	603b      	str	r3, [r7, #0]
	  _Base(std::forward<_UHead>(__head)) { }
 810e1b6:	68fc      	ldr	r4, [r7, #12]
 810e1b8:	6878      	ldr	r0, [r7, #4]
 810e1ba:	f7ff ff05 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e1be:	4605      	mov	r5, r0
 810e1c0:	6838      	ldr	r0, [r7, #0]
 810e1c2:	f7ff ff0c 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e1c6:	4603      	mov	r3, r0
 810e1c8:	461a      	mov	r2, r3
 810e1ca:	4629      	mov	r1, r5
 810e1cc:	4620      	mov	r0, r4
 810e1ce:	f000 f810 	bl	810e1f2 <_ZNSt11_Tuple_implILj1EJOPhOmEEC1IS0_JmEvEEOT_DpOT0_>
 810e1d2:	68fb      	ldr	r3, [r7, #12]
 810e1d4:	f103 0408 	add.w	r4, r3, #8
 810e1d8:	68b8      	ldr	r0, [r7, #8]
 810e1da:	f7ff feea 	bl	810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e1de:	4603      	mov	r3, r0
 810e1e0:	4619      	mov	r1, r3
 810e1e2:	4620      	mov	r0, r4
 810e1e4:	f000 f856 	bl	810e294 <_ZNSt10_Head_baseILj0EOhLb0EEC1IhEEOT_>
 810e1e8:	68fb      	ldr	r3, [r7, #12]
 810e1ea:	4618      	mov	r0, r3
 810e1ec:	3710      	adds	r7, #16
 810e1ee:	46bd      	mov	sp, r7
 810e1f0:	bdb0      	pop	{r4, r5, r7, pc}

0810e1f2 <_ZNSt11_Tuple_implILj1EJOPhOmEEC1IS0_JmEvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 810e1f2:	b590      	push	{r4, r7, lr}
 810e1f4:	b085      	sub	sp, #20
 810e1f6:	af00      	add	r7, sp, #0
 810e1f8:	60f8      	str	r0, [r7, #12]
 810e1fa:	60b9      	str	r1, [r7, #8]
 810e1fc:	607a      	str	r2, [r7, #4]
	  _Base(std::forward<_UHead>(__head)) { }
 810e1fe:	68fc      	ldr	r4, [r7, #12]
 810e200:	6878      	ldr	r0, [r7, #4]
 810e202:	f7ff feec 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e206:	4603      	mov	r3, r0
 810e208:	4619      	mov	r1, r3
 810e20a:	4620      	mov	r0, r4
 810e20c:	f000 f80f 	bl	810e22e <_ZNSt11_Tuple_implILj2EJOmEEC1ImEEOT_>
 810e210:	68fb      	ldr	r3, [r7, #12]
 810e212:	1d1c      	adds	r4, r3, #4
 810e214:	68b8      	ldr	r0, [r7, #8]
 810e216:	f7ff fed7 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e21a:	4603      	mov	r3, r0
 810e21c:	4619      	mov	r1, r3
 810e21e:	4620      	mov	r0, r4
 810e220:	f000 f828 	bl	810e274 <_ZNSt10_Head_baseILj1EOPhLb0EEC1IS0_EEOT_>
 810e224:	68fb      	ldr	r3, [r7, #12]
 810e226:	4618      	mov	r0, r3
 810e228:	3714      	adds	r7, #20
 810e22a:	46bd      	mov	sp, r7
 810e22c:	bd90      	pop	{r4, r7, pc}

0810e22e <_ZNSt11_Tuple_implILj2EJOmEEC1ImEEOT_>:
        constexpr _Tuple_impl(_UHead&& __head)
 810e22e:	b590      	push	{r4, r7, lr}
 810e230:	b083      	sub	sp, #12
 810e232:	af00      	add	r7, sp, #0
 810e234:	6078      	str	r0, [r7, #4]
 810e236:	6039      	str	r1, [r7, #0]
	: _Base(std::forward<_UHead>(__head)) { }
 810e238:	687c      	ldr	r4, [r7, #4]
 810e23a:	6838      	ldr	r0, [r7, #0]
 810e23c:	f7ff fecf 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e240:	4603      	mov	r3, r0
 810e242:	4619      	mov	r1, r3
 810e244:	4620      	mov	r0, r4
 810e246:	f000 f805 	bl	810e254 <_ZNSt10_Head_baseILj2EOmLb0EEC1ImEEOT_>
 810e24a:	687b      	ldr	r3, [r7, #4]
 810e24c:	4618      	mov	r0, r3
 810e24e:	370c      	adds	r7, #12
 810e250:	46bd      	mov	sp, r7
 810e252:	bd90      	pop	{r4, r7, pc}

0810e254 <_ZNSt10_Head_baseILj2EOmLb0EEC1ImEEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e254:	b580      	push	{r7, lr}
 810e256:	b082      	sub	sp, #8
 810e258:	af00      	add	r7, sp, #0
 810e25a:	6078      	str	r0, [r7, #4]
 810e25c:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 810e25e:	6838      	ldr	r0, [r7, #0]
 810e260:	f7ff febd 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e264:	4602      	mov	r2, r0
 810e266:	687b      	ldr	r3, [r7, #4]
 810e268:	601a      	str	r2, [r3, #0]
 810e26a:	687b      	ldr	r3, [r7, #4]
 810e26c:	4618      	mov	r0, r3
 810e26e:	3708      	adds	r7, #8
 810e270:	46bd      	mov	sp, r7
 810e272:	bd80      	pop	{r7, pc}

0810e274 <_ZNSt10_Head_baseILj1EOPhLb0EEC1IS0_EEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e274:	b580      	push	{r7, lr}
 810e276:	b082      	sub	sp, #8
 810e278:	af00      	add	r7, sp, #0
 810e27a:	6078      	str	r0, [r7, #4]
 810e27c:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 810e27e:	6838      	ldr	r0, [r7, #0]
 810e280:	f7ff fea2 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e284:	4602      	mov	r2, r0
 810e286:	687b      	ldr	r3, [r7, #4]
 810e288:	601a      	str	r2, [r3, #0]
 810e28a:	687b      	ldr	r3, [r7, #4]
 810e28c:	4618      	mov	r0, r3
 810e28e:	3708      	adds	r7, #8
 810e290:	46bd      	mov	sp, r7
 810e292:	bd80      	pop	{r7, pc}

0810e294 <_ZNSt10_Head_baseILj0EOhLb0EEC1IhEEOT_>:
        constexpr _Head_base(_UHead&& __h)
 810e294:	b580      	push	{r7, lr}
 810e296:	b082      	sub	sp, #8
 810e298:	af00      	add	r7, sp, #0
 810e29a:	6078      	str	r0, [r7, #4]
 810e29c:	6039      	str	r1, [r7, #0]
	: _M_head_impl(std::forward<_UHead>(__h)) { }
 810e29e:	6838      	ldr	r0, [r7, #0]
 810e2a0:	f7ff fe87 	bl	810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e2a4:	4602      	mov	r2, r0
 810e2a6:	687b      	ldr	r3, [r7, #4]
 810e2a8:	601a      	str	r2, [r3, #0]
 810e2aa:	687b      	ldr	r3, [r7, #4]
 810e2ac:	4618      	mov	r0, r3
 810e2ae:	3708      	adds	r7, #8
 810e2b0:	46bd      	mov	sp, r7
 810e2b2:	bd80      	pop	{r7, pc}

0810e2b4 <_ZNSt11_Tuple_implILj2EJOmEE7_M_headERS1_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e2b4:	b580      	push	{r7, lr}
 810e2b6:	b082      	sub	sp, #8
 810e2b8:	af00      	add	r7, sp, #0
 810e2ba:	6078      	str	r0, [r7, #4]
 810e2bc:	687b      	ldr	r3, [r7, #4]
 810e2be:	4618      	mov	r0, r3
 810e2c0:	f000 f805 	bl	810e2ce <_ZNSt10_Head_baseILj2EOmLb0EE7_M_headERS1_>
 810e2c4:	4603      	mov	r3, r0
 810e2c6:	4618      	mov	r0, r3
 810e2c8:	3708      	adds	r7, #8
 810e2ca:	46bd      	mov	sp, r7
 810e2cc:	bd80      	pop	{r7, pc}

0810e2ce <_ZNSt10_Head_baseILj2EOmLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 810e2ce:	b480      	push	{r7}
 810e2d0:	b083      	sub	sp, #12
 810e2d2:	af00      	add	r7, sp, #0
 810e2d4:	6078      	str	r0, [r7, #4]
 810e2d6:	687b      	ldr	r3, [r7, #4]
 810e2d8:	681b      	ldr	r3, [r3, #0]
 810e2da:	4618      	mov	r0, r3
 810e2dc:	370c      	adds	r7, #12
 810e2de:	46bd      	mov	sp, r7
 810e2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e2e4:	4770      	bx	lr

0810e2e6 <_ZSt7forwardIOmEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e2e6:	b480      	push	{r7}
 810e2e8:	b083      	sub	sp, #12
 810e2ea:	af00      	add	r7, sp, #0
 810e2ec:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e2ee:	687b      	ldr	r3, [r7, #4]
 810e2f0:	4618      	mov	r0, r3
 810e2f2:	370c      	adds	r7, #12
 810e2f4:	46bd      	mov	sp, r7
 810e2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e2fa:	4770      	bx	lr

0810e2fc <_ZNSt11_Tuple_implILj1EJOPhOmEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e2fc:	b580      	push	{r7, lr}
 810e2fe:	b082      	sub	sp, #8
 810e300:	af00      	add	r7, sp, #0
 810e302:	6078      	str	r0, [r7, #4]
 810e304:	687b      	ldr	r3, [r7, #4]
 810e306:	3304      	adds	r3, #4
 810e308:	4618      	mov	r0, r3
 810e30a:	f000 f805 	bl	810e318 <_ZNSt10_Head_baseILj1EOPhLb0EE7_M_headERS2_>
 810e30e:	4603      	mov	r3, r0
 810e310:	4618      	mov	r0, r3
 810e312:	3708      	adds	r7, #8
 810e314:	46bd      	mov	sp, r7
 810e316:	bd80      	pop	{r7, pc}

0810e318 <_ZNSt10_Head_baseILj1EOPhLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 810e318:	b480      	push	{r7}
 810e31a:	b083      	sub	sp, #12
 810e31c:	af00      	add	r7, sp, #0
 810e31e:	6078      	str	r0, [r7, #4]
 810e320:	687b      	ldr	r3, [r7, #4]
 810e322:	681b      	ldr	r3, [r3, #0]
 810e324:	4618      	mov	r0, r3
 810e326:	370c      	adds	r7, #12
 810e328:	46bd      	mov	sp, r7
 810e32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e32e:	4770      	bx	lr

0810e330 <_ZSt7forwardIOPhEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e330:	b480      	push	{r7}
 810e332:	b083      	sub	sp, #12
 810e334:	af00      	add	r7, sp, #0
 810e336:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e338:	687b      	ldr	r3, [r7, #4]
 810e33a:	4618      	mov	r0, r3
 810e33c:	370c      	adds	r7, #12
 810e33e:	46bd      	mov	sp, r7
 810e340:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e344:	4770      	bx	lr

0810e346 <_ZSt16forward_as_tupleIJhPhmEESt5tupleIJDpOT_EES4_>:

  // _GLIBCXX_RESOLVE_LIB_DEFECTS
  // 2275. Why is forward_as_tuple not constexpr?
  template<typename... _Elements>
    constexpr tuple<_Elements&&...>
    forward_as_tuple(_Elements&&... __args) noexcept
 810e346:	b5b0      	push	{r4, r5, r7, lr}
 810e348:	b084      	sub	sp, #16
 810e34a:	af00      	add	r7, sp, #0
 810e34c:	60f8      	str	r0, [r7, #12]
 810e34e:	60b9      	str	r1, [r7, #8]
 810e350:	607a      	str	r2, [r7, #4]
 810e352:	603b      	str	r3, [r7, #0]
    { return tuple<_Elements&&...>(std::forward<_Elements>(__args)...); }
 810e354:	68b8      	ldr	r0, [r7, #8]
 810e356:	f7ff fe2c 	bl	810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e35a:	4604      	mov	r4, r0
 810e35c:	6878      	ldr	r0, [r7, #4]
 810e35e:	f7ff fe33 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e362:	4605      	mov	r5, r0
 810e364:	6838      	ldr	r0, [r7, #0]
 810e366:	f7ff fe3a 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e36a:	4603      	mov	r3, r0
 810e36c:	462a      	mov	r2, r5
 810e36e:	4621      	mov	r1, r4
 810e370:	68f8      	ldr	r0, [r7, #12]
 810e372:	f7ff fefb 	bl	810e16c <_ZNSt5tupleIJOhOPhOmEEC1IJhS1_mELb1EEEDpOT_>
 810e376:	68f8      	ldr	r0, [r7, #12]
 810e378:	3710      	adds	r7, #16
 810e37a:	46bd      	mov	sp, r7
 810e37c:	bdb0      	pop	{r4, r5, r7, pc}

0810e37e <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEEclIJhS1_mEvEET0_DpOT_>:
	operator()(_Args&&... __args)
 810e37e:	b5f0      	push	{r4, r5, r6, r7, lr}
 810e380:	b089      	sub	sp, #36	; 0x24
 810e382:	af00      	add	r7, sp, #0
 810e384:	60f8      	str	r0, [r7, #12]
 810e386:	60b9      	str	r1, [r7, #8]
 810e388:	607a      	str	r2, [r7, #4]
 810e38a:	603b      	str	r3, [r7, #0]
	      _Bound_indexes());
 810e38c:	68b8      	ldr	r0, [r7, #8]
 810e38e:	f7ff fe10 	bl	810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e392:	4604      	mov	r4, r0
 810e394:	6878      	ldr	r0, [r7, #4]
 810e396:	f7ff fe17 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e39a:	4605      	mov	r5, r0
 810e39c:	6838      	ldr	r0, [r7, #0]
 810e39e:	f7ff fe1e 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e3a2:	4603      	mov	r3, r0
 810e3a4:	f107 0010 	add.w	r0, r7, #16
 810e3a8:	462a      	mov	r2, r5
 810e3aa:	4621      	mov	r1, r4
 810e3ac:	f7ff ffcb 	bl	810e346 <_ZSt16forward_as_tupleIJhPhmEESt5tupleIJDpOT_EES4_>
 810e3b0:	f107 0310 	add.w	r3, r7, #16
 810e3b4:	4632      	mov	r2, r6
 810e3b6:	4619      	mov	r1, r3
 810e3b8:	68f8      	ldr	r0, [r7, #12]
 810e3ba:	f000 f8a2 	bl	810e502 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEE6__callIvJOhOS1_OmEJLj0ELj1ELj2ELj3EEEET_OSt5tupleIJDpT0_EESt12_Index_tupleIJXspT1_EEE>
	}
 810e3be:	3724      	adds	r7, #36	; 0x24
 810e3c0:	46bd      	mov	sp, r7
 810e3c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810e3c4 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access()
 810e3c4:	b580      	push	{r7, lr}
 810e3c6:	b082      	sub	sp, #8
 810e3c8:	af00      	add	r7, sp, #0
 810e3ca:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 810e3cc:	6878      	ldr	r0, [r7, #4]
 810e3ce:	f7ff fa46 	bl	810d85e <_ZNSt9_Any_data9_M_accessEv>
 810e3d2:	4603      	mov	r3, r0
 810e3d4:	4618      	mov	r0, r3
 810e3d6:	3708      	adds	r7, #8
 810e3d8:	46bd      	mov	sp, r7
 810e3da:	bd80      	pop	{r7, pc}

0810e3dc <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>:
      _M_access()
 810e3dc:	b580      	push	{r7, lr}
 810e3de:	b082      	sub	sp, #8
 810e3e0:	af00      	add	r7, sp, #0
 810e3e2:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 810e3e4:	6878      	ldr	r0, [r7, #4]
 810e3e6:	f7ff fa3a 	bl	810d85e <_ZNSt9_Any_data9_M_accessEv>
 810e3ea:	4603      	mov	r3, r0
 810e3ec:	4618      	mov	r0, r3
 810e3ee:	3708      	adds	r7, #8
 810e3f0:	46bd      	mov	sp, r7
 810e3f2:	bd80      	pop	{r7, pc}

0810e3f4 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE8_M_cloneERSt9_Any_dataRKSE_St17integral_constantIbLb0EE>:
	_M_clone(_Any_data& __dest, const _Any_data& __source, false_type)
 810e3f4:	b5b0      	push	{r4, r5, r7, lr}
 810e3f6:	b084      	sub	sp, #16
 810e3f8:	af00      	add	r7, sp, #0
 810e3fa:	60f8      	str	r0, [r7, #12]
 810e3fc:	60b9      	str	r1, [r7, #8]
 810e3fe:	713a      	strb	r2, [r7, #4]
	    new _Functor(*__source._M_access<_Functor*>());
 810e400:	68b8      	ldr	r0, [r7, #8]
 810e402:	f000 f84d 	bl	810e4a0 <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>
 810e406:	4603      	mov	r3, r0
	  __dest._M_access<_Functor*>() =
 810e408:	681d      	ldr	r5, [r3, #0]
	    new _Functor(*__source._M_access<_Functor*>());
 810e40a:	200c      	movs	r0, #12
 810e40c:	f7fd fc70 	bl	810bcf0 <_Znwj>
 810e410:	4603      	mov	r3, r0
 810e412:	461c      	mov	r4, r3
	  __dest._M_access<_Functor*>() =
 810e414:	4623      	mov	r3, r4
 810e416:	462a      	mov	r2, r5
 810e418:	ca07      	ldmia	r2, {r0, r1, r2}
 810e41a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 810e41e:	68f8      	ldr	r0, [r7, #12]
 810e420:	f7ff ffdc 	bl	810e3dc <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 810e424:	4603      	mov	r3, r0
 810e426:	601c      	str	r4, [r3, #0]
	}
 810e428:	bf00      	nop
 810e42a:	3710      	adds	r7, #16
 810e42c:	46bd      	mov	sp, r7
 810e42e:	bdb0      	pop	{r4, r5, r7, pc}

0810e430 <_ZNSt14_Function_base13_Base_managerISt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE>:
	_M_destroy(_Any_data& __victim, false_type)
 810e430:	b580      	push	{r7, lr}
 810e432:	b082      	sub	sp, #8
 810e434:	af00      	add	r7, sp, #0
 810e436:	6078      	str	r0, [r7, #4]
 810e438:	7039      	strb	r1, [r7, #0]
	  delete __victim._M_access<_Functor*>();
 810e43a:	6878      	ldr	r0, [r7, #4]
 810e43c:	f7ff ffce 	bl	810e3dc <_ZNSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERT_v>
 810e440:	4603      	mov	r3, r0
 810e442:	681b      	ldr	r3, [r3, #0]
 810e444:	210c      	movs	r1, #12
 810e446:	4618      	mov	r0, r3
 810e448:	f002 fb31 	bl	8110aae <_ZdlPvj>
	}
 810e44c:	bf00      	nop
 810e44e:	3708      	adds	r7, #8
 810e450:	46bd      	mov	sp, r7
 810e452:	bd80      	pop	{r7, pc}

0810e454 <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEEC1IS1_JRKS3_RKS4_RKS5_EvEEOT_DpOT0_>:
        constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 810e454:	b5b0      	push	{r4, r5, r7, lr}
 810e456:	b084      	sub	sp, #16
 810e458:	af00      	add	r7, sp, #0
 810e45a:	60f8      	str	r0, [r7, #12]
 810e45c:	60b9      	str	r1, [r7, #8]
 810e45e:	607a      	str	r2, [r7, #4]
 810e460:	603b      	str	r3, [r7, #0]
	  _Base(std::forward<_UHead>(__head)) { }
 810e462:	6878      	ldr	r0, [r7, #4]
 810e464:	f7ff fb2e 	bl	810dac4 <_ZSt7forwardIRKSt12_PlaceholderILi1EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e468:	4604      	mov	r4, r0
 810e46a:	6838      	ldr	r0, [r7, #0]
 810e46c:	f7ff fb35 	bl	810dada <_ZSt7forwardIRKSt12_PlaceholderILi2EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e470:	4605      	mov	r5, r0
 810e472:	6a38      	ldr	r0, [r7, #32]
 810e474:	f7ff fb3c 	bl	810daf0 <_ZSt7forwardIRKSt12_PlaceholderILi3EEEOT_RNSt16remove_referenceIS4_E4typeE>
 810e478:	4603      	mov	r3, r0
 810e47a:	462a      	mov	r2, r5
 810e47c:	4621      	mov	r1, r4
 810e47e:	68f8      	ldr	r0, [r7, #12]
 810e480:	f000 f887 	bl	810e592 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1ERKS1_RKS2_RKS3_>
 810e484:	68fc      	ldr	r4, [r7, #12]
 810e486:	68b8      	ldr	r0, [r7, #8]
 810e488:	f7ff fb11 	bl	810daae <_ZSt7forwardIP5IOBusEOT_RNSt16remove_referenceIS2_E4typeE>
 810e48c:	4603      	mov	r3, r0
 810e48e:	4619      	mov	r1, r3
 810e490:	4620      	mov	r0, r4
 810e492:	f7ff fe2f 	bl	810e0f4 <_ZNSt10_Head_baseILj0EP5IOBusLb0EEC1IS1_EEOT_>
 810e496:	68fb      	ldr	r3, [r7, #12]
 810e498:	4618      	mov	r0, r3
 810e49a:	3710      	adds	r7, #16
 810e49c:	46bd      	mov	sp, r7
 810e49e:	bdb0      	pop	{r4, r5, r7, pc}

0810e4a0 <_ZNKSt9_Any_data9_M_accessIPSt5_BindIFM5IOBusFvhPhmEPS2_St12_PlaceholderILi1EES7_ILi2EES7_ILi3EEEEEERKT_v>:
      _M_access() const
 810e4a0:	b580      	push	{r7, lr}
 810e4a2:	b082      	sub	sp, #8
 810e4a4:	af00      	add	r7, sp, #0
 810e4a6:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 810e4a8:	6878      	ldr	r0, [r7, #4]
 810e4aa:	f7ff f9e3 	bl	810d874 <_ZNKSt9_Any_data9_M_accessEv>
 810e4ae:	4603      	mov	r3, r0
 810e4b0:	4618      	mov	r0, r3
 810e4b2:	3708      	adds	r7, #8
 810e4b4:	46bd      	mov	sp, r7
 810e4b6:	bd80      	pop	{r7, pc}

0810e4b8 <_ZNSt11_Tuple_implILj0EJOhOPhOmEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 810e4b8:	b580      	push	{r7, lr}
 810e4ba:	b082      	sub	sp, #8
 810e4bc:	af00      	add	r7, sp, #0
 810e4be:	6078      	str	r0, [r7, #4]
 810e4c0:	687b      	ldr	r3, [r7, #4]
 810e4c2:	3308      	adds	r3, #8
 810e4c4:	4618      	mov	r0, r3
 810e4c6:	f000 f805 	bl	810e4d4 <_ZNSt10_Head_baseILj0EOhLb0EE7_M_headERS1_>
 810e4ca:	4603      	mov	r3, r0
 810e4cc:	4618      	mov	r0, r3
 810e4ce:	3708      	adds	r7, #8
 810e4d0:	46bd      	mov	sp, r7
 810e4d2:	bd80      	pop	{r7, pc}

0810e4d4 <_ZNSt10_Head_baseILj0EOhLb0EE7_M_headERS1_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 810e4d4:	b480      	push	{r7}
 810e4d6:	b083      	sub	sp, #12
 810e4d8:	af00      	add	r7, sp, #0
 810e4da:	6078      	str	r0, [r7, #4]
 810e4dc:	687b      	ldr	r3, [r7, #4]
 810e4de:	681b      	ldr	r3, [r3, #0]
 810e4e0:	4618      	mov	r0, r3
 810e4e2:	370c      	adds	r7, #12
 810e4e4:	46bd      	mov	sp, r7
 810e4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e4ea:	4770      	bx	lr

0810e4ec <_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e4ec:	b480      	push	{r7}
 810e4ee:	b083      	sub	sp, #12
 810e4f0:	af00      	add	r7, sp, #0
 810e4f2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e4f4:	687b      	ldr	r3, [r7, #4]
 810e4f6:	4618      	mov	r0, r3
 810e4f8:	370c      	adds	r7, #12
 810e4fa:	46bd      	mov	sp, r7
 810e4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e500:	4770      	bx	lr

0810e502 <_ZNSt5_BindIFM5IOBusFvhPhmEPS0_St12_PlaceholderILi1EES5_ILi2EES5_ILi3EEEE6__callIvJOhOS1_OmEJLj0ELj1ELj2ELj3EEEET_OSt5tupleIJDpT0_EESt12_Index_tupleIJXspT1_EEE>:
	__call(tuple<_Args...>&& __args, _Index_tuple<_Indexes...>)
 810e502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810e506:	b08a      	sub	sp, #40	; 0x28
 810e508:	af02      	add	r7, sp, #8
 810e50a:	60f8      	str	r0, [r7, #12]
 810e50c:	60b9      	str	r1, [r7, #8]
 810e50e:	713a      	strb	r2, [r7, #4]
	  return std::__invoke(_M_f,
 810e510:	68fc      	ldr	r4, [r7, #12]
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 810e512:	68fb      	ldr	r3, [r7, #12]
 810e514:	3308      	adds	r3, #8
 810e516:	4618      	mov	r0, r3
 810e518:	f000 f850 	bl	810e5bc <_ZSt3getILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 810e51c:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 810e51e:	f107 0310 	add.w	r3, r7, #16
 810e522:	68ba      	ldr	r2, [r7, #8]
 810e524:	4618      	mov	r0, r3
 810e526:	f000 f856 	bl	810e5d6 <_ZNVKSt3_MuIP5IOBusLb0ELb0EEclIRS1_St5tupleIJOhOPhOmEEEEOT_SC_RT0_>
 810e52a:	4605      	mov	r5, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 810e52c:	68fb      	ldr	r3, [r7, #12]
 810e52e:	3308      	adds	r3, #8
 810e530:	4618      	mov	r0, r3
 810e532:	f000 f85e 	bl	810e5f2 <_ZSt3getILj1EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 810e536:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 810e538:	f107 0314 	add.w	r3, r7, #20
 810e53c:	68ba      	ldr	r2, [r7, #8]
 810e53e:	4618      	mov	r0, r3
 810e540:	f000 f86e 	bl	810e620 <_ZNVKSt3_MuISt12_PlaceholderILi1EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj0EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj0ESC_EE4type4typeERVKS1_RSC_>
 810e544:	4606      	mov	r6, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 810e546:	68fb      	ldr	r3, [r7, #12]
 810e548:	3308      	adds	r3, #8
 810e54a:	4618      	mov	r0, r3
 810e54c:	f000 f87a 	bl	810e644 <_ZSt3getILj2EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 810e550:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 810e552:	f107 0318 	add.w	r3, r7, #24
 810e556:	68ba      	ldr	r2, [r7, #8]
 810e558:	4618      	mov	r0, r3
 810e55a:	f000 f87f 	bl	810e65c <_ZNVKSt3_MuISt12_PlaceholderILi2EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj1EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj1ESC_EE4type4typeERVKS1_RSC_>
 810e55e:	4680      	mov	r8, r0
	      _Mu<_Bound_args>()(std::get<_Indexes>(_M_bound_args), __args)...
 810e560:	68fb      	ldr	r3, [r7, #12]
 810e562:	3308      	adds	r3, #8
 810e564:	4618      	mov	r0, r3
 810e566:	f000 f88b 	bl	810e680 <_ZSt3getILj3EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
 810e56a:	4601      	mov	r1, r0
	  return std::__invoke(_M_f,
 810e56c:	f107 031c 	add.w	r3, r7, #28
 810e570:	68ba      	ldr	r2, [r7, #8]
 810e572:	4618      	mov	r0, r3
 810e574:	f000 f890 	bl	810e698 <_ZNVKSt3_MuISt12_PlaceholderILi3EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj2EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj2ESC_EE4type4typeERVKS1_RSC_>
 810e578:	4603      	mov	r3, r0
 810e57a:	9300      	str	r3, [sp, #0]
 810e57c:	4643      	mov	r3, r8
 810e57e:	4632      	mov	r2, r6
 810e580:	4629      	mov	r1, r5
 810e582:	4620      	mov	r0, r4
 810e584:	f000 f8b0 	bl	810e6e8 <_ZSt8__invokeIRM5IOBusFvhPhmEJRPS0_hS1_mEENSt15__invoke_resultIT_JDpT0_EE4typeEOS8_DpOS9_>
	      );
 810e588:	bf00      	nop
	}
 810e58a:	3720      	adds	r7, #32
 810e58c:	46bd      	mov	sp, r7
 810e58e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0810e592 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEEC1ERKS1_RKS2_RKS3_>:
      constexpr _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 810e592:	b580      	push	{r7, lr}
 810e594:	b084      	sub	sp, #16
 810e596:	af00      	add	r7, sp, #0
 810e598:	60f8      	str	r0, [r7, #12]
 810e59a:	60b9      	str	r1, [r7, #8]
 810e59c:	607a      	str	r2, [r7, #4]
 810e59e:	603b      	str	r3, [r7, #0]
      : _Inherited(__tail...), _Base(__head) { }
 810e5a0:	683a      	ldr	r2, [r7, #0]
 810e5a2:	6879      	ldr	r1, [r7, #4]
 810e5a4:	68f8      	ldr	r0, [r7, #12]
 810e5a6:	f000 f8c8 	bl	810e73a <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1ERKS1_RKS2_>
 810e5aa:	68b9      	ldr	r1, [r7, #8]
 810e5ac:	68f8      	ldr	r0, [r7, #12]
 810e5ae:	f000 f8d7 	bl	810e760 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1ERKS1_>
 810e5b2:	68fb      	ldr	r3, [r7, #12]
 810e5b4:	4618      	mov	r0, r3
 810e5b6:	3710      	adds	r7, #16
 810e5b8:	46bd      	mov	sp, r7
 810e5ba:	bd80      	pop	{r7, pc}

0810e5bc <_ZSt3getILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 810e5bc:	b580      	push	{r7, lr}
 810e5be:	b082      	sub	sp, #8
 810e5c0:	af00      	add	r7, sp, #0
 810e5c2:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810e5c4:	687b      	ldr	r3, [r7, #4]
 810e5c6:	4618      	mov	r0, r3
 810e5c8:	f000 f8d6 	bl	810e778 <_ZSt12__get_helperILj0EP5IOBusJSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
 810e5cc:	4603      	mov	r3, r0
 810e5ce:	4618      	mov	r0, r3
 810e5d0:	3708      	adds	r7, #8
 810e5d2:	46bd      	mov	sp, r7
 810e5d4:	bd80      	pop	{r7, pc}

0810e5d6 <_ZNVKSt3_MuIP5IOBusLb0ELb0EEclIRS1_St5tupleIJOhOPhOmEEEEOT_SC_RT0_>:
	operator()(_CVArg&& __arg, _Tuple&) const volatile
 810e5d6:	b580      	push	{r7, lr}
 810e5d8:	b084      	sub	sp, #16
 810e5da:	af00      	add	r7, sp, #0
 810e5dc:	60f8      	str	r0, [r7, #12]
 810e5de:	60b9      	str	r1, [r7, #8]
 810e5e0:	607a      	str	r2, [r7, #4]
	{ return std::forward<_CVArg>(__arg); }
 810e5e2:	68b8      	ldr	r0, [r7, #8]
 810e5e4:	f000 f875 	bl	810e6d2 <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 810e5e8:	4603      	mov	r3, r0
 810e5ea:	4618      	mov	r0, r3
 810e5ec:	3710      	adds	r7, #16
 810e5ee:	46bd      	mov	sp, r7
 810e5f0:	bd80      	pop	{r7, pc}

0810e5f2 <_ZSt3getILj1EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 810e5f2:	b580      	push	{r7, lr}
 810e5f4:	b082      	sub	sp, #8
 810e5f6:	af00      	add	r7, sp, #0
 810e5f8:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810e5fa:	6878      	ldr	r0, [r7, #4]
 810e5fc:	f000 f8c8 	bl	810e790 <_ZSt12__get_helperILj1ESt12_PlaceholderILi1EEJS0_ILi2EES0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 810e600:	4603      	mov	r3, r0
 810e602:	4618      	mov	r0, r3
 810e604:	3708      	adds	r7, #8
 810e606:	46bd      	mov	sp, r7
 810e608:	bd80      	pop	{r7, pc}

0810e60a <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>:
    move(_Tp&& __t) noexcept
 810e60a:	b480      	push	{r7}
 810e60c:	b083      	sub	sp, #12
 810e60e:	af00      	add	r7, sp, #0
 810e610:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 810e612:	687b      	ldr	r3, [r7, #4]
 810e614:	4618      	mov	r0, r3
 810e616:	370c      	adds	r7, #12
 810e618:	46bd      	mov	sp, r7
 810e61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e61e:	4770      	bx	lr

0810e620 <_ZNVKSt3_MuISt12_PlaceholderILi1EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj0EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj0ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 810e620:	b580      	push	{r7, lr}
 810e622:	b084      	sub	sp, #16
 810e624:	af00      	add	r7, sp, #0
 810e626:	60f8      	str	r0, [r7, #12]
 810e628:	60b9      	str	r1, [r7, #8]
 810e62a:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 810e62c:	6878      	ldr	r0, [r7, #4]
 810e62e:	f7ff ffec 	bl	810e60a <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 810e632:	4603      	mov	r3, r0
 810e634:	4618      	mov	r0, r3
 810e636:	f000 f8d0 	bl	810e7da <_ZSt3getILj0EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 810e63a:	4603      	mov	r3, r0
	}
 810e63c:	4618      	mov	r0, r3
 810e63e:	3710      	adds	r7, #16
 810e640:	46bd      	mov	sp, r7
 810e642:	bd80      	pop	{r7, pc}

0810e644 <_ZSt3getILj2EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 810e644:	b580      	push	{r7, lr}
 810e646:	b082      	sub	sp, #8
 810e648:	af00      	add	r7, sp, #0
 810e64a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810e64c:	6878      	ldr	r0, [r7, #4]
 810e64e:	f000 f8d4 	bl	810e7fa <_ZSt12__get_helperILj2ESt12_PlaceholderILi2EEJS0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 810e652:	4603      	mov	r3, r0
 810e654:	4618      	mov	r0, r3
 810e656:	3708      	adds	r7, #8
 810e658:	46bd      	mov	sp, r7
 810e65a:	bd80      	pop	{r7, pc}

0810e65c <_ZNVKSt3_MuISt12_PlaceholderILi2EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj1EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj1ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 810e65c:	b580      	push	{r7, lr}
 810e65e:	b084      	sub	sp, #16
 810e660:	af00      	add	r7, sp, #0
 810e662:	60f8      	str	r0, [r7, #12]
 810e664:	60b9      	str	r1, [r7, #8]
 810e666:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 810e668:	6878      	ldr	r0, [r7, #4]
 810e66a:	f7ff ffce 	bl	810e60a <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 810e66e:	4603      	mov	r3, r0
 810e670:	4618      	mov	r0, r3
 810e672:	f000 f8e7 	bl	810e844 <_ZSt3getILj1EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 810e676:	4603      	mov	r3, r0
	}
 810e678:	4618      	mov	r0, r3
 810e67a:	3710      	adds	r7, #16
 810e67c:	46bd      	mov	sp, r7
 810e67e:	bd80      	pop	{r7, pc}

0810e680 <_ZSt3getILj3EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
    get(tuple<_Elements...>& __t) noexcept
 810e680:	b580      	push	{r7, lr}
 810e682:	b082      	sub	sp, #8
 810e684:	af00      	add	r7, sp, #0
 810e686:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810e688:	6878      	ldr	r0, [r7, #4]
 810e68a:	f000 f8eb 	bl	810e864 <_ZSt12__get_helperILj3ESt12_PlaceholderILi3EEJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>
 810e68e:	4603      	mov	r3, r0
 810e690:	4618      	mov	r0, r3
 810e692:	3708      	adds	r7, #8
 810e694:	46bd      	mov	sp, r7
 810e696:	bd80      	pop	{r7, pc}

0810e698 <_ZNVKSt3_MuISt12_PlaceholderILi3EELb0ELb1EEclISt5tupleIJOhOPhOmEEEEONSt9enable_ifIXltLj2EsrSt10tuple_sizeIT_E5valueESt13tuple_elementILj2ESC_EE4type4typeERVKS1_RSC_>:
	operator()(const volatile _Arg&, _Tuple& __tuple) const volatile
 810e698:	b580      	push	{r7, lr}
 810e69a:	b084      	sub	sp, #16
 810e69c:	af00      	add	r7, sp, #0
 810e69e:	60f8      	str	r0, [r7, #12]
 810e6a0:	60b9      	str	r1, [r7, #8]
 810e6a2:	607a      	str	r2, [r7, #4]
	    ::std::get<(is_placeholder<_Arg>::value - 1)>(std::move(__tuple));
 810e6a4:	6878      	ldr	r0, [r7, #4]
 810e6a6:	f7ff ffb0 	bl	810e60a <_ZSt4moveIRSt5tupleIJOhOPhOmEEEONSt16remove_referenceIT_E4typeEOS8_>
 810e6aa:	4603      	mov	r3, r0
 810e6ac:	4618      	mov	r0, r3
 810e6ae:	f000 f8fe 	bl	810e8ae <_ZSt3getILj2EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>
 810e6b2:	4603      	mov	r3, r0
	}
 810e6b4:	4618      	mov	r0, r3
 810e6b6:	3710      	adds	r7, #16
 810e6b8:	46bd      	mov	sp, r7
 810e6ba:	bd80      	pop	{r7, pc}

0810e6bc <_ZSt7forwardIRM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS5_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e6bc:	b480      	push	{r7}
 810e6be:	b083      	sub	sp, #12
 810e6c0:	af00      	add	r7, sp, #0
 810e6c2:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e6c4:	687b      	ldr	r3, [r7, #4]
 810e6c6:	4618      	mov	r0, r3
 810e6c8:	370c      	adds	r7, #12
 810e6ca:	46bd      	mov	sp, r7
 810e6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e6d0:	4770      	bx	lr

0810e6d2 <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 810e6d2:	b480      	push	{r7}
 810e6d4:	b083      	sub	sp, #12
 810e6d6:	af00      	add	r7, sp, #0
 810e6d8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 810e6da:	687b      	ldr	r3, [r7, #4]
 810e6dc:	4618      	mov	r0, r3
 810e6de:	370c      	adds	r7, #12
 810e6e0:	46bd      	mov	sp, r7
 810e6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e6e6:	4770      	bx	lr

0810e6e8 <_ZSt8__invokeIRM5IOBusFvhPhmEJRPS0_hS1_mEENSt15__invoke_resultIT_JDpT0_EE4typeEOS8_DpOS9_>:
    { return (*std::forward<_Tp>(__t)).*__f; }

  /// Invoke a callable object.
  template<typename _Callable, typename... _Args>
    constexpr typename __invoke_result<_Callable, _Args...>::type
    __invoke(_Callable&& __fn, _Args&&... __args)
 810e6e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810e6ec:	b089      	sub	sp, #36	; 0x24
 810e6ee:	af02      	add	r7, sp, #8
 810e6f0:	60f8      	str	r0, [r7, #12]
 810e6f2:	60b9      	str	r1, [r7, #8]
 810e6f4:	607a      	str	r2, [r7, #4]
 810e6f6:	603b      	str	r3, [r7, #0]
    noexcept(__is_nothrow_invocable<_Callable, _Args...>::value)
    {
      using __result = __invoke_result<_Callable, _Args...>;
      using __type = typename __result::type;
      using __tag = typename __result::__invoke_type;
      return std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 810e6f8:	68f8      	ldr	r0, [r7, #12]
 810e6fa:	f7ff ffdf 	bl	810e6bc <_ZSt7forwardIRM5IOBusFvhPhmEEOT_RNSt16remove_referenceIS5_E4typeE>
 810e6fe:	4605      	mov	r5, r0
 810e700:	68b8      	ldr	r0, [r7, #8]
 810e702:	f7ff ffe6 	bl	810e6d2 <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 810e706:	4606      	mov	r6, r0
 810e708:	6878      	ldr	r0, [r7, #4]
 810e70a:	f7ff fc52 	bl	810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e70e:	4680      	mov	r8, r0
 810e710:	6838      	ldr	r0, [r7, #0]
 810e712:	f7ff fc59 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e716:	4604      	mov	r4, r0
 810e718:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 810e71a:	f7ff fc60 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e71e:	4603      	mov	r3, r0
 810e720:	9301      	str	r3, [sp, #4]
 810e722:	9400      	str	r4, [sp, #0]
 810e724:	4643      	mov	r3, r8
 810e726:	4632      	mov	r2, r6
 810e728:	4629      	mov	r1, r5
 810e72a:	4648      	mov	r0, r9
 810e72c:	f000 f8cf 	bl	810e8ce <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_>
					std::forward<_Args>(__args)...);
 810e730:	bf00      	nop
    }
 810e732:	371c      	adds	r7, #28
 810e734:	46bd      	mov	sp, r7
 810e736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0810e73a <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEEC1ERKS1_RKS2_>:
      constexpr _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 810e73a:	b580      	push	{r7, lr}
 810e73c:	b084      	sub	sp, #16
 810e73e:	af00      	add	r7, sp, #0
 810e740:	60f8      	str	r0, [r7, #12]
 810e742:	60b9      	str	r1, [r7, #8]
 810e744:	607a      	str	r2, [r7, #4]
      : _Inherited(__tail...), _Base(__head) { }
 810e746:	6879      	ldr	r1, [r7, #4]
 810e748:	68f8      	ldr	r0, [r7, #12]
 810e74a:	f000 f8fa 	bl	810e942 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1ERKS1_>
 810e74e:	68b9      	ldr	r1, [r7, #8]
 810e750:	68f8      	ldr	r0, [r7, #12]
 810e752:	f000 f904 	bl	810e95e <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1ERKS1_>
 810e756:	68fb      	ldr	r3, [r7, #12]
 810e758:	4618      	mov	r0, r3
 810e75a:	3710      	adds	r7, #16
 810e75c:	46bd      	mov	sp, r7
 810e75e:	bd80      	pop	{r7, pc}

0810e760 <_ZNSt10_Head_baseILj1ESt12_PlaceholderILi1EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 810e760:	b480      	push	{r7}
 810e762:	b083      	sub	sp, #12
 810e764:	af00      	add	r7, sp, #0
 810e766:	6078      	str	r0, [r7, #4]
 810e768:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 810e76a:	687b      	ldr	r3, [r7, #4]
 810e76c:	4618      	mov	r0, r3
 810e76e:	370c      	adds	r7, #12
 810e770:	46bd      	mov	sp, r7
 810e772:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e776:	4770      	bx	lr

0810e778 <_ZSt12__get_helperILj0EP5IOBusJSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810e778:	b580      	push	{r7, lr}
 810e77a:	b082      	sub	sp, #8
 810e77c:	af00      	add	r7, sp, #0
 810e77e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810e780:	6878      	ldr	r0, [r7, #4]
 810e782:	f7ff fbb3 	bl	810deec <_ZNSt11_Tuple_implILj0EJP5IOBusSt12_PlaceholderILi1EES2_ILi2EES2_ILi3EEEE7_M_headERS6_>
 810e786:	4603      	mov	r3, r0
 810e788:	4618      	mov	r0, r3
 810e78a:	3708      	adds	r7, #8
 810e78c:	46bd      	mov	sp, r7
 810e78e:	bd80      	pop	{r7, pc}

0810e790 <_ZSt12__get_helperILj1ESt12_PlaceholderILi1EEJS0_ILi2EES0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810e790:	b580      	push	{r7, lr}
 810e792:	b082      	sub	sp, #8
 810e794:	af00      	add	r7, sp, #0
 810e796:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810e798:	6878      	ldr	r0, [r7, #4]
 810e79a:	f7ff fa85 	bl	810dca8 <_ZNSt11_Tuple_implILj1EJSt12_PlaceholderILi1EES0_ILi2EES0_ILi3EEEE7_M_headERS4_>
 810e79e:	4603      	mov	r3, r0
 810e7a0:	4618      	mov	r0, r3
 810e7a2:	3708      	adds	r7, #8
 810e7a4:	46bd      	mov	sp, r7
 810e7a6:	bd80      	pop	{r7, pc}

0810e7a8 <_ZSt3getILj0EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 810e7a8:	b580      	push	{r7, lr}
 810e7aa:	b082      	sub	sp, #8
 810e7ac:	af00      	add	r7, sp, #0
 810e7ae:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810e7b0:	687b      	ldr	r3, [r7, #4]
 810e7b2:	4618      	mov	r0, r3
 810e7b4:	f000 f805 	bl	810e7c2 <_ZSt12__get_helperILj0EOhJOPhOmEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 810e7b8:	4603      	mov	r3, r0
 810e7ba:	4618      	mov	r0, r3
 810e7bc:	3708      	adds	r7, #8
 810e7be:	46bd      	mov	sp, r7
 810e7c0:	bd80      	pop	{r7, pc}

0810e7c2 <_ZSt12__get_helperILj0EOhJOPhOmEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810e7c2:	b580      	push	{r7, lr}
 810e7c4:	b082      	sub	sp, #8
 810e7c6:	af00      	add	r7, sp, #0
 810e7c8:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810e7ca:	6878      	ldr	r0, [r7, #4]
 810e7cc:	f7ff fe74 	bl	810e4b8 <_ZNSt11_Tuple_implILj0EJOhOPhOmEE7_M_headERS4_>
 810e7d0:	4603      	mov	r3, r0
 810e7d2:	4618      	mov	r0, r3
 810e7d4:	3708      	adds	r7, #8
 810e7d6:	46bd      	mov	sp, r7
 810e7d8:	bd80      	pop	{r7, pc}

0810e7da <_ZSt3getILj0EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 810e7da:	b580      	push	{r7, lr}
 810e7dc:	b082      	sub	sp, #8
 810e7de:	af00      	add	r7, sp, #0
 810e7e0:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 810e7e2:	6878      	ldr	r0, [r7, #4]
 810e7e4:	f7ff ffe0 	bl	810e7a8 <_ZSt3getILj0EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 810e7e8:	4603      	mov	r3, r0
 810e7ea:	4618      	mov	r0, r3
 810e7ec:	f7ff fe7e 	bl	810e4ec <_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e7f0:	4603      	mov	r3, r0
    }
 810e7f2:	4618      	mov	r0, r3
 810e7f4:	3708      	adds	r7, #8
 810e7f6:	46bd      	mov	sp, r7
 810e7f8:	bd80      	pop	{r7, pc}

0810e7fa <_ZSt12__get_helperILj2ESt12_PlaceholderILi2EEJS0_ILi3EEEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810e7fa:	b580      	push	{r7, lr}
 810e7fc:	b082      	sub	sp, #8
 810e7fe:	af00      	add	r7, sp, #0
 810e800:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810e802:	6878      	ldr	r0, [r7, #4]
 810e804:	f7ff f9f6 	bl	810dbf4 <_ZNSt11_Tuple_implILj2EJSt12_PlaceholderILi2EES0_ILi3EEEE7_M_headERS3_>
 810e808:	4603      	mov	r3, r0
 810e80a:	4618      	mov	r0, r3
 810e80c:	3708      	adds	r7, #8
 810e80e:	46bd      	mov	sp, r7
 810e810:	bd80      	pop	{r7, pc}

0810e812 <_ZSt3getILj1EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 810e812:	b580      	push	{r7, lr}
 810e814:	b082      	sub	sp, #8
 810e816:	af00      	add	r7, sp, #0
 810e818:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810e81a:	687b      	ldr	r3, [r7, #4]
 810e81c:	4618      	mov	r0, r3
 810e81e:	f000 f805 	bl	810e82c <_ZSt12__get_helperILj1EOPhJOmEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 810e822:	4603      	mov	r3, r0
 810e824:	4618      	mov	r0, r3
 810e826:	3708      	adds	r7, #8
 810e828:	46bd      	mov	sp, r7
 810e82a:	bd80      	pop	{r7, pc}

0810e82c <_ZSt12__get_helperILj1EOPhJOmEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810e82c:	b580      	push	{r7, lr}
 810e82e:	b082      	sub	sp, #8
 810e830:	af00      	add	r7, sp, #0
 810e832:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810e834:	6878      	ldr	r0, [r7, #4]
 810e836:	f7ff fd61 	bl	810e2fc <_ZNSt11_Tuple_implILj1EJOPhOmEE7_M_headERS3_>
 810e83a:	4603      	mov	r3, r0
 810e83c:	4618      	mov	r0, r3
 810e83e:	3708      	adds	r7, #8
 810e840:	46bd      	mov	sp, r7
 810e842:	bd80      	pop	{r7, pc}

0810e844 <_ZSt3getILj1EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 810e844:	b580      	push	{r7, lr}
 810e846:	b082      	sub	sp, #8
 810e848:	af00      	add	r7, sp, #0
 810e84a:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 810e84c:	6878      	ldr	r0, [r7, #4]
 810e84e:	f7ff ffe0 	bl	810e812 <_ZSt3getILj1EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 810e852:	4603      	mov	r3, r0
 810e854:	4618      	mov	r0, r3
 810e856:	f7ff fd6b 	bl	810e330 <_ZSt7forwardIOPhEOT_RNSt16remove_referenceIS2_E4typeE>
 810e85a:	4603      	mov	r3, r0
    }
 810e85c:	4618      	mov	r0, r3
 810e85e:	3708      	adds	r7, #8
 810e860:	46bd      	mov	sp, r7
 810e862:	bd80      	pop	{r7, pc}

0810e864 <_ZSt12__get_helperILj3ESt12_PlaceholderILi3EEJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810e864:	b580      	push	{r7, lr}
 810e866:	b082      	sub	sp, #8
 810e868:	af00      	add	r7, sp, #0
 810e86a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810e86c:	6878      	ldr	r0, [r7, #4]
 810e86e:	f7ff f97e 	bl	810db6e <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEE7_M_headERS2_>
 810e872:	4603      	mov	r3, r0
 810e874:	4618      	mov	r0, r3
 810e876:	3708      	adds	r7, #8
 810e878:	46bd      	mov	sp, r7
 810e87a:	bd80      	pop	{r7, pc}

0810e87c <_ZSt3getILj2EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 810e87c:	b580      	push	{r7, lr}
 810e87e:	b082      	sub	sp, #8
 810e880:	af00      	add	r7, sp, #0
 810e882:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 810e884:	687b      	ldr	r3, [r7, #4]
 810e886:	4618      	mov	r0, r3
 810e888:	f000 f805 	bl	810e896 <_ZSt12__get_helperILj2EOmJEERT0_RSt11_Tuple_implIXT_EJS1_DpT1_EE>
 810e88c:	4603      	mov	r3, r0
 810e88e:	4618      	mov	r0, r3
 810e890:	3708      	adds	r7, #8
 810e892:	46bd      	mov	sp, r7
 810e894:	bd80      	pop	{r7, pc}

0810e896 <_ZSt12__get_helperILj2EOmJEERT0_RSt11_Tuple_implIXT_EJS1_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 810e896:	b580      	push	{r7, lr}
 810e898:	b082      	sub	sp, #8
 810e89a:	af00      	add	r7, sp, #0
 810e89c:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 810e89e:	6878      	ldr	r0, [r7, #4]
 810e8a0:	f7ff fd08 	bl	810e2b4 <_ZNSt11_Tuple_implILj2EJOmEE7_M_headERS1_>
 810e8a4:	4603      	mov	r3, r0
 810e8a6:	4618      	mov	r0, r3
 810e8a8:	3708      	adds	r7, #8
 810e8aa:	46bd      	mov	sp, r7
 810e8ac:	bd80      	pop	{r7, pc}

0810e8ae <_ZSt3getILj2EJOhOPhOmEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS8_>:
    get(tuple<_Elements...>&& __t) noexcept
 810e8ae:	b580      	push	{r7, lr}
 810e8b0:	b082      	sub	sp, #8
 810e8b2:	af00      	add	r7, sp, #0
 810e8b4:	6078      	str	r0, [r7, #4]
      return std::forward<__element_type&&>(std::get<__i>(__t));
 810e8b6:	6878      	ldr	r0, [r7, #4]
 810e8b8:	f7ff ffe0 	bl	810e87c <_ZSt3getILj2EJOhOPhOmEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 810e8bc:	4603      	mov	r3, r0
 810e8be:	4618      	mov	r0, r3
 810e8c0:	f7ff fd11 	bl	810e2e6 <_ZSt7forwardIOmEOT_RNSt16remove_referenceIS1_E4typeE>
 810e8c4:	4603      	mov	r3, r0
    }
 810e8c6:	4618      	mov	r0, r3
 810e8c8:	3708      	adds	r7, #8
 810e8ca:	46bd      	mov	sp, r7
 810e8cc:	bd80      	pop	{r7, pc}

0810e8ce <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_>:
    __invoke_impl(__invoke_memfun_deref, _MemFun&& __f, _Tp&& __t,
 810e8ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 810e8d0:	b087      	sub	sp, #28
 810e8d2:	af00      	add	r7, sp, #0
 810e8d4:	7538      	strb	r0, [r7, #20]
 810e8d6:	6139      	str	r1, [r7, #16]
 810e8d8:	60fa      	str	r2, [r7, #12]
 810e8da:	60bb      	str	r3, [r7, #8]
      return ((*std::forward<_Tp>(__t)).*__f)(std::forward<_Args>(__args)...);
 810e8dc:	68f8      	ldr	r0, [r7, #12]
 810e8de:	f7ff fef8 	bl	810e6d2 <_ZSt7forwardIRP5IOBusEOT_RNSt16remove_referenceIS3_E4typeE>
 810e8e2:	4603      	mov	r3, r0
 810e8e4:	681b      	ldr	r3, [r3, #0]
 810e8e6:	693a      	ldr	r2, [r7, #16]
 810e8e8:	6852      	ldr	r2, [r2, #4]
 810e8ea:	1052      	asrs	r2, r2, #1
 810e8ec:	189d      	adds	r5, r3, r2
 810e8ee:	693a      	ldr	r2, [r7, #16]
 810e8f0:	6852      	ldr	r2, [r2, #4]
 810e8f2:	f002 0201 	and.w	r2, r2, #1
 810e8f6:	2a00      	cmp	r2, #0
 810e8f8:	d102      	bne.n	810e900 <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_+0x32>
 810e8fa:	693b      	ldr	r3, [r7, #16]
 810e8fc:	681c      	ldr	r4, [r3, #0]
 810e8fe:	e008      	b.n	810e912 <_ZSt13__invoke_implIvRM5IOBusFvhPhmERPS0_JhS1_mEET_St21__invoke_memfun_derefOT0_OT1_DpOT2_+0x44>
 810e900:	693a      	ldr	r2, [r7, #16]
 810e902:	6852      	ldr	r2, [r2, #4]
 810e904:	1052      	asrs	r2, r2, #1
 810e906:	4413      	add	r3, r2
 810e908:	681b      	ldr	r3, [r3, #0]
 810e90a:	693a      	ldr	r2, [r7, #16]
 810e90c:	6812      	ldr	r2, [r2, #0]
 810e90e:	4413      	add	r3, r2
 810e910:	681c      	ldr	r4, [r3, #0]
 810e912:	68b8      	ldr	r0, [r7, #8]
 810e914:	f7ff fb4d 	bl	810dfb2 <_ZSt7forwardIhEOT_RNSt16remove_referenceIS0_E4typeE>
 810e918:	4603      	mov	r3, r0
 810e91a:	781e      	ldrb	r6, [r3, #0]
 810e91c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810e91e:	f7ff fb53 	bl	810dfc8 <_ZSt7forwardIPhEOT_RNSt16remove_referenceIS1_E4typeE>
 810e922:	4603      	mov	r3, r0
 810e924:	681b      	ldr	r3, [r3, #0]
 810e926:	607b      	str	r3, [r7, #4]
 810e928:	6b78      	ldr	r0, [r7, #52]	; 0x34
 810e92a:	f7ff fb58 	bl	810dfde <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>
 810e92e:	4603      	mov	r3, r0
 810e930:	681b      	ldr	r3, [r3, #0]
 810e932:	687a      	ldr	r2, [r7, #4]
 810e934:	4631      	mov	r1, r6
 810e936:	4628      	mov	r0, r5
 810e938:	47a0      	blx	r4
 810e93a:	bf00      	nop
    }
 810e93c:	371c      	adds	r7, #28
 810e93e:	46bd      	mov	sp, r7
 810e940:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810e942 <_ZNSt11_Tuple_implILj3EJSt12_PlaceholderILi3EEEEC1ERKS1_>:
      constexpr _Tuple_impl(const _Head& __head)
 810e942:	b580      	push	{r7, lr}
 810e944:	b082      	sub	sp, #8
 810e946:	af00      	add	r7, sp, #0
 810e948:	6078      	str	r0, [r7, #4]
 810e94a:	6039      	str	r1, [r7, #0]
      : _Base(__head) { }
 810e94c:	6839      	ldr	r1, [r7, #0]
 810e94e:	6878      	ldr	r0, [r7, #4]
 810e950:	f000 f811 	bl	810e976 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1ERKS1_>
 810e954:	687b      	ldr	r3, [r7, #4]
 810e956:	4618      	mov	r0, r3
 810e958:	3708      	adds	r7, #8
 810e95a:	46bd      	mov	sp, r7
 810e95c:	bd80      	pop	{r7, pc}

0810e95e <_ZNSt10_Head_baseILj2ESt12_PlaceholderILi2EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 810e95e:	b480      	push	{r7}
 810e960:	b083      	sub	sp, #12
 810e962:	af00      	add	r7, sp, #0
 810e964:	6078      	str	r0, [r7, #4]
 810e966:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 810e968:	687b      	ldr	r3, [r7, #4]
 810e96a:	4618      	mov	r0, r3
 810e96c:	370c      	adds	r7, #12
 810e96e:	46bd      	mov	sp, r7
 810e970:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e974:	4770      	bx	lr

0810e976 <_ZNSt10_Head_baseILj3ESt12_PlaceholderILi3EELb1EEC1ERKS1_>:
      constexpr _Head_base(const _Head& __h)
 810e976:	b480      	push	{r7}
 810e978:	b083      	sub	sp, #12
 810e97a:	af00      	add	r7, sp, #0
 810e97c:	6078      	str	r0, [r7, #4]
 810e97e:	6039      	str	r1, [r7, #0]
      : _Head(__h) { }
 810e980:	687b      	ldr	r3, [r7, #4]
 810e982:	4618      	mov	r0, r3
 810e984:	370c      	adds	r7, #12
 810e986:	46bd      	mov	sp, r7
 810e988:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e98c:	4770      	bx	lr
	...

0810e990 <_ZN5IOBusD1Ev>:

#include "MessageBus.h"
#include "IODriver.h"


class IOBus : public MessageBus {
 810e990:	b580      	push	{r7, lr}
 810e992:	b082      	sub	sp, #8
 810e994:	af00      	add	r7, sp, #0
 810e996:	6078      	str	r0, [r7, #4]
 810e998:	4a05      	ldr	r2, [pc, #20]	; (810e9b0 <_ZN5IOBusD1Ev+0x20>)
 810e99a:	687b      	ldr	r3, [r7, #4]
 810e99c:	601a      	str	r2, [r3, #0]
 810e99e:	687b      	ldr	r3, [r7, #4]
 810e9a0:	4618      	mov	r0, r3
 810e9a2:	f7fe ff3b 	bl	810d81c <_ZN10MessageBusD1Ev>
 810e9a6:	687b      	ldr	r3, [r7, #4]
 810e9a8:	4618      	mov	r0, r3
 810e9aa:	3708      	adds	r7, #8
 810e9ac:	46bd      	mov	sp, r7
 810e9ae:	bd80      	pop	{r7, pc}
 810e9b0:	0811436c 	.word	0x0811436c

0810e9b4 <_ZN5IOBusD0Ev>:
 810e9b4:	b580      	push	{r7, lr}
 810e9b6:	b082      	sub	sp, #8
 810e9b8:	af00      	add	r7, sp, #0
 810e9ba:	6078      	str	r0, [r7, #4]
 810e9bc:	6878      	ldr	r0, [r7, #4]
 810e9be:	f7ff ffe7 	bl	810e990 <_ZN5IOBusD1Ev>
 810e9c2:	f644 0114 	movw	r1, #18452	; 0x4814
 810e9c6:	6878      	ldr	r0, [r7, #4]
 810e9c8:	f002 f871 	bl	8110aae <_ZdlPvj>
 810e9cc:	687b      	ldr	r3, [r7, #4]
 810e9ce:	4618      	mov	r0, r3
 810e9d0:	3708      	adds	r7, #8
 810e9d2:	46bd      	mov	sp, r7
 810e9d4:	bd80      	pop	{r7, pc}

0810e9d6 <_ZNKSt9type_info4nameEv>:
     *  the runtime-mandated type_info structures in the new-abi.  */
    virtual ~type_info();

    /** Returns an @e implementation-defined byte string; this is not
     *  portable between compilers!  */
    const char* name() const _GLIBCXX_NOEXCEPT
 810e9d6:	b480      	push	{r7}
 810e9d8:	b083      	sub	sp, #12
 810e9da:	af00      	add	r7, sp, #0
 810e9dc:	6078      	str	r0, [r7, #4]
    { return __name[0] == '*' ? __name + 1 : __name; }
 810e9de:	687b      	ldr	r3, [r7, #4]
 810e9e0:	685b      	ldr	r3, [r3, #4]
 810e9e2:	781b      	ldrb	r3, [r3, #0]
 810e9e4:	2b2a      	cmp	r3, #42	; 0x2a
 810e9e6:	d103      	bne.n	810e9f0 <_ZNKSt9type_info4nameEv+0x1a>
 810e9e8:	687b      	ldr	r3, [r7, #4]
 810e9ea:	685b      	ldr	r3, [r3, #4]
 810e9ec:	3301      	adds	r3, #1
 810e9ee:	e001      	b.n	810e9f4 <_ZNKSt9type_info4nameEv+0x1e>
 810e9f0:	687b      	ldr	r3, [r7, #4]
 810e9f2:	685b      	ldr	r3, [r3, #4]
 810e9f4:	4618      	mov	r0, r3
 810e9f6:	370c      	adds	r7, #12
 810e9f8:	46bd      	mov	sp, r7
 810e9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810e9fe:	4770      	bx	lr

0810ea00 <_ZNKSt9type_info9hash_codeEv>:
#endif
    bool operator!=(const type_info& __arg) const _GLIBCXX_NOEXCEPT
    { return !operator==(__arg); }

#if __cplusplus >= 201103L
    size_t hash_code() const noexcept
 810ea00:	b590      	push	{r4, r7, lr}
 810ea02:	b083      	sub	sp, #12
 810ea04:	af00      	add	r7, sp, #0
 810ea06:	6078      	str	r0, [r7, #4]
    {
#  if !__GXX_MERGED_TYPEINFO_NAMES
      return _Hash_bytes(name(), __builtin_strlen(name()),
 810ea08:	6878      	ldr	r0, [r7, #4]
 810ea0a:	f7ff ffe4 	bl	810e9d6 <_ZNKSt9type_info4nameEv>
 810ea0e:	4604      	mov	r4, r0
 810ea10:	6878      	ldr	r0, [r7, #4]
 810ea12:	f7ff ffe0 	bl	810e9d6 <_ZNKSt9type_info4nameEv>
 810ea16:	4603      	mov	r3, r0
 810ea18:	4618      	mov	r0, r3
 810ea1a:	f7f1 fc6b 	bl	81002f4 <strlen>
 810ea1e:	4603      	mov	r3, r0
			 static_cast<size_t>(0xc70f6907UL));
 810ea20:	4a04      	ldr	r2, [pc, #16]	; (810ea34 <_ZNKSt9type_info9hash_codeEv+0x34>)
 810ea22:	4619      	mov	r1, r3
 810ea24:	4620      	mov	r0, r4
 810ea26:	f002 f845 	bl	8110ab4 <_ZSt11_Hash_bytesPKvjj>
 810ea2a:	4603      	mov	r3, r0
#  else
      return reinterpret_cast<size_t>(__name);
#  endif
    }
 810ea2c:	4618      	mov	r0, r3
 810ea2e:	370c      	adds	r7, #12
 810ea30:	46bd      	mov	sp, r7
 810ea32:	bd90      	pop	{r4, r7, pc}
 810ea34:	c70f6907 	.word	0xc70f6907

0810ea38 <_ZN10MessageBus6defineI10PingPacketEEbh>:
 * Warning: this method is not thread-safe.
 */


// WARNING: using a hash as a UUID is a bad idea in general but it was to only way to get SWIG working.
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810ea38:	b580      	push	{r7, lr}
 810ea3a:	b086      	sub	sp, #24
 810ea3c:	af00      	add	r7, sp, #0
 810ea3e:	6078      	str	r0, [r7, #4]
 810ea40:	460b      	mov	r3, r1
 810ea42:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810ea44:	2308      	movs	r3, #8
 810ea46:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810ea48:	4829      	ldr	r0, [pc, #164]	; (810eaf0 <_ZN10MessageBus6defineI10PingPacketEEbh+0xb8>)
 810ea4a:	f7ff ffd9 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810ea4e:	60f8      	str	r0, [r7, #12]

	uint32_t insertion_point = hash % 256;
 810ea50:	68fb      	ldr	r3, [r7, #12]
 810ea52:	b2db      	uxtb	r3, r3
 810ea54:	617b      	str	r3, [r7, #20]

	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810ea56:	78fb      	ldrb	r3, [r7, #3]
 810ea58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ea5c:	687a      	ldr	r2, [r7, #4]
 810ea5e:	00db      	lsls	r3, r3, #3
 810ea60:	4413      	add	r3, r2
 810ea62:	689b      	ldr	r3, [r3, #8]
 810ea64:	2b00      	cmp	r3, #0
 810ea66:	d001      	beq.n	810ea6c <_ZN10MessageBus6defineI10PingPacketEEbh+0x34>
		return false; // Packet ID already in use
 810ea68:	2300      	movs	r3, #0
 810ea6a:	e03c      	b.n	810eae6 <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
	}

	if(struct_size > max_packet_size) {
 810ea6c:	693b      	ldr	r3, [r7, #16]
 810ea6e:	2bff      	cmp	r3, #255	; 0xff
 810ea70:	d901      	bls.n	810ea76 <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
		return false; // Packet size too large
 810ea72:	2300      	movs	r3, #0
 810ea74:	e037      	b.n	810eae6 <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
	}

	while(definitions_by_type[insertion_point] != nullptr) {
 810ea76:	687a      	ldr	r2, [r7, #4]
 810ea78:	697b      	ldr	r3, [r7, #20]
 810ea7a:	3380      	adds	r3, #128	; 0x80
 810ea7c:	009b      	lsls	r3, r3, #2
 810ea7e:	4413      	add	r3, r2
 810ea80:	685b      	ldr	r3, [r3, #4]
 810ea82:	2b00      	cmp	r3, #0
 810ea84:	d015      	beq.n	810eab2 <_ZN10MessageBus6defineI10PingPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810ea86:	687a      	ldr	r2, [r7, #4]
 810ea88:	697b      	ldr	r3, [r7, #20]
 810ea8a:	3380      	adds	r3, #128	; 0x80
 810ea8c:	009b      	lsls	r3, r3, #2
 810ea8e:	4413      	add	r3, r2
 810ea90:	685b      	ldr	r3, [r3, #4]
 810ea92:	685b      	ldr	r3, [r3, #4]
 810ea94:	68fa      	ldr	r2, [r7, #12]
 810ea96:	429a      	cmp	r2, r3
 810ea98:	d101      	bne.n	810ea9e <_ZN10MessageBus6defineI10PingPacketEEbh+0x66>
			return false; // Packet type already defined
 810ea9a:	2300      	movs	r3, #0
 810ea9c:	e023      	b.n	810eae6 <_ZN10MessageBus6defineI10PingPacketEEbh+0xae>
		}

		insertion_point++;
 810ea9e:	697b      	ldr	r3, [r7, #20]
 810eaa0:	3301      	adds	r3, #1
 810eaa2:	617b      	str	r3, [r7, #20]

		if(insertion_point == 256) {
 810eaa4:	697b      	ldr	r3, [r7, #20]
 810eaa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810eaaa:	d1e4      	bne.n	810ea76 <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
			insertion_point = 0;
 810eaac:	2300      	movs	r3, #0
 810eaae:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810eab0:	e7e1      	b.n	810ea76 <_ZN10MessageBus6defineI10PingPacketEEbh+0x3e>
		}
	}

	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810eab2:	78fb      	ldrb	r3, [r7, #3]
 810eab4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810eab8:	00db      	lsls	r3, r3, #3
 810eaba:	687a      	ldr	r2, [r7, #4]
 810eabc:	4413      	add	r3, r2
 810eabe:	3304      	adds	r3, #4
 810eac0:	60bb      	str	r3, [r7, #8]

	def->id = identifier;
 810eac2:	68bb      	ldr	r3, [r7, #8]
 810eac4:	78fa      	ldrb	r2, [r7, #3]
 810eac6:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810eac8:	693b      	ldr	r3, [r7, #16]
 810eaca:	b2da      	uxtb	r2, r3
 810eacc:	68bb      	ldr	r3, [r7, #8]
 810eace:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810ead0:	68bb      	ldr	r3, [r7, #8]
 810ead2:	68fa      	ldr	r2, [r7, #12]
 810ead4:	605a      	str	r2, [r3, #4]

	definitions_by_type[insertion_point] = def;
 810ead6:	687a      	ldr	r2, [r7, #4]
 810ead8:	697b      	ldr	r3, [r7, #20]
 810eada:	3380      	adds	r3, #128	; 0x80
 810eadc:	009b      	lsls	r3, r3, #2
 810eade:	4413      	add	r3, r2
 810eae0:	68ba      	ldr	r2, [r7, #8]
 810eae2:	605a      	str	r2, [r3, #4]

	return true;
 810eae4:	2301      	movs	r3, #1
}
 810eae6:	4618      	mov	r0, r3
 810eae8:	3718      	adds	r7, #24
 810eaea:	46bd      	mov	sp, r7
 810eaec:	bd80      	pop	{r7, pc}
 810eaee:	bf00      	nop
 810eaf0:	081145e8 	.word	0x081145e8

0810eaf4 <_ZN10MessageBus6defineI13RequestPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810eaf4:	b580      	push	{r7, lr}
 810eaf6:	b086      	sub	sp, #24
 810eaf8:	af00      	add	r7, sp, #0
 810eafa:	6078      	str	r0, [r7, #4]
 810eafc:	460b      	mov	r3, r1
 810eafe:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810eb00:	2308      	movs	r3, #8
 810eb02:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810eb04:	4829      	ldr	r0, [pc, #164]	; (810ebac <_ZN10MessageBus6defineI13RequestPacketEEbh+0xb8>)
 810eb06:	f7ff ff7b 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810eb0a:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810eb0c:	68fb      	ldr	r3, [r7, #12]
 810eb0e:	b2db      	uxtb	r3, r3
 810eb10:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810eb12:	78fb      	ldrb	r3, [r7, #3]
 810eb14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810eb18:	687a      	ldr	r2, [r7, #4]
 810eb1a:	00db      	lsls	r3, r3, #3
 810eb1c:	4413      	add	r3, r2
 810eb1e:	689b      	ldr	r3, [r3, #8]
 810eb20:	2b00      	cmp	r3, #0
 810eb22:	d001      	beq.n	810eb28 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x34>
		return false; // Packet ID already in use
 810eb24:	2300      	movs	r3, #0
 810eb26:	e03c      	b.n	810eba2 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810eb28:	693b      	ldr	r3, [r7, #16]
 810eb2a:	2bff      	cmp	r3, #255	; 0xff
 810eb2c:	d901      	bls.n	810eb32 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
		return false; // Packet size too large
 810eb2e:	2300      	movs	r3, #0
 810eb30:	e037      	b.n	810eba2 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810eb32:	687a      	ldr	r2, [r7, #4]
 810eb34:	697b      	ldr	r3, [r7, #20]
 810eb36:	3380      	adds	r3, #128	; 0x80
 810eb38:	009b      	lsls	r3, r3, #2
 810eb3a:	4413      	add	r3, r2
 810eb3c:	685b      	ldr	r3, [r3, #4]
 810eb3e:	2b00      	cmp	r3, #0
 810eb40:	d015      	beq.n	810eb6e <_ZN10MessageBus6defineI13RequestPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810eb42:	687a      	ldr	r2, [r7, #4]
 810eb44:	697b      	ldr	r3, [r7, #20]
 810eb46:	3380      	adds	r3, #128	; 0x80
 810eb48:	009b      	lsls	r3, r3, #2
 810eb4a:	4413      	add	r3, r2
 810eb4c:	685b      	ldr	r3, [r3, #4]
 810eb4e:	685b      	ldr	r3, [r3, #4]
 810eb50:	68fa      	ldr	r2, [r7, #12]
 810eb52:	429a      	cmp	r2, r3
 810eb54:	d101      	bne.n	810eb5a <_ZN10MessageBus6defineI13RequestPacketEEbh+0x66>
			return false; // Packet type already defined
 810eb56:	2300      	movs	r3, #0
 810eb58:	e023      	b.n	810eba2 <_ZN10MessageBus6defineI13RequestPacketEEbh+0xae>
		insertion_point++;
 810eb5a:	697b      	ldr	r3, [r7, #20]
 810eb5c:	3301      	adds	r3, #1
 810eb5e:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810eb60:	697b      	ldr	r3, [r7, #20]
 810eb62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810eb66:	d1e4      	bne.n	810eb32 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
			insertion_point = 0;
 810eb68:	2300      	movs	r3, #0
 810eb6a:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810eb6c:	e7e1      	b.n	810eb32 <_ZN10MessageBus6defineI13RequestPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810eb6e:	78fb      	ldrb	r3, [r7, #3]
 810eb70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810eb74:	00db      	lsls	r3, r3, #3
 810eb76:	687a      	ldr	r2, [r7, #4]
 810eb78:	4413      	add	r3, r2
 810eb7a:	3304      	adds	r3, #4
 810eb7c:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810eb7e:	68bb      	ldr	r3, [r7, #8]
 810eb80:	78fa      	ldrb	r2, [r7, #3]
 810eb82:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810eb84:	693b      	ldr	r3, [r7, #16]
 810eb86:	b2da      	uxtb	r2, r3
 810eb88:	68bb      	ldr	r3, [r7, #8]
 810eb8a:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810eb8c:	68bb      	ldr	r3, [r7, #8]
 810eb8e:	68fa      	ldr	r2, [r7, #12]
 810eb90:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810eb92:	687a      	ldr	r2, [r7, #4]
 810eb94:	697b      	ldr	r3, [r7, #20]
 810eb96:	3380      	adds	r3, #128	; 0x80
 810eb98:	009b      	lsls	r3, r3, #2
 810eb9a:	4413      	add	r3, r2
 810eb9c:	68ba      	ldr	r2, [r7, #8]
 810eb9e:	605a      	str	r2, [r3, #4]
	return true;
 810eba0:	2301      	movs	r3, #1
}
 810eba2:	4618      	mov	r0, r3
 810eba4:	3718      	adds	r7, #24
 810eba6:	46bd      	mov	sp, r7
 810eba8:	bd80      	pop	{r7, pc}
 810ebaa:	bf00      	nop
 810ebac:	081145d0 	.word	0x081145d0

0810ebb0 <_ZN10MessageBus6defineI14ResponsePacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810ebb0:	b580      	push	{r7, lr}
 810ebb2:	b086      	sub	sp, #24
 810ebb4:	af00      	add	r7, sp, #0
 810ebb6:	6078      	str	r0, [r7, #4]
 810ebb8:	460b      	mov	r3, r1
 810ebba:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810ebbc:	2308      	movs	r3, #8
 810ebbe:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810ebc0:	4829      	ldr	r0, [pc, #164]	; (810ec68 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xb8>)
 810ebc2:	f7ff ff1d 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810ebc6:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810ebc8:	68fb      	ldr	r3, [r7, #12]
 810ebca:	b2db      	uxtb	r3, r3
 810ebcc:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810ebce:	78fb      	ldrb	r3, [r7, #3]
 810ebd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ebd4:	687a      	ldr	r2, [r7, #4]
 810ebd6:	00db      	lsls	r3, r3, #3
 810ebd8:	4413      	add	r3, r2
 810ebda:	689b      	ldr	r3, [r3, #8]
 810ebdc:	2b00      	cmp	r3, #0
 810ebde:	d001      	beq.n	810ebe4 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x34>
		return false; // Packet ID already in use
 810ebe0:	2300      	movs	r3, #0
 810ebe2:	e03c      	b.n	810ec5e <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810ebe4:	693b      	ldr	r3, [r7, #16]
 810ebe6:	2bff      	cmp	r3, #255	; 0xff
 810ebe8:	d901      	bls.n	810ebee <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
		return false; // Packet size too large
 810ebea:	2300      	movs	r3, #0
 810ebec:	e037      	b.n	810ec5e <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810ebee:	687a      	ldr	r2, [r7, #4]
 810ebf0:	697b      	ldr	r3, [r7, #20]
 810ebf2:	3380      	adds	r3, #128	; 0x80
 810ebf4:	009b      	lsls	r3, r3, #2
 810ebf6:	4413      	add	r3, r2
 810ebf8:	685b      	ldr	r3, [r3, #4]
 810ebfa:	2b00      	cmp	r3, #0
 810ebfc:	d015      	beq.n	810ec2a <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810ebfe:	687a      	ldr	r2, [r7, #4]
 810ec00:	697b      	ldr	r3, [r7, #20]
 810ec02:	3380      	adds	r3, #128	; 0x80
 810ec04:	009b      	lsls	r3, r3, #2
 810ec06:	4413      	add	r3, r2
 810ec08:	685b      	ldr	r3, [r3, #4]
 810ec0a:	685b      	ldr	r3, [r3, #4]
 810ec0c:	68fa      	ldr	r2, [r7, #12]
 810ec0e:	429a      	cmp	r2, r3
 810ec10:	d101      	bne.n	810ec16 <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x66>
			return false; // Packet type already defined
 810ec12:	2300      	movs	r3, #0
 810ec14:	e023      	b.n	810ec5e <_ZN10MessageBus6defineI14ResponsePacketEEbh+0xae>
		insertion_point++;
 810ec16:	697b      	ldr	r3, [r7, #20]
 810ec18:	3301      	adds	r3, #1
 810ec1a:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810ec1c:	697b      	ldr	r3, [r7, #20]
 810ec1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810ec22:	d1e4      	bne.n	810ebee <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
			insertion_point = 0;
 810ec24:	2300      	movs	r3, #0
 810ec26:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810ec28:	e7e1      	b.n	810ebee <_ZN10MessageBus6defineI14ResponsePacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810ec2a:	78fb      	ldrb	r3, [r7, #3]
 810ec2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ec30:	00db      	lsls	r3, r3, #3
 810ec32:	687a      	ldr	r2, [r7, #4]
 810ec34:	4413      	add	r3, r2
 810ec36:	3304      	adds	r3, #4
 810ec38:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810ec3a:	68bb      	ldr	r3, [r7, #8]
 810ec3c:	78fa      	ldrb	r2, [r7, #3]
 810ec3e:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810ec40:	693b      	ldr	r3, [r7, #16]
 810ec42:	b2da      	uxtb	r2, r3
 810ec44:	68bb      	ldr	r3, [r7, #8]
 810ec46:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810ec48:	68bb      	ldr	r3, [r7, #8]
 810ec4a:	68fa      	ldr	r2, [r7, #12]
 810ec4c:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810ec4e:	687a      	ldr	r2, [r7, #4]
 810ec50:	697b      	ldr	r3, [r7, #20]
 810ec52:	3380      	adds	r3, #128	; 0x80
 810ec54:	009b      	lsls	r3, r3, #2
 810ec56:	4413      	add	r3, r2
 810ec58:	68ba      	ldr	r2, [r7, #8]
 810ec5a:	605a      	str	r2, [r3, #4]
	return true;
 810ec5c:	2301      	movs	r3, #1
}
 810ec5e:	4618      	mov	r0, r3
 810ec60:	3718      	adds	r7, #24
 810ec62:	46bd      	mov	sp, r7
 810ec64:	bd80      	pop	{r7, pc}
 810ec66:	bf00      	nop
 810ec68:	081145b4 	.word	0x081145b4

0810ec6c <_ZN10MessageBus6defineI14ProgressPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810ec6c:	b580      	push	{r7, lr}
 810ec6e:	b086      	sub	sp, #24
 810ec70:	af00      	add	r7, sp, #0
 810ec72:	6078      	str	r0, [r7, #4]
 810ec74:	460b      	mov	r3, r1
 810ec76:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810ec78:	2305      	movs	r3, #5
 810ec7a:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810ec7c:	4829      	ldr	r0, [pc, #164]	; (810ed24 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xb8>)
 810ec7e:	f7ff febf 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810ec82:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810ec84:	68fb      	ldr	r3, [r7, #12]
 810ec86:	b2db      	uxtb	r3, r3
 810ec88:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810ec8a:	78fb      	ldrb	r3, [r7, #3]
 810ec8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ec90:	687a      	ldr	r2, [r7, #4]
 810ec92:	00db      	lsls	r3, r3, #3
 810ec94:	4413      	add	r3, r2
 810ec96:	689b      	ldr	r3, [r3, #8]
 810ec98:	2b00      	cmp	r3, #0
 810ec9a:	d001      	beq.n	810eca0 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x34>
		return false; // Packet ID already in use
 810ec9c:	2300      	movs	r3, #0
 810ec9e:	e03c      	b.n	810ed1a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810eca0:	693b      	ldr	r3, [r7, #16]
 810eca2:	2bff      	cmp	r3, #255	; 0xff
 810eca4:	d901      	bls.n	810ecaa <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
		return false; // Packet size too large
 810eca6:	2300      	movs	r3, #0
 810eca8:	e037      	b.n	810ed1a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810ecaa:	687a      	ldr	r2, [r7, #4]
 810ecac:	697b      	ldr	r3, [r7, #20]
 810ecae:	3380      	adds	r3, #128	; 0x80
 810ecb0:	009b      	lsls	r3, r3, #2
 810ecb2:	4413      	add	r3, r2
 810ecb4:	685b      	ldr	r3, [r3, #4]
 810ecb6:	2b00      	cmp	r3, #0
 810ecb8:	d015      	beq.n	810ece6 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810ecba:	687a      	ldr	r2, [r7, #4]
 810ecbc:	697b      	ldr	r3, [r7, #20]
 810ecbe:	3380      	adds	r3, #128	; 0x80
 810ecc0:	009b      	lsls	r3, r3, #2
 810ecc2:	4413      	add	r3, r2
 810ecc4:	685b      	ldr	r3, [r3, #4]
 810ecc6:	685b      	ldr	r3, [r3, #4]
 810ecc8:	68fa      	ldr	r2, [r7, #12]
 810ecca:	429a      	cmp	r2, r3
 810eccc:	d101      	bne.n	810ecd2 <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x66>
			return false; // Packet type already defined
 810ecce:	2300      	movs	r3, #0
 810ecd0:	e023      	b.n	810ed1a <_ZN10MessageBus6defineI14ProgressPacketEEbh+0xae>
		insertion_point++;
 810ecd2:	697b      	ldr	r3, [r7, #20]
 810ecd4:	3301      	adds	r3, #1
 810ecd6:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810ecd8:	697b      	ldr	r3, [r7, #20]
 810ecda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810ecde:	d1e4      	bne.n	810ecaa <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
			insertion_point = 0;
 810ece0:	2300      	movs	r3, #0
 810ece2:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810ece4:	e7e1      	b.n	810ecaa <_ZN10MessageBus6defineI14ProgressPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810ece6:	78fb      	ldrb	r3, [r7, #3]
 810ece8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ecec:	00db      	lsls	r3, r3, #3
 810ecee:	687a      	ldr	r2, [r7, #4]
 810ecf0:	4413      	add	r3, r2
 810ecf2:	3304      	adds	r3, #4
 810ecf4:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810ecf6:	68bb      	ldr	r3, [r7, #8]
 810ecf8:	78fa      	ldrb	r2, [r7, #3]
 810ecfa:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810ecfc:	693b      	ldr	r3, [r7, #16]
 810ecfe:	b2da      	uxtb	r2, r3
 810ed00:	68bb      	ldr	r3, [r7, #8]
 810ed02:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810ed04:	68bb      	ldr	r3, [r7, #8]
 810ed06:	68fa      	ldr	r2, [r7, #12]
 810ed08:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810ed0a:	687a      	ldr	r2, [r7, #4]
 810ed0c:	697b      	ldr	r3, [r7, #20]
 810ed0e:	3380      	adds	r3, #128	; 0x80
 810ed10:	009b      	lsls	r3, r3, #2
 810ed12:	4413      	add	r3, r2
 810ed14:	68ba      	ldr	r2, [r7, #8]
 810ed16:	605a      	str	r2, [r3, #4]
	return true;
 810ed18:	2301      	movs	r3, #1
}
 810ed1a:	4618      	mov	r0, r3
 810ed1c:	3718      	adds	r7, #24
 810ed1e:	46bd      	mov	sp, r7
 810ed20:	bd80      	pop	{r7, pc}
 810ed22:	bf00      	nop
 810ed24:	08114598 	.word	0x08114598

0810ed28 <_ZN10MessageBus6defineI10DataPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810ed28:	b580      	push	{r7, lr}
 810ed2a:	b086      	sub	sp, #24
 810ed2c:	af00      	add	r7, sp, #0
 810ed2e:	6078      	str	r0, [r7, #4]
 810ed30:	460b      	mov	r3, r1
 810ed32:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810ed34:	2304      	movs	r3, #4
 810ed36:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810ed38:	4829      	ldr	r0, [pc, #164]	; (810ede0 <_ZN10MessageBus6defineI10DataPacketEEbh+0xb8>)
 810ed3a:	f7ff fe61 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810ed3e:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810ed40:	68fb      	ldr	r3, [r7, #12]
 810ed42:	b2db      	uxtb	r3, r3
 810ed44:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810ed46:	78fb      	ldrb	r3, [r7, #3]
 810ed48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ed4c:	687a      	ldr	r2, [r7, #4]
 810ed4e:	00db      	lsls	r3, r3, #3
 810ed50:	4413      	add	r3, r2
 810ed52:	689b      	ldr	r3, [r3, #8]
 810ed54:	2b00      	cmp	r3, #0
 810ed56:	d001      	beq.n	810ed5c <_ZN10MessageBus6defineI10DataPacketEEbh+0x34>
		return false; // Packet ID already in use
 810ed58:	2300      	movs	r3, #0
 810ed5a:	e03c      	b.n	810edd6 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810ed5c:	693b      	ldr	r3, [r7, #16]
 810ed5e:	2bff      	cmp	r3, #255	; 0xff
 810ed60:	d901      	bls.n	810ed66 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
		return false; // Packet size too large
 810ed62:	2300      	movs	r3, #0
 810ed64:	e037      	b.n	810edd6 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810ed66:	687a      	ldr	r2, [r7, #4]
 810ed68:	697b      	ldr	r3, [r7, #20]
 810ed6a:	3380      	adds	r3, #128	; 0x80
 810ed6c:	009b      	lsls	r3, r3, #2
 810ed6e:	4413      	add	r3, r2
 810ed70:	685b      	ldr	r3, [r3, #4]
 810ed72:	2b00      	cmp	r3, #0
 810ed74:	d015      	beq.n	810eda2 <_ZN10MessageBus6defineI10DataPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810ed76:	687a      	ldr	r2, [r7, #4]
 810ed78:	697b      	ldr	r3, [r7, #20]
 810ed7a:	3380      	adds	r3, #128	; 0x80
 810ed7c:	009b      	lsls	r3, r3, #2
 810ed7e:	4413      	add	r3, r2
 810ed80:	685b      	ldr	r3, [r3, #4]
 810ed82:	685b      	ldr	r3, [r3, #4]
 810ed84:	68fa      	ldr	r2, [r7, #12]
 810ed86:	429a      	cmp	r2, r3
 810ed88:	d101      	bne.n	810ed8e <_ZN10MessageBus6defineI10DataPacketEEbh+0x66>
			return false; // Packet type already defined
 810ed8a:	2300      	movs	r3, #0
 810ed8c:	e023      	b.n	810edd6 <_ZN10MessageBus6defineI10DataPacketEEbh+0xae>
		insertion_point++;
 810ed8e:	697b      	ldr	r3, [r7, #20]
 810ed90:	3301      	adds	r3, #1
 810ed92:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810ed94:	697b      	ldr	r3, [r7, #20]
 810ed96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810ed9a:	d1e4      	bne.n	810ed66 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
			insertion_point = 0;
 810ed9c:	2300      	movs	r3, #0
 810ed9e:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810eda0:	e7e1      	b.n	810ed66 <_ZN10MessageBus6defineI10DataPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810eda2:	78fb      	ldrb	r3, [r7, #3]
 810eda4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810eda8:	00db      	lsls	r3, r3, #3
 810edaa:	687a      	ldr	r2, [r7, #4]
 810edac:	4413      	add	r3, r2
 810edae:	3304      	adds	r3, #4
 810edb0:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810edb2:	68bb      	ldr	r3, [r7, #8]
 810edb4:	78fa      	ldrb	r2, [r7, #3]
 810edb6:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810edb8:	693b      	ldr	r3, [r7, #16]
 810edba:	b2da      	uxtb	r2, r3
 810edbc:	68bb      	ldr	r3, [r7, #8]
 810edbe:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810edc0:	68bb      	ldr	r3, [r7, #8]
 810edc2:	68fa      	ldr	r2, [r7, #12]
 810edc4:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810edc6:	687a      	ldr	r2, [r7, #4]
 810edc8:	697b      	ldr	r3, [r7, #20]
 810edca:	3380      	adds	r3, #128	; 0x80
 810edcc:	009b      	lsls	r3, r3, #2
 810edce:	4413      	add	r3, r2
 810edd0:	68ba      	ldr	r2, [r7, #8]
 810edd2:	605a      	str	r2, [r3, #4]
	return true;
 810edd4:	2301      	movs	r3, #1
}
 810edd6:	4618      	mov	r0, r3
 810edd8:	3718      	adds	r7, #24
 810edda:	46bd      	mov	sp, r7
 810eddc:	bd80      	pop	{r7, pc}
 810edde:	bf00      	nop
 810ede0:	08114580 	.word	0x08114580

0810ede4 <_ZN10MessageBus6defineI11ErrorPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810ede4:	b580      	push	{r7, lr}
 810ede6:	b086      	sub	sp, #24
 810ede8:	af00      	add	r7, sp, #0
 810edea:	6078      	str	r0, [r7, #4]
 810edec:	460b      	mov	r3, r1
 810edee:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810edf0:	2301      	movs	r3, #1
 810edf2:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810edf4:	4829      	ldr	r0, [pc, #164]	; (810ee9c <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xb8>)
 810edf6:	f7ff fe03 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810edfa:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810edfc:	68fb      	ldr	r3, [r7, #12]
 810edfe:	b2db      	uxtb	r3, r3
 810ee00:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810ee02:	78fb      	ldrb	r3, [r7, #3]
 810ee04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ee08:	687a      	ldr	r2, [r7, #4]
 810ee0a:	00db      	lsls	r3, r3, #3
 810ee0c:	4413      	add	r3, r2
 810ee0e:	689b      	ldr	r3, [r3, #8]
 810ee10:	2b00      	cmp	r3, #0
 810ee12:	d001      	beq.n	810ee18 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x34>
		return false; // Packet ID already in use
 810ee14:	2300      	movs	r3, #0
 810ee16:	e03c      	b.n	810ee92 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810ee18:	693b      	ldr	r3, [r7, #16]
 810ee1a:	2bff      	cmp	r3, #255	; 0xff
 810ee1c:	d901      	bls.n	810ee22 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
		return false; // Packet size too large
 810ee1e:	2300      	movs	r3, #0
 810ee20:	e037      	b.n	810ee92 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810ee22:	687a      	ldr	r2, [r7, #4]
 810ee24:	697b      	ldr	r3, [r7, #20]
 810ee26:	3380      	adds	r3, #128	; 0x80
 810ee28:	009b      	lsls	r3, r3, #2
 810ee2a:	4413      	add	r3, r2
 810ee2c:	685b      	ldr	r3, [r3, #4]
 810ee2e:	2b00      	cmp	r3, #0
 810ee30:	d015      	beq.n	810ee5e <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810ee32:	687a      	ldr	r2, [r7, #4]
 810ee34:	697b      	ldr	r3, [r7, #20]
 810ee36:	3380      	adds	r3, #128	; 0x80
 810ee38:	009b      	lsls	r3, r3, #2
 810ee3a:	4413      	add	r3, r2
 810ee3c:	685b      	ldr	r3, [r3, #4]
 810ee3e:	685b      	ldr	r3, [r3, #4]
 810ee40:	68fa      	ldr	r2, [r7, #12]
 810ee42:	429a      	cmp	r2, r3
 810ee44:	d101      	bne.n	810ee4a <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x66>
			return false; // Packet type already defined
 810ee46:	2300      	movs	r3, #0
 810ee48:	e023      	b.n	810ee92 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0xae>
		insertion_point++;
 810ee4a:	697b      	ldr	r3, [r7, #20]
 810ee4c:	3301      	adds	r3, #1
 810ee4e:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810ee50:	697b      	ldr	r3, [r7, #20]
 810ee52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810ee56:	d1e4      	bne.n	810ee22 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
			insertion_point = 0;
 810ee58:	2300      	movs	r3, #0
 810ee5a:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810ee5c:	e7e1      	b.n	810ee22 <_ZN10MessageBus6defineI11ErrorPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810ee5e:	78fb      	ldrb	r3, [r7, #3]
 810ee60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ee64:	00db      	lsls	r3, r3, #3
 810ee66:	687a      	ldr	r2, [r7, #4]
 810ee68:	4413      	add	r3, r2
 810ee6a:	3304      	adds	r3, #4
 810ee6c:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810ee6e:	68bb      	ldr	r3, [r7, #8]
 810ee70:	78fa      	ldrb	r2, [r7, #3]
 810ee72:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810ee74:	693b      	ldr	r3, [r7, #16]
 810ee76:	b2da      	uxtb	r2, r3
 810ee78:	68bb      	ldr	r3, [r7, #8]
 810ee7a:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810ee7c:	68bb      	ldr	r3, [r7, #8]
 810ee7e:	68fa      	ldr	r2, [r7, #12]
 810ee80:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810ee82:	687a      	ldr	r2, [r7, #4]
 810ee84:	697b      	ldr	r3, [r7, #20]
 810ee86:	3380      	adds	r3, #128	; 0x80
 810ee88:	009b      	lsls	r3, r3, #2
 810ee8a:	4413      	add	r3, r2
 810ee8c:	68ba      	ldr	r2, [r7, #8]
 810ee8e:	605a      	str	r2, [r3, #4]
	return true;
 810ee90:	2301      	movs	r3, #1
}
 810ee92:	4618      	mov	r0, r3
 810ee94:	3718      	adds	r7, #24
 810ee96:	46bd      	mov	sp, r7
 810ee98:	bd80      	pop	{r7, pc}
 810ee9a:	bf00      	nop
 810ee9c:	08114568 	.word	0x08114568

0810eea0 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810eea0:	b580      	push	{r7, lr}
 810eea2:	b086      	sub	sp, #24
 810eea4:	af00      	add	r7, sp, #0
 810eea6:	6078      	str	r0, [r7, #4]
 810eea8:	460b      	mov	r3, r1
 810eeaa:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810eeac:	2308      	movs	r3, #8
 810eeae:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810eeb0:	4829      	ldr	r0, [pc, #164]	; (810ef58 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xb8>)
 810eeb2:	f7ff fda5 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810eeb6:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810eeb8:	68fb      	ldr	r3, [r7, #12]
 810eeba:	b2db      	uxtb	r3, r3
 810eebc:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810eebe:	78fb      	ldrb	r3, [r7, #3]
 810eec0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810eec4:	687a      	ldr	r2, [r7, #4]
 810eec6:	00db      	lsls	r3, r3, #3
 810eec8:	4413      	add	r3, r2
 810eeca:	689b      	ldr	r3, [r3, #8]
 810eecc:	2b00      	cmp	r3, #0
 810eece:	d001      	beq.n	810eed4 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x34>
		return false; // Packet ID already in use
 810eed0:	2300      	movs	r3, #0
 810eed2:	e03c      	b.n	810ef4e <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810eed4:	693b      	ldr	r3, [r7, #16]
 810eed6:	2bff      	cmp	r3, #255	; 0xff
 810eed8:	d901      	bls.n	810eede <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
		return false; // Packet size too large
 810eeda:	2300      	movs	r3, #0
 810eedc:	e037      	b.n	810ef4e <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810eede:	687a      	ldr	r2, [r7, #4]
 810eee0:	697b      	ldr	r3, [r7, #20]
 810eee2:	3380      	adds	r3, #128	; 0x80
 810eee4:	009b      	lsls	r3, r3, #2
 810eee6:	4413      	add	r3, r2
 810eee8:	685b      	ldr	r3, [r3, #4]
 810eeea:	2b00      	cmp	r3, #0
 810eeec:	d015      	beq.n	810ef1a <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810eeee:	687a      	ldr	r2, [r7, #4]
 810eef0:	697b      	ldr	r3, [r7, #20]
 810eef2:	3380      	adds	r3, #128	; 0x80
 810eef4:	009b      	lsls	r3, r3, #2
 810eef6:	4413      	add	r3, r2
 810eef8:	685b      	ldr	r3, [r3, #4]
 810eefa:	685b      	ldr	r3, [r3, #4]
 810eefc:	68fa      	ldr	r2, [r7, #12]
 810eefe:	429a      	cmp	r2, r3
 810ef00:	d101      	bne.n	810ef06 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x66>
			return false; // Packet type already defined
 810ef02:	2300      	movs	r3, #0
 810ef04:	e023      	b.n	810ef4e <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0xae>
		insertion_point++;
 810ef06:	697b      	ldr	r3, [r7, #20]
 810ef08:	3301      	adds	r3, #1
 810ef0a:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810ef0c:	697b      	ldr	r3, [r7, #20]
 810ef0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810ef12:	d1e4      	bne.n	810eede <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
			insertion_point = 0;
 810ef14:	2300      	movs	r3, #0
 810ef16:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810ef18:	e7e1      	b.n	810eede <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810ef1a:	78fb      	ldrb	r3, [r7, #3]
 810ef1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810ef20:	00db      	lsls	r3, r3, #3
 810ef22:	687a      	ldr	r2, [r7, #4]
 810ef24:	4413      	add	r3, r2
 810ef26:	3304      	adds	r3, #4
 810ef28:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810ef2a:	68bb      	ldr	r3, [r7, #8]
 810ef2c:	78fa      	ldrb	r2, [r7, #3]
 810ef2e:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810ef30:	693b      	ldr	r3, [r7, #16]
 810ef32:	b2da      	uxtb	r2, r3
 810ef34:	68bb      	ldr	r3, [r7, #8]
 810ef36:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810ef38:	68bb      	ldr	r3, [r7, #8]
 810ef3a:	68fa      	ldr	r2, [r7, #12]
 810ef3c:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810ef3e:	687a      	ldr	r2, [r7, #4]
 810ef40:	697b      	ldr	r3, [r7, #20]
 810ef42:	3380      	adds	r3, #128	; 0x80
 810ef44:	009b      	lsls	r3, r3, #2
 810ef46:	4413      	add	r3, r2
 810ef48:	68ba      	ldr	r2, [r7, #8]
 810ef4a:	605a      	str	r2, [r3, #4]
	return true;
 810ef4c:	2301      	movs	r3, #1
}
 810ef4e:	4618      	mov	r0, r3
 810ef50:	3718      	adds	r7, #24
 810ef52:	46bd      	mov	sp, r7
 810ef54:	bd80      	pop	{r7, pc}
 810ef56:	bf00      	nop
 810ef58:	08114544 	.word	0x08114544

0810ef5c <_ZN10MessageBus4sendI23Avionics_BaroTempPacketEEbPT_>:
}

/*
 * Sends the given message using the implemented transmission protocol.
 */
template<typename T> bool MessageBus::send(T *message) {
 810ef5c:	b580      	push	{r7, lr}
 810ef5e:	b084      	sub	sp, #16
 810ef60:	af00      	add	r7, sp, #0
 810ef62:	6078      	str	r0, [r7, #4]
 810ef64:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 810ef66:	4809      	ldr	r0, [pc, #36]	; (810ef8c <_ZN10MessageBus4sendI23Avionics_BaroTempPacketEEbPT_+0x30>)
 810ef68:	f7ff fd4a 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810ef6c:	60f8      	str	r0, [r7, #12]

	PacketDefinition* def = retrieve(hash);
 810ef6e:	68f9      	ldr	r1, [r7, #12]
 810ef70:	6878      	ldr	r0, [r7, #4]
 810ef72:	f000 fb55 	bl	810f620 <_ZN10MessageBus8retrieveEj>
 810ef76:	60b8      	str	r0, [r7, #8]

	return send(def, (uint8_t*) message);
 810ef78:	683a      	ldr	r2, [r7, #0]
 810ef7a:	68b9      	ldr	r1, [r7, #8]
 810ef7c:	6878      	ldr	r0, [r7, #4]
 810ef7e:	f000 fa89 	bl	810f494 <_ZN10MessageBus4sendEP16PacketDefinitionPh>
 810ef82:	4603      	mov	r3, r0
}
 810ef84:	4618      	mov	r0, r3
 810ef86:	3710      	adds	r7, #16
 810ef88:	46bd      	mov	sp, r7
 810ef8a:	bd80      	pop	{r7, pc}
 810ef8c:	08114544 	.word	0x08114544

0810ef90 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810ef90:	b580      	push	{r7, lr}
 810ef92:	b086      	sub	sp, #24
 810ef94:	af00      	add	r7, sp, #0
 810ef96:	6078      	str	r0, [r7, #4]
 810ef98:	460b      	mov	r3, r1
 810ef9a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810ef9c:	2324      	movs	r3, #36	; 0x24
 810ef9e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810efa0:	4829      	ldr	r0, [pc, #164]	; (810f048 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xb8>)
 810efa2:	f7ff fd2d 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810efa6:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810efa8:	68fb      	ldr	r3, [r7, #12]
 810efaa:	b2db      	uxtb	r3, r3
 810efac:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810efae:	78fb      	ldrb	r3, [r7, #3]
 810efb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810efb4:	687a      	ldr	r2, [r7, #4]
 810efb6:	00db      	lsls	r3, r3, #3
 810efb8:	4413      	add	r3, r2
 810efba:	689b      	ldr	r3, [r3, #8]
 810efbc:	2b00      	cmp	r3, #0
 810efbe:	d001      	beq.n	810efc4 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x34>
		return false; // Packet ID already in use
 810efc0:	2300      	movs	r3, #0
 810efc2:	e03c      	b.n	810f03e <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810efc4:	693b      	ldr	r3, [r7, #16]
 810efc6:	2bff      	cmp	r3, #255	; 0xff
 810efc8:	d901      	bls.n	810efce <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
		return false; // Packet size too large
 810efca:	2300      	movs	r3, #0
 810efcc:	e037      	b.n	810f03e <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810efce:	687a      	ldr	r2, [r7, #4]
 810efd0:	697b      	ldr	r3, [r7, #20]
 810efd2:	3380      	adds	r3, #128	; 0x80
 810efd4:	009b      	lsls	r3, r3, #2
 810efd6:	4413      	add	r3, r2
 810efd8:	685b      	ldr	r3, [r3, #4]
 810efda:	2b00      	cmp	r3, #0
 810efdc:	d015      	beq.n	810f00a <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810efde:	687a      	ldr	r2, [r7, #4]
 810efe0:	697b      	ldr	r3, [r7, #20]
 810efe2:	3380      	adds	r3, #128	; 0x80
 810efe4:	009b      	lsls	r3, r3, #2
 810efe6:	4413      	add	r3, r2
 810efe8:	685b      	ldr	r3, [r3, #4]
 810efea:	685b      	ldr	r3, [r3, #4]
 810efec:	68fa      	ldr	r2, [r7, #12]
 810efee:	429a      	cmp	r2, r3
 810eff0:	d101      	bne.n	810eff6 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x66>
			return false; // Packet type already defined
 810eff2:	2300      	movs	r3, #0
 810eff4:	e023      	b.n	810f03e <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0xae>
		insertion_point++;
 810eff6:	697b      	ldr	r3, [r7, #20]
 810eff8:	3301      	adds	r3, #1
 810effa:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810effc:	697b      	ldr	r3, [r7, #20]
 810effe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f002:	d1e4      	bne.n	810efce <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
			insertion_point = 0;
 810f004:	2300      	movs	r3, #0
 810f006:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f008:	e7e1      	b.n	810efce <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f00a:	78fb      	ldrb	r3, [r7, #3]
 810f00c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f010:	00db      	lsls	r3, r3, #3
 810f012:	687a      	ldr	r2, [r7, #4]
 810f014:	4413      	add	r3, r2
 810f016:	3304      	adds	r3, #4
 810f018:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f01a:	68bb      	ldr	r3, [r7, #8]
 810f01c:	78fa      	ldrb	r2, [r7, #3]
 810f01e:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f020:	693b      	ldr	r3, [r7, #16]
 810f022:	b2da      	uxtb	r2, r3
 810f024:	68bb      	ldr	r3, [r7, #8]
 810f026:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f028:	68bb      	ldr	r3, [r7, #8]
 810f02a:	68fa      	ldr	r2, [r7, #12]
 810f02c:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f02e:	687a      	ldr	r2, [r7, #4]
 810f030:	697b      	ldr	r3, [r7, #20]
 810f032:	3380      	adds	r3, #128	; 0x80
 810f034:	009b      	lsls	r3, r3, #2
 810f036:	4413      	add	r3, r2
 810f038:	68ba      	ldr	r2, [r7, #8]
 810f03a:	605a      	str	r2, [r3, #4]
	return true;
 810f03c:	2301      	movs	r3, #1
}
 810f03e:	4618      	mov	r0, r3
 810f040:	3718      	adds	r7, #24
 810f042:	46bd      	mov	sp, r7
 810f044:	bd80      	pop	{r7, pc}
 810f046:	bf00      	nop
 810f048:	08114520 	.word	0x08114520

0810f04c <_ZN10MessageBus4sendI23Avionics_AccelMagPacketEEbPT_>:
template<typename T> bool MessageBus::send(T *message) {
 810f04c:	b580      	push	{r7, lr}
 810f04e:	b084      	sub	sp, #16
 810f050:	af00      	add	r7, sp, #0
 810f052:	6078      	str	r0, [r7, #4]
 810f054:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 810f056:	4809      	ldr	r0, [pc, #36]	; (810f07c <_ZN10MessageBus4sendI23Avionics_AccelMagPacketEEbPT_+0x30>)
 810f058:	f7ff fcd2 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810f05c:	60f8      	str	r0, [r7, #12]
	PacketDefinition* def = retrieve(hash);
 810f05e:	68f9      	ldr	r1, [r7, #12]
 810f060:	6878      	ldr	r0, [r7, #4]
 810f062:	f000 fadd 	bl	810f620 <_ZN10MessageBus8retrieveEj>
 810f066:	60b8      	str	r0, [r7, #8]
	return send(def, (uint8_t*) message);
 810f068:	683a      	ldr	r2, [r7, #0]
 810f06a:	68b9      	ldr	r1, [r7, #8]
 810f06c:	6878      	ldr	r0, [r7, #4]
 810f06e:	f000 fa11 	bl	810f494 <_ZN10MessageBus4sendEP16PacketDefinitionPh>
 810f072:	4603      	mov	r3, r0
}
 810f074:	4618      	mov	r0, r3
 810f076:	3710      	adds	r7, #16
 810f078:	46bd      	mov	sp, r7
 810f07a:	bd80      	pop	{r7, pc}
 810f07c:	08114520 	.word	0x08114520

0810f080 <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f080:	b580      	push	{r7, lr}
 810f082:	b086      	sub	sp, #24
 810f084:	af00      	add	r7, sp, #0
 810f086:	6078      	str	r0, [r7, #4]
 810f088:	460b      	mov	r3, r1
 810f08a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f08c:	2304      	movs	r3, #4
 810f08e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f090:	4829      	ldr	r0, [pc, #164]	; (810f138 <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0xb8>)
 810f092:	f7ff fcb5 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810f096:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f098:	68fb      	ldr	r3, [r7, #12]
 810f09a:	b2db      	uxtb	r3, r3
 810f09c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f09e:	78fb      	ldrb	r3, [r7, #3]
 810f0a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f0a4:	687a      	ldr	r2, [r7, #4]
 810f0a6:	00db      	lsls	r3, r3, #3
 810f0a8:	4413      	add	r3, r2
 810f0aa:	689b      	ldr	r3, [r3, #8]
 810f0ac:	2b00      	cmp	r3, #0
 810f0ae:	d001      	beq.n	810f0b4 <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f0b0:	2300      	movs	r3, #0
 810f0b2:	e03c      	b.n	810f12e <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f0b4:	693b      	ldr	r3, [r7, #16]
 810f0b6:	2bff      	cmp	r3, #255	; 0xff
 810f0b8:	d901      	bls.n	810f0be <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0x3e>
		return false; // Packet size too large
 810f0ba:	2300      	movs	r3, #0
 810f0bc:	e037      	b.n	810f12e <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f0be:	687a      	ldr	r2, [r7, #4]
 810f0c0:	697b      	ldr	r3, [r7, #20]
 810f0c2:	3380      	adds	r3, #128	; 0x80
 810f0c4:	009b      	lsls	r3, r3, #2
 810f0c6:	4413      	add	r3, r2
 810f0c8:	685b      	ldr	r3, [r3, #4]
 810f0ca:	2b00      	cmp	r3, #0
 810f0cc:	d015      	beq.n	810f0fa <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f0ce:	687a      	ldr	r2, [r7, #4]
 810f0d0:	697b      	ldr	r3, [r7, #20]
 810f0d2:	3380      	adds	r3, #128	; 0x80
 810f0d4:	009b      	lsls	r3, r3, #2
 810f0d6:	4413      	add	r3, r2
 810f0d8:	685b      	ldr	r3, [r3, #4]
 810f0da:	685b      	ldr	r3, [r3, #4]
 810f0dc:	68fa      	ldr	r2, [r7, #12]
 810f0de:	429a      	cmp	r2, r3
 810f0e0:	d101      	bne.n	810f0e6 <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0x66>
			return false; // Packet type already defined
 810f0e2:	2300      	movs	r3, #0
 810f0e4:	e023      	b.n	810f12e <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0xae>
		insertion_point++;
 810f0e6:	697b      	ldr	r3, [r7, #20]
 810f0e8:	3301      	adds	r3, #1
 810f0ea:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f0ec:	697b      	ldr	r3, [r7, #20]
 810f0ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f0f2:	d1e4      	bne.n	810f0be <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0x3e>
			insertion_point = 0;
 810f0f4:	2300      	movs	r3, #0
 810f0f6:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f0f8:	e7e1      	b.n	810f0be <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f0fa:	78fb      	ldrb	r3, [r7, #3]
 810f0fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f100:	00db      	lsls	r3, r3, #3
 810f102:	687a      	ldr	r2, [r7, #4]
 810f104:	4413      	add	r3, r2
 810f106:	3304      	adds	r3, #4
 810f108:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f10a:	68bb      	ldr	r3, [r7, #8]
 810f10c:	78fa      	ldrb	r2, [r7, #3]
 810f10e:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f110:	693b      	ldr	r3, [r7, #16]
 810f112:	b2da      	uxtb	r2, r3
 810f114:	68bb      	ldr	r3, [r7, #8]
 810f116:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f118:	68bb      	ldr	r3, [r7, #8]
 810f11a:	68fa      	ldr	r2, [r7, #12]
 810f11c:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f11e:	687a      	ldr	r2, [r7, #4]
 810f120:	697b      	ldr	r3, [r7, #20]
 810f122:	3380      	adds	r3, #128	; 0x80
 810f124:	009b      	lsls	r3, r3, #2
 810f126:	4413      	add	r3, r2
 810f128:	68ba      	ldr	r2, [r7, #8]
 810f12a:	605a      	str	r2, [r3, #4]
	return true;
 810f12c:	2301      	movs	r3, #1
}
 810f12e:	4618      	mov	r0, r3
 810f130:	3718      	adds	r7, #24
 810f132:	46bd      	mov	sp, r7
 810f134:	bd80      	pop	{r7, pc}
 810f136:	bf00      	nop
 810f138:	081144fc 	.word	0x081144fc

0810f13c <_ZN10MessageBus4sendI22Handling_GripperPacketEEbPT_>:
template<typename T> bool MessageBus::send(T *message) {
 810f13c:	b580      	push	{r7, lr}
 810f13e:	b084      	sub	sp, #16
 810f140:	af00      	add	r7, sp, #0
 810f142:	6078      	str	r0, [r7, #4]
 810f144:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 810f146:	4809      	ldr	r0, [pc, #36]	; (810f16c <_ZN10MessageBus4sendI22Handling_GripperPacketEEbPT_+0x30>)
 810f148:	f7ff fc5a 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810f14c:	60f8      	str	r0, [r7, #12]
	PacketDefinition* def = retrieve(hash);
 810f14e:	68f9      	ldr	r1, [r7, #12]
 810f150:	6878      	ldr	r0, [r7, #4]
 810f152:	f000 fa65 	bl	810f620 <_ZN10MessageBus8retrieveEj>
 810f156:	60b8      	str	r0, [r7, #8]
	return send(def, (uint8_t*) message);
 810f158:	683a      	ldr	r2, [r7, #0]
 810f15a:	68b9      	ldr	r1, [r7, #8]
 810f15c:	6878      	ldr	r0, [r7, #4]
 810f15e:	f000 f999 	bl	810f494 <_ZN10MessageBus4sendEP16PacketDefinitionPh>
 810f162:	4603      	mov	r3, r0
}
 810f164:	4618      	mov	r0, r3
 810f166:	3710      	adds	r7, #16
 810f168:	46bd      	mov	sp, r7
 810f16a:	bd80      	pop	{r7, pc}
 810f16c:	081144fc 	.word	0x081144fc

0810f170 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f170:	b580      	push	{r7, lr}
 810f172:	b086      	sub	sp, #24
 810f174:	af00      	add	r7, sp, #0
 810f176:	6078      	str	r0, [r7, #4]
 810f178:	460b      	mov	r3, r1
 810f17a:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f17c:	2310      	movs	r3, #16
 810f17e:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f180:	4829      	ldr	r0, [pc, #164]	; (810f228 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xb8>)
 810f182:	f7ff fc3d 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810f186:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f188:	68fb      	ldr	r3, [r7, #12]
 810f18a:	b2db      	uxtb	r3, r3
 810f18c:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f18e:	78fb      	ldrb	r3, [r7, #3]
 810f190:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f194:	687a      	ldr	r2, [r7, #4]
 810f196:	00db      	lsls	r3, r3, #3
 810f198:	4413      	add	r3, r2
 810f19a:	689b      	ldr	r3, [r3, #8]
 810f19c:	2b00      	cmp	r3, #0
 810f19e:	d001      	beq.n	810f1a4 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x34>
		return false; // Packet ID already in use
 810f1a0:	2300      	movs	r3, #0
 810f1a2:	e03c      	b.n	810f21e <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f1a4:	693b      	ldr	r3, [r7, #16]
 810f1a6:	2bff      	cmp	r3, #255	; 0xff
 810f1a8:	d901      	bls.n	810f1ae <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
		return false; // Packet size too large
 810f1aa:	2300      	movs	r3, #0
 810f1ac:	e037      	b.n	810f21e <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f1ae:	687a      	ldr	r2, [r7, #4]
 810f1b0:	697b      	ldr	r3, [r7, #20]
 810f1b2:	3380      	adds	r3, #128	; 0x80
 810f1b4:	009b      	lsls	r3, r3, #2
 810f1b6:	4413      	add	r3, r2
 810f1b8:	685b      	ldr	r3, [r3, #4]
 810f1ba:	2b00      	cmp	r3, #0
 810f1bc:	d015      	beq.n	810f1ea <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f1be:	687a      	ldr	r2, [r7, #4]
 810f1c0:	697b      	ldr	r3, [r7, #20]
 810f1c2:	3380      	adds	r3, #128	; 0x80
 810f1c4:	009b      	lsls	r3, r3, #2
 810f1c6:	4413      	add	r3, r2
 810f1c8:	685b      	ldr	r3, [r3, #4]
 810f1ca:	685b      	ldr	r3, [r3, #4]
 810f1cc:	68fa      	ldr	r2, [r7, #12]
 810f1ce:	429a      	cmp	r2, r3
 810f1d0:	d101      	bne.n	810f1d6 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x66>
			return false; // Packet type already defined
 810f1d2:	2300      	movs	r3, #0
 810f1d4:	e023      	b.n	810f21e <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0xae>
		insertion_point++;
 810f1d6:	697b      	ldr	r3, [r7, #20]
 810f1d8:	3301      	adds	r3, #1
 810f1da:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f1dc:	697b      	ldr	r3, [r7, #20]
 810f1de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f1e2:	d1e4      	bne.n	810f1ae <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
			insertion_point = 0;
 810f1e4:	2300      	movs	r3, #0
 810f1e6:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f1e8:	e7e1      	b.n	810f1ae <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f1ea:	78fb      	ldrb	r3, [r7, #3]
 810f1ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f1f0:	00db      	lsls	r3, r3, #3
 810f1f2:	687a      	ldr	r2, [r7, #4]
 810f1f4:	4413      	add	r3, r2
 810f1f6:	3304      	adds	r3, #4
 810f1f8:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f1fa:	68bb      	ldr	r3, [r7, #8]
 810f1fc:	78fa      	ldrb	r2, [r7, #3]
 810f1fe:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f200:	693b      	ldr	r3, [r7, #16]
 810f202:	b2da      	uxtb	r2, r3
 810f204:	68bb      	ldr	r3, [r7, #8]
 810f206:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f208:	68bb      	ldr	r3, [r7, #8]
 810f20a:	68fa      	ldr	r2, [r7, #12]
 810f20c:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f20e:	687a      	ldr	r2, [r7, #4]
 810f210:	697b      	ldr	r3, [r7, #20]
 810f212:	3380      	adds	r3, #128	; 0x80
 810f214:	009b      	lsls	r3, r3, #2
 810f216:	4413      	add	r3, r2
 810f218:	68ba      	ldr	r2, [r7, #8]
 810f21a:	605a      	str	r2, [r3, #4]
	return true;
 810f21c:	2301      	movs	r3, #1
}
 810f21e:	4618      	mov	r0, r3
 810f220:	3718      	adds	r7, #24
 810f222:	46bd      	mov	sp, r7
 810f224:	bd80      	pop	{r7, pc}
 810f226:	bf00      	nop
 810f228:	081144dc 	.word	0x081144dc

0810f22c <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f22c:	b580      	push	{r7, lr}
 810f22e:	b086      	sub	sp, #24
 810f230:	af00      	add	r7, sp, #0
 810f232:	6078      	str	r0, [r7, #4]
 810f234:	460b      	mov	r3, r1
 810f236:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f238:	2310      	movs	r3, #16
 810f23a:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f23c:	4829      	ldr	r0, [pc, #164]	; (810f2e4 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xb8>)
 810f23e:	f7ff fbdf 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810f242:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f244:	68fb      	ldr	r3, [r7, #12]
 810f246:	b2db      	uxtb	r3, r3
 810f248:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f24a:	78fb      	ldrb	r3, [r7, #3]
 810f24c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f250:	687a      	ldr	r2, [r7, #4]
 810f252:	00db      	lsls	r3, r3, #3
 810f254:	4413      	add	r3, r2
 810f256:	689b      	ldr	r3, [r3, #8]
 810f258:	2b00      	cmp	r3, #0
 810f25a:	d001      	beq.n	810f260 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f25c:	2300      	movs	r3, #0
 810f25e:	e03c      	b.n	810f2da <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f260:	693b      	ldr	r3, [r7, #16]
 810f262:	2bff      	cmp	r3, #255	; 0xff
 810f264:	d901      	bls.n	810f26a <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
		return false; // Packet size too large
 810f266:	2300      	movs	r3, #0
 810f268:	e037      	b.n	810f2da <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f26a:	687a      	ldr	r2, [r7, #4]
 810f26c:	697b      	ldr	r3, [r7, #20]
 810f26e:	3380      	adds	r3, #128	; 0x80
 810f270:	009b      	lsls	r3, r3, #2
 810f272:	4413      	add	r3, r2
 810f274:	685b      	ldr	r3, [r3, #4]
 810f276:	2b00      	cmp	r3, #0
 810f278:	d015      	beq.n	810f2a6 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f27a:	687a      	ldr	r2, [r7, #4]
 810f27c:	697b      	ldr	r3, [r7, #20]
 810f27e:	3380      	adds	r3, #128	; 0x80
 810f280:	009b      	lsls	r3, r3, #2
 810f282:	4413      	add	r3, r2
 810f284:	685b      	ldr	r3, [r3, #4]
 810f286:	685b      	ldr	r3, [r3, #4]
 810f288:	68fa      	ldr	r2, [r7, #12]
 810f28a:	429a      	cmp	r2, r3
 810f28c:	d101      	bne.n	810f292 <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x66>
			return false; // Packet type already defined
 810f28e:	2300      	movs	r3, #0
 810f290:	e023      	b.n	810f2da <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0xae>
		insertion_point++;
 810f292:	697b      	ldr	r3, [r7, #20]
 810f294:	3301      	adds	r3, #1
 810f296:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f298:	697b      	ldr	r3, [r7, #20]
 810f29a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f29e:	d1e4      	bne.n	810f26a <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
			insertion_point = 0;
 810f2a0:	2300      	movs	r3, #0
 810f2a2:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f2a4:	e7e1      	b.n	810f26a <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f2a6:	78fb      	ldrb	r3, [r7, #3]
 810f2a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f2ac:	00db      	lsls	r3, r3, #3
 810f2ae:	687a      	ldr	r2, [r7, #4]
 810f2b0:	4413      	add	r3, r2
 810f2b2:	3304      	adds	r3, #4
 810f2b4:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f2b6:	68bb      	ldr	r3, [r7, #8]
 810f2b8:	78fa      	ldrb	r2, [r7, #3]
 810f2ba:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f2bc:	693b      	ldr	r3, [r7, #16]
 810f2be:	b2da      	uxtb	r2, r3
 810f2c0:	68bb      	ldr	r3, [r7, #8]
 810f2c2:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f2c4:	68bb      	ldr	r3, [r7, #8]
 810f2c6:	68fa      	ldr	r2, [r7, #12]
 810f2c8:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f2ca:	687a      	ldr	r2, [r7, #4]
 810f2cc:	697b      	ldr	r3, [r7, #20]
 810f2ce:	3380      	adds	r3, #128	; 0x80
 810f2d0:	009b      	lsls	r3, r3, #2
 810f2d2:	4413      	add	r3, r2
 810f2d4:	68ba      	ldr	r2, [r7, #8]
 810f2d6:	605a      	str	r2, [r3, #4]
	return true;
 810f2d8:	2301      	movs	r3, #1
}
 810f2da:	4618      	mov	r0, r3
 810f2dc:	3718      	adds	r7, #24
 810f2de:	46bd      	mov	sp, r7
 810f2e0:	bd80      	pop	{r7, pc}
 810f2e2:	bf00      	nop
 810f2e4:	081144bc 	.word	0x081144bc

0810f2e8 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f2e8:	b580      	push	{r7, lr}
 810f2ea:	b086      	sub	sp, #24
 810f2ec:	af00      	add	r7, sp, #0
 810f2ee:	6078      	str	r0, [r7, #4]
 810f2f0:	460b      	mov	r3, r1
 810f2f2:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f2f4:	2305      	movs	r3, #5
 810f2f6:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f2f8:	4829      	ldr	r0, [pc, #164]	; (810f3a0 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xb8>)
 810f2fa:	f7ff fb81 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810f2fe:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f300:	68fb      	ldr	r3, [r7, #12]
 810f302:	b2db      	uxtb	r3, r3
 810f304:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f306:	78fb      	ldrb	r3, [r7, #3]
 810f308:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f30c:	687a      	ldr	r2, [r7, #4]
 810f30e:	00db      	lsls	r3, r3, #3
 810f310:	4413      	add	r3, r2
 810f312:	689b      	ldr	r3, [r3, #8]
 810f314:	2b00      	cmp	r3, #0
 810f316:	d001      	beq.n	810f31c <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x34>
		return false; // Packet ID already in use
 810f318:	2300      	movs	r3, #0
 810f31a:	e03c      	b.n	810f396 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f31c:	693b      	ldr	r3, [r7, #16]
 810f31e:	2bff      	cmp	r3, #255	; 0xff
 810f320:	d901      	bls.n	810f326 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
		return false; // Packet size too large
 810f322:	2300      	movs	r3, #0
 810f324:	e037      	b.n	810f396 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f326:	687a      	ldr	r2, [r7, #4]
 810f328:	697b      	ldr	r3, [r7, #20]
 810f32a:	3380      	adds	r3, #128	; 0x80
 810f32c:	009b      	lsls	r3, r3, #2
 810f32e:	4413      	add	r3, r2
 810f330:	685b      	ldr	r3, [r3, #4]
 810f332:	2b00      	cmp	r3, #0
 810f334:	d015      	beq.n	810f362 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f336:	687a      	ldr	r2, [r7, #4]
 810f338:	697b      	ldr	r3, [r7, #20]
 810f33a:	3380      	adds	r3, #128	; 0x80
 810f33c:	009b      	lsls	r3, r3, #2
 810f33e:	4413      	add	r3, r2
 810f340:	685b      	ldr	r3, [r3, #4]
 810f342:	685b      	ldr	r3, [r3, #4]
 810f344:	68fa      	ldr	r2, [r7, #12]
 810f346:	429a      	cmp	r2, r3
 810f348:	d101      	bne.n	810f34e <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x66>
			return false; // Packet type already defined
 810f34a:	2300      	movs	r3, #0
 810f34c:	e023      	b.n	810f396 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0xae>
		insertion_point++;
 810f34e:	697b      	ldr	r3, [r7, #20]
 810f350:	3301      	adds	r3, #1
 810f352:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f354:	697b      	ldr	r3, [r7, #20]
 810f356:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f35a:	d1e4      	bne.n	810f326 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
			insertion_point = 0;
 810f35c:	2300      	movs	r3, #0
 810f35e:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f360:	e7e1      	b.n	810f326 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f362:	78fb      	ldrb	r3, [r7, #3]
 810f364:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f368:	00db      	lsls	r3, r3, #3
 810f36a:	687a      	ldr	r2, [r7, #4]
 810f36c:	4413      	add	r3, r2
 810f36e:	3304      	adds	r3, #4
 810f370:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f372:	68bb      	ldr	r3, [r7, #8]
 810f374:	78fa      	ldrb	r2, [r7, #3]
 810f376:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f378:	693b      	ldr	r3, [r7, #16]
 810f37a:	b2da      	uxtb	r2, r3
 810f37c:	68bb      	ldr	r3, [r7, #8]
 810f37e:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f380:	68bb      	ldr	r3, [r7, #8]
 810f382:	68fa      	ldr	r2, [r7, #12]
 810f384:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f386:	687a      	ldr	r2, [r7, #4]
 810f388:	697b      	ldr	r3, [r7, #20]
 810f38a:	3380      	adds	r3, #128	; 0x80
 810f38c:	009b      	lsls	r3, r3, #2
 810f38e:	4413      	add	r3, r2
 810f390:	68ba      	ldr	r2, [r7, #8]
 810f392:	605a      	str	r2, [r3, #4]
	return true;
 810f394:	2301      	movs	r3, #1
}
 810f396:	4618      	mov	r0, r3
 810f398:	3718      	adds	r7, #24
 810f39a:	46bd      	mov	sp, r7
 810f39c:	bd80      	pop	{r7, pc}
 810f39e:	bf00      	nop
 810f3a0:	0811449c 	.word	0x0811449c

0810f3a4 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh>:
template<typename T> bool MessageBus::define(uint8_t identifier) {
 810f3a4:	b580      	push	{r7, lr}
 810f3a6:	b086      	sub	sp, #24
 810f3a8:	af00      	add	r7, sp, #0
 810f3aa:	6078      	str	r0, [r7, #4]
 810f3ac:	460b      	mov	r3, r1
 810f3ae:	70fb      	strb	r3, [r7, #3]
	size_t struct_size = sizeof(T);
 810f3b0:	2304      	movs	r3, #4
 810f3b2:	613b      	str	r3, [r7, #16]
	size_t hash = typeid(T).hash_code();
 810f3b4:	4829      	ldr	r0, [pc, #164]	; (810f45c <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0xb8>)
 810f3b6:	f7ff fb23 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810f3ba:	60f8      	str	r0, [r7, #12]
	uint32_t insertion_point = hash % 256;
 810f3bc:	68fb      	ldr	r3, [r7, #12]
 810f3be:	b2db      	uxtb	r3, r3
 810f3c0:	617b      	str	r3, [r7, #20]
	if(definitions_by_id[identifier & 0b00111111].hash != 0) {
 810f3c2:	78fb      	ldrb	r3, [r7, #3]
 810f3c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f3c8:	687a      	ldr	r2, [r7, #4]
 810f3ca:	00db      	lsls	r3, r3, #3
 810f3cc:	4413      	add	r3, r2
 810f3ce:	689b      	ldr	r3, [r3, #8]
 810f3d0:	2b00      	cmp	r3, #0
 810f3d2:	d001      	beq.n	810f3d8 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x34>
		return false; // Packet ID already in use
 810f3d4:	2300      	movs	r3, #0
 810f3d6:	e03c      	b.n	810f452 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0xae>
	if(struct_size > max_packet_size) {
 810f3d8:	693b      	ldr	r3, [r7, #16]
 810f3da:	2bff      	cmp	r3, #255	; 0xff
 810f3dc:	d901      	bls.n	810f3e2 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x3e>
		return false; // Packet size too large
 810f3de:	2300      	movs	r3, #0
 810f3e0:	e037      	b.n	810f452 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0xae>
	while(definitions_by_type[insertion_point] != nullptr) {
 810f3e2:	687a      	ldr	r2, [r7, #4]
 810f3e4:	697b      	ldr	r3, [r7, #20]
 810f3e6:	3380      	adds	r3, #128	; 0x80
 810f3e8:	009b      	lsls	r3, r3, #2
 810f3ea:	4413      	add	r3, r2
 810f3ec:	685b      	ldr	r3, [r3, #4]
 810f3ee:	2b00      	cmp	r3, #0
 810f3f0:	d015      	beq.n	810f41e <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x7a>
		if(definitions_by_type[insertion_point]->hash == hash) {
 810f3f2:	687a      	ldr	r2, [r7, #4]
 810f3f4:	697b      	ldr	r3, [r7, #20]
 810f3f6:	3380      	adds	r3, #128	; 0x80
 810f3f8:	009b      	lsls	r3, r3, #2
 810f3fa:	4413      	add	r3, r2
 810f3fc:	685b      	ldr	r3, [r3, #4]
 810f3fe:	685b      	ldr	r3, [r3, #4]
 810f400:	68fa      	ldr	r2, [r7, #12]
 810f402:	429a      	cmp	r2, r3
 810f404:	d101      	bne.n	810f40a <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x66>
			return false; // Packet type already defined
 810f406:	2300      	movs	r3, #0
 810f408:	e023      	b.n	810f452 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0xae>
		insertion_point++;
 810f40a:	697b      	ldr	r3, [r7, #20]
 810f40c:	3301      	adds	r3, #1
 810f40e:	617b      	str	r3, [r7, #20]
		if(insertion_point == 256) {
 810f410:	697b      	ldr	r3, [r7, #20]
 810f412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f416:	d1e4      	bne.n	810f3e2 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x3e>
			insertion_point = 0;
 810f418:	2300      	movs	r3, #0
 810f41a:	617b      	str	r3, [r7, #20]
	while(definitions_by_type[insertion_point] != nullptr) {
 810f41c:	e7e1      	b.n	810f3e2 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh+0x3e>
	PacketDefinition* def = &definitions_by_id[identifier & 0b00111111];
 810f41e:	78fb      	ldrb	r3, [r7, #3]
 810f420:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f424:	00db      	lsls	r3, r3, #3
 810f426:	687a      	ldr	r2, [r7, #4]
 810f428:	4413      	add	r3, r2
 810f42a:	3304      	adds	r3, #4
 810f42c:	60bb      	str	r3, [r7, #8]
	def->id = identifier;
 810f42e:	68bb      	ldr	r3, [r7, #8]
 810f430:	78fa      	ldrb	r2, [r7, #3]
 810f432:	701a      	strb	r2, [r3, #0]
	def->size = (uint8_t) struct_size;
 810f434:	693b      	ldr	r3, [r7, #16]
 810f436:	b2da      	uxtb	r2, r3
 810f438:	68bb      	ldr	r3, [r7, #8]
 810f43a:	705a      	strb	r2, [r3, #1]
	def->hash = hash;
 810f43c:	68bb      	ldr	r3, [r7, #8]
 810f43e:	68fa      	ldr	r2, [r7, #12]
 810f440:	605a      	str	r2, [r3, #4]
	definitions_by_type[insertion_point] = def;
 810f442:	687a      	ldr	r2, [r7, #4]
 810f444:	697b      	ldr	r3, [r7, #20]
 810f446:	3380      	adds	r3, #128	; 0x80
 810f448:	009b      	lsls	r3, r3, #2
 810f44a:	4413      	add	r3, r2
 810f44c:	68ba      	ldr	r2, [r7, #8]
 810f44e:	605a      	str	r2, [r3, #4]
	return true;
 810f450:	2301      	movs	r3, #1
}
 810f452:	4618      	mov	r0, r3
 810f454:	3718      	adds	r7, #24
 810f456:	46bd      	mov	sp, r7
 810f458:	bd80      	pop	{r7, pc}
 810f45a:	bf00      	nop
 810f45c:	0811447c 	.word	0x0811447c

0810f460 <_ZN10MessageBus4sendI21Science_MeasurePacketEEbPT_>:
template<typename T> bool MessageBus::send(T *message) {
 810f460:	b580      	push	{r7, lr}
 810f462:	b084      	sub	sp, #16
 810f464:	af00      	add	r7, sp, #0
 810f466:	6078      	str	r0, [r7, #4]
 810f468:	6039      	str	r1, [r7, #0]
	size_t hash = typeid(T).hash_code();
 810f46a:	4809      	ldr	r0, [pc, #36]	; (810f490 <_ZN10MessageBus4sendI21Science_MeasurePacketEEbPT_+0x30>)
 810f46c:	f7ff fac8 	bl	810ea00 <_ZNKSt9type_info9hash_codeEv>
 810f470:	60f8      	str	r0, [r7, #12]
	PacketDefinition* def = retrieve(hash);
 810f472:	68f9      	ldr	r1, [r7, #12]
 810f474:	6878      	ldr	r0, [r7, #4]
 810f476:	f000 f8d3 	bl	810f620 <_ZN10MessageBus8retrieveEj>
 810f47a:	60b8      	str	r0, [r7, #8]
	return send(def, (uint8_t*) message);
 810f47c:	683a      	ldr	r2, [r7, #0]
 810f47e:	68b9      	ldr	r1, [r7, #8]
 810f480:	6878      	ldr	r0, [r7, #4]
 810f482:	f000 f807 	bl	810f494 <_ZN10MessageBus4sendEP16PacketDefinitionPh>
 810f486:	4603      	mov	r3, r0
}
 810f488:	4618      	mov	r0, r3
 810f48a:	3710      	adds	r7, #16
 810f48c:	46bd      	mov	sp, r7
 810f48e:	bd80      	pop	{r7, pc}
 810f490:	0811447c 	.word	0x0811447c

0810f494 <_ZN10MessageBus4sendEP16PacketDefinitionPh>:

bool MessageBus::send(PacketDefinition* def, uint8_t* data) {
 810f494:	b580      	push	{r7, lr}
 810f496:	b086      	sub	sp, #24
 810f498:	af00      	add	r7, sp, #0
 810f49a:	60f8      	str	r0, [r7, #12]
 810f49c:	60b9      	str	r1, [r7, #8]
 810f49e:	607a      	str	r2, [r7, #4]
	if(def != nullptr) {
 810f4a0:	68bb      	ldr	r3, [r7, #8]
 810f4a2:	2b00      	cmp	r3, #0
 810f4a4:	d031      	beq.n	810f50a <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x76>
		uint32_t data_bytes_written = 0;
 810f4a6:	2300      	movs	r3, #0
 810f4a8:	617b      	str	r3, [r7, #20]

		while(data_bytes_written < def->size) {
 810f4aa:	68bb      	ldr	r3, [r7, #8]
 810f4ac:	785b      	ldrb	r3, [r3, #1]
 810f4ae:	461a      	mov	r2, r3
 810f4b0:	697b      	ldr	r3, [r7, #20]
 810f4b2:	4293      	cmp	r3, r2
 810f4b4:	d227      	bcs.n	810f506 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x72>
			append(&def->id, 1); // Write the packet ID for each transmission frame.
 810f4b6:	68fb      	ldr	r3, [r7, #12]
 810f4b8:	681b      	ldr	r3, [r3, #0]
 810f4ba:	3308      	adds	r3, #8
 810f4bc:	681b      	ldr	r3, [r3, #0]
 810f4be:	68b9      	ldr	r1, [r7, #8]
 810f4c0:	2201      	movs	r2, #1
 810f4c2:	68f8      	ldr	r0, [r7, #12]
 810f4c4:	4798      	blx	r3
							     // This is only to facilitate the packet reconstruction and should not increment data_bytes_written.

			uint32_t new_bytes = append(data + data_bytes_written, def->size - data_bytes_written); // Send the data
 810f4c6:	68fb      	ldr	r3, [r7, #12]
 810f4c8:	681b      	ldr	r3, [r3, #0]
 810f4ca:	3308      	adds	r3, #8
 810f4cc:	681b      	ldr	r3, [r3, #0]
 810f4ce:	6879      	ldr	r1, [r7, #4]
 810f4d0:	697a      	ldr	r2, [r7, #20]
 810f4d2:	4411      	add	r1, r2
 810f4d4:	68ba      	ldr	r2, [r7, #8]
 810f4d6:	7852      	ldrb	r2, [r2, #1]
 810f4d8:	4610      	mov	r0, r2
 810f4da:	697a      	ldr	r2, [r7, #20]
 810f4dc:	1a82      	subs	r2, r0, r2
 810f4de:	68f8      	ldr	r0, [r7, #12]
 810f4e0:	4798      	blx	r3
 810f4e2:	4603      	mov	r3, r0
 810f4e4:	613b      	str	r3, [r7, #16]

			if(new_bytes == 0) {
 810f4e6:	693b      	ldr	r3, [r7, #16]
 810f4e8:	2b00      	cmp	r3, #0
 810f4ea:	d101      	bne.n	810f4f0 <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x5c>
				return false;
 810f4ec:	2300      	movs	r3, #0
 810f4ee:	e00d      	b.n	810f50c <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x78>
			} else {
				transmit();
 810f4f0:	68fb      	ldr	r3, [r7, #12]
 810f4f2:	681b      	ldr	r3, [r3, #0]
 810f4f4:	330c      	adds	r3, #12
 810f4f6:	681b      	ldr	r3, [r3, #0]
 810f4f8:	68f8      	ldr	r0, [r7, #12]
 810f4fa:	4798      	blx	r3
				data_bytes_written += new_bytes;
 810f4fc:	697a      	ldr	r2, [r7, #20]
 810f4fe:	693b      	ldr	r3, [r7, #16]
 810f500:	4413      	add	r3, r2
 810f502:	617b      	str	r3, [r7, #20]
		while(data_bytes_written < def->size) {
 810f504:	e7d1      	b.n	810f4aa <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x16>
			}
		}

		return true;
 810f506:	2301      	movs	r3, #1
 810f508:	e000      	b.n	810f50c <_ZN10MessageBus4sendEP16PacketDefinitionPh+0x78>
	}

	return false;
 810f50a:	2300      	movs	r3, #0
}
 810f50c:	4618      	mov	r0, r3
 810f50e:	3718      	adds	r7, #24
 810f510:	46bd      	mov	sp, r7
 810f512:	bd80      	pop	{r7, pc}

0810f514 <_ZN10MessageBus7receiveEhPhm>:
 *
 * Provided an external thread calls this method with a buffer to the next incoming message,
 * dispatches the message to the appropriate message handlers.
 */
#include "Debug/Debug.h"
void MessageBus::receive(uint8_t sender_id, uint8_t *pointer, uint32_t length) {
 810f514:	b580      	push	{r7, lr}
 810f516:	b088      	sub	sp, #32
 810f518:	af00      	add	r7, sp, #0
 810f51a:	60f8      	str	r0, [r7, #12]
 810f51c:	607a      	str	r2, [r7, #4]
 810f51e:	603b      	str	r3, [r7, #0]
 810f520:	460b      	mov	r3, r1
 810f522:	72fb      	strb	r3, [r7, #11]
	if(length > 0) {
 810f524:	683b      	ldr	r3, [r7, #0]
 810f526:	2b00      	cmp	r3, #0
 810f528:	d077      	beq.n	810f61a <_ZN10MessageBus7receiveEhPhm+0x106>
		// Safe-cast verification
		uint8_t packet_id = *pointer++;
 810f52a:	687b      	ldr	r3, [r7, #4]
 810f52c:	1c5a      	adds	r2, r3, #1
 810f52e:	607a      	str	r2, [r7, #4]
 810f530:	781b      	ldrb	r3, [r3, #0]
 810f532:	777b      	strb	r3, [r7, #29]


		PacketDefinition* def = &definitions_by_id[packet_id & 0b00111111];
 810f534:	7f7b      	ldrb	r3, [r7, #29]
 810f536:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f53a:	00db      	lsls	r3, r3, #3
 810f53c:	68fa      	ldr	r2, [r7, #12]
 810f53e:	4413      	add	r3, r2
 810f540:	3304      	adds	r3, #4
 810f542:	61bb      	str	r3, [r7, #24]
		ReconstructionBuffer* indexable_buffer = &reconstruction_buffers[sender_id & 0b00111111];
 810f544:	7afb      	ldrb	r3, [r7, #11]
 810f546:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f54a:	3306      	adds	r3, #6
 810f54c:	021b      	lsls	r3, r3, #8
 810f54e:	68fa      	ldr	r2, [r7, #12]
 810f550:	4413      	add	r3, r2
 810f552:	3304      	adds	r3, #4
 810f554:	617b      	str	r3, [r7, #20]

		if(indexable_buffer->index + length > max_packet_size) {
 810f556:	697b      	ldr	r3, [r7, #20]
 810f558:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
 810f55c:	461a      	mov	r2, r3
 810f55e:	683b      	ldr	r3, [r7, #0]
 810f560:	4413      	add	r3, r2
 810f562:	2bff      	cmp	r3, #255	; 0xff
 810f564:	d904      	bls.n	810f570 <_ZN10MessageBus7receiveEhPhm+0x5c>
			indexable_buffer->index = 0; // Corrupted packet
 810f566:	697b      	ldr	r3, [r7, #20]
 810f568:	2200      	movs	r2, #0
 810f56a:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
			return;
 810f56e:	e054      	b.n	810f61a <_ZN10MessageBus7receiveEhPhm+0x106>
		}

		for(uint16_t i = 0; i < length - 1; i++) {
 810f570:	2300      	movs	r3, #0
 810f572:	83fb      	strh	r3, [r7, #30]
 810f574:	8bfa      	ldrh	r2, [r7, #30]
 810f576:	683b      	ldr	r3, [r7, #0]
 810f578:	3b01      	subs	r3, #1
 810f57a:	429a      	cmp	r2, r3
 810f57c:	d211      	bcs.n	810f5a2 <_ZN10MessageBus7receiveEhPhm+0x8e>
			indexable_buffer->buffer[indexable_buffer->index++] = *pointer++;
 810f57e:	687b      	ldr	r3, [r7, #4]
 810f580:	1c5a      	adds	r2, r3, #1
 810f582:	607a      	str	r2, [r7, #4]
 810f584:	697a      	ldr	r2, [r7, #20]
 810f586:	f892 20ff 	ldrb.w	r2, [r2, #255]	; 0xff
 810f58a:	1c51      	adds	r1, r2, #1
 810f58c:	b2c8      	uxtb	r0, r1
 810f58e:	6979      	ldr	r1, [r7, #20]
 810f590:	f881 00ff 	strb.w	r0, [r1, #255]	; 0xff
 810f594:	7819      	ldrb	r1, [r3, #0]
 810f596:	697b      	ldr	r3, [r7, #20]
 810f598:	5499      	strb	r1, [r3, r2]
		for(uint16_t i = 0; i < length - 1; i++) {
 810f59a:	8bfb      	ldrh	r3, [r7, #30]
 810f59c:	3301      	adds	r3, #1
 810f59e:	83fb      	strh	r3, [r7, #30]
 810f5a0:	e7e8      	b.n	810f574 <_ZN10MessageBus7receiveEhPhm+0x60>
		}

		if(indexable_buffer->index >= def->size) {
 810f5a2:	697b      	ldr	r3, [r7, #20]
 810f5a4:	f893 20ff 	ldrb.w	r2, [r3, #255]	; 0xff
 810f5a8:	69bb      	ldr	r3, [r7, #24]
 810f5aa:	785b      	ldrb	r3, [r3, #1]
 810f5ac:	429a      	cmp	r2, r3
 810f5ae:	d334      	bcc.n	810f61a <_ZN10MessageBus7receiveEhPhm+0x106>
			// Packet is complete. Forward buffer to handler.

			if(handlers[packet_id & 0b00111111] != nullptr) {
 810f5b0:	7f7b      	ldrb	r3, [r7, #29]
 810f5b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f5b6:	68fa      	ldr	r2, [r7, #12]
 810f5b8:	f503 538c 	add.w	r3, r3, #4480	; 0x1180
 810f5bc:	009b      	lsls	r3, r3, #2
 810f5be:	4413      	add	r3, r2
 810f5c0:	685b      	ldr	r3, [r3, #4]
 810f5c2:	2b00      	cmp	r3, #0
 810f5c4:	d00c      	beq.n	810f5e0 <_ZN10MessageBus7receiveEhPhm+0xcc>
				handlers[packet_id & 0b00111111](sender_id, indexable_buffer->buffer);
 810f5c6:	7f7b      	ldrb	r3, [r7, #29]
 810f5c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f5cc:	68fa      	ldr	r2, [r7, #12]
 810f5ce:	f503 538c 	add.w	r3, r3, #4480	; 0x1180
 810f5d2:	009b      	lsls	r3, r3, #2
 810f5d4:	4413      	add	r3, r2
 810f5d6:	685b      	ldr	r3, [r3, #4]
 810f5d8:	6979      	ldr	r1, [r7, #20]
 810f5da:	7afa      	ldrb	r2, [r7, #11]
 810f5dc:	4610      	mov	r0, r2
 810f5de:	4798      	blx	r3
			}

			if(forwarders[packet_id & 0b00111111] != nullptr) {
 810f5e0:	7f7b      	ldrb	r3, [r7, #29]
 810f5e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f5e6:	68fa      	ldr	r2, [r7, #12]
 810f5e8:	f503 538e 	add.w	r3, r3, #4544	; 0x11c0
 810f5ec:	009b      	lsls	r3, r3, #2
 810f5ee:	4413      	add	r3, r2
 810f5f0:	685b      	ldr	r3, [r3, #4]
 810f5f2:	2b00      	cmp	r3, #0
 810f5f4:	d00d      	beq.n	810f612 <_ZN10MessageBus7receiveEhPhm+0xfe>
				forwarders[packet_id & 0b00111111]->send(def, indexable_buffer->buffer);
 810f5f6:	7f7b      	ldrb	r3, [r7, #29]
 810f5f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810f5fc:	68fa      	ldr	r2, [r7, #12]
 810f5fe:	f503 538e 	add.w	r3, r3, #4544	; 0x11c0
 810f602:	009b      	lsls	r3, r3, #2
 810f604:	4413      	add	r3, r2
 810f606:	685b      	ldr	r3, [r3, #4]
 810f608:	697a      	ldr	r2, [r7, #20]
 810f60a:	69b9      	ldr	r1, [r7, #24]
 810f60c:	4618      	mov	r0, r3
 810f60e:	f7ff ff41 	bl	810f494 <_ZN10MessageBus4sendEP16PacketDefinitionPh>
			}

			indexable_buffer->index = 0;
 810f612:	697b      	ldr	r3, [r7, #20]
 810f614:	2200      	movs	r2, #0
 810f616:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
		}
	}
}
 810f61a:	3720      	adds	r7, #32
 810f61c:	46bd      	mov	sp, r7
 810f61e:	bd80      	pop	{r7, pc}

0810f620 <_ZN10MessageBus8retrieveEj>:

/*
 * Searches a packet definition matching the given type in the hash table.
 */
PacketDefinition* MessageBus::retrieve(size_t hash) {
 810f620:	b480      	push	{r7}
 810f622:	b085      	sub	sp, #20
 810f624:	af00      	add	r7, sp, #0
 810f626:	6078      	str	r0, [r7, #4]
 810f628:	6039      	str	r1, [r7, #0]
	uint32_t searchPoint = hash % 256;
 810f62a:	683b      	ldr	r3, [r7, #0]
 810f62c:	b2db      	uxtb	r3, r3
 810f62e:	60fb      	str	r3, [r7, #12]
	uint32_t searchStart = searchPoint;
 810f630:	68fb      	ldr	r3, [r7, #12]
 810f632:	60bb      	str	r3, [r7, #8]

	while(definitions_by_type[searchPoint] != nullptr) {
 810f634:	687a      	ldr	r2, [r7, #4]
 810f636:	68fb      	ldr	r3, [r7, #12]
 810f638:	3380      	adds	r3, #128	; 0x80
 810f63a:	009b      	lsls	r3, r3, #2
 810f63c:	4413      	add	r3, r2
 810f63e:	685b      	ldr	r3, [r3, #4]
 810f640:	2b00      	cmp	r3, #0
 810f642:	d01f      	beq.n	810f684 <_ZN10MessageBus8retrieveEj+0x64>
		if(definitions_by_type[searchPoint]->hash == hash) {
 810f644:	687a      	ldr	r2, [r7, #4]
 810f646:	68fb      	ldr	r3, [r7, #12]
 810f648:	3380      	adds	r3, #128	; 0x80
 810f64a:	009b      	lsls	r3, r3, #2
 810f64c:	4413      	add	r3, r2
 810f64e:	685b      	ldr	r3, [r3, #4]
 810f650:	685b      	ldr	r3, [r3, #4]
 810f652:	683a      	ldr	r2, [r7, #0]
 810f654:	429a      	cmp	r2, r3
 810f656:	d106      	bne.n	810f666 <_ZN10MessageBus8retrieveEj+0x46>
			return definitions_by_type[searchPoint];
 810f658:	687a      	ldr	r2, [r7, #4]
 810f65a:	68fb      	ldr	r3, [r7, #12]
 810f65c:	3380      	adds	r3, #128	; 0x80
 810f65e:	009b      	lsls	r3, r3, #2
 810f660:	4413      	add	r3, r2
 810f662:	685b      	ldr	r3, [r3, #4]
 810f664:	e00f      	b.n	810f686 <_ZN10MessageBus8retrieveEj+0x66>
		}

		searchPoint++;
 810f666:	68fb      	ldr	r3, [r7, #12]
 810f668:	3301      	adds	r3, #1
 810f66a:	60fb      	str	r3, [r7, #12]

		if(searchPoint == 256) {
 810f66c:	68fb      	ldr	r3, [r7, #12]
 810f66e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810f672:	d101      	bne.n	810f678 <_ZN10MessageBus8retrieveEj+0x58>
			searchPoint = 0;
 810f674:	2300      	movs	r3, #0
 810f676:	60fb      	str	r3, [r7, #12]
		}

		if(searchStart == searchPoint) {
 810f678:	68ba      	ldr	r2, [r7, #8]
 810f67a:	68fb      	ldr	r3, [r7, #12]
 810f67c:	429a      	cmp	r2, r3
 810f67e:	d000      	beq.n	810f682 <_ZN10MessageBus8retrieveEj+0x62>
	while(definitions_by_type[searchPoint] != nullptr) {
 810f680:	e7d8      	b.n	810f634 <_ZN10MessageBus8retrieveEj+0x14>
			break; // No packet definition matching the given template type
 810f682:	bf00      	nop
		}
	}

	return nullptr;
 810f684:	2300      	movs	r3, #0
}
 810f686:	4618      	mov	r0, r3
 810f688:	3714      	adds	r7, #20
 810f68a:	46bd      	mov	sp, r7
 810f68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f690:	4770      	bx	lr
	...

0810f694 <_ZN10NetworkBusC1EP8IODriver>:


#include "NetworkBus.h"
#include "Protocol/Protocol.h"

NetworkBus::NetworkBus(IODriver* driver) : IOBus(driver, network_frame, sizeof(network_frame)) {
 810f694:	b580      	push	{r7, lr}
 810f696:	b082      	sub	sp, #8
 810f698:	af00      	add	r7, sp, #0
 810f69a:	6078      	str	r0, [r7, #4]
 810f69c:	6039      	str	r1, [r7, #0]
 810f69e:	6878      	ldr	r0, [r7, #4]
 810f6a0:	687b      	ldr	r3, [r7, #4]
 810f6a2:	f503 4290 	add.w	r2, r3, #18432	; 0x4800
 810f6a6:	3211      	adds	r2, #17
 810f6a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 810f6ac:	6839      	ldr	r1, [r7, #0]
 810f6ae:	f7fe f8fd 	bl	810d8ac <_ZN5IOBusC1EP8IODriverPhm>
 810f6b2:	4a24      	ldr	r2, [pc, #144]	; (810f744 <_ZN10NetworkBusC1EP8IODriver+0xb0>)
 810f6b4:	687b      	ldr	r3, [r7, #4]
 810f6b6:	601a      	str	r2, [r3, #0]
	define<PingPacket>(0);
 810f6b8:	687b      	ldr	r3, [r7, #4]
 810f6ba:	2100      	movs	r1, #0
 810f6bc:	4618      	mov	r0, r3
 810f6be:	f7ff f9bb 	bl	810ea38 <_ZN10MessageBus6defineI10PingPacketEEbh>
	define<RequestPacket>(1);
 810f6c2:	687b      	ldr	r3, [r7, #4]
 810f6c4:	2101      	movs	r1, #1
 810f6c6:	4618      	mov	r0, r3
 810f6c8:	f7ff fa14 	bl	810eaf4 <_ZN10MessageBus6defineI13RequestPacketEEbh>
	define<ResponsePacket>(2);
 810f6cc:	687b      	ldr	r3, [r7, #4]
 810f6ce:	2102      	movs	r1, #2
 810f6d0:	4618      	mov	r0, r3
 810f6d2:	f7ff fa6d 	bl	810ebb0 <_ZN10MessageBus6defineI14ResponsePacketEEbh>
	define<ProgressPacket>(3);
 810f6d6:	687b      	ldr	r3, [r7, #4]
 810f6d8:	2103      	movs	r1, #3
 810f6da:	4618      	mov	r0, r3
 810f6dc:	f7ff fac6 	bl	810ec6c <_ZN10MessageBus6defineI14ProgressPacketEEbh>
	define<DataPacket>(4);
 810f6e0:	687b      	ldr	r3, [r7, #4]
 810f6e2:	2104      	movs	r1, #4
 810f6e4:	4618      	mov	r0, r3
 810f6e6:	f7ff fb1f 	bl	810ed28 <_ZN10MessageBus6defineI10DataPacketEEbh>
	define<Avionics_BaroTempPacket>(5);
 810f6ea:	687b      	ldr	r3, [r7, #4]
 810f6ec:	2105      	movs	r1, #5
 810f6ee:	4618      	mov	r0, r3
 810f6f0:	f7ff fbd6 	bl	810eea0 <_ZN10MessageBus6defineI23Avionics_BaroTempPacketEEbh>
	define<Avionics_AccelMagPacket>(6);
 810f6f4:	687b      	ldr	r3, [r7, #4]
 810f6f6:	2106      	movs	r1, #6
 810f6f8:	4618      	mov	r0, r3
 810f6fa:	f7ff fc49 	bl	810ef90 <_ZN10MessageBus6defineI23Avionics_AccelMagPacketEEbh>
	define<Handling_GripperPacket>(7);
 810f6fe:	687b      	ldr	r3, [r7, #4]
 810f700:	2107      	movs	r1, #7
 810f702:	4618      	mov	r0, r3
 810f704:	f7ff fcbc 	bl	810f080 <_ZN10MessageBus6defineI22Handling_GripperPacketEEbh>
	define<Power_VoltagePacket>(8);
 810f708:	687b      	ldr	r3, [r7, #4]
 810f70a:	2108      	movs	r1, #8
 810f70c:	4618      	mov	r0, r3
 810f70e:	f7ff fd2f 	bl	810f170 <_ZN10MessageBus6defineI19Power_VoltagePacketEEbh>
	define<Power_CurrentPacket>(9);
 810f712:	687b      	ldr	r3, [r7, #4]
 810f714:	2109      	movs	r1, #9
 810f716:	4618      	mov	r0, r3
 810f718:	f7ff fd88 	bl	810f22c <_ZN10MessageBus6defineI19Power_CurrentPacketEEbh>
	define<Power_SystemPacket>(10);
 810f71c:	687b      	ldr	r3, [r7, #4]
 810f71e:	210a      	movs	r1, #10
 810f720:	4618      	mov	r0, r3
 810f722:	f7ff fde1 	bl	810f2e8 <_ZN10MessageBus6defineI18Power_SystemPacketEEbh>
	define<Science_MeasurePacket>(11);
 810f726:	687b      	ldr	r3, [r7, #4]
 810f728:	210b      	movs	r1, #11
 810f72a:	4618      	mov	r0, r3
 810f72c:	f7ff fe3a 	bl	810f3a4 <_ZN10MessageBus6defineI21Science_MeasurePacketEEbh>
	define<ErrorPacket>(63);
 810f730:	687b      	ldr	r3, [r7, #4]
 810f732:	213f      	movs	r1, #63	; 0x3f
 810f734:	4618      	mov	r0, r3
 810f736:	f7ff fb55 	bl	810ede4 <_ZN10MessageBus6defineI11ErrorPacketEEbh>
}
 810f73a:	687b      	ldr	r3, [r7, #4]
 810f73c:	4618      	mov	r0, r3
 810f73e:	3708      	adds	r7, #8
 810f740:	46bd      	mov	sp, r7
 810f742:	bd80      	pop	{r7, pc}
 810f744:	08114608 	.word	0x08114608

0810f748 <_ZN10NetworkBusD1Ev>:
#include "IOBus.h"

#define NETWORK_FRAME_SIZE 256


class NetworkBus : public IOBus {
 810f748:	b580      	push	{r7, lr}
 810f74a:	b082      	sub	sp, #8
 810f74c:	af00      	add	r7, sp, #0
 810f74e:	6078      	str	r0, [r7, #4]
 810f750:	4a05      	ldr	r2, [pc, #20]	; (810f768 <_ZN10NetworkBusD1Ev+0x20>)
 810f752:	687b      	ldr	r3, [r7, #4]
 810f754:	601a      	str	r2, [r3, #0]
 810f756:	687b      	ldr	r3, [r7, #4]
 810f758:	4618      	mov	r0, r3
 810f75a:	f7ff f919 	bl	810e990 <_ZN5IOBusD1Ev>
 810f75e:	687b      	ldr	r3, [r7, #4]
 810f760:	4618      	mov	r0, r3
 810f762:	3708      	adds	r7, #8
 810f764:	46bd      	mov	sp, r7
 810f766:	bd80      	pop	{r7, pc}
 810f768:	08114608 	.word	0x08114608

0810f76c <_ZN10NetworkBusD0Ev>:
 810f76c:	b580      	push	{r7, lr}
 810f76e:	b082      	sub	sp, #8
 810f770:	af00      	add	r7, sp, #0
 810f772:	6078      	str	r0, [r7, #4]
 810f774:	6878      	ldr	r0, [r7, #4]
 810f776:	f7ff ffe7 	bl	810f748 <_ZN10NetworkBusD1Ev>
 810f77a:	f644 1114 	movw	r1, #18708	; 0x4914
 810f77e:	6878      	ldr	r0, [r7, #4]
 810f780:	f001 f995 	bl	8110aae <_ZdlPvj>
 810f784:	687b      	ldr	r3, [r7, #4]
 810f786:	4618      	mov	r0, r3
 810f788:	3708      	adds	r7, #8
 810f78a:	46bd      	mov	sp, r7
 810f78c:	bd80      	pop	{r7, pc}

0810f78e <_ZN14WatchdogThread4initEv>:
#include "iwdg.h"

#include "Debug/Debug.h"
#include "usart.h"

void WatchdogThread::init() {
 810f78e:	b480      	push	{r7}
 810f790:	b083      	sub	sp, #12
 810f792:	af00      	add	r7, sp, #0
 810f794:	6078      	str	r0, [r7, #4]

}
 810f796:	bf00      	nop
 810f798:	370c      	adds	r7, #12
 810f79a:	46bd      	mov	sp, r7
 810f79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f7a0:	4770      	bx	lr

0810f7a2 <_ZN14WatchdogThread4loopEv>:

void WatchdogThread::loop() {
 810f7a2:	b580      	push	{r7, lr}
 810f7a4:	b082      	sub	sp, #8
 810f7a6:	af00      	add	r7, sp, #0
 810f7a8:	6078      	str	r0, [r7, #4]
	HAL_IWDG_Refresh(watchdog_handle);
 810f7aa:	687b      	ldr	r3, [r7, #4]
 810f7ac:	68db      	ldr	r3, [r3, #12]
 810f7ae:	4618      	mov	r0, r3
 810f7b0:	f7f6 fd3c 	bl	810622c <HAL_IWDG_Refresh>
	osDelay(100);
 810f7b4:	2064      	movs	r0, #100	; 0x64
 810f7b6:	f7f9 fcb1 	bl	810911c <osDelay>
}
 810f7ba:	bf00      	nop
 810f7bc:	3708      	adds	r7, #8
 810f7be:	46bd      	mov	sp, r7
 810f7c0:	bd80      	pop	{r7, pc}
	...

0810f7c4 <_ZN17PotentiometerData8toStringEPc>:
};

struct PotentiometerData {
	float voltage;

	char* toString(char* buffer) {
 810f7c4:	b590      	push	{r4, r7, lr}
 810f7c6:	b083      	sub	sp, #12
 810f7c8:	af00      	add	r7, sp, #0
 810f7ca:	6078      	str	r0, [r7, #4]
 810f7cc:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "Voltage(V): %f", voltage);
 810f7ce:	687b      	ldr	r3, [r7, #4]
 810f7d0:	681b      	ldr	r3, [r3, #0]
 810f7d2:	4618      	mov	r0, r3
 810f7d4:	f7f0 ff50 	bl	8100678 <__aeabi_f2d>
 810f7d8:	4603      	mov	r3, r0
 810f7da:	460c      	mov	r4, r1
 810f7dc:	461a      	mov	r2, r3
 810f7de:	4623      	mov	r3, r4
 810f7e0:	4904      	ldr	r1, [pc, #16]	; (810f7f4 <_ZN17PotentiometerData8toStringEPc+0x30>)
 810f7e2:	6838      	ldr	r0, [r7, #0]
 810f7e4:	f002 f818 	bl	8111818 <siprintf>
		return buffer;
 810f7e8:	683b      	ldr	r3, [r7, #0]
	}
 810f7ea:	4618      	mov	r0, r3
 810f7ec:	370c      	adds	r7, #12
 810f7ee:	46bd      	mov	sp, r7
 810f7f0:	bd90      	pop	{r4, r7, pc}
 810f7f2:	bf00      	nop
 810f7f4:	08114100 	.word	0x08114100

0810f7f8 <_ZN17PotentiometerData7toArrayEPf>:

	float* toArray(float* buffer){
 810f7f8:	b480      	push	{r7}
 810f7fa:	b083      	sub	sp, #12
 810f7fc:	af00      	add	r7, sp, #0
 810f7fe:	6078      	str	r0, [r7, #4]
 810f800:	6039      	str	r1, [r7, #0]
		*buffer = voltage;
 810f802:	687b      	ldr	r3, [r7, #4]
 810f804:	681a      	ldr	r2, [r3, #0]
 810f806:	683b      	ldr	r3, [r7, #0]
 810f808:	601a      	str	r2, [r3, #0]
		return buffer;
 810f80a:	683b      	ldr	r3, [r7, #0]
	}
 810f80c:	4618      	mov	r0, r3
 810f80e:	370c      	adds	r7, #12
 810f810:	46bd      	mov	sp, r7
 810f812:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f816:	4770      	bx	lr

0810f818 <_ZN11ADC16ThreadC1EP19__I2C_HandleTypeDef>:
#include "DataStructures.h"
#include "Debug/Debug.h"

static char cbuf[256];

ADC16Thread::ADC16Thread(I2C_HandleTypeDef *hi2c)
 810f818:	b580      	push	{r7, lr}
 810f81a:	b082      	sub	sp, #8
 810f81c:	af00      	add	r7, sp, #0
 810f81e:	6078      	str	r0, [r7, #4]
 810f820:	6039      	str	r1, [r7, #0]
: Thread("ADC16"), ads(hi2c), offset(0)
 810f822:	687b      	ldr	r3, [r7, #4]
 810f824:	490c      	ldr	r1, [pc, #48]	; (810f858 <_ZN11ADC16ThreadC1EP19__I2C_HandleTypeDef+0x40>)
 810f826:	4618      	mov	r0, r3
 810f828:	f000 fe69 	bl	81104fe <_ZN6ThreadC1EPKc>
 810f82c:	4a0b      	ldr	r2, [pc, #44]	; (810f85c <_ZN11ADC16ThreadC1EP19__I2C_HandleTypeDef+0x44>)
 810f82e:	687b      	ldr	r3, [r7, #4]
 810f830:	601a      	str	r2, [r3, #0]
 810f832:	687b      	ldr	r3, [r7, #4]
 810f834:	330c      	adds	r3, #12
 810f836:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 810f860 <_ZN11ADC16ThreadC1EP19__I2C_HandleTypeDef+0x48>
 810f83a:	2248      	movs	r2, #72	; 0x48
 810f83c:	6839      	ldr	r1, [r7, #0]
 810f83e:	4618      	mov	r0, r3
 810f840:	f7fc fa7a 	bl	810bd38 <_ZN7ADS1113C1EP19__I2C_HandleTypeDefhf>
 810f844:	687b      	ldr	r3, [r7, #4]
 810f846:	f04f 0200 	mov.w	r2, #0
 810f84a:	619a      	str	r2, [r3, #24]
{}
 810f84c:	687b      	ldr	r3, [r7, #4]
 810f84e:	4618      	mov	r0, r3
 810f850:	3708      	adds	r7, #8
 810f852:	46bd      	mov	sp, r7
 810f854:	bd80      	pop	{r7, pc}
 810f856:	bf00      	nop
 810f858:	08114110 	.word	0x08114110
 810f85c:	08114678 	.word	0x08114678
 810f860:	4003126f 	.word	0x4003126f

0810f864 <_ZN11ADC16Thread4initEv>:

void ADC16Thread::init() {
 810f864:	b580      	push	{r7, lr}
 810f866:	b082      	sub	sp, #8
 810f868:	af00      	add	r7, sp, #0
 810f86a:	6078      	str	r0, [r7, #4]
	while (!ads.begin()) {
 810f86c:	687b      	ldr	r3, [r7, #4]
 810f86e:	330c      	adds	r3, #12
 810f870:	4618      	mov	r0, r3
 810f872:	f7fc fa8e 	bl	810bd92 <_ZN7ADS11135beginEv>
 810f876:	4603      	mov	r3, r0
 810f878:	f083 0301 	eor.w	r3, r3, #1
 810f87c:	b2db      	uxtb	r3, r3
 810f87e:	2b00      	cmp	r3, #0
 810f880:	d009      	beq.n	810f896 <_ZN11ADC16Thread4initEv+0x32>
			println("ADS1113 initialization failed");
 810f882:	687b      	ldr	r3, [r7, #4]
 810f884:	4908      	ldr	r1, [pc, #32]	; (810f8a8 <_ZN11ADC16Thread4initEv+0x44>)
 810f886:	4618      	mov	r0, r3
 810f888:	f000 fe8e 	bl	81105a8 <_ZN6Thread7printlnEPKcz>
		  	osDelay(500);
 810f88c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 810f890:	f7f9 fc44 	bl	810911c <osDelay>
	while (!ads.begin()) {
 810f894:	e7ea      	b.n	810f86c <_ZN11ADC16Thread4initEv+0x8>
		}
		println("ADS1113 initialized");
 810f896:	687b      	ldr	r3, [r7, #4]
 810f898:	4904      	ldr	r1, [pc, #16]	; (810f8ac <_ZN11ADC16Thread4initEv+0x48>)
 810f89a:	4618      	mov	r0, r3
 810f89c:	f000 fe84 	bl	81105a8 <_ZN6Thread7printlnEPKcz>
}
 810f8a0:	bf00      	nop
 810f8a2:	3708      	adds	r7, #8
 810f8a4:	46bd      	mov	sp, r7
 810f8a6:	bd80      	pop	{r7, pc}
 810f8a8:	08114118 	.word	0x08114118
 810f8ac:	08114138 	.word	0x08114138

0810f8b0 <_ZN11ADC16Thread4loopEv>:

void ADC16Thread::loop() { //Should this send a voltage or radial position?
 810f8b0:	b590      	push	{r4, r7, lr}
 810f8b2:	ed2d 8b02 	vpush	{d8}
 810f8b6:	b085      	sub	sp, #20
 810f8b8:	af00      	add	r7, sp, #0
 810f8ba:	6078      	str	r0, [r7, #4]
	PotentiometerData data;
	data.voltage = ads.readADC_SingleEnded()*ads.getMultiplier() - offset; //voltage[uV]
 810f8bc:	687b      	ldr	r3, [r7, #4]
 810f8be:	330c      	adds	r3, #12
 810f8c0:	2180      	movs	r1, #128	; 0x80
 810f8c2:	4618      	mov	r0, r3
 810f8c4:	f7fc fb03 	bl	810bece <_ZN7ADS111319readADC_SingleEndedEt>
 810f8c8:	4603      	mov	r3, r0
 810f8ca:	ee07 3a90 	vmov	s15, r3
 810f8ce:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 810f8d2:	687b      	ldr	r3, [r7, #4]
 810f8d4:	330c      	adds	r3, #12
 810f8d6:	4618      	mov	r0, r3
 810f8d8:	f7fc fb2e 	bl	810bf38 <_ZN7ADS111313getMultiplierEv>
 810f8dc:	eef0 7a40 	vmov.f32	s15, s0
 810f8e0:	ee28 7a27 	vmul.f32	s14, s16, s15
 810f8e4:	687b      	ldr	r3, [r7, #4]
 810f8e6:	edd3 7a06 	vldr	s15, [r3, #24]
 810f8ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 810f8ee:	edc7 7a03 	vstr	s15, [r7, #12]

	println("%s", data.toString(cbuf));
 810f8f2:	687c      	ldr	r4, [r7, #4]
 810f8f4:	f107 030c 	add.w	r3, r7, #12
 810f8f8:	4910      	ldr	r1, [pc, #64]	; (810f93c <_ZN11ADC16Thread4loopEv+0x8c>)
 810f8fa:	4618      	mov	r0, r3
 810f8fc:	f7ff ff62 	bl	810f7c4 <_ZN17PotentiometerData8toStringEPc>
 810f900:	4603      	mov	r3, r0
 810f902:	461a      	mov	r2, r3
 810f904:	490e      	ldr	r1, [pc, #56]	; (810f940 <_ZN11ADC16Thread4loopEv+0x90>)
 810f906:	4620      	mov	r0, r4
 810f908:	f000 fe4e 	bl	81105a8 <_ZN6Thread7printlnEPKcz>

	Handling_GripperPacket packet;
	data.toArray((float*) &packet);
 810f90c:	f107 0208 	add.w	r2, r7, #8
 810f910:	f107 030c 	add.w	r3, r7, #12
 810f914:	4611      	mov	r1, r2
 810f916:	4618      	mov	r0, r3
 810f918:	f7ff ff6e 	bl	810f7f8 <_ZN17PotentiometerData7toArrayEPf>
	network.send(&packet);
 810f91c:	f107 0308 	add.w	r3, r7, #8
 810f920:	4619      	mov	r1, r3
 810f922:	4808      	ldr	r0, [pc, #32]	; (810f944 <_ZN11ADC16Thread4loopEv+0x94>)
 810f924:	f7ff fc0a 	bl	810f13c <_ZN10MessageBus4sendI22Handling_GripperPacketEEbPT_>

	osDelay(100);
 810f928:	2064      	movs	r0, #100	; 0x64
 810f92a:	f7f9 fbf7 	bl	810911c <osDelay>
}
 810f92e:	bf00      	nop
 810f930:	3714      	adds	r7, #20
 810f932:	46bd      	mov	sp, r7
 810f934:	ecbd 8b02 	vpop	{d8}
 810f938:	bd90      	pop	{r4, r7, pc}
 810f93a:	bf00      	nop
 810f93c:	1000462c 	.word	0x1000462c
 810f940:	0811414c 	.word	0x0811414c
 810f944:	10004f78 	.word	0x10004f78

0810f948 <_ZN11ScienceData8toStringEPc>:
	char* toString(char* buffer) {
 810f948:	b580      	push	{r7, lr}
 810f94a:	b082      	sub	sp, #8
 810f94c:	af00      	add	r7, sp, #0
 810f94e:	6078      	str	r0, [r7, #4]
 810f950:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "Mass(kg): %lu", mass);
 810f952:	687b      	ldr	r3, [r7, #4]
 810f954:	681b      	ldr	r3, [r3, #0]
 810f956:	461a      	mov	r2, r3
 810f958:	4904      	ldr	r1, [pc, #16]	; (810f96c <_ZN11ScienceData8toStringEPc+0x24>)
 810f95a:	6838      	ldr	r0, [r7, #0]
 810f95c:	f001 ff5c 	bl	8111818 <siprintf>
		return buffer;
 810f960:	683b      	ldr	r3, [r7, #0]
	}
 810f962:	4618      	mov	r0, r3
 810f964:	3708      	adds	r7, #8
 810f966:	46bd      	mov	sp, r7
 810f968:	bd80      	pop	{r7, pc}
 810f96a:	bf00      	nop
 810f96c:	08114150 	.word	0x08114150

0810f970 <_ZN11ScienceData7toArrayEPm>:
	uint32_t* toArray(uint32_t* buffer){
 810f970:	b480      	push	{r7}
 810f972:	b083      	sub	sp, #12
 810f974:	af00      	add	r7, sp, #0
 810f976:	6078      	str	r0, [r7, #4]
 810f978:	6039      	str	r1, [r7, #0]
		*buffer = mass;
 810f97a:	687b      	ldr	r3, [r7, #4]
 810f97c:	681a      	ldr	r2, [r3, #0]
 810f97e:	683b      	ldr	r3, [r7, #0]
 810f980:	601a      	str	r2, [r3, #0]
		return buffer;
 810f982:	683b      	ldr	r3, [r7, #0]
	}
 810f984:	4618      	mov	r0, r3
 810f986:	370c      	adds	r7, #12
 810f988:	46bd      	mov	sp, r7
 810f98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810f98e:	4770      	bx	lr

0810f990 <_ZN11ADC24ThreadC1EP12GPIO_TypeDefmS1_m>:
#include "DataStructures.h"
#include "Debug/Debug.h"

static char cbuf[256];

ADC24Thread::ADC24Thread(GPIO_TypeDef *sck_gpio, uint32_t sck_pin, GPIO_TypeDef *di_gpio, uint32_t di_pin)
 810f990:	b580      	push	{r7, lr}
 810f992:	b084      	sub	sp, #16
 810f994:	af00      	add	r7, sp, #0
 810f996:	60f8      	str	r0, [r7, #12]
 810f998:	60b9      	str	r1, [r7, #8]
 810f99a:	607a      	str	r2, [r7, #4]
 810f99c:	603b      	str	r3, [r7, #0]
: Thread("ADC24"){
 810f99e:	68fb      	ldr	r3, [r7, #12]
 810f9a0:	490a      	ldr	r1, [pc, #40]	; (810f9cc <_ZN11ADC24ThreadC1EP12GPIO_TypeDefmS1_m+0x3c>)
 810f9a2:	4618      	mov	r0, r3
 810f9a4:	f000 fdab 	bl	81104fe <_ZN6ThreadC1EPKc>
 810f9a8:	4a09      	ldr	r2, [pc, #36]	; (810f9d0 <_ZN11ADC24ThreadC1EP12GPIO_TypeDefmS1_m+0x40>)
 810f9aa:	68fb      	ldr	r3, [r7, #12]
 810f9ac:	601a      	str	r2, [r3, #0]
 810f9ae:	68fb      	ldr	r3, [r7, #12]
 810f9b0:	220f      	movs	r2, #15
 810f9b2:	819a      	strh	r2, [r3, #12]
	HX711_set_pins(sck_gpio, sck_pin, di_gpio, di_pin);
 810f9b4:	69bb      	ldr	r3, [r7, #24]
 810f9b6:	683a      	ldr	r2, [r7, #0]
 810f9b8:	6879      	ldr	r1, [r7, #4]
 810f9ba:	68b8      	ldr	r0, [r7, #8]
 810f9bc:	f7fd fbae 	bl	810d11c <HX711_set_pins>
}
 810f9c0:	68fb      	ldr	r3, [r7, #12]
 810f9c2:	4618      	mov	r0, r3
 810f9c4:	3710      	adds	r7, #16
 810f9c6:	46bd      	mov	sp, r7
 810f9c8:	bd80      	pop	{r7, pc}
 810f9ca:	bf00      	nop
 810f9cc:	08114160 	.word	0x08114160
 810f9d0:	081146b0 	.word	0x081146b0

0810f9d4 <_ZN11ADC24Thread4initEv>:

void ADC24Thread::init() {
 810f9d4:	b580      	push	{r7, lr}
 810f9d6:	b082      	sub	sp, #8
 810f9d8:	af00      	add	r7, sp, #0
 810f9da:	6078      	str	r0, [r7, #4]
	HX711_init();
 810f9dc:	f7fd fbc0 	bl	810d160 <HX711_init>
	while(!HX711_isReady()){
 810f9e0:	f7fd fcba 	bl	810d358 <HX711_isReady>
 810f9e4:	4603      	mov	r3, r0
 810f9e6:	2b00      	cmp	r3, #0
 810f9e8:	bf0c      	ite	eq
 810f9ea:	2301      	moveq	r3, #1
 810f9ec:	2300      	movne	r3, #0
 810f9ee:	b2db      	uxtb	r3, r3
 810f9f0:	2b00      	cmp	r3, #0
 810f9f2:	d009      	beq.n	810fa08 <_ZN11ADC24Thread4initEv+0x34>
		println("HX711 initialization failed");
 810f9f4:	687b      	ldr	r3, [r7, #4]
 810f9f6:	4909      	ldr	r1, [pc, #36]	; (810fa1c <_ZN11ADC24Thread4initEv+0x48>)
 810f9f8:	4618      	mov	r0, r3
 810f9fa:	f000 fdd5 	bl	81105a8 <_ZN6Thread7printlnEPKcz>
		osDelay(500);
 810f9fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 810fa02:	f7f9 fb8b 	bl	810911c <osDelay>
	while(!HX711_isReady()){
 810fa06:	e7eb      	b.n	810f9e0 <_ZN11ADC24Thread4initEv+0xc>
	}
	println("HX711 initialized");
 810fa08:	687b      	ldr	r3, [r7, #4]
 810fa0a:	4905      	ldr	r1, [pc, #20]	; (810fa20 <_ZN11ADC24Thread4initEv+0x4c>)
 810fa0c:	4618      	mov	r0, r3
 810fa0e:	f000 fdcb 	bl	81105a8 <_ZN6Thread7printlnEPKcz>
}
 810fa12:	bf00      	nop
 810fa14:	3708      	adds	r7, #8
 810fa16:	46bd      	mov	sp, r7
 810fa18:	bd80      	pop	{r7, pc}
 810fa1a:	bf00      	nop
 810fa1c:	08114168 	.word	0x08114168
 810fa20:	08114184 	.word	0x08114184

0810fa24 <_ZN11ADC24Thread4loopEv>:

void ADC24Thread::loop() {
 810fa24:	b590      	push	{r4, r7, lr}
 810fa26:	b085      	sub	sp, #20
 810fa28:	af00      	add	r7, sp, #0
 810fa2a:	6078      	str	r0, [r7, #4]
	ScienceData data;
	data.mass = HX711_valueAve(nSamples);
 810fa2c:	687b      	ldr	r3, [r7, #4]
 810fa2e:	899b      	ldrh	r3, [r3, #12]
 810fa30:	4618      	mov	r0, r3
 810fa32:	f7fd fc5d 	bl	810d2f0 <HX711_valueAve>
 810fa36:	4603      	mov	r3, r0
 810fa38:	60fb      	str	r3, [r7, #12]

	println("%s", data.toString(cbuf));
 810fa3a:	687c      	ldr	r4, [r7, #4]
 810fa3c:	f107 030c 	add.w	r3, r7, #12
 810fa40:	490f      	ldr	r1, [pc, #60]	; (810fa80 <_ZN11ADC24Thread4loopEv+0x5c>)
 810fa42:	4618      	mov	r0, r3
 810fa44:	f7ff ff80 	bl	810f948 <_ZN11ScienceData8toStringEPc>
 810fa48:	4603      	mov	r3, r0
 810fa4a:	461a      	mov	r2, r3
 810fa4c:	490d      	ldr	r1, [pc, #52]	; (810fa84 <_ZN11ADC24Thread4loopEv+0x60>)
 810fa4e:	4620      	mov	r0, r4
 810fa50:	f000 fdaa 	bl	81105a8 <_ZN6Thread7printlnEPKcz>

	Science_MeasurePacket packet;
	data.toArray((uint32_t*) &packet);
 810fa54:	f107 0208 	add.w	r2, r7, #8
 810fa58:	f107 030c 	add.w	r3, r7, #12
 810fa5c:	4611      	mov	r1, r2
 810fa5e:	4618      	mov	r0, r3
 810fa60:	f7ff ff86 	bl	810f970 <_ZN11ScienceData7toArrayEPm>
	network.send(&packet);
 810fa64:	f107 0308 	add.w	r3, r7, #8
 810fa68:	4619      	mov	r1, r3
 810fa6a:	4807      	ldr	r0, [pc, #28]	; (810fa88 <_ZN11ADC24Thread4loopEv+0x64>)
 810fa6c:	f7ff fcf8 	bl	810f460 <_ZN10MessageBus4sendI21Science_MeasurePacketEEbPT_>

	osDelay(100);
 810fa70:	2064      	movs	r0, #100	; 0x64
 810fa72:	f7f9 fb53 	bl	810911c <osDelay>
}
 810fa76:	bf00      	nop
 810fa78:	3714      	adds	r7, #20
 810fa7a:	46bd      	mov	sp, r7
 810fa7c:	bd90      	pop	{r4, r7, pc}
 810fa7e:	bf00      	nop
 810fa80:	1000472c 	.word	0x1000472c
 810fa84:	08114198 	.word	0x08114198
 810fa88:	10004f78 	.word	0x10004f78

0810fa8c <_ZN8BaroData8toStringEPc>:
	char* toString(char* buffer) {
 810fa8c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 810fa90:	b086      	sub	sp, #24
 810fa92:	af04      	add	r7, sp, #16
 810fa94:	6078      	str	r0, [r7, #4]
 810fa96:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "Tmp: %f, Prs: %f, Hum: %f", temperature, pressure, humidity);
 810fa98:	687b      	ldr	r3, [r7, #4]
 810fa9a:	681b      	ldr	r3, [r3, #0]
 810fa9c:	4618      	mov	r0, r3
 810fa9e:	f7f0 fdeb 	bl	8100678 <__aeabi_f2d>
 810faa2:	4680      	mov	r8, r0
 810faa4:	4689      	mov	r9, r1
 810faa6:	687b      	ldr	r3, [r7, #4]
 810faa8:	685b      	ldr	r3, [r3, #4]
 810faaa:	4618      	mov	r0, r3
 810faac:	f7f0 fde4 	bl	8100678 <__aeabi_f2d>
 810fab0:	4604      	mov	r4, r0
 810fab2:	460d      	mov	r5, r1
 810fab4:	687b      	ldr	r3, [r7, #4]
 810fab6:	689b      	ldr	r3, [r3, #8]
 810fab8:	4618      	mov	r0, r3
 810faba:	f7f0 fddd 	bl	8100678 <__aeabi_f2d>
 810fabe:	4602      	mov	r2, r0
 810fac0:	460b      	mov	r3, r1
 810fac2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810fac6:	e9cd 4500 	strd	r4, r5, [sp]
 810faca:	4642      	mov	r2, r8
 810facc:	464b      	mov	r3, r9
 810face:	4905      	ldr	r1, [pc, #20]	; (810fae4 <_ZN8BaroData8toStringEPc+0x58>)
 810fad0:	6838      	ldr	r0, [r7, #0]
 810fad2:	f001 fea1 	bl	8111818 <siprintf>
		return buffer;
 810fad6:	683b      	ldr	r3, [r7, #0]
	}
 810fad8:	4618      	mov	r0, r3
 810fada:	3708      	adds	r7, #8
 810fadc:	46bd      	mov	sp, r7
 810fade:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 810fae2:	bf00      	nop
 810fae4:	0811419c 	.word	0x0811419c

0810fae8 <_ZN8BaroData7toArrayEPf>:
	float* toArray(float* buffer) {
 810fae8:	b480      	push	{r7}
 810faea:	b083      	sub	sp, #12
 810faec:	af00      	add	r7, sp, #0
 810faee:	6078      	str	r0, [r7, #4]
 810faf0:	6039      	str	r1, [r7, #0]
		buffer[0] = pressure;
 810faf2:	687b      	ldr	r3, [r7, #4]
 810faf4:	685a      	ldr	r2, [r3, #4]
 810faf6:	683b      	ldr	r3, [r7, #0]
 810faf8:	601a      	str	r2, [r3, #0]
		buffer[1] = temperature;
 810fafa:	683b      	ldr	r3, [r7, #0]
 810fafc:	3304      	adds	r3, #4
 810fafe:	687a      	ldr	r2, [r7, #4]
 810fb00:	6812      	ldr	r2, [r2, #0]
 810fb02:	601a      	str	r2, [r3, #0]
		buffer[2] = humidity;
 810fb04:	683b      	ldr	r3, [r7, #0]
 810fb06:	3308      	adds	r3, #8
 810fb08:	687a      	ldr	r2, [r7, #4]
 810fb0a:	6892      	ldr	r2, [r2, #8]
 810fb0c:	601a      	str	r2, [r3, #0]
		return buffer;
 810fb0e:	683b      	ldr	r3, [r7, #0]
	}
 810fb10:	4618      	mov	r0, r3
 810fb12:	370c      	adds	r7, #12
 810fb14:	46bd      	mov	sp, r7
 810fb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 810fb1a:	4770      	bx	lr

0810fb1c <_ZN15BarometerThread4initEv>:
#include "Debug/Debug.h"


static char cbuf[128];

void BarometerThread::init() {
 810fb1c:	b580      	push	{r7, lr}
 810fb1e:	b082      	sub	sp, #8
 810fb20:	af00      	add	r7, sp, #0
 810fb22:	6078      	str	r0, [r7, #4]
	bmp280_init_default_params(&bmp280.params);
 810fb24:	687b      	ldr	r3, [r7, #4]
 810fb26:	3338      	adds	r3, #56	; 0x38
 810fb28:	4618      	mov	r0, r3
 810fb2a:	f7fc fa14 	bl	810bf56 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 810fb2e:	687b      	ldr	r3, [r7, #4]
 810fb30:	2276      	movs	r2, #118	; 0x76
 810fb32:	861a      	strh	r2, [r3, #48]	; 0x30
	bmp280.i2c = hi2c;
 810fb34:	687b      	ldr	r3, [r7, #4]
 810fb36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810fb38:	687b      	ldr	r3, [r7, #4]
 810fb3a:	635a      	str	r2, [r3, #52]	; 0x34

	//portENTER_CRITICAL();
	while (!bmp280_init(&bmp280, &bmp280.params)) {
 810fb3c:	687b      	ldr	r3, [r7, #4]
 810fb3e:	f103 020c 	add.w	r2, r3, #12
 810fb42:	687b      	ldr	r3, [r7, #4]
 810fb44:	3338      	adds	r3, #56	; 0x38
 810fb46:	4619      	mov	r1, r3
 810fb48:	4610      	mov	r0, r2
 810fb4a:	f7fc fb7f 	bl	810c24c <bmp280_init>
 810fb4e:	4603      	mov	r3, r0
 810fb50:	f083 0301 	eor.w	r3, r3, #1
 810fb54:	b2db      	uxtb	r3, r3
 810fb56:	2b00      	cmp	r3, #0
 810fb58:	d009      	beq.n	810fb6e <_ZN15BarometerThread4initEv+0x52>
		//portEXIT_CRITICAL();
		println("BMP280 initialization failed");
 810fb5a:	687b      	ldr	r3, [r7, #4]
 810fb5c:	4908      	ldr	r1, [pc, #32]	; (810fb80 <_ZN15BarometerThread4initEv+0x64>)
 810fb5e:	4618      	mov	r0, r3
 810fb60:	f000 fd22 	bl	81105a8 <_ZN6Thread7printlnEPKcz>
	  	osDelay(500);
 810fb64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 810fb68:	f7f9 fad8 	bl	810911c <osDelay>
	while (!bmp280_init(&bmp280, &bmp280.params)) {
 810fb6c:	e7e6      	b.n	810fb3c <_ZN15BarometerThread4initEv+0x20>
	}
	//portEXIT_CRITICAL();

	println("BMP280 initialized");
 810fb6e:	687b      	ldr	r3, [r7, #4]
 810fb70:	4904      	ldr	r1, [pc, #16]	; (810fb84 <_ZN15BarometerThread4initEv+0x68>)
 810fb72:	4618      	mov	r0, r3
 810fb74:	f000 fd18 	bl	81105a8 <_ZN6Thread7printlnEPKcz>
}
 810fb78:	bf00      	nop
 810fb7a:	3708      	adds	r7, #8
 810fb7c:	46bd      	mov	sp, r7
 810fb7e:	bd80      	pop	{r7, pc}
 810fb80:	081141b8 	.word	0x081141b8
 810fb84:	081141d8 	.word	0x081141d8

0810fb88 <_ZN15BarometerThread4loopEv>:

static Avionics_BaroTempPacket packet;
static BaroData data;
void BarometerThread::loop() {
 810fb88:	b590      	push	{r4, r7, lr}
 810fb8a:	b083      	sub	sp, #12
 810fb8c:	af00      	add	r7, sp, #0
 810fb8e:	6078      	str	r0, [r7, #4]
	bmp280_read_float(&bmp280, &data.temperature, &data.pressure, &data.humidity);
 810fb90:	687b      	ldr	r3, [r7, #4]
 810fb92:	f103 000c 	add.w	r0, r3, #12
 810fb96:	4b0f      	ldr	r3, [pc, #60]	; (810fbd4 <_ZN15BarometerThread4loopEv+0x4c>)
 810fb98:	4a0f      	ldr	r2, [pc, #60]	; (810fbd8 <_ZN15BarometerThread4loopEv+0x50>)
 810fb9a:	4910      	ldr	r1, [pc, #64]	; (810fbdc <_ZN15BarometerThread4loopEv+0x54>)
 810fb9c:	f7fc feaa 	bl	810c8f4 <bmp280_read_float>

	println("%s", data.toString(cbuf));
 810fba0:	687c      	ldr	r4, [r7, #4]
 810fba2:	490f      	ldr	r1, [pc, #60]	; (810fbe0 <_ZN15BarometerThread4loopEv+0x58>)
 810fba4:	480d      	ldr	r0, [pc, #52]	; (810fbdc <_ZN15BarometerThread4loopEv+0x54>)
 810fba6:	f7ff ff71 	bl	810fa8c <_ZN8BaroData8toStringEPc>
 810fbaa:	4603      	mov	r3, r0
 810fbac:	461a      	mov	r2, r3
 810fbae:	490d      	ldr	r1, [pc, #52]	; (810fbe4 <_ZN15BarometerThread4loopEv+0x5c>)
 810fbb0:	4620      	mov	r0, r4
 810fbb2:	f000 fcf9 	bl	81105a8 <_ZN6Thread7printlnEPKcz>

	data.toArray((float*) &packet);
 810fbb6:	490c      	ldr	r1, [pc, #48]	; (810fbe8 <_ZN15BarometerThread4loopEv+0x60>)
 810fbb8:	4808      	ldr	r0, [pc, #32]	; (810fbdc <_ZN15BarometerThread4loopEv+0x54>)
 810fbba:	f7ff ff95 	bl	810fae8 <_ZN8BaroData7toArrayEPf>

	network.send(&packet);
 810fbbe:	490a      	ldr	r1, [pc, #40]	; (810fbe8 <_ZN15BarometerThread4loopEv+0x60>)
 810fbc0:	480a      	ldr	r0, [pc, #40]	; (810fbec <_ZN15BarometerThread4loopEv+0x64>)
 810fbc2:	f7ff f9cb 	bl	810ef5c <_ZN10MessageBus4sendI23Avionics_BaroTempPacketEEbPT_>

	osDelay(200);
 810fbc6:	20c8      	movs	r0, #200	; 0xc8
 810fbc8:	f7f9 faa8 	bl	810911c <osDelay>
}
 810fbcc:	bf00      	nop
 810fbce:	370c      	adds	r7, #12
 810fbd0:	46bd      	mov	sp, r7
 810fbd2:	bd90      	pop	{r4, r7, pc}
 810fbd4:	100048bc 	.word	0x100048bc
 810fbd8:	100048b8 	.word	0x100048b8
 810fbdc:	100048b4 	.word	0x100048b4
 810fbe0:	1000482c 	.word	0x1000482c
 810fbe4:	081141ec 	.word	0x081141ec
 810fbe8:	100048ac 	.word	0x100048ac
 810fbec:	10004f78 	.word	0x10004f78

0810fbf0 <_ZN6Vector8toStringEPc>:
	char* toString(char* buffer) {
 810fbf0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 810fbf4:	b086      	sub	sp, #24
 810fbf6:	af04      	add	r7, sp, #16
 810fbf8:	6078      	str	r0, [r7, #4]
 810fbfa:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "[%f %f %f]", x, y, z);
 810fbfc:	687b      	ldr	r3, [r7, #4]
 810fbfe:	681b      	ldr	r3, [r3, #0]
 810fc00:	4618      	mov	r0, r3
 810fc02:	f7f0 fd39 	bl	8100678 <__aeabi_f2d>
 810fc06:	4680      	mov	r8, r0
 810fc08:	4689      	mov	r9, r1
 810fc0a:	687b      	ldr	r3, [r7, #4]
 810fc0c:	685b      	ldr	r3, [r3, #4]
 810fc0e:	4618      	mov	r0, r3
 810fc10:	f7f0 fd32 	bl	8100678 <__aeabi_f2d>
 810fc14:	4604      	mov	r4, r0
 810fc16:	460d      	mov	r5, r1
 810fc18:	687b      	ldr	r3, [r7, #4]
 810fc1a:	689b      	ldr	r3, [r3, #8]
 810fc1c:	4618      	mov	r0, r3
 810fc1e:	f7f0 fd2b 	bl	8100678 <__aeabi_f2d>
 810fc22:	4602      	mov	r2, r0
 810fc24:	460b      	mov	r3, r1
 810fc26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810fc2a:	e9cd 4500 	strd	r4, r5, [sp]
 810fc2e:	4642      	mov	r2, r8
 810fc30:	464b      	mov	r3, r9
 810fc32:	4905      	ldr	r1, [pc, #20]	; (810fc48 <_ZN6Vector8toStringEPc+0x58>)
 810fc34:	6838      	ldr	r0, [r7, #0]
 810fc36:	f001 fdef 	bl	8111818 <siprintf>
		return buffer;
 810fc3a:	683b      	ldr	r3, [r7, #0]
	}
 810fc3c:	4618      	mov	r0, r3
 810fc3e:	3708      	adds	r7, #8
 810fc40:	46bd      	mov	sp, r7
 810fc42:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 810fc46:	bf00      	nop
 810fc48:	081141f0 	.word	0x081141f0

0810fc4c <_ZN6Vector7toArrayEPf>:
	float* toArray(float* buffer) {
 810fc4c:	b480      	push	{r7}
 810fc4e:	b083      	sub	sp, #12
 810fc50:	af00      	add	r7, sp, #0
 810fc52:	6078      	str	r0, [r7, #4]
 810fc54:	6039      	str	r1, [r7, #0]
		buffer[0] = x;
 810fc56:	687b      	ldr	r3, [r7, #4]
 810fc58:	681a      	ldr	r2, [r3, #0]
 810fc5a:	683b      	ldr	r3, [r7, #0]
 810fc5c:	601a      	str	r2, [r3, #0]
		buffer[1] = y;
 810fc5e:	683b      	ldr	r3, [r7, #0]
 810fc60:	3304      	adds	r3, #4
 810fc62:	687a      	ldr	r2, [r7, #4]
 810fc64:	6852      	ldr	r2, [r2, #4]
 810fc66:	601a      	str	r2, [r3, #0]
		buffer[2] = z;
 810fc68:	683b      	ldr	r3, [r7, #0]
 810fc6a:	3308      	adds	r3, #8
 810fc6c:	687a      	ldr	r2, [r7, #4]
 810fc6e:	6892      	ldr	r2, [r2, #8]
 810fc70:	601a      	str	r2, [r3, #0]
		return buffer;
 810fc72:	683b      	ldr	r3, [r7, #0]
	}
 810fc74:	4618      	mov	r0, r3
 810fc76:	370c      	adds	r7, #12
 810fc78:	46bd      	mov	sp, r7
 810fc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810fc7e:	4770      	bx	lr

0810fc80 <_ZN7IMUData8toStringEPc>:
	char* toString(char* buffer) {
 810fc80:	b5b0      	push	{r4, r5, r7, lr}
 810fc82:	b084      	sub	sp, #16
 810fc84:	af02      	add	r7, sp, #8
 810fc86:	6078      	str	r0, [r7, #4]
 810fc88:	6039      	str	r1, [r7, #0]
		sprintf(buffer, "Acc: %s, Ang: %s, Mag: %s", accel.toString(buf), gyro.toString(buf + 32), mag.toString(buf + 64));
 810fc8a:	687b      	ldr	r3, [r7, #4]
 810fc8c:	4910      	ldr	r1, [pc, #64]	; (810fcd0 <_ZN7IMUData8toStringEPc+0x50>)
 810fc8e:	4618      	mov	r0, r3
 810fc90:	f7ff ffae 	bl	810fbf0 <_ZN6Vector8toStringEPc>
 810fc94:	4604      	mov	r4, r0
 810fc96:	687b      	ldr	r3, [r7, #4]
 810fc98:	330c      	adds	r3, #12
 810fc9a:	4a0e      	ldr	r2, [pc, #56]	; (810fcd4 <_ZN7IMUData8toStringEPc+0x54>)
 810fc9c:	4611      	mov	r1, r2
 810fc9e:	4618      	mov	r0, r3
 810fca0:	f7ff ffa6 	bl	810fbf0 <_ZN6Vector8toStringEPc>
 810fca4:	4605      	mov	r5, r0
 810fca6:	687b      	ldr	r3, [r7, #4]
 810fca8:	3318      	adds	r3, #24
 810fcaa:	4a0b      	ldr	r2, [pc, #44]	; (810fcd8 <_ZN7IMUData8toStringEPc+0x58>)
 810fcac:	4611      	mov	r1, r2
 810fcae:	4618      	mov	r0, r3
 810fcb0:	f7ff ff9e 	bl	810fbf0 <_ZN6Vector8toStringEPc>
 810fcb4:	4603      	mov	r3, r0
 810fcb6:	9300      	str	r3, [sp, #0]
 810fcb8:	462b      	mov	r3, r5
 810fcba:	4622      	mov	r2, r4
 810fcbc:	4907      	ldr	r1, [pc, #28]	; (810fcdc <_ZN7IMUData8toStringEPc+0x5c>)
 810fcbe:	6838      	ldr	r0, [r7, #0]
 810fcc0:	f001 fdaa 	bl	8111818 <siprintf>
		return buffer;
 810fcc4:	683b      	ldr	r3, [r7, #0]
	}
 810fcc6:	4618      	mov	r0, r3
 810fcc8:	3708      	adds	r7, #8
 810fcca:	46bd      	mov	sp, r7
 810fccc:	bdb0      	pop	{r4, r5, r7, pc}
 810fcce:	bf00      	nop
 810fcd0:	100048c0 	.word	0x100048c0
 810fcd4:	100048e0 	.word	0x100048e0
 810fcd8:	10004900 	.word	0x10004900
 810fcdc:	081141fc 	.word	0x081141fc

0810fce0 <_ZN7IMUData7toArrayEPf>:
	float* toArray(float* buffer) {
 810fce0:	b580      	push	{r7, lr}
 810fce2:	b082      	sub	sp, #8
 810fce4:	af00      	add	r7, sp, #0
 810fce6:	6078      	str	r0, [r7, #4]
 810fce8:	6039      	str	r1, [r7, #0]
		accel.toArray(buffer);
 810fcea:	687b      	ldr	r3, [r7, #4]
 810fcec:	6839      	ldr	r1, [r7, #0]
 810fcee:	4618      	mov	r0, r3
 810fcf0:	f7ff ffac 	bl	810fc4c <_ZN6Vector7toArrayEPf>
		gyro.toArray(buffer + 3);
 810fcf4:	687b      	ldr	r3, [r7, #4]
 810fcf6:	f103 020c 	add.w	r2, r3, #12
 810fcfa:	683b      	ldr	r3, [r7, #0]
 810fcfc:	330c      	adds	r3, #12
 810fcfe:	4619      	mov	r1, r3
 810fd00:	4610      	mov	r0, r2
 810fd02:	f7ff ffa3 	bl	810fc4c <_ZN6Vector7toArrayEPf>
		mag.toArray(buffer + 6);
 810fd06:	687b      	ldr	r3, [r7, #4]
 810fd08:	f103 0218 	add.w	r2, r3, #24
 810fd0c:	683b      	ldr	r3, [r7, #0]
 810fd0e:	3318      	adds	r3, #24
 810fd10:	4619      	mov	r1, r3
 810fd12:	4610      	mov	r0, r2
 810fd14:	f7ff ff9a 	bl	810fc4c <_ZN6Vector7toArrayEPf>
		return buffer;
 810fd18:	683b      	ldr	r3, [r7, #0]
	}
 810fd1a:	4618      	mov	r0, r3
 810fd1c:	3708      	adds	r7, #8
 810fd1e:	46bd      	mov	sp, r7
 810fd20:	bd80      	pop	{r7, pc}
	...

0810fd24 <_ZN9IMUThread4initEv>:
#include "Telemetry.h"


static char cbuf[256];

void IMUThread::init() {
 810fd24:	b590      	push	{r4, r7, lr}
 810fd26:	b087      	sub	sp, #28
 810fd28:	af00      	add	r7, sp, #0
 810fd2a:	6078      	str	r0, [r7, #4]
	bno055_assignI2C(this->hi2c);
 810fd2c:	687b      	ldr	r3, [r7, #4]
 810fd2e:	68db      	ldr	r3, [r3, #12]
 810fd30:	4618      	mov	r0, r3
 810fd32:	f7fd f8a7 	bl	810ce84 <bno055_assignI2C>
	bno055_setup();
 810fd36:	f7fc fe69 	bl	810ca0c <bno055_setup>
	bno055_setOperationModeNDOF();
 810fd3a:	f7fc fe54 	bl	810c9e6 <bno055_setOperationModeNDOF>

	BaroData data;
	println("%s", data.toString(cbuf));
 810fd3e:	687c      	ldr	r4, [r7, #4]
 810fd40:	f107 030c 	add.w	r3, r7, #12
 810fd44:	4917      	ldr	r1, [pc, #92]	; (810fda4 <_ZN9IMUThread4initEv+0x80>)
 810fd46:	4618      	mov	r0, r3
 810fd48:	f7ff fea0 	bl	810fa8c <_ZN8BaroData8toStringEPc>
 810fd4c:	4603      	mov	r3, r0
 810fd4e:	461a      	mov	r2, r3
 810fd50:	4915      	ldr	r1, [pc, #84]	; (810fda8 <_ZN9IMUThread4initEv+0x84>)
 810fd52:	4620      	mov	r0, r4
 810fd54:	f000 fc28 	bl	81105a8 <_ZN6Thread7printlnEPKcz>


	while(bno055_getSystemError() != BNO055_SYSTEM_ERROR_NO_ERROR) {
 810fd58:	f7fc fe75 	bl	810ca46 <bno055_getSystemError>
 810fd5c:	4603      	mov	r3, r0
 810fd5e:	2b00      	cmp	r3, #0
 810fd60:	bf14      	ite	ne
 810fd62:	2301      	movne	r3, #1
 810fd64:	2300      	moveq	r3, #0
 810fd66:	b2db      	uxtb	r3, r3
 810fd68:	2b00      	cmp	r3, #0
 810fd6a:	d012      	beq.n	810fd92 <_ZN9IMUThread4initEv+0x6e>
		osDelay(500);
 810fd6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 810fd70:	f7f9 f9d4 	bl	810911c <osDelay>
		println("BNO055 initialization failed");
 810fd74:	687b      	ldr	r3, [r7, #4]
 810fd76:	490d      	ldr	r1, [pc, #52]	; (810fdac <_ZN9IMUThread4initEv+0x88>)
 810fd78:	4618      	mov	r0, r3
 810fd7a:	f000 fc15 	bl	81105a8 <_ZN6Thread7printlnEPKcz>

		bno055_assignI2C(this->hi2c);
 810fd7e:	687b      	ldr	r3, [r7, #4]
 810fd80:	68db      	ldr	r3, [r3, #12]
 810fd82:	4618      	mov	r0, r3
 810fd84:	f7fd f87e 	bl	810ce84 <bno055_assignI2C>
		bno055_setup();
 810fd88:	f7fc fe40 	bl	810ca0c <bno055_setup>
		bno055_setOperationModeNDOF();
 810fd8c:	f7fc fe2b 	bl	810c9e6 <bno055_setOperationModeNDOF>
	while(bno055_getSystemError() != BNO055_SYSTEM_ERROR_NO_ERROR) {
 810fd90:	e7e2      	b.n	810fd58 <_ZN9IMUThread4initEv+0x34>
	}

	println("BNO055 initialized");
 810fd92:	687b      	ldr	r3, [r7, #4]
 810fd94:	4906      	ldr	r1, [pc, #24]	; (810fdb0 <_ZN9IMUThread4initEv+0x8c>)
 810fd96:	4618      	mov	r0, r3
 810fd98:	f000 fc06 	bl	81105a8 <_ZN6Thread7printlnEPKcz>
}
 810fd9c:	bf00      	nop
 810fd9e:	371c      	adds	r7, #28
 810fda0:	46bd      	mov	sp, r7
 810fda2:	bd90      	pop	{r4, r7, pc}
 810fda4:	10004920 	.word	0x10004920
 810fda8:	08114234 	.word	0x08114234
 810fdac:	08114238 	.word	0x08114238
 810fdb0:	08114258 	.word	0x08114258

0810fdb4 <_ZN9IMUThread4loopEv>:

void IMUThread::loop() {
 810fdb4:	b590      	push	{r4, r7, lr}
 810fdb6:	b0a5      	sub	sp, #148	; 0x94
 810fdb8:	af00      	add	r7, sp, #0
 810fdba:	6078      	str	r0, [r7, #4]
	static IMUData data;

	data.accel = bnoVectorToVector(bno055_getVectorAccelerometer());
 810fdbc:	f7fc ff98 	bl	810ccf0 <bno055_getVectorAccelerometer>
 810fdc0:	eeb0 4a40 	vmov.f32	s8, s0
 810fdc4:	eef0 4a60 	vmov.f32	s9, s1
 810fdc8:	eeb0 5a41 	vmov.f32	s10, s2
 810fdcc:	eef0 5a61 	vmov.f32	s11, s3
 810fdd0:	eeb0 6a42 	vmov.f32	s12, s4
 810fdd4:	eef0 6a62 	vmov.f32	s13, s5
 810fdd8:	eeb0 7a43 	vmov.f32	s14, s6
 810fddc:	eef0 7a63 	vmov.f32	s15, s7
 810fde0:	ed87 4b0c 	vstr	d4, [r7, #48]	; 0x30
 810fde4:	ed87 5b0e 	vstr	d5, [r7, #56]	; 0x38
 810fde8:	ed87 6b10 	vstr	d6, [r7, #64]	; 0x40
 810fdec:	ed87 7b12 	vstr	d7, [r7, #72]	; 0x48
 810fdf0:	4c64      	ldr	r4, [pc, #400]	; (810ff84 <_ZN9IMUThread4loopEv+0x1d0>)
 810fdf2:	ed97 4b0c 	vldr	d4, [r7, #48]	; 0x30
 810fdf6:	ed97 5b0e 	vldr	d5, [r7, #56]	; 0x38
 810fdfa:	ed97 6b10 	vldr	d6, [r7, #64]	; 0x40
 810fdfe:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 810fe02:	eeb0 0a44 	vmov.f32	s0, s8
 810fe06:	eef0 0a64 	vmov.f32	s1, s9
 810fe0a:	eeb0 1a45 	vmov.f32	s2, s10
 810fe0e:	eef0 1a65 	vmov.f32	s3, s11
 810fe12:	eeb0 2a46 	vmov.f32	s4, s12
 810fe16:	eef0 2a66 	vmov.f32	s5, s13
 810fe1a:	eeb0 3a47 	vmov.f32	s6, s14
 810fe1e:	eef0 3a67 	vmov.f32	s7, s15
 810fe22:	6878      	ldr	r0, [r7, #4]
 810fe24:	f000 f8b6 	bl	810ff94 <_ZN9IMUThread17bnoVectorToVectorE15bno055_vector_t>
 810fe28:	eef0 6a40 	vmov.f32	s13, s0
 810fe2c:	eeb0 7a60 	vmov.f32	s14, s1
 810fe30:	eef0 7a41 	vmov.f32	s15, s2
 810fe34:	edc4 6a00 	vstr	s13, [r4]
 810fe38:	ed84 7a01 	vstr	s14, [r4, #4]
 810fe3c:	edc4 7a02 	vstr	s15, [r4, #8]
	data.gyro = bnoVectorToVector(bno055_getVectorEuler());
 810fe40:	f7fc ff99 	bl	810cd76 <bno055_getVectorEuler>
 810fe44:	eeb0 4a40 	vmov.f32	s8, s0
 810fe48:	eef0 4a60 	vmov.f32	s9, s1
 810fe4c:	eeb0 5a41 	vmov.f32	s10, s2
 810fe50:	eef0 5a61 	vmov.f32	s11, s3
 810fe54:	eeb0 6a42 	vmov.f32	s12, s4
 810fe58:	eef0 6a62 	vmov.f32	s13, s5
 810fe5c:	eeb0 7a43 	vmov.f32	s14, s6
 810fe60:	eef0 7a63 	vmov.f32	s15, s7
 810fe64:	ed87 4b14 	vstr	d4, [r7, #80]	; 0x50
 810fe68:	ed87 5b16 	vstr	d5, [r7, #88]	; 0x58
 810fe6c:	ed87 6b18 	vstr	d6, [r7, #96]	; 0x60
 810fe70:	ed87 7b1a 	vstr	d7, [r7, #104]	; 0x68
 810fe74:	4c43      	ldr	r4, [pc, #268]	; (810ff84 <_ZN9IMUThread4loopEv+0x1d0>)
 810fe76:	ed97 4b14 	vldr	d4, [r7, #80]	; 0x50
 810fe7a:	ed97 5b16 	vldr	d5, [r7, #88]	; 0x58
 810fe7e:	ed97 6b18 	vldr	d6, [r7, #96]	; 0x60
 810fe82:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 810fe86:	eeb0 0a44 	vmov.f32	s0, s8
 810fe8a:	eef0 0a64 	vmov.f32	s1, s9
 810fe8e:	eeb0 1a45 	vmov.f32	s2, s10
 810fe92:	eef0 1a65 	vmov.f32	s3, s11
 810fe96:	eeb0 2a46 	vmov.f32	s4, s12
 810fe9a:	eef0 2a66 	vmov.f32	s5, s13
 810fe9e:	eeb0 3a47 	vmov.f32	s6, s14
 810fea2:	eef0 3a67 	vmov.f32	s7, s15
 810fea6:	6878      	ldr	r0, [r7, #4]
 810fea8:	f000 f874 	bl	810ff94 <_ZN9IMUThread17bnoVectorToVectorE15bno055_vector_t>
 810feac:	eef0 6a40 	vmov.f32	s13, s0
 810feb0:	eeb0 7a60 	vmov.f32	s14, s1
 810feb4:	eef0 7a41 	vmov.f32	s15, s2
 810feb8:	edc4 6a03 	vstr	s13, [r4, #12]
 810febc:	ed84 7a04 	vstr	s14, [r4, #16]
 810fec0:	edc4 7a05 	vstr	s15, [r4, #20]
	data.mag = bnoVectorToVector(bno055_getVectorGravity());
 810fec4:	f7fc ff9a 	bl	810cdfc <bno055_getVectorGravity>
 810fec8:	eeb0 4a40 	vmov.f32	s8, s0
 810fecc:	eef0 4a60 	vmov.f32	s9, s1
 810fed0:	eeb0 5a41 	vmov.f32	s10, s2
 810fed4:	eef0 5a61 	vmov.f32	s11, s3
 810fed8:	eeb0 6a42 	vmov.f32	s12, s4
 810fedc:	eef0 6a62 	vmov.f32	s13, s5
 810fee0:	eeb0 7a43 	vmov.f32	s14, s6
 810fee4:	eef0 7a63 	vmov.f32	s15, s7
 810fee8:	ed87 4b1c 	vstr	d4, [r7, #112]	; 0x70
 810feec:	ed87 5b1e 	vstr	d5, [r7, #120]	; 0x78
 810fef0:	ed87 6b20 	vstr	d6, [r7, #128]	; 0x80
 810fef4:	ed87 7b22 	vstr	d7, [r7, #136]	; 0x88
 810fef8:	4c22      	ldr	r4, [pc, #136]	; (810ff84 <_ZN9IMUThread4loopEv+0x1d0>)
 810fefa:	ed97 4b1c 	vldr	d4, [r7, #112]	; 0x70
 810fefe:	ed97 5b1e 	vldr	d5, [r7, #120]	; 0x78
 810ff02:	ed97 6b20 	vldr	d6, [r7, #128]	; 0x80
 810ff06:	ed97 7b22 	vldr	d7, [r7, #136]	; 0x88
 810ff0a:	eeb0 0a44 	vmov.f32	s0, s8
 810ff0e:	eef0 0a64 	vmov.f32	s1, s9
 810ff12:	eeb0 1a45 	vmov.f32	s2, s10
 810ff16:	eef0 1a65 	vmov.f32	s3, s11
 810ff1a:	eeb0 2a46 	vmov.f32	s4, s12
 810ff1e:	eef0 2a66 	vmov.f32	s5, s13
 810ff22:	eeb0 3a47 	vmov.f32	s6, s14
 810ff26:	eef0 3a67 	vmov.f32	s7, s15
 810ff2a:	6878      	ldr	r0, [r7, #4]
 810ff2c:	f000 f832 	bl	810ff94 <_ZN9IMUThread17bnoVectorToVectorE15bno055_vector_t>
 810ff30:	eef0 6a40 	vmov.f32	s13, s0
 810ff34:	eeb0 7a60 	vmov.f32	s14, s1
 810ff38:	eef0 7a41 	vmov.f32	s15, s2
 810ff3c:	edc4 6a06 	vstr	s13, [r4, #24]
 810ff40:	ed84 7a07 	vstr	s14, [r4, #28]
 810ff44:	edc4 7a08 	vstr	s15, [r4, #32]

	println("%s", data.toString(cbuf));
 810ff48:	687c      	ldr	r4, [r7, #4]
 810ff4a:	490f      	ldr	r1, [pc, #60]	; (810ff88 <_ZN9IMUThread4loopEv+0x1d4>)
 810ff4c:	480d      	ldr	r0, [pc, #52]	; (810ff84 <_ZN9IMUThread4loopEv+0x1d0>)
 810ff4e:	f7ff fe97 	bl	810fc80 <_ZN7IMUData8toStringEPc>
 810ff52:	4603      	mov	r3, r0
 810ff54:	461a      	mov	r2, r3
 810ff56:	490d      	ldr	r1, [pc, #52]	; (810ff8c <_ZN9IMUThread4loopEv+0x1d8>)
 810ff58:	4620      	mov	r0, r4
 810ff5a:	f000 fb25 	bl	81105a8 <_ZN6Thread7printlnEPKcz>

	Avionics_AccelMagPacket packet;
	data.toArray((float*) &packet);
 810ff5e:	f107 030c 	add.w	r3, r7, #12
 810ff62:	4619      	mov	r1, r3
 810ff64:	4807      	ldr	r0, [pc, #28]	; (810ff84 <_ZN9IMUThread4loopEv+0x1d0>)
 810ff66:	f7ff febb 	bl	810fce0 <_ZN7IMUData7toArrayEPf>

	network.send(&packet);
 810ff6a:	f107 030c 	add.w	r3, r7, #12
 810ff6e:	4619      	mov	r1, r3
 810ff70:	4807      	ldr	r0, [pc, #28]	; (810ff90 <_ZN9IMUThread4loopEv+0x1dc>)
 810ff72:	f7ff f86b 	bl	810f04c <_ZN10MessageBus4sendI23Avionics_AccelMagPacketEEbPT_>

	osDelay(100);
 810ff76:	2064      	movs	r0, #100	; 0x64
 810ff78:	f7f9 f8d0 	bl	810911c <osDelay>
}
 810ff7c:	bf00      	nop
 810ff7e:	3794      	adds	r7, #148	; 0x94
 810ff80:	46bd      	mov	sp, r7
 810ff82:	bd90      	pop	{r4, r7, pc}
 810ff84:	10004a20 	.word	0x10004a20
 810ff88:	10004920 	.word	0x10004920
 810ff8c:	08114234 	.word	0x08114234
 810ff90:	10004f78 	.word	0x10004f78

0810ff94 <_ZN9IMUThread17bnoVectorToVectorE15bno055_vector_t>:


Vector IMUThread::bnoVectorToVector(bno055_vector_t v) {
 810ff94:	b590      	push	{r4, r7, lr}
 810ff96:	b095      	sub	sp, #84	; 0x54
 810ff98:	af00      	add	r7, sp, #0
 810ff9a:	6378      	str	r0, [r7, #52]	; 0x34
 810ff9c:	eeb0 4a40 	vmov.f32	s8, s0
 810ffa0:	eef0 4a60 	vmov.f32	s9, s1
 810ffa4:	eeb0 5a41 	vmov.f32	s10, s2
 810ffa8:	eef0 5a61 	vmov.f32	s11, s3
 810ffac:	eeb0 6a42 	vmov.f32	s12, s4
 810ffb0:	eef0 6a62 	vmov.f32	s13, s5
 810ffb4:	eeb0 7a43 	vmov.f32	s14, s6
 810ffb8:	eef0 7a63 	vmov.f32	s15, s7
 810ffbc:	ed87 4b04 	vstr	d4, [r7, #16]
 810ffc0:	ed87 5b06 	vstr	d5, [r7, #24]
 810ffc4:	ed87 6b08 	vstr	d6, [r7, #32]
 810ffc8:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	Vector vector;

	vector.x = v.x;
 810ffcc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 810ffd0:	4618      	mov	r0, r3
 810ffd2:	4621      	mov	r1, r4
 810ffd4:	f7f0 fe80 	bl	8100cd8 <__aeabi_d2f>
 810ffd8:	4603      	mov	r3, r0
 810ffda:	63bb      	str	r3, [r7, #56]	; 0x38
	vector.y = v.y;
 810ffdc:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 810ffe0:	4618      	mov	r0, r3
 810ffe2:	4621      	mov	r1, r4
 810ffe4:	f7f0 fe78 	bl	8100cd8 <__aeabi_d2f>
 810ffe8:	4603      	mov	r3, r0
 810ffea:	63fb      	str	r3, [r7, #60]	; 0x3c
	vector.z = v.z;
 810ffec:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 810fff0:	4618      	mov	r0, r3
 810fff2:	4621      	mov	r1, r4
 810fff4:	f7f0 fe70 	bl	8100cd8 <__aeabi_d2f>
 810fff8:	4603      	mov	r3, r0
 810fffa:	643b      	str	r3, [r7, #64]	; 0x40

	return vector;
 810fffc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8110000:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8110004:	ca07      	ldmia	r2, {r0, r1, r2}
 8110006:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 811000a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 811000c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 811000e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8110010:	ee06 1a90 	vmov	s13, r1
 8110014:	ee07 2a10 	vmov	s14, r2
 8110018:	ee07 3a90 	vmov	s15, r3
}
 811001c:	eeb0 0a66 	vmov.f32	s0, s13
 8110020:	eef0 0a47 	vmov.f32	s1, s14
 8110024:	eeb0 1a67 	vmov.f32	s2, s15
 8110028:	3754      	adds	r7, #84	; 0x54
 811002a:	46bd      	mov	sp, r7
 811002c:	bd90      	pop	{r4, r7, pc}
	...

08110030 <_ZN6ThreadD1Ev>:
public:
	Thread(const char* name);
	Thread(const char* name, osPriority priority);
	Thread(const char* name, uint32_t stackSize);
	Thread(const char* name, osPriority priority, uint32_t stackSize);
	~Thread() {};
 8110030:	b480      	push	{r7}
 8110032:	b083      	sub	sp, #12
 8110034:	af00      	add	r7, sp, #0
 8110036:	6078      	str	r0, [r7, #4]
 8110038:	4a04      	ldr	r2, [pc, #16]	; (811004c <_ZN6ThreadD1Ev+0x1c>)
 811003a:	687b      	ldr	r3, [r7, #4]
 811003c:	601a      	str	r2, [r3, #0]
 811003e:	687b      	ldr	r3, [r7, #4]
 8110040:	4618      	mov	r0, r3
 8110042:	370c      	adds	r7, #12
 8110044:	46bd      	mov	sp, r7
 8110046:	f85d 7b04 	ldr.w	r7, [sp], #4
 811004a:	4770      	bx	lr
 811004c:	08114758 	.word	0x08114758

08110050 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>:

#include "../Thread.h"

class WatchdogThread : Thread {
public:
	WatchdogThread(IWDG_HandleTypeDef* hiwdg) : Thread("Watchdog"), watchdog_handle(hiwdg) {}
 8110050:	b580      	push	{r7, lr}
 8110052:	b082      	sub	sp, #8
 8110054:	af00      	add	r7, sp, #0
 8110056:	6078      	str	r0, [r7, #4]
 8110058:	6039      	str	r1, [r7, #0]
 811005a:	687b      	ldr	r3, [r7, #4]
 811005c:	4907      	ldr	r1, [pc, #28]	; (811007c <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x2c>)
 811005e:	4618      	mov	r0, r3
 8110060:	f000 fa4d 	bl	81104fe <_ZN6ThreadC1EPKc>
 8110064:	4a06      	ldr	r2, [pc, #24]	; (8110080 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef+0x30>)
 8110066:	687b      	ldr	r3, [r7, #4]
 8110068:	601a      	str	r2, [r3, #0]
 811006a:	687b      	ldr	r3, [r7, #4]
 811006c:	683a      	ldr	r2, [r7, #0]
 811006e:	60da      	str	r2, [r3, #12]
 8110070:	687b      	ldr	r3, [r7, #4]
 8110072:	4618      	mov	r0, r3
 8110074:	3708      	adds	r7, #8
 8110076:	46bd      	mov	sp, r7
 8110078:	bd80      	pop	{r7, pc}
 811007a:	bf00      	nop
 811007c:	0811426c 	.word	0x0811426c
 8110080:	0811463c 	.word	0x0811463c

08110084 <_ZN15BarometerThreadC1EP19__I2C_HandleTypeDef>:
#include "Libraries/BMP280/bmp280.h"


class BarometerThread : Thread {
public:
	BarometerThread(I2C_HandleTypeDef* hi2c) : Thread("Barometer"), bmp280(), hi2c(hi2c) {}
 8110084:	b580      	push	{r7, lr}
 8110086:	b082      	sub	sp, #8
 8110088:	af00      	add	r7, sp, #0
 811008a:	6078      	str	r0, [r7, #4]
 811008c:	6039      	str	r1, [r7, #0]
 811008e:	687b      	ldr	r3, [r7, #4]
 8110090:	490a      	ldr	r1, [pc, #40]	; (81100bc <_ZN15BarometerThreadC1EP19__I2C_HandleTypeDef+0x38>)
 8110092:	4618      	mov	r0, r3
 8110094:	f000 fa33 	bl	81104fe <_ZN6ThreadC1EPKc>
 8110098:	4a09      	ldr	r2, [pc, #36]	; (81100c0 <_ZN15BarometerThreadC1EP19__I2C_HandleTypeDef+0x3c>)
 811009a:	687b      	ldr	r3, [r7, #4]
 811009c:	601a      	str	r2, [r3, #0]
 811009e:	687b      	ldr	r3, [r7, #4]
 81100a0:	330c      	adds	r3, #12
 81100a2:	2234      	movs	r2, #52	; 0x34
 81100a4:	2100      	movs	r1, #0
 81100a6:	4618      	mov	r0, r3
 81100a8:	f000 fe91 	bl	8110dce <memset>
 81100ac:	687b      	ldr	r3, [r7, #4]
 81100ae:	683a      	ldr	r2, [r7, #0]
 81100b0:	641a      	str	r2, [r3, #64]	; 0x40
 81100b2:	687b      	ldr	r3, [r7, #4]
 81100b4:	4618      	mov	r0, r3
 81100b6:	3708      	adds	r7, #8
 81100b8:	46bd      	mov	sp, r7
 81100ba:	bd80      	pop	{r7, pc}
 81100bc:	08114278 	.word	0x08114278
 81100c0:	081146e8 	.word	0x081146e8

081100c4 <_ZN9IMUThreadC1EP19__I2C_HandleTypeDef>:
#include "Libraries/BNO055/bno055_stm32.h"
#include "Libraries/BNO055/bno055.h"

class IMUThread : Thread {
public:
	IMUThread(I2C_HandleTypeDef* hi2c) : Thread("IMU"), hi2c(hi2c) {}
 81100c4:	b580      	push	{r7, lr}
 81100c6:	b082      	sub	sp, #8
 81100c8:	af00      	add	r7, sp, #0
 81100ca:	6078      	str	r0, [r7, #4]
 81100cc:	6039      	str	r1, [r7, #0]
 81100ce:	687b      	ldr	r3, [r7, #4]
 81100d0:	4907      	ldr	r1, [pc, #28]	; (81100f0 <_ZN9IMUThreadC1EP19__I2C_HandleTypeDef+0x2c>)
 81100d2:	4618      	mov	r0, r3
 81100d4:	f000 fa13 	bl	81104fe <_ZN6ThreadC1EPKc>
 81100d8:	4a06      	ldr	r2, [pc, #24]	; (81100f4 <_ZN9IMUThreadC1EP19__I2C_HandleTypeDef+0x30>)
 81100da:	687b      	ldr	r3, [r7, #4]
 81100dc:	601a      	str	r2, [r3, #0]
 81100de:	687b      	ldr	r3, [r7, #4]
 81100e0:	683a      	ldr	r2, [r7, #0]
 81100e2:	60da      	str	r2, [r3, #12]
 81100e4:	687b      	ldr	r3, [r7, #4]
 81100e6:	4618      	mov	r0, r3
 81100e8:	3708      	adds	r7, #8
 81100ea:	46bd      	mov	sp, r7
 81100ec:	bd80      	pop	{r7, pc}
 81100ee:	bf00      	nop
 81100f0:	08114284 	.word	0x08114284
 81100f4:	08114724 	.word	0x08114724

081100f8 <_ZN14WatchdogThreadD1Ev>:
class WatchdogThread : Thread {
 81100f8:	b580      	push	{r7, lr}
 81100fa:	b082      	sub	sp, #8
 81100fc:	af00      	add	r7, sp, #0
 81100fe:	6078      	str	r0, [r7, #4]
 8110100:	4a05      	ldr	r2, [pc, #20]	; (8110118 <_ZN14WatchdogThreadD1Ev+0x20>)
 8110102:	687b      	ldr	r3, [r7, #4]
 8110104:	601a      	str	r2, [r3, #0]
 8110106:	687b      	ldr	r3, [r7, #4]
 8110108:	4618      	mov	r0, r3
 811010a:	f7ff ff91 	bl	8110030 <_ZN6ThreadD1Ev>
 811010e:	687b      	ldr	r3, [r7, #4]
 8110110:	4618      	mov	r0, r3
 8110112:	3708      	adds	r7, #8
 8110114:	46bd      	mov	sp, r7
 8110116:	bd80      	pop	{r7, pc}
 8110118:	0811463c 	.word	0x0811463c

0811011c <__tcf_0>:


#ifdef CORE_CM4
#include "i2c.h"
void initCortexM4() {
	static WatchdogThread watchdog(&hiwdg2);
 811011c:	b580      	push	{r7, lr}
 811011e:	af00      	add	r7, sp, #0
 8110120:	4801      	ldr	r0, [pc, #4]	; (8110128 <__tcf_0+0xc>)
 8110122:	f7ff ffe9 	bl	81100f8 <_ZN14WatchdogThreadD1Ev>
 8110126:	bd80      	pop	{r7, pc}
 8110128:	10004a44 	.word	0x10004a44

0811012c <_ZN5ShellD1Ev>:

#define CMD_BUFFER_SIZE 512



class Shell : public Thread {
 811012c:	b580      	push	{r7, lr}
 811012e:	b082      	sub	sp, #8
 8110130:	af00      	add	r7, sp, #0
 8110132:	6078      	str	r0, [r7, #4]
 8110134:	4a05      	ldr	r2, [pc, #20]	; (811014c <_ZN5ShellD1Ev+0x20>)
 8110136:	687b      	ldr	r3, [r7, #4]
 8110138:	601a      	str	r2, [r3, #0]
 811013a:	687b      	ldr	r3, [r7, #4]
 811013c:	4618      	mov	r0, r3
 811013e:	f7ff ff77 	bl	8110030 <_ZN6ThreadD1Ev>
 8110142:	687b      	ldr	r3, [r7, #4]
 8110144:	4618      	mov	r0, r3
 8110146:	3708      	adds	r7, #8
 8110148:	46bd      	mov	sp, r7
 811014a:	bd80      	pop	{r7, pc}
 811014c:	081142d4 	.word	0x081142d4

08110150 <__tcf_1>:
	static Shell shell(&huart3, &terminal);
 8110150:	b580      	push	{r7, lr}
 8110152:	af00      	add	r7, sp, #0
 8110154:	4801      	ldr	r0, [pc, #4]	; (811015c <__tcf_1+0xc>)
 8110156:	f7ff ffe9 	bl	811012c <_ZN5ShellD1Ev>
 811015a:	bd80      	pop	{r7, pc}
 811015c:	10004a58 	.word	0x10004a58

08110160 <_ZN9IMUThreadD1Ev>:
class IMUThread : Thread {
 8110160:	b580      	push	{r7, lr}
 8110162:	b082      	sub	sp, #8
 8110164:	af00      	add	r7, sp, #0
 8110166:	6078      	str	r0, [r7, #4]
 8110168:	4a05      	ldr	r2, [pc, #20]	; (8110180 <_ZN9IMUThreadD1Ev+0x20>)
 811016a:	687b      	ldr	r3, [r7, #4]
 811016c:	601a      	str	r2, [r3, #0]
 811016e:	687b      	ldr	r3, [r7, #4]
 8110170:	4618      	mov	r0, r3
 8110172:	f7ff ff5d 	bl	8110030 <_ZN6ThreadD1Ev>
 8110176:	687b      	ldr	r3, [r7, #4]
 8110178:	4618      	mov	r0, r3
 811017a:	3708      	adds	r7, #8
 811017c:	46bd      	mov	sp, r7
 811017e:	bd80      	pop	{r7, pc}
 8110180:	08114724 	.word	0x08114724

08110184 <__tcf_2>:
	static IMUThread imu(&hi2c1);
 8110184:	b580      	push	{r7, lr}
 8110186:	af00      	add	r7, sp, #0
 8110188:	4801      	ldr	r0, [pc, #4]	; (8110190 <__tcf_2+0xc>)
 811018a:	f7ff ffe9 	bl	8110160 <_ZN9IMUThreadD1Ev>
 811018e:	bd80      	pop	{r7, pc}
 8110190:	10004ec0 	.word	0x10004ec0

08110194 <_ZN15BarometerThreadD1Ev>:
class BarometerThread : Thread {
 8110194:	b580      	push	{r7, lr}
 8110196:	b082      	sub	sp, #8
 8110198:	af00      	add	r7, sp, #0
 811019a:	6078      	str	r0, [r7, #4]
 811019c:	4a05      	ldr	r2, [pc, #20]	; (81101b4 <_ZN15BarometerThreadD1Ev+0x20>)
 811019e:	687b      	ldr	r3, [r7, #4]
 81101a0:	601a      	str	r2, [r3, #0]
 81101a2:	687b      	ldr	r3, [r7, #4]
 81101a4:	4618      	mov	r0, r3
 81101a6:	f7ff ff43 	bl	8110030 <_ZN6ThreadD1Ev>
 81101aa:	687b      	ldr	r3, [r7, #4]
 81101ac:	4618      	mov	r0, r3
 81101ae:	3708      	adds	r7, #8
 81101b0:	46bd      	mov	sp, r7
 81101b2:	bd80      	pop	{r7, pc}
 81101b4:	081146e8 	.word	0x081146e8

081101b8 <__tcf_3>:
	static BarometerThread barometer(&hi2c1);
 81101b8:	b580      	push	{r7, lr}
 81101ba:	af00      	add	r7, sp, #0
 81101bc:	4801      	ldr	r0, [pc, #4]	; (81101c4 <__tcf_3+0xc>)
 81101be:	f7ff ffe9 	bl	8110194 <_ZN15BarometerThreadD1Ev>
 81101c2:	bd80      	pop	{r7, pc}
 81101c4:	10004ed4 	.word	0x10004ed4

081101c8 <_ZN11ADC24ThreadD1Ev>:
#include "DataStructures.h"

#include "Libraries/HX711/hx711.h"


class ADC24Thread : Thread {
 81101c8:	b580      	push	{r7, lr}
 81101ca:	b082      	sub	sp, #8
 81101cc:	af00      	add	r7, sp, #0
 81101ce:	6078      	str	r0, [r7, #4]
 81101d0:	4a05      	ldr	r2, [pc, #20]	; (81101e8 <_ZN11ADC24ThreadD1Ev+0x20>)
 81101d2:	687b      	ldr	r3, [r7, #4]
 81101d4:	601a      	str	r2, [r3, #0]
 81101d6:	687b      	ldr	r3, [r7, #4]
 81101d8:	4618      	mov	r0, r3
 81101da:	f7ff ff29 	bl	8110030 <_ZN6ThreadD1Ev>
 81101de:	687b      	ldr	r3, [r7, #4]
 81101e0:	4618      	mov	r0, r3
 81101e2:	3708      	adds	r7, #8
 81101e4:	46bd      	mov	sp, r7
 81101e6:	bd80      	pop	{r7, pc}
 81101e8:	081146b0 	.word	0x081146b0

081101ec <__tcf_4>:
	static ADC24Thread scale(GPIOB, GPIO_PIN_10, GPIOB, GPIO_PIN_11);
 81101ec:	b580      	push	{r7, lr}
 81101ee:	af00      	add	r7, sp, #0
 81101f0:	4801      	ldr	r0, [pc, #4]	; (81101f8 <__tcf_4+0xc>)
 81101f2:	f7ff ffe9 	bl	81101c8 <_ZN11ADC24ThreadD1Ev>
 81101f6:	bd80      	pop	{r7, pc}
 81101f8:	10004f1c 	.word	0x10004f1c

081101fc <_ZN11ADC16ThreadD1Ev>:
#include "Thread.h"
#include "DataStructures.h"

#include "Libraries/ADS1113/ads1113.h"

class ADC16Thread : Thread {
 81101fc:	b580      	push	{r7, lr}
 81101fe:	b082      	sub	sp, #8
 8110200:	af00      	add	r7, sp, #0
 8110202:	6078      	str	r0, [r7, #4]
 8110204:	4a05      	ldr	r2, [pc, #20]	; (811021c <_ZN11ADC16ThreadD1Ev+0x20>)
 8110206:	687b      	ldr	r3, [r7, #4]
 8110208:	601a      	str	r2, [r3, #0]
 811020a:	687b      	ldr	r3, [r7, #4]
 811020c:	4618      	mov	r0, r3
 811020e:	f7ff ff0f 	bl	8110030 <_ZN6ThreadD1Ev>
 8110212:	687b      	ldr	r3, [r7, #4]
 8110214:	4618      	mov	r0, r3
 8110216:	3708      	adds	r7, #8
 8110218:	46bd      	mov	sp, r7
 811021a:	bd80      	pop	{r7, pc}
 811021c:	08114678 	.word	0x08114678

08110220 <__tcf_5>:
	static ADC16Thread potentiometer(&hi2c1);
 8110220:	b580      	push	{r7, lr}
 8110222:	af00      	add	r7, sp, #0
 8110224:	4801      	ldr	r0, [pc, #4]	; (811022c <__tcf_5+0xc>)
 8110226:	f7ff ffe9 	bl	81101fc <_ZN11ADC16ThreadD1Ev>
 811022a:	bd80      	pop	{r7, pc}
 811022c:	10004f30 	.word	0x10004f30

08110230 <initCortexM4>:
void initCortexM4() {
 8110230:	b580      	push	{r7, lr}
 8110232:	b082      	sub	sp, #8
 8110234:	af02      	add	r7, sp, #8
	static WatchdogThread watchdog(&hiwdg2);
 8110236:	4b6e      	ldr	r3, [pc, #440]	; (81103f0 <initCortexM4+0x1c0>)
 8110238:	781b      	ldrb	r3, [r3, #0]
 811023a:	f3bf 8f5b 	dmb	ish
 811023e:	b2db      	uxtb	r3, r3
 8110240:	f003 0301 	and.w	r3, r3, #1
 8110244:	2b00      	cmp	r3, #0
 8110246:	bf0c      	ite	eq
 8110248:	2301      	moveq	r3, #1
 811024a:	2300      	movne	r3, #0
 811024c:	b2db      	uxtb	r3, r3
 811024e:	2b00      	cmp	r3, #0
 8110250:	d014      	beq.n	811027c <initCortexM4+0x4c>
 8110252:	4867      	ldr	r0, [pc, #412]	; (81103f0 <initCortexM4+0x1c0>)
 8110254:	f000 fc62 	bl	8110b1c <__cxa_guard_acquire>
 8110258:	4603      	mov	r3, r0
 811025a:	2b00      	cmp	r3, #0
 811025c:	bf14      	ite	ne
 811025e:	2301      	movne	r3, #1
 8110260:	2300      	moveq	r3, #0
 8110262:	b2db      	uxtb	r3, r3
 8110264:	2b00      	cmp	r3, #0
 8110266:	d009      	beq.n	811027c <initCortexM4+0x4c>
 8110268:	4962      	ldr	r1, [pc, #392]	; (81103f4 <initCortexM4+0x1c4>)
 811026a:	4863      	ldr	r0, [pc, #396]	; (81103f8 <initCortexM4+0x1c8>)
 811026c:	f7ff fef0 	bl	8110050 <_ZN14WatchdogThreadC1EP18IWDG_HandleTypeDef>
 8110270:	485f      	ldr	r0, [pc, #380]	; (81103f0 <initCortexM4+0x1c0>)
 8110272:	f000 fc5f 	bl	8110b34 <__cxa_guard_release>
 8110276:	4861      	ldr	r0, [pc, #388]	; (81103fc <initCortexM4+0x1cc>)
 8110278:	f000 fd6a 	bl	8110d50 <atexit>
	static Shell shell(&huart3, &terminal);
 811027c:	4b60      	ldr	r3, [pc, #384]	; (8110400 <initCortexM4+0x1d0>)
 811027e:	781b      	ldrb	r3, [r3, #0]
 8110280:	f3bf 8f5b 	dmb	ish
 8110284:	b2db      	uxtb	r3, r3
 8110286:	f003 0301 	and.w	r3, r3, #1
 811028a:	2b00      	cmp	r3, #0
 811028c:	bf0c      	ite	eq
 811028e:	2301      	moveq	r3, #1
 8110290:	2300      	movne	r3, #0
 8110292:	b2db      	uxtb	r3, r3
 8110294:	2b00      	cmp	r3, #0
 8110296:	d015      	beq.n	81102c4 <initCortexM4+0x94>
 8110298:	4859      	ldr	r0, [pc, #356]	; (8110400 <initCortexM4+0x1d0>)
 811029a:	f000 fc3f 	bl	8110b1c <__cxa_guard_acquire>
 811029e:	4603      	mov	r3, r0
 81102a0:	2b00      	cmp	r3, #0
 81102a2:	bf14      	ite	ne
 81102a4:	2301      	movne	r3, #1
 81102a6:	2300      	moveq	r3, #0
 81102a8:	b2db      	uxtb	r3, r3
 81102aa:	2b00      	cmp	r3, #0
 81102ac:	d00a      	beq.n	81102c4 <initCortexM4+0x94>
 81102ae:	4a55      	ldr	r2, [pc, #340]	; (8110404 <initCortexM4+0x1d4>)
 81102b0:	4955      	ldr	r1, [pc, #340]	; (8110408 <initCortexM4+0x1d8>)
 81102b2:	4856      	ldr	r0, [pc, #344]	; (811040c <initCortexM4+0x1dc>)
 81102b4:	f7fb f92a 	bl	810b50c <_ZN5ShellC1EP20__UART_HandleTypeDefP8Terminal>
 81102b8:	4851      	ldr	r0, [pc, #324]	; (8110400 <initCortexM4+0x1d0>)
 81102ba:	f000 fc3b 	bl	8110b34 <__cxa_guard_release>
 81102be:	4854      	ldr	r0, [pc, #336]	; (8110410 <initCortexM4+0x1e0>)
 81102c0:	f000 fd46 	bl	8110d50 <atexit>
	static IMUThread imu(&hi2c1);
 81102c4:	4b53      	ldr	r3, [pc, #332]	; (8110414 <initCortexM4+0x1e4>)
 81102c6:	781b      	ldrb	r3, [r3, #0]
 81102c8:	f3bf 8f5b 	dmb	ish
 81102cc:	b2db      	uxtb	r3, r3
 81102ce:	f003 0301 	and.w	r3, r3, #1
 81102d2:	2b00      	cmp	r3, #0
 81102d4:	bf0c      	ite	eq
 81102d6:	2301      	moveq	r3, #1
 81102d8:	2300      	movne	r3, #0
 81102da:	b2db      	uxtb	r3, r3
 81102dc:	2b00      	cmp	r3, #0
 81102de:	d014      	beq.n	811030a <initCortexM4+0xda>
 81102e0:	484c      	ldr	r0, [pc, #304]	; (8110414 <initCortexM4+0x1e4>)
 81102e2:	f000 fc1b 	bl	8110b1c <__cxa_guard_acquire>
 81102e6:	4603      	mov	r3, r0
 81102e8:	2b00      	cmp	r3, #0
 81102ea:	bf14      	ite	ne
 81102ec:	2301      	movne	r3, #1
 81102ee:	2300      	moveq	r3, #0
 81102f0:	b2db      	uxtb	r3, r3
 81102f2:	2b00      	cmp	r3, #0
 81102f4:	d009      	beq.n	811030a <initCortexM4+0xda>
 81102f6:	4948      	ldr	r1, [pc, #288]	; (8110418 <initCortexM4+0x1e8>)
 81102f8:	4848      	ldr	r0, [pc, #288]	; (811041c <initCortexM4+0x1ec>)
 81102fa:	f7ff fee3 	bl	81100c4 <_ZN9IMUThreadC1EP19__I2C_HandleTypeDef>
 81102fe:	4845      	ldr	r0, [pc, #276]	; (8110414 <initCortexM4+0x1e4>)
 8110300:	f000 fc18 	bl	8110b34 <__cxa_guard_release>
 8110304:	4846      	ldr	r0, [pc, #280]	; (8110420 <initCortexM4+0x1f0>)
 8110306:	f000 fd23 	bl	8110d50 <atexit>
	static BarometerThread barometer(&hi2c1);
 811030a:	4b46      	ldr	r3, [pc, #280]	; (8110424 <initCortexM4+0x1f4>)
 811030c:	781b      	ldrb	r3, [r3, #0]
 811030e:	f3bf 8f5b 	dmb	ish
 8110312:	b2db      	uxtb	r3, r3
 8110314:	f003 0301 	and.w	r3, r3, #1
 8110318:	2b00      	cmp	r3, #0
 811031a:	bf0c      	ite	eq
 811031c:	2301      	moveq	r3, #1
 811031e:	2300      	movne	r3, #0
 8110320:	b2db      	uxtb	r3, r3
 8110322:	2b00      	cmp	r3, #0
 8110324:	d014      	beq.n	8110350 <initCortexM4+0x120>
 8110326:	483f      	ldr	r0, [pc, #252]	; (8110424 <initCortexM4+0x1f4>)
 8110328:	f000 fbf8 	bl	8110b1c <__cxa_guard_acquire>
 811032c:	4603      	mov	r3, r0
 811032e:	2b00      	cmp	r3, #0
 8110330:	bf14      	ite	ne
 8110332:	2301      	movne	r3, #1
 8110334:	2300      	moveq	r3, #0
 8110336:	b2db      	uxtb	r3, r3
 8110338:	2b00      	cmp	r3, #0
 811033a:	d009      	beq.n	8110350 <initCortexM4+0x120>
 811033c:	4936      	ldr	r1, [pc, #216]	; (8110418 <initCortexM4+0x1e8>)
 811033e:	483a      	ldr	r0, [pc, #232]	; (8110428 <initCortexM4+0x1f8>)
 8110340:	f7ff fea0 	bl	8110084 <_ZN15BarometerThreadC1EP19__I2C_HandleTypeDef>
 8110344:	4837      	ldr	r0, [pc, #220]	; (8110424 <initCortexM4+0x1f4>)
 8110346:	f000 fbf5 	bl	8110b34 <__cxa_guard_release>
 811034a:	4838      	ldr	r0, [pc, #224]	; (811042c <initCortexM4+0x1fc>)
 811034c:	f000 fd00 	bl	8110d50 <atexit>
	static ADC24Thread scale(GPIOB, GPIO_PIN_10, GPIOB, GPIO_PIN_11);
 8110350:	4b37      	ldr	r3, [pc, #220]	; (8110430 <initCortexM4+0x200>)
 8110352:	781b      	ldrb	r3, [r3, #0]
 8110354:	f3bf 8f5b 	dmb	ish
 8110358:	b2db      	uxtb	r3, r3
 811035a:	f003 0301 	and.w	r3, r3, #1
 811035e:	2b00      	cmp	r3, #0
 8110360:	bf0c      	ite	eq
 8110362:	2301      	moveq	r3, #1
 8110364:	2300      	movne	r3, #0
 8110366:	b2db      	uxtb	r3, r3
 8110368:	2b00      	cmp	r3, #0
 811036a:	d01a      	beq.n	81103a2 <initCortexM4+0x172>
 811036c:	4830      	ldr	r0, [pc, #192]	; (8110430 <initCortexM4+0x200>)
 811036e:	f000 fbd5 	bl	8110b1c <__cxa_guard_acquire>
 8110372:	4603      	mov	r3, r0
 8110374:	2b00      	cmp	r3, #0
 8110376:	bf14      	ite	ne
 8110378:	2301      	movne	r3, #1
 811037a:	2300      	moveq	r3, #0
 811037c:	b2db      	uxtb	r3, r3
 811037e:	2b00      	cmp	r3, #0
 8110380:	d00f      	beq.n	81103a2 <initCortexM4+0x172>
 8110382:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8110386:	9300      	str	r3, [sp, #0]
 8110388:	4b2a      	ldr	r3, [pc, #168]	; (8110434 <initCortexM4+0x204>)
 811038a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 811038e:	4929      	ldr	r1, [pc, #164]	; (8110434 <initCortexM4+0x204>)
 8110390:	4829      	ldr	r0, [pc, #164]	; (8110438 <initCortexM4+0x208>)
 8110392:	f7ff fafd 	bl	810f990 <_ZN11ADC24ThreadC1EP12GPIO_TypeDefmS1_m>
 8110396:	4826      	ldr	r0, [pc, #152]	; (8110430 <initCortexM4+0x200>)
 8110398:	f000 fbcc 	bl	8110b34 <__cxa_guard_release>
 811039c:	4827      	ldr	r0, [pc, #156]	; (811043c <initCortexM4+0x20c>)
 811039e:	f000 fcd7 	bl	8110d50 <atexit>
	static ADC16Thread potentiometer(&hi2c1);
 81103a2:	4b27      	ldr	r3, [pc, #156]	; (8110440 <initCortexM4+0x210>)
 81103a4:	781b      	ldrb	r3, [r3, #0]
 81103a6:	f3bf 8f5b 	dmb	ish
 81103aa:	b2db      	uxtb	r3, r3
 81103ac:	f003 0301 	and.w	r3, r3, #1
 81103b0:	2b00      	cmp	r3, #0
 81103b2:	bf0c      	ite	eq
 81103b4:	2301      	moveq	r3, #1
 81103b6:	2300      	movne	r3, #0
 81103b8:	b2db      	uxtb	r3, r3
 81103ba:	2b00      	cmp	r3, #0
 81103bc:	d014      	beq.n	81103e8 <initCortexM4+0x1b8>
 81103be:	4820      	ldr	r0, [pc, #128]	; (8110440 <initCortexM4+0x210>)
 81103c0:	f000 fbac 	bl	8110b1c <__cxa_guard_acquire>
 81103c4:	4603      	mov	r3, r0
 81103c6:	2b00      	cmp	r3, #0
 81103c8:	bf14      	ite	ne
 81103ca:	2301      	movne	r3, #1
 81103cc:	2300      	moveq	r3, #0
 81103ce:	b2db      	uxtb	r3, r3
 81103d0:	2b00      	cmp	r3, #0
 81103d2:	d009      	beq.n	81103e8 <initCortexM4+0x1b8>
 81103d4:	4910      	ldr	r1, [pc, #64]	; (8110418 <initCortexM4+0x1e8>)
 81103d6:	481b      	ldr	r0, [pc, #108]	; (8110444 <initCortexM4+0x214>)
 81103d8:	f7ff fa1e 	bl	810f818 <_ZN11ADC16ThreadC1EP19__I2C_HandleTypeDef>
 81103dc:	4818      	ldr	r0, [pc, #96]	; (8110440 <initCortexM4+0x210>)
 81103de:	f000 fba9 	bl	8110b34 <__cxa_guard_release>
 81103e2:	4819      	ldr	r0, [pc, #100]	; (8110448 <initCortexM4+0x218>)
 81103e4:	f000 fcb4 	bl	8110d50 <atexit>
}
 81103e8:	bf00      	nop
 81103ea:	46bd      	mov	sp, r7
 81103ec:	bd80      	pop	{r7, pc}
 81103ee:	bf00      	nop
 81103f0:	10004a54 	.word	0x10004a54
 81103f4:	10009a8c 	.word	0x10009a8c
 81103f8:	10004a44 	.word	0x10004a44
 81103fc:	0811011d 	.word	0x0811011d
 8110400:	10004ebc 	.word	0x10004ebc
 8110404:	10004628 	.word	0x10004628
 8110408:	10009de8 	.word	0x10009de8
 811040c:	10004a58 	.word	0x10004a58
 8110410:	08110151 	.word	0x08110151
 8110414:	10004ed0 	.word	0x10004ed0
 8110418:	100099f4 	.word	0x100099f4
 811041c:	10004ec0 	.word	0x10004ec0
 8110420:	08110185 	.word	0x08110185
 8110424:	10004f18 	.word	0x10004f18
 8110428:	10004ed4 	.word	0x10004ed4
 811042c:	081101b9 	.word	0x081101b9
 8110430:	10004f2c 	.word	0x10004f2c
 8110434:	58020400 	.word	0x58020400
 8110438:	10004f1c 	.word	0x10004f1c
 811043c:	081101ed 	.word	0x081101ed
 8110440:	10004f4c 	.word	0x10004f4c
 8110444:	10004f30 	.word	0x10004f30
 8110448:	08110221 	.word	0x08110221

0811044c <_Z41__static_initialization_and_destruction_0ii>:



void setupTelemtry() {
	network.forward<PingPacket>(&network);
}
 811044c:	b580      	push	{r7, lr}
 811044e:	b082      	sub	sp, #8
 8110450:	af00      	add	r7, sp, #0
 8110452:	6078      	str	r0, [r7, #4]
 8110454:	6039      	str	r1, [r7, #0]
 8110456:	687b      	ldr	r3, [r7, #4]
 8110458:	2b01      	cmp	r3, #1
 811045a:	d111      	bne.n	8110480 <_Z41__static_initialization_and_destruction_0ii+0x34>
 811045c:	683b      	ldr	r3, [r7, #0]
 811045e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8110462:	4293      	cmp	r3, r2
 8110464:	d10c      	bne.n	8110480 <_Z41__static_initialization_and_destruction_0ii+0x34>
BufferedIODriver telemetryDriver(storage, control, 256); // Point to RAM D3
 8110466:	4b0f      	ldr	r3, [pc, #60]	; (81104a4 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8110468:	6819      	ldr	r1, [r3, #0]
 811046a:	4b0f      	ldr	r3, [pc, #60]	; (81104a8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 811046c:	681a      	ldr	r2, [r3, #0]
 811046e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8110472:	480e      	ldr	r0, [pc, #56]	; (81104ac <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8110474:	f7fc fff8 	bl	810d468 <_ZN16BufferedIODriverC1EPVhS1_j>
NetworkBus network(&telemetryDriver);
 8110478:	490c      	ldr	r1, [pc, #48]	; (81104ac <_Z41__static_initialization_and_destruction_0ii+0x60>)
 811047a:	480d      	ldr	r0, [pc, #52]	; (81104b0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 811047c:	f7ff f90a 	bl	810f694 <_ZN10NetworkBusC1EP8IODriver>
 8110480:	687b      	ldr	r3, [r7, #4]
 8110482:	2b00      	cmp	r3, #0
 8110484:	d10a      	bne.n	811049c <_Z41__static_initialization_and_destruction_0ii+0x50>
 8110486:	683b      	ldr	r3, [r7, #0]
 8110488:	f64f 72ff 	movw	r2, #65535	; 0xffff
 811048c:	4293      	cmp	r3, r2
 811048e:	d105      	bne.n	811049c <_Z41__static_initialization_and_destruction_0ii+0x50>
 8110490:	4807      	ldr	r0, [pc, #28]	; (81104b0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8110492:	f7ff f959 	bl	810f748 <_ZN10NetworkBusD1Ev>
BufferedIODriver telemetryDriver(storage, control, 256); // Point to RAM D3
 8110496:	4805      	ldr	r0, [pc, #20]	; (81104ac <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8110498:	f7fd f998 	bl	810d7cc <_ZN16BufferedIODriverD1Ev>
}
 811049c:	bf00      	nop
 811049e:	3708      	adds	r7, #8
 81104a0:	46bd      	mov	sp, r7
 81104a2:	bd80      	pop	{r7, pc}
 81104a4:	10000038 	.word	0x10000038
 81104a8:	10000034 	.word	0x10000034
 81104ac:	10004f50 	.word	0x10004f50
 81104b0:	10004f78 	.word	0x10004f78

081104b4 <_GLOBAL__sub_I_telemetryDriver>:
 81104b4:	b580      	push	{r7, lr}
 81104b6:	af00      	add	r7, sp, #0
 81104b8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 81104bc:	2001      	movs	r0, #1
 81104be:	f7ff ffc5 	bl	811044c <_Z41__static_initialization_and_destruction_0ii>
 81104c2:	bd80      	pop	{r7, pc}

081104c4 <_GLOBAL__sub_D_telemetryDriver>:
 81104c4:	b580      	push	{r7, lr}
 81104c6:	af00      	add	r7, sp, #0
 81104c8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 81104cc:	2000      	movs	r0, #0
 81104ce:	f7ff ffbd 	bl	811044c <_Z41__static_initialization_and_destruction_0ii>
 81104d2:	bd80      	pop	{r7, pc}

081104d4 <_Z10__task_runPKv>:

#define DEFAULT_STACK_SIZE (256) // Danger zone: changing the stack size might create very nasty bugs

static char buffer[128];

void __task_run(const void* arg) {
 81104d4:	b580      	push	{r7, lr}
 81104d6:	b084      	sub	sp, #16
 81104d8:	af00      	add	r7, sp, #0
 81104da:	6078      	str	r0, [r7, #4]
	Thread* thread = (Thread*) arg;
 81104dc:	687b      	ldr	r3, [r7, #4]
 81104de:	60fb      	str	r3, [r7, #12]

	osDelay(100);
 81104e0:	2064      	movs	r0, #100	; 0x64
 81104e2:	f7f8 fe1b 	bl	810911c <osDelay>

	thread->init();
 81104e6:	68fb      	ldr	r3, [r7, #12]
 81104e8:	681b      	ldr	r3, [r3, #0]
 81104ea:	681b      	ldr	r3, [r3, #0]
 81104ec:	68f8      	ldr	r0, [r7, #12]
 81104ee:	4798      	blx	r3

	while(true) {
		thread->loop();
 81104f0:	68fb      	ldr	r3, [r7, #12]
 81104f2:	681b      	ldr	r3, [r3, #0]
 81104f4:	3304      	adds	r3, #4
 81104f6:	681b      	ldr	r3, [r3, #0]
 81104f8:	68f8      	ldr	r0, [r7, #12]
 81104fa:	4798      	blx	r3
 81104fc:	e7f8      	b.n	81104f0 <_Z10__task_runPKv+0x1c>

081104fe <_ZN6ThreadC1EPKc>:
	}
}

Thread::Thread(const char* name) : Thread(name, (osPriority) osPriorityNormal) {
 81104fe:	b580      	push	{r7, lr}
 8110500:	b082      	sub	sp, #8
 8110502:	af00      	add	r7, sp, #0
 8110504:	6078      	str	r0, [r7, #4]
 8110506:	6039      	str	r1, [r7, #0]
 8110508:	2200      	movs	r2, #0
 811050a:	6839      	ldr	r1, [r7, #0]
 811050c:	6878      	ldr	r0, [r7, #4]
 811050e:	f000 f805 	bl	811051c <_ZN6ThreadC1EPKc10osPriority>
	;
}
 8110512:	687b      	ldr	r3, [r7, #4]
 8110514:	4618      	mov	r0, r3
 8110516:	3708      	adds	r7, #8
 8110518:	46bd      	mov	sp, r7
 811051a:	bd80      	pop	{r7, pc}

0811051c <_ZN6ThreadC1EPKc10osPriority>:

Thread::Thread(const char* name, osPriority priority) : Thread(name, priority, DEFAULT_STACK_SIZE) {
 811051c:	b580      	push	{r7, lr}
 811051e:	b084      	sub	sp, #16
 8110520:	af00      	add	r7, sp, #0
 8110522:	60f8      	str	r0, [r7, #12]
 8110524:	60b9      	str	r1, [r7, #8]
 8110526:	4613      	mov	r3, r2
 8110528:	80fb      	strh	r3, [r7, #6]
 811052a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 811052e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8110532:	68b9      	ldr	r1, [r7, #8]
 8110534:	68f8      	ldr	r0, [r7, #12]
 8110536:	f000 f805 	bl	8110544 <_ZN6ThreadC1EPKc10osPrioritym>
	;
}
 811053a:	68fb      	ldr	r3, [r7, #12]
 811053c:	4618      	mov	r0, r3
 811053e:	3710      	adds	r7, #16
 8110540:	46bd      	mov	sp, r7
 8110542:	bd80      	pop	{r7, pc}

08110544 <_ZN6ThreadC1EPKc10osPrioritym>:

Thread::Thread(const char* name, uint32_t stackSize) : Thread(name, (osPriority) osPriorityNormal, stackSize) {
	;
}

Thread::Thread(const char* name, osPriority priority, uint32_t stackSize) {
 8110544:	b580      	push	{r7, lr}
 8110546:	b08c      	sub	sp, #48	; 0x30
 8110548:	af00      	add	r7, sp, #0
 811054a:	60f8      	str	r0, [r7, #12]
 811054c:	60b9      	str	r1, [r7, #8]
 811054e:	603b      	str	r3, [r7, #0]
 8110550:	4613      	mov	r3, r2
 8110552:	80fb      	strh	r3, [r7, #6]
 8110554:	4a12      	ldr	r2, [pc, #72]	; (81105a0 <_ZN6ThreadC1EPKc10osPrioritym+0x5c>)
 8110556:	68fb      	ldr	r3, [r7, #12]
 8110558:	601a      	str	r2, [r3, #0]
	osThreadDef_t thread = { (char*) name, &__task_run, priority, 0, stackSize};
 811055a:	f107 0314 	add.w	r3, r7, #20
 811055e:	2200      	movs	r2, #0
 8110560:	601a      	str	r2, [r3, #0]
 8110562:	605a      	str	r2, [r3, #4]
 8110564:	609a      	str	r2, [r3, #8]
 8110566:	60da      	str	r2, [r3, #12]
 8110568:	611a      	str	r2, [r3, #16]
 811056a:	615a      	str	r2, [r3, #20]
 811056c:	619a      	str	r2, [r3, #24]
 811056e:	4b0d      	ldr	r3, [pc, #52]	; (81105a4 <_ZN6ThreadC1EPKc10osPrioritym+0x60>)
 8110570:	61bb      	str	r3, [r7, #24]
 8110572:	68bb      	ldr	r3, [r7, #8]
 8110574:	617b      	str	r3, [r7, #20]
 8110576:	88fb      	ldrh	r3, [r7, #6]
 8110578:	83bb      	strh	r3, [r7, #28]
 811057a:	683b      	ldr	r3, [r7, #0]
 811057c:	627b      	str	r3, [r7, #36]	; 0x24
	this->handle = osThreadCreate(&thread, this);
 811057e:	f107 0314 	add.w	r3, r7, #20
 8110582:	68f9      	ldr	r1, [r7, #12]
 8110584:	4618      	mov	r0, r3
 8110586:	f7f8 fd7d 	bl	8109084 <osThreadCreate>
 811058a:	4602      	mov	r2, r0
 811058c:	68fb      	ldr	r3, [r7, #12]
 811058e:	605a      	str	r2, [r3, #4]
	this->name = name;
 8110590:	68fb      	ldr	r3, [r7, #12]
 8110592:	68ba      	ldr	r2, [r7, #8]
 8110594:	609a      	str	r2, [r3, #8]
}
 8110596:	68fb      	ldr	r3, [r7, #12]
 8110598:	4618      	mov	r0, r3
 811059a:	3730      	adds	r7, #48	; 0x30
 811059c:	46bd      	mov	sp, r7
 811059e:	bd80      	pop	{r7, pc}
 81105a0:	08114758 	.word	0x08114758
 81105a4:	081104d5 	.word	0x081104d5

081105a8 <_ZN6Thread7printlnEPKcz>:

void Thread::println(const char* format, ...) {
 81105a8:	b40e      	push	{r1, r2, r3}
 81105aa:	b580      	push	{r7, lr}
 81105ac:	b085      	sub	sp, #20
 81105ae:	af00      	add	r7, sp, #0
 81105b0:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start(args, format);
 81105b2:	f107 0320 	add.w	r3, r7, #32
 81105b6:	60fb      	str	r3, [r7, #12]

	sprintf(buffer, "[%s] ", name);
 81105b8:	687b      	ldr	r3, [r7, #4]
 81105ba:	689b      	ldr	r3, [r3, #8]
 81105bc:	461a      	mov	r2, r3
 81105be:	4913      	ldr	r1, [pc, #76]	; (811060c <_ZN6Thread7printlnEPKcz+0x64>)
 81105c0:	4813      	ldr	r0, [pc, #76]	; (8110610 <_ZN6Thread7printlnEPKcz+0x68>)
 81105c2:	f001 f929 	bl	8111818 <siprintf>
	vsprintf(buffer + strlen(buffer), format, args);
 81105c6:	4812      	ldr	r0, [pc, #72]	; (8110610 <_ZN6Thread7printlnEPKcz+0x68>)
 81105c8:	f7ef fe94 	bl	81002f4 <strlen>
 81105cc:	4602      	mov	r2, r0
 81105ce:	4b10      	ldr	r3, [pc, #64]	; (8110610 <_ZN6Thread7printlnEPKcz+0x68>)
 81105d0:	4413      	add	r3, r2
 81105d2:	68fa      	ldr	r2, [r7, #12]
 81105d4:	69f9      	ldr	r1, [r7, #28]
 81105d6:	4618      	mov	r0, r3
 81105d8:	f001 f9e6 	bl	81119a8 <vsiprintf>
	strcat(buffer, "\r\n");
 81105dc:	480c      	ldr	r0, [pc, #48]	; (8110610 <_ZN6Thread7printlnEPKcz+0x68>)
 81105de:	f7ef fe89 	bl	81002f4 <strlen>
 81105e2:	4603      	mov	r3, r0
 81105e4:	461a      	mov	r2, r3
 81105e6:	4b0a      	ldr	r3, [pc, #40]	; (8110610 <_ZN6Thread7printlnEPKcz+0x68>)
 81105e8:	4413      	add	r3, r2
 81105ea:	4a0a      	ldr	r2, [pc, #40]	; (8110614 <_ZN6Thread7printlnEPKcz+0x6c>)
 81105ec:	8811      	ldrh	r1, [r2, #0]
 81105ee:	7892      	ldrb	r2, [r2, #2]
 81105f0:	8019      	strh	r1, [r3, #0]
 81105f2:	709a      	strb	r2, [r3, #2]

	console.print(buffer);
 81105f4:	4906      	ldr	r1, [pc, #24]	; (8110610 <_ZN6Thread7printlnEPKcz+0x68>)
 81105f6:	4808      	ldr	r0, [pc, #32]	; (8110618 <_ZN6Thread7printlnEPKcz+0x70>)
 81105f8:	f7fa ff01 	bl	810b3fe <_ZN7Console5printEPKc>

	va_end(args);
}
 81105fc:	bf00      	nop
 81105fe:	3714      	adds	r7, #20
 8110600:	46bd      	mov	sp, r7
 8110602:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8110606:	b003      	add	sp, #12
 8110608:	4770      	bx	lr
 811060a:	bf00      	nop
 811060c:	08114288 	.word	0x08114288
 8110610:	1000988c 	.word	0x1000988c
 8110614:	08114290 	.word	0x08114290
 8110618:	100041dc 	.word	0x100041dc

0811061c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>:
 811061c:	b510      	push	{r4, lr}
 811061e:	4b03      	ldr	r3, [pc, #12]	; (811062c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev+0x10>)
 8110620:	6003      	str	r3, [r0, #0]
 8110622:	4604      	mov	r4, r0
 8110624:	f000 faaa 	bl	8110b7c <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8110628:	4620      	mov	r0, r4
 811062a:	bd10      	pop	{r4, pc}
 811062c:	0811479c 	.word	0x0811479c

08110630 <_ZN10__cxxabiv121__vmi_class_type_infoD0Ev>:
 8110630:	b510      	push	{r4, lr}
 8110632:	4604      	mov	r4, r0
 8110634:	f7ff fff2 	bl	811061c <_ZN10__cxxabiv121__vmi_class_type_infoD1Ev>
 8110638:	4620      	mov	r0, r4
 811063a:	2118      	movs	r1, #24
 811063c:	f000 fa37 	bl	8110aae <_ZdlPvj>
 8110640:	4620      	mov	r0, r4
 8110642:	bd10      	pop	{r4, pc}

08110644 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8110644:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8110648:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 811064c:	454a      	cmp	r2, r9
 811064e:	4604      	mov	r4, r0
 8110650:	460f      	mov	r7, r1
 8110652:	4616      	mov	r6, r2
 8110654:	4698      	mov	r8, r3
 8110656:	d024      	beq.n	81106a2 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x5e>
 8110658:	68e5      	ldr	r5, [r4, #12]
 811065a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 811065e:	b355      	cbz	r5, 81106b6 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x72>
 8110660:	68e3      	ldr	r3, [r4, #12]
 8110662:	079a      	lsls	r2, r3, #30
 8110664:	d524      	bpl.n	81106b0 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8110666:	f013 0a01 	ands.w	sl, r3, #1
 811066a:	ea4f 2223 	mov.w	r2, r3, asr #8
 811066e:	d003      	beq.n	8110678 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x34>
 8110670:	1cfb      	adds	r3, r7, #3
 8110672:	d01d      	beq.n	81106b0 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8110674:	6833      	ldr	r3, [r6, #0]
 8110676:	589a      	ldr	r2, [r3, r2]
 8110678:	68a0      	ldr	r0, [r4, #8]
 811067a:	6803      	ldr	r3, [r0, #0]
 811067c:	f8cd 9000 	str.w	r9, [sp]
 8110680:	f8d3 b020 	ldr.w	fp, [r3, #32]
 8110684:	4432      	add	r2, r6
 8110686:	4643      	mov	r3, r8
 8110688:	4639      	mov	r1, r7
 811068a:	47d8      	blx	fp
 811068c:	2803      	cmp	r0, #3
 811068e:	d90f      	bls.n	81106b0 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x6c>
 8110690:	f1ba 0f00 	cmp.w	sl, #0
 8110694:	d002      	beq.n	811069c <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 8110696:	f040 0001 	orr.w	r0, r0, #1
 811069a:	b2c0      	uxtb	r0, r0
 811069c:	b003      	add	sp, #12
 811069e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81106a2:	4619      	mov	r1, r3
 81106a4:	f000 f9ea 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 81106a8:	2800      	cmp	r0, #0
 81106aa:	d0d5      	beq.n	8110658 <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x14>
 81106ac:	2006      	movs	r0, #6
 81106ae:	e7f5      	b.n	811069c <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>
 81106b0:	3d01      	subs	r5, #1
 81106b2:	3c08      	subs	r4, #8
 81106b4:	e7d3      	b.n	811065e <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 81106b6:	2001      	movs	r0, #1
 81106b8:	e7f0      	b.n	811069c <_ZNK10__cxxabiv121__vmi_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x58>

081106ba <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>:
 81106ba:	b4f0      	push	{r4, r5, r6, r7}
 81106bc:	1e0e      	subs	r6, r1, #0
 81106be:	9c04      	ldr	r4, [sp, #16]
 81106c0:	db06      	blt.n	81106d0 <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x16>
 81106c2:	1990      	adds	r0, r2, r6
 81106c4:	4284      	cmp	r4, r0
 81106c6:	bf14      	ite	ne
 81106c8:	2001      	movne	r0, #1
 81106ca:	2006      	moveq	r0, #6
 81106cc:	bcf0      	pop	{r4, r5, r6, r7}
 81106ce:	4770      	bx	lr
 81106d0:	3602      	adds	r6, #2
 81106d2:	d004      	beq.n	81106de <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x24>
 81106d4:	6804      	ldr	r4, [r0, #0]
 81106d6:	6a24      	ldr	r4, [r4, #32]
 81106d8:	46a4      	mov	ip, r4
 81106da:	bcf0      	pop	{r4, r5, r6, r7}
 81106dc:	4760      	bx	ip
 81106de:	2001      	movs	r0, #1
 81106e0:	e7f4      	b.n	81106cc <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_+0x12>

081106e2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 81106e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81106e6:	b091      	sub	sp, #68	; 0x44
 81106e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 81106ec:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 81106ee:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 81106f0:	68a3      	ldr	r3, [r4, #8]
 81106f2:	06dd      	lsls	r5, r3, #27
 81106f4:	bf44      	itt	mi
 81106f6:	6883      	ldrmi	r3, [r0, #8]
 81106f8:	60a3      	strmi	r3, [r4, #8]
 81106fa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 81106fc:	4293      	cmp	r3, r2
 81106fe:	4681      	mov	r9, r0
 8110700:	4688      	mov	r8, r1
 8110702:	d107      	bne.n	8110714 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x32>
 8110704:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8110706:	f000 f9b9 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 811070a:	b118      	cbz	r0, 8110714 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x32>
 811070c:	9b05      	ldr	r3, [sp, #20]
 811070e:	7163      	strb	r3, [r4, #5]
 8110710:	2600      	movs	r6, #0
 8110712:	e0fa      	b.n	811090a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 8110714:	9906      	ldr	r1, [sp, #24]
 8110716:	4648      	mov	r0, r9
 8110718:	f000 f9b0 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 811071c:	4682      	mov	sl, r0
 811071e:	b1c0      	cbz	r0, 8110752 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x70>
 8110720:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8110722:	6023      	str	r3, [r4, #0]
 8110724:	f1b8 0f00 	cmp.w	r8, #0
 8110728:	9b05      	ldr	r3, [sp, #20]
 811072a:	7123      	strb	r3, [r4, #4]
 811072c:	db0b      	blt.n	8110746 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x64>
 811072e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8110730:	4498      	add	r8, r3
 8110732:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8110734:	4543      	cmp	r3, r8
 8110736:	bf14      	ite	ne
 8110738:	f04f 0801 	movne.w	r8, #1
 811073c:	f04f 0806 	moveq.w	r8, #6
 8110740:	f884 8006 	strb.w	r8, [r4, #6]
 8110744:	e7e4      	b.n	8110710 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 8110746:	f118 0f02 	cmn.w	r8, #2
 811074a:	d1e1      	bne.n	8110710 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 811074c:	2301      	movs	r3, #1
 811074e:	71a3      	strb	r3, [r4, #6]
 8110750:	e7de      	b.n	8110710 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x2e>
 8110752:	f1b8 0f00 	cmp.w	r8, #0
 8110756:	bfaa      	itet	ge
 8110758:	9b1c      	ldrge	r3, [sp, #112]	; 0x70
 811075a:	f8cd a01c 	strlt.w	sl, [sp, #28]
 811075e:	eba3 0308 	subge.w	r3, r3, r8
 8110762:	f04f 0600 	mov.w	r6, #0
 8110766:	bfa8      	it	ge
 8110768:	9307      	strge	r3, [sp, #28]
 811076a:	2302      	movs	r3, #2
 811076c:	e9cd 6309 	strd	r6, r3, [sp, #36]	; 0x24
 8110770:	2301      	movs	r3, #1
 8110772:	9308      	str	r3, [sp, #32]
 8110774:	9b05      	ldr	r3, [sp, #20]
 8110776:	f043 0301 	orr.w	r3, r3, #1
 811077a:	46b3      	mov	fp, r6
 811077c:	930b      	str	r3, [sp, #44]	; 0x2c
 811077e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8110782:	9304      	str	r3, [sp, #16]
 8110784:	9b04      	ldr	r3, [sp, #16]
 8110786:	2b00      	cmp	r3, #0
 8110788:	f000 80d9 	beq.w	811093e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x25c>
 811078c:	eb09 05c3 	add.w	r5, r9, r3, lsl #3
 8110790:	68a7      	ldr	r7, [r4, #8]
 8110792:	68e9      	ldr	r1, [r5, #12]
 8110794:	970f      	str	r7, [sp, #60]	; 0x3c
 8110796:	07c8      	lsls	r0, r1, #31
 8110798:	bf48      	it	mi
 811079a:	981a      	ldrmi	r0, [sp, #104]	; 0x68
 811079c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 81107a0:	ea4f 2321 	mov.w	r3, r1, asr #8
 81107a4:	bf48      	it	mi
 81107a6:	6800      	ldrmi	r0, [r0, #0]
 81107a8:	f88d b038 	strb.w	fp, [sp, #56]	; 0x38
 81107ac:	bf48      	it	mi
 81107ae:	58c3      	ldrmi	r3, [r0, r3]
 81107b0:	981a      	ldr	r0, [sp, #104]	; 0x68
 81107b2:	f88d b039 	strb.w	fp, [sp, #57]	; 0x39
 81107b6:	4403      	add	r3, r0
 81107b8:	9807      	ldr	r0, [sp, #28]
 81107ba:	f88d b03a 	strb.w	fp, [sp, #58]	; 0x3a
 81107be:	bf4c      	ite	mi
 81107c0:	9a0b      	ldrmi	r2, [sp, #44]	; 0x2c
 81107c2:	9a05      	ldrpl	r2, [sp, #20]
 81107c4:	b148      	cbz	r0, 81107da <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xf8>
 81107c6:	4298      	cmp	r0, r3
 81107c8:	9808      	ldr	r0, [sp, #32]
 81107ca:	bf2c      	ite	cs
 81107cc:	f04f 0c00 	movcs.w	ip, #0
 81107d0:	f04f 0c01 	movcc.w	ip, #1
 81107d4:	4584      	cmp	ip, r0
 81107d6:	f000 80ae 	beq.w	8110936 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x254>
 81107da:	0789      	lsls	r1, r1, #30
 81107dc:	d407      	bmi.n	81107ee <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x10c>
 81107de:	f118 0f02 	cmn.w	r8, #2
 81107e2:	d102      	bne.n	81107ea <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x108>
 81107e4:	07bf      	lsls	r7, r7, #30
 81107e6:	f000 80a8 	beq.w	811093a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x258>
 81107ea:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
 81107ee:	68a8      	ldr	r0, [r5, #8]
 81107f0:	ad0d      	add	r5, sp, #52	; 0x34
 81107f2:	6801      	ldr	r1, [r0, #0]
 81107f4:	9503      	str	r5, [sp, #12]
 81107f6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 81107f8:	9502      	str	r5, [sp, #8]
 81107fa:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 81107fc:	e9cd 3500 	strd	r3, r5, [sp]
 8110800:	9b06      	ldr	r3, [sp, #24]
 8110802:	69cd      	ldr	r5, [r1, #28]
 8110804:	4641      	mov	r1, r8
 8110806:	47a8      	blx	r5
 8110808:	7963      	ldrb	r3, [r4, #5]
 811080a:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 811080e:	f89d 503a 	ldrb.w	r5, [sp, #58]	; 0x3a
 8110812:	990d      	ldr	r1, [sp, #52]	; 0x34
 8110814:	4313      	orrs	r3, r2
 8110816:	2d06      	cmp	r5, #6
 8110818:	7163      	strb	r3, [r4, #5]
 811081a:	d001      	beq.n	8110820 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x13e>
 811081c:	2d02      	cmp	r5, #2
 811081e:	d106      	bne.n	811082e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x14c>
 8110820:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 8110824:	6021      	str	r1, [r4, #0]
 8110826:	7123      	strb	r3, [r4, #4]
 8110828:	71a5      	strb	r5, [r4, #6]
 811082a:	4682      	mov	sl, r0
 811082c:	e06c      	b.n	8110908 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 811082e:	6822      	ldr	r2, [r4, #0]
 8110830:	b996      	cbnz	r6, 8110858 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x176>
 8110832:	b99a      	cbnz	r2, 811085c <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x17a>
 8110834:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8110838:	6021      	str	r1, [r4, #0]
 811083a:	7122      	strb	r2, [r4, #4]
 811083c:	b121      	cbz	r1, 8110848 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 811083e:	b11b      	cbz	r3, 8110848 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8110840:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8110844:	07dd      	lsls	r5, r3, #31
 8110846:	d5f0      	bpl.n	811082a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 8110848:	7963      	ldrb	r3, [r4, #5]
 811084a:	2b04      	cmp	r3, #4
 811084c:	d0ed      	beq.n	811082a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x148>
 811084e:	9b04      	ldr	r3, [sp, #16]
 8110850:	3b01      	subs	r3, #1
 8110852:	9304      	str	r3, [sp, #16]
 8110854:	4606      	mov	r6, r0
 8110856:	e795      	b.n	8110784 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0xa2>
 8110858:	2a00      	cmp	r2, #0
 811085a:	d037      	beq.n	81108cc <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1ea>
 811085c:	4291      	cmp	r1, r2
 811085e:	d106      	bne.n	811086e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x18c>
 8110860:	7923      	ldrb	r3, [r4, #4]
 8110862:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8110866:	4313      	orrs	r3, r2
 8110868:	7123      	strb	r3, [r4, #4]
 811086a:	4630      	mov	r0, r6
 811086c:	e7ec      	b.n	8110848 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 811086e:	b909      	cbnz	r1, 8110874 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 8110870:	2800      	cmp	r0, #0
 8110872:	d0fa      	beq.n	811086a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 8110874:	2b03      	cmp	r3, #3
 8110876:	79a7      	ldrb	r7, [r4, #6]
 8110878:	d904      	bls.n	8110884 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1a2>
 811087a:	07d8      	lsls	r0, r3, #31
 811087c:	d529      	bpl.n	81108d2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 811087e:	68a3      	ldr	r3, [r4, #8]
 8110880:	0799      	lsls	r1, r3, #30
 8110882:	d526      	bpl.n	81108d2 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1f0>
 8110884:	b97f      	cbnz	r7, 81108a6 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1c4>
 8110886:	2d03      	cmp	r5, #3
 8110888:	d905      	bls.n	8110896 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1b4>
 811088a:	07eb      	lsls	r3, r5, #31
 811088c:	d541      	bpl.n	8110912 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 811088e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8110892:	079f      	lsls	r7, r3, #30
 8110894:	d53d      	bpl.n	8110912 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x230>
 8110896:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8110898:	9300      	str	r3, [sp, #0]
 811089a:	4641      	mov	r1, r8
 811089c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 811089e:	9806      	ldr	r0, [sp, #24]
 81108a0:	f7ff ff0b 	bl	81106ba <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 81108a4:	4607      	mov	r7, r0
 81108a6:	b9d5      	cbnz	r5, 81108de <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 81108a8:	2f03      	cmp	r7, #3
 81108aa:	d905      	bls.n	81108b8 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1d6>
 81108ac:	07f8      	lsls	r0, r7, #31
 81108ae:	d532      	bpl.n	8110916 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 81108b0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 81108b4:	0799      	lsls	r1, r3, #30
 81108b6:	d52e      	bpl.n	8110916 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x234>
 81108b8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 81108ba:	9300      	str	r3, [sp, #0]
 81108bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 81108be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 81108c0:	9806      	ldr	r0, [sp, #24]
 81108c2:	4641      	mov	r1, r8
 81108c4:	f7ff fef9 	bl	81106ba <_ZNK10__cxxabiv117__class_type_info17__find_public_srcEiPKvPKS0_S2_>
 81108c8:	4605      	mov	r5, r0
 81108ca:	e008      	b.n	81108de <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 81108cc:	2900      	cmp	r1, #0
 81108ce:	d1d1      	bne.n	8110874 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x192>
 81108d0:	e7cb      	b.n	811086a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x188>
 81108d2:	2f00      	cmp	r7, #0
 81108d4:	bf08      	it	eq
 81108d6:	2701      	moveq	r7, #1
 81108d8:	2d00      	cmp	r5, #0
 81108da:	bf08      	it	eq
 81108dc:	2501      	moveq	r5, #1
 81108de:	ea85 0307 	eor.w	r3, r5, r7
 81108e2:	b2db      	uxtb	r3, r3
 81108e4:	2b03      	cmp	r3, #3
 81108e6:	d918      	bls.n	811091a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x238>
 81108e8:	2d03      	cmp	r5, #3
 81108ea:	bf81      	itttt	hi
 81108ec:	9b0d      	ldrhi	r3, [sp, #52]	; 0x34
 81108ee:	6023      	strhi	r3, [r4, #0]
 81108f0:	462f      	movhi	r7, r5
 81108f2:	f89d 3038 	ldrbhi.w	r3, [sp, #56]	; 0x38
 81108f6:	bf86      	itte	hi
 81108f8:	7123      	strbhi	r3, [r4, #4]
 81108fa:	2000      	movhi	r0, #0
 81108fc:	4630      	movls	r0, r6
 81108fe:	07ba      	lsls	r2, r7, #30
 8110900:	71a7      	strb	r7, [r4, #6]
 8110902:	d401      	bmi.n	8110908 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8110904:	07fb      	lsls	r3, r7, #31
 8110906:	d49f      	bmi.n	8110848 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8110908:	4656      	mov	r6, sl
 811090a:	4630      	mov	r0, r6
 811090c:	b011      	add	sp, #68	; 0x44
 811090e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8110912:	2701      	movs	r7, #1
 8110914:	e7e3      	b.n	81108de <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 8110916:	2501      	movs	r5, #1
 8110918:	e7e1      	b.n	81108de <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x1fc>
 811091a:	403d      	ands	r5, r7
 811091c:	b2ed      	uxtb	r5, r5
 811091e:	2d03      	cmp	r5, #3
 8110920:	f8c4 b000 	str.w	fp, [r4]
 8110924:	d904      	bls.n	8110930 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x24e>
 8110926:	2302      	movs	r3, #2
 8110928:	71a3      	strb	r3, [r4, #6]
 811092a:	f04f 0a01 	mov.w	sl, #1
 811092e:	e7eb      	b.n	8110908 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x226>
 8110930:	2001      	movs	r0, #1
 8110932:	71a0      	strb	r0, [r4, #6]
 8110934:	e788      	b.n	8110848 <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x166>
 8110936:	2301      	movs	r3, #1
 8110938:	9309      	str	r3, [sp, #36]	; 0x24
 811093a:	4630      	mov	r0, r6
 811093c:	e787      	b.n	811084e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x16c>
 811093e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8110940:	2b00      	cmp	r3, #0
 8110942:	d0e2      	beq.n	811090a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 8110944:	9b04      	ldr	r3, [sp, #16]
 8110946:	9308      	str	r3, [sp, #32]
 8110948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811094a:	2b01      	cmp	r3, #1
 811094c:	d0dd      	beq.n	811090a <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x228>
 811094e:	2301      	movs	r3, #1
 8110950:	930a      	str	r3, [sp, #40]	; 0x28
 8110952:	e714      	b.n	811077e <_ZNK10__cxxabiv121__vmi_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x9c>

08110954 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8110954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8110958:	b089      	sub	sp, #36	; 0x24
 811095a:	4607      	mov	r7, r0
 811095c:	9102      	str	r1, [sp, #8]
 811095e:	4692      	mov	sl, r2
 8110960:	461c      	mov	r4, r3
 8110962:	f000 f93c 	bl	8110bde <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8110966:	4605      	mov	r5, r0
 8110968:	2800      	cmp	r0, #0
 811096a:	d159      	bne.n	8110a20 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 811096c:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8110970:	f8d7 900c 	ldr.w	r9, [r7, #12]
 8110974:	f018 0f10 	tst.w	r8, #16
 8110978:	bf18      	it	ne
 811097a:	f8d7 8008 	ldrne.w	r8, [r7, #8]
 811097e:	f008 0301 	and.w	r3, r8, #1
 8110982:	eb07 06c9 	add.w	r6, r7, r9, lsl #3
 8110986:	f04f 0b00 	mov.w	fp, #0
 811098a:	9303      	str	r3, [sp, #12]
 811098c:	f1b9 0f00 	cmp.w	r9, #0
 8110990:	d06c      	beq.n	8110a6c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x118>
 8110992:	68f2      	ldr	r2, [r6, #12]
 8110994:	f8cd b010 	str.w	fp, [sp, #16]
 8110998:	f002 0301 	and.w	r3, r2, #1
 811099c:	9300      	str	r3, [sp, #0]
 811099e:	f012 0302 	ands.w	r3, r2, #2
 81109a2:	f88d b014 	strb.w	fp, [sp, #20]
 81109a6:	e9cd 8b06 	strd	r8, fp, [sp, #24]
 81109aa:	9301      	str	r3, [sp, #4]
 81109ac:	d105      	bne.n	81109ba <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x66>
 81109ae:	9b03      	ldr	r3, [sp, #12]
 81109b0:	b91b      	cbnz	r3, 81109ba <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x66>
 81109b2:	f109 39ff 	add.w	r9, r9, #4294967295
 81109b6:	3e08      	subs	r6, #8
 81109b8:	e7e8      	b.n	811098c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x38>
 81109ba:	f1ba 0f00 	cmp.w	sl, #0
 81109be:	d033      	beq.n	8110a28 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd4>
 81109c0:	9b00      	ldr	r3, [sp, #0]
 81109c2:	1212      	asrs	r2, r2, #8
 81109c4:	b113      	cbz	r3, 81109cc <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x78>
 81109c6:	f8da 3000 	ldr.w	r3, [sl]
 81109ca:	589a      	ldr	r2, [r3, r2]
 81109cc:	4452      	add	r2, sl
 81109ce:	68b0      	ldr	r0, [r6, #8]
 81109d0:	9902      	ldr	r1, [sp, #8]
 81109d2:	6803      	ldr	r3, [r0, #0]
 81109d4:	699d      	ldr	r5, [r3, #24]
 81109d6:	ab04      	add	r3, sp, #16
 81109d8:	47a8      	blx	r5
 81109da:	4605      	mov	r5, r0
 81109dc:	2800      	cmp	r0, #0
 81109de:	d0e8      	beq.n	81109b2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 81109e0:	9b07      	ldr	r3, [sp, #28]
 81109e2:	2b08      	cmp	r3, #8
 81109e4:	d103      	bne.n	81109ee <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x9a>
 81109e6:	9b00      	ldr	r3, [sp, #0]
 81109e8:	b10b      	cbz	r3, 81109ee <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x9a>
 81109ea:	68b3      	ldr	r3, [r6, #8]
 81109ec:	9307      	str	r3, [sp, #28]
 81109ee:	f89d 3014 	ldrb.w	r3, [sp, #20]
 81109f2:	2b03      	cmp	r3, #3
 81109f4:	d905      	bls.n	8110a02 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xae>
 81109f6:	9a01      	ldr	r2, [sp, #4]
 81109f8:	b91a      	cbnz	r2, 8110a02 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xae>
 81109fa:	f023 0302 	bic.w	r3, r3, #2
 81109fe:	f88d 3014 	strb.w	r3, [sp, #20]
 8110a02:	68e1      	ldr	r1, [r4, #12]
 8110a04:	b9c1      	cbnz	r1, 8110a38 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xe4>
 8110a06:	ab04      	add	r3, sp, #16
 8110a08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8110a0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8110a0e:	7923      	ldrb	r3, [r4, #4]
 8110a10:	2b03      	cmp	r3, #3
 8110a12:	d905      	bls.n	8110a20 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8110a14:	079a      	lsls	r2, r3, #30
 8110a16:	d509      	bpl.n	8110a2c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xd8>
 8110a18:	68bb      	ldr	r3, [r7, #8]
 8110a1a:	f013 0f01 	tst.w	r3, #1
 8110a1e:	d1c8      	bne.n	81109b2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8110a20:	4628      	mov	r0, r5
 8110a22:	b009      	add	sp, #36	; 0x24
 8110a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8110a28:	4652      	mov	r2, sl
 8110a2a:	e7d0      	b.n	81109ce <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x7a>
 8110a2c:	07db      	lsls	r3, r3, #31
 8110a2e:	d5f7      	bpl.n	8110a20 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8110a30:	68bb      	ldr	r3, [r7, #8]
 8110a32:	f013 0f02 	tst.w	r3, #2
 8110a36:	e7f2      	b.n	8110a1e <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xca>
 8110a38:	6823      	ldr	r3, [r4, #0]
 8110a3a:	9a04      	ldr	r2, [sp, #16]
 8110a3c:	4293      	cmp	r3, r2
 8110a3e:	d004      	beq.n	8110a4a <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf6>
 8110a40:	2300      	movs	r3, #0
 8110a42:	6023      	str	r3, [r4, #0]
 8110a44:	2302      	movs	r3, #2
 8110a46:	7123      	strb	r3, [r4, #4]
 8110a48:	e7ea      	b.n	8110a20 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>
 8110a4a:	b12b      	cbz	r3, 8110a58 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x104>
 8110a4c:	7923      	ldrb	r3, [r4, #4]
 8110a4e:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8110a52:	4313      	orrs	r3, r2
 8110a54:	7123      	strb	r3, [r4, #4]
 8110a56:	e7ac      	b.n	81109b2 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x5e>
 8110a58:	9807      	ldr	r0, [sp, #28]
 8110a5a:	2808      	cmp	r0, #8
 8110a5c:	d0f2      	beq.n	8110a44 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8110a5e:	2908      	cmp	r1, #8
 8110a60:	d0f0      	beq.n	8110a44 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8110a62:	f000 f80b 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 8110a66:	2800      	cmp	r0, #0
 8110a68:	d1f0      	bne.n	8110a4c <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf8>
 8110a6a:	e7eb      	b.n	8110a44 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xf0>
 8110a6c:	7925      	ldrb	r5, [r4, #4]
 8110a6e:	3500      	adds	r5, #0
 8110a70:	bf18      	it	ne
 8110a72:	2501      	movne	r5, #1
 8110a74:	e7d4      	b.n	8110a20 <_ZNK10__cxxabiv121__vmi_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0xcc>

08110a76 <_ZNSt9type_infoD1Ev>:
 8110a76:	4770      	bx	lr

08110a78 <_ZNKSt9type_info14__is_pointer_pEv>:
 8110a78:	2000      	movs	r0, #0
 8110a7a:	4770      	bx	lr

08110a7c <_ZNKSt9type_infoeqERKS_>:
 8110a7c:	4281      	cmp	r1, r0
 8110a7e:	b508      	push	{r3, lr}
 8110a80:	d00e      	beq.n	8110aa0 <_ZNKSt9type_infoeqERKS_+0x24>
 8110a82:	6840      	ldr	r0, [r0, #4]
 8110a84:	7803      	ldrb	r3, [r0, #0]
 8110a86:	2b2a      	cmp	r3, #42	; 0x2a
 8110a88:	d00c      	beq.n	8110aa4 <_ZNKSt9type_infoeqERKS_+0x28>
 8110a8a:	6849      	ldr	r1, [r1, #4]
 8110a8c:	780b      	ldrb	r3, [r1, #0]
 8110a8e:	2b2a      	cmp	r3, #42	; 0x2a
 8110a90:	bf08      	it	eq
 8110a92:	3101      	addeq	r1, #1
 8110a94:	f7ef fc24 	bl	81002e0 <strcmp>
 8110a98:	fab0 f080 	clz	r0, r0
 8110a9c:	0940      	lsrs	r0, r0, #5
 8110a9e:	bd08      	pop	{r3, pc}
 8110aa0:	2001      	movs	r0, #1
 8110aa2:	e7fc      	b.n	8110a9e <_ZNKSt9type_infoeqERKS_+0x22>
 8110aa4:	2000      	movs	r0, #0
 8110aa6:	e7fa      	b.n	8110a9e <_ZNKSt9type_infoeqERKS_+0x22>

08110aa8 <__cxa_pure_virtual>:
 8110aa8:	b508      	push	{r3, lr}
 8110aaa:	f000 f945 	bl	8110d38 <_ZSt9terminatev>

08110aae <_ZdlPvj>:
 8110aae:	f7fb b92b 	b.w	810bd08 <_ZdlPv>
	...

08110ab4 <_ZSt11_Hash_bytesPKvjj>:
 8110ab4:	4b18      	ldr	r3, [pc, #96]	; (8110b18 <_ZSt11_Hash_bytesPKvjj+0x64>)
 8110ab6:	b570      	push	{r4, r5, r6, lr}
 8110ab8:	404a      	eors	r2, r1
 8110aba:	460d      	mov	r5, r1
 8110abc:	1846      	adds	r6, r0, r1
 8110abe:	2d03      	cmp	r5, #3
 8110ac0:	eba6 0405 	sub.w	r4, r6, r5
 8110ac4:	d908      	bls.n	8110ad8 <_ZSt11_Hash_bytesPKvjj+0x24>
 8110ac6:	6824      	ldr	r4, [r4, #0]
 8110ac8:	435c      	muls	r4, r3
 8110aca:	ea84 6414 	eor.w	r4, r4, r4, lsr #24
 8110ace:	435a      	muls	r2, r3
 8110ad0:	435c      	muls	r4, r3
 8110ad2:	4062      	eors	r2, r4
 8110ad4:	3d04      	subs	r5, #4
 8110ad6:	e7f2      	b.n	8110abe <_ZSt11_Hash_bytesPKvjj+0xa>
 8110ad8:	088d      	lsrs	r5, r1, #2
 8110ada:	f06f 0403 	mvn.w	r4, #3
 8110ade:	fb04 1105 	mla	r1, r4, r5, r1
 8110ae2:	2902      	cmp	r1, #2
 8110ae4:	eb00 0685 	add.w	r6, r0, r5, lsl #2
 8110ae8:	d011      	beq.n	8110b0e <_ZSt11_Hash_bytesPKvjj+0x5a>
 8110aea:	2903      	cmp	r1, #3
 8110aec:	d00c      	beq.n	8110b08 <_ZSt11_Hash_bytesPKvjj+0x54>
 8110aee:	2901      	cmp	r1, #1
 8110af0:	d103      	bne.n	8110afa <_ZSt11_Hash_bytesPKvjj+0x46>
 8110af2:	f810 0025 	ldrb.w	r0, [r0, r5, lsl #2]
 8110af6:	4042      	eors	r2, r0
 8110af8:	435a      	muls	r2, r3
 8110afa:	ea82 3252 	eor.w	r2, r2, r2, lsr #13
 8110afe:	fb03 f002 	mul.w	r0, r3, r2
 8110b02:	ea80 30d0 	eor.w	r0, r0, r0, lsr #15
 8110b06:	bd70      	pop	{r4, r5, r6, pc}
 8110b08:	78b1      	ldrb	r1, [r6, #2]
 8110b0a:	ea82 4201 	eor.w	r2, r2, r1, lsl #16
 8110b0e:	7871      	ldrb	r1, [r6, #1]
 8110b10:	ea82 2201 	eor.w	r2, r2, r1, lsl #8
 8110b14:	e7ed      	b.n	8110af2 <_ZSt11_Hash_bytesPKvjj+0x3e>
 8110b16:	bf00      	nop
 8110b18:	5bd1e995 	.word	0x5bd1e995

08110b1c <__cxa_guard_acquire>:
 8110b1c:	6803      	ldr	r3, [r0, #0]
 8110b1e:	07db      	lsls	r3, r3, #31
 8110b20:	d406      	bmi.n	8110b30 <__cxa_guard_acquire+0x14>
 8110b22:	7843      	ldrb	r3, [r0, #1]
 8110b24:	b103      	cbz	r3, 8110b28 <__cxa_guard_acquire+0xc>
 8110b26:	deff      	udf	#255	; 0xff
 8110b28:	2301      	movs	r3, #1
 8110b2a:	7043      	strb	r3, [r0, #1]
 8110b2c:	4618      	mov	r0, r3
 8110b2e:	4770      	bx	lr
 8110b30:	2000      	movs	r0, #0
 8110b32:	4770      	bx	lr

08110b34 <__cxa_guard_release>:
 8110b34:	2301      	movs	r3, #1
 8110b36:	6003      	str	r3, [r0, #0]
 8110b38:	4770      	bx	lr

08110b3a <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8110b3a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8110b3c:	2400      	movs	r4, #0
 8110b3e:	2310      	movs	r3, #16
 8110b40:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8110b44:	6803      	ldr	r3, [r0, #0]
 8110b46:	9400      	str	r4, [sp, #0]
 8110b48:	4615      	mov	r5, r2
 8110b4a:	699e      	ldr	r6, [r3, #24]
 8110b4c:	f88d 4004 	strb.w	r4, [sp, #4]
 8110b50:	466b      	mov	r3, sp
 8110b52:	6812      	ldr	r2, [r2, #0]
 8110b54:	47b0      	blx	r6
 8110b56:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8110b5a:	f003 0306 	and.w	r3, r3, #6
 8110b5e:	2b06      	cmp	r3, #6
 8110b60:	bf03      	ittte	eq
 8110b62:	9b00      	ldreq	r3, [sp, #0]
 8110b64:	602b      	streq	r3, [r5, #0]
 8110b66:	2001      	moveq	r0, #1
 8110b68:	4620      	movne	r0, r4
 8110b6a:	b004      	add	sp, #16
 8110b6c:	bd70      	pop	{r4, r5, r6, pc}

08110b6e <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8110b6e:	9800      	ldr	r0, [sp, #0]
 8110b70:	4290      	cmp	r0, r2
 8110b72:	bf0c      	ite	eq
 8110b74:	2006      	moveq	r0, #6
 8110b76:	2001      	movne	r0, #1
 8110b78:	4770      	bx	lr
	...

08110b7c <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8110b7c:	b510      	push	{r4, lr}
 8110b7e:	4b03      	ldr	r3, [pc, #12]	; (8110b8c <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8110b80:	6003      	str	r3, [r0, #0]
 8110b82:	4604      	mov	r4, r0
 8110b84:	f7ff ff77 	bl	8110a76 <_ZNSt9type_infoD1Ev>
 8110b88:	4620      	mov	r0, r4
 8110b8a:	bd10      	pop	{r4, pc}
 8110b8c:	08114810 	.word	0x08114810

08110b90 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8110b90:	b510      	push	{r4, lr}
 8110b92:	4604      	mov	r4, r0
 8110b94:	f7ff fff2 	bl	8110b7c <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8110b98:	4620      	mov	r0, r4
 8110b9a:	2108      	movs	r1, #8
 8110b9c:	f7ff ff87 	bl	8110aae <_ZdlPvj>
 8110ba0:	4620      	mov	r0, r4
 8110ba2:	bd10      	pop	{r4, pc}

08110ba4 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8110ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8110ba8:	4698      	mov	r8, r3
 8110baa:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 8110bae:	9e06      	ldr	r6, [sp, #24]
 8110bb0:	429e      	cmp	r6, r3
 8110bb2:	4607      	mov	r7, r0
 8110bb4:	4615      	mov	r5, r2
 8110bb6:	d107      	bne.n	8110bc8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 8110bb8:	9907      	ldr	r1, [sp, #28]
 8110bba:	f7ff ff5f 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 8110bbe:	b118      	cbz	r0, 8110bc8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x24>
 8110bc0:	7165      	strb	r5, [r4, #5]
 8110bc2:	2000      	movs	r0, #0
 8110bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8110bc8:	4641      	mov	r1, r8
 8110bca:	4638      	mov	r0, r7
 8110bcc:	f7ff ff56 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 8110bd0:	2800      	cmp	r0, #0
 8110bd2:	d0f6      	beq.n	8110bc2 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>
 8110bd4:	2301      	movs	r3, #1
 8110bd6:	6026      	str	r6, [r4, #0]
 8110bd8:	7125      	strb	r5, [r4, #4]
 8110bda:	71a3      	strb	r3, [r4, #6]
 8110bdc:	e7f1      	b.n	8110bc2 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1e>

08110bde <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8110bde:	b538      	push	{r3, r4, r5, lr}
 8110be0:	4615      	mov	r5, r2
 8110be2:	461c      	mov	r4, r3
 8110be4:	f7ff ff4a 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 8110be8:	b120      	cbz	r0, 8110bf4 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8110bea:	2308      	movs	r3, #8
 8110bec:	60e3      	str	r3, [r4, #12]
 8110bee:	2306      	movs	r3, #6
 8110bf0:	6025      	str	r5, [r4, #0]
 8110bf2:	7123      	strb	r3, [r4, #4]
 8110bf4:	bd38      	pop	{r3, r4, r5, pc}

08110bf6 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8110bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8110bfa:	4605      	mov	r5, r0
 8110bfc:	460c      	mov	r4, r1
 8110bfe:	4616      	mov	r6, r2
 8110c00:	461f      	mov	r7, r3
 8110c02:	f7ff ff3b 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 8110c06:	b948      	cbnz	r0, 8110c1c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8110c08:	2f03      	cmp	r7, #3
 8110c0a:	d807      	bhi.n	8110c1c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8110c0c:	6823      	ldr	r3, [r4, #0]
 8110c0e:	4632      	mov	r2, r6
 8110c10:	4629      	mov	r1, r5
 8110c12:	4620      	mov	r0, r4
 8110c14:	695b      	ldr	r3, [r3, #20]
 8110c16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8110c1a:	4718      	bx	r3
 8110c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08110c20 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8110c20:	b510      	push	{r4, lr}
 8110c22:	4b03      	ldr	r3, [pc, #12]	; (8110c30 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8110c24:	6003      	str	r3, [r0, #0]
 8110c26:	4604      	mov	r4, r0
 8110c28:	f7ff ffa8 	bl	8110b7c <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8110c2c:	4620      	mov	r0, r4
 8110c2e:	bd10      	pop	{r4, pc}
 8110c30:	08114870 	.word	0x08114870

08110c34 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8110c34:	b510      	push	{r4, lr}
 8110c36:	4604      	mov	r4, r0
 8110c38:	f7ff fff2 	bl	8110c20 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8110c3c:	4620      	mov	r0, r4
 8110c3e:	210c      	movs	r1, #12
 8110c40:	f7ff ff35 	bl	8110aae <_ZdlPvj>
 8110c44:	4620      	mov	r0, r4
 8110c46:	bd10      	pop	{r4, pc}

08110c48 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8110c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8110c4c:	9e06      	ldr	r6, [sp, #24]
 8110c4e:	4296      	cmp	r6, r2
 8110c50:	4607      	mov	r7, r0
 8110c52:	4688      	mov	r8, r1
 8110c54:	4615      	mov	r5, r2
 8110c56:	461c      	mov	r4, r3
 8110c58:	d00a      	beq.n	8110c70 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x28>
 8110c5a:	68b8      	ldr	r0, [r7, #8]
 8110c5c:	6803      	ldr	r3, [r0, #0]
 8110c5e:	9606      	str	r6, [sp, #24]
 8110c60:	6a1e      	ldr	r6, [r3, #32]
 8110c62:	462a      	mov	r2, r5
 8110c64:	4623      	mov	r3, r4
 8110c66:	4641      	mov	r1, r8
 8110c68:	46b4      	mov	ip, r6
 8110c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8110c6e:	4760      	bx	ip
 8110c70:	4619      	mov	r1, r3
 8110c72:	f7ff ff03 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 8110c76:	2800      	cmp	r0, #0
 8110c78:	d0ef      	beq.n	8110c5a <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x12>
 8110c7a:	2006      	movs	r0, #6
 8110c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08110c80 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8110c80:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8110c84:	460e      	mov	r6, r1
 8110c86:	4619      	mov	r1, r3
 8110c88:	4683      	mov	fp, r0
 8110c8a:	4617      	mov	r7, r2
 8110c8c:	4699      	mov	r9, r3
 8110c8e:	e9dd 4a0a 	ldrd	r4, sl, [sp, #40]	; 0x28
 8110c92:	e9dd 850c 	ldrd	r8, r5, [sp, #48]	; 0x30
 8110c96:	f7ff fef1 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 8110c9a:	b190      	cbz	r0, 8110cc2 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x42>
 8110c9c:	2e00      	cmp	r6, #0
 8110c9e:	602c      	str	r4, [r5, #0]
 8110ca0:	712f      	strb	r7, [r5, #4]
 8110ca2:	db09      	blt.n	8110cb8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 8110ca4:	4434      	add	r4, r6
 8110ca6:	45a0      	cmp	r8, r4
 8110ca8:	bf0c      	ite	eq
 8110caa:	2406      	moveq	r4, #6
 8110cac:	2401      	movne	r4, #1
 8110cae:	71ac      	strb	r4, [r5, #6]
 8110cb0:	2000      	movs	r0, #0
 8110cb2:	b001      	add	sp, #4
 8110cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8110cb8:	3602      	adds	r6, #2
 8110cba:	d1f9      	bne.n	8110cb0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8110cbc:	2301      	movs	r3, #1
 8110cbe:	71ab      	strb	r3, [r5, #6]
 8110cc0:	e7f6      	b.n	8110cb0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8110cc2:	4544      	cmp	r4, r8
 8110cc4:	d106      	bne.n	8110cd4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8110cc6:	4651      	mov	r1, sl
 8110cc8:	4658      	mov	r0, fp
 8110cca:	f7ff fed7 	bl	8110a7c <_ZNKSt9type_infoeqERKS_>
 8110cce:	b108      	cbz	r0, 8110cd4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8110cd0:	716f      	strb	r7, [r5, #5]
 8110cd2:	e7ed      	b.n	8110cb0 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8110cd4:	f8db 0008 	ldr.w	r0, [fp, #8]
 8110cd8:	6803      	ldr	r3, [r0, #0]
 8110cda:	e9cd 850c 	strd	r8, r5, [sp, #48]	; 0x30
 8110cde:	e9cd 4a0a 	strd	r4, sl, [sp, #40]	; 0x28
 8110ce2:	69dc      	ldr	r4, [r3, #28]
 8110ce4:	463a      	mov	r2, r7
 8110ce6:	464b      	mov	r3, r9
 8110ce8:	4631      	mov	r1, r6
 8110cea:	46a4      	mov	ip, r4
 8110cec:	b001      	add	sp, #4
 8110cee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8110cf2:	4760      	bx	ip

08110cf4 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8110cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8110cf8:	4604      	mov	r4, r0
 8110cfa:	460d      	mov	r5, r1
 8110cfc:	4616      	mov	r6, r2
 8110cfe:	461f      	mov	r7, r3
 8110d00:	f7ff ff6d 	bl	8110bde <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8110d04:	b948      	cbnz	r0, 8110d1a <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8110d06:	68a0      	ldr	r0, [r4, #8]
 8110d08:	6803      	ldr	r3, [r0, #0]
 8110d0a:	699c      	ldr	r4, [r3, #24]
 8110d0c:	4632      	mov	r2, r6
 8110d0e:	463b      	mov	r3, r7
 8110d10:	4629      	mov	r1, r5
 8110d12:	46a4      	mov	ip, r4
 8110d14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8110d18:	4760      	bx	ip
 8110d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08110d1e <_ZN10__cxxabiv111__terminateEPFvvE>:
 8110d1e:	b508      	push	{r3, lr}
 8110d20:	4780      	blx	r0
 8110d22:	f000 f80e 	bl	8110d42 <abort>
	...

08110d28 <_ZSt13get_terminatev>:
 8110d28:	4b02      	ldr	r3, [pc, #8]	; (8110d34 <_ZSt13get_terminatev+0xc>)
 8110d2a:	6818      	ldr	r0, [r3, #0]
 8110d2c:	f3bf 8f5b 	dmb	ish
 8110d30:	4770      	bx	lr
 8110d32:	bf00      	nop
 8110d34:	1000003c 	.word	0x1000003c

08110d38 <_ZSt9terminatev>:
 8110d38:	b508      	push	{r3, lr}
 8110d3a:	f7ff fff5 	bl	8110d28 <_ZSt13get_terminatev>
 8110d3e:	f7ff ffee 	bl	8110d1e <_ZN10__cxxabiv111__terminateEPFvvE>

08110d42 <abort>:
 8110d42:	b508      	push	{r3, lr}
 8110d44:	2006      	movs	r0, #6
 8110d46:	f000 fd4b 	bl	81117e0 <raise>
 8110d4a:	2001      	movs	r0, #1
 8110d4c:	f7f1 f85e 	bl	8101e0c <_exit>

08110d50 <atexit>:
 8110d50:	2300      	movs	r3, #0
 8110d52:	4601      	mov	r1, r0
 8110d54:	461a      	mov	r2, r3
 8110d56:	4618      	mov	r0, r3
 8110d58:	f000 bef0 	b.w	8111b3c <__register_exitproc>

08110d5c <atoi>:
 8110d5c:	220a      	movs	r2, #10
 8110d5e:	2100      	movs	r1, #0
 8110d60:	f000 bdf6 	b.w	8111950 <strtol>

08110d64 <__errno>:
 8110d64:	4b01      	ldr	r3, [pc, #4]	; (8110d6c <__errno+0x8>)
 8110d66:	6818      	ldr	r0, [r3, #0]
 8110d68:	4770      	bx	lr
 8110d6a:	bf00      	nop
 8110d6c:	10000040 	.word	0x10000040

08110d70 <__libc_init_array>:
 8110d70:	b570      	push	{r4, r5, r6, lr}
 8110d72:	4e0d      	ldr	r6, [pc, #52]	; (8110da8 <__libc_init_array+0x38>)
 8110d74:	4c0d      	ldr	r4, [pc, #52]	; (8110dac <__libc_init_array+0x3c>)
 8110d76:	1ba4      	subs	r4, r4, r6
 8110d78:	10a4      	asrs	r4, r4, #2
 8110d7a:	2500      	movs	r5, #0
 8110d7c:	42a5      	cmp	r5, r4
 8110d7e:	d109      	bne.n	8110d94 <__libc_init_array+0x24>
 8110d80:	4e0b      	ldr	r6, [pc, #44]	; (8110db0 <__libc_init_array+0x40>)
 8110d82:	4c0c      	ldr	r4, [pc, #48]	; (8110db4 <__libc_init_array+0x44>)
 8110d84:	f002 fec4 	bl	8113b10 <_init>
 8110d88:	1ba4      	subs	r4, r4, r6
 8110d8a:	10a4      	asrs	r4, r4, #2
 8110d8c:	2500      	movs	r5, #0
 8110d8e:	42a5      	cmp	r5, r4
 8110d90:	d105      	bne.n	8110d9e <__libc_init_array+0x2e>
 8110d92:	bd70      	pop	{r4, r5, r6, pc}
 8110d94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8110d98:	4798      	blx	r3
 8110d9a:	3501      	adds	r5, #1
 8110d9c:	e7ee      	b.n	8110d7c <__libc_init_array+0xc>
 8110d9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8110da2:	4798      	blx	r3
 8110da4:	3501      	adds	r5, #1
 8110da6:	e7f2      	b.n	8110d8e <__libc_init_array+0x1e>
 8110da8:	08114b68 	.word	0x08114b68
 8110dac:	08114b68 	.word	0x08114b68
 8110db0:	08114b68 	.word	0x08114b68
 8110db4:	08114b74 	.word	0x08114b74

08110db8 <memcpy>:
 8110db8:	b510      	push	{r4, lr}
 8110dba:	1e43      	subs	r3, r0, #1
 8110dbc:	440a      	add	r2, r1
 8110dbe:	4291      	cmp	r1, r2
 8110dc0:	d100      	bne.n	8110dc4 <memcpy+0xc>
 8110dc2:	bd10      	pop	{r4, pc}
 8110dc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8110dc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8110dcc:	e7f7      	b.n	8110dbe <memcpy+0x6>

08110dce <memset>:
 8110dce:	4402      	add	r2, r0
 8110dd0:	4603      	mov	r3, r0
 8110dd2:	4293      	cmp	r3, r2
 8110dd4:	d100      	bne.n	8110dd8 <memset+0xa>
 8110dd6:	4770      	bx	lr
 8110dd8:	f803 1b01 	strb.w	r1, [r3], #1
 8110ddc:	e7f9      	b.n	8110dd2 <memset+0x4>

08110dde <__cvt>:
 8110dde:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8110de2:	ec55 4b10 	vmov	r4, r5, d0
 8110de6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8110de8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8110dec:	2d00      	cmp	r5, #0
 8110dee:	460e      	mov	r6, r1
 8110df0:	4691      	mov	r9, r2
 8110df2:	4619      	mov	r1, r3
 8110df4:	bfb8      	it	lt
 8110df6:	4622      	movlt	r2, r4
 8110df8:	462b      	mov	r3, r5
 8110dfa:	f027 0720 	bic.w	r7, r7, #32
 8110dfe:	bfbb      	ittet	lt
 8110e00:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8110e04:	461d      	movlt	r5, r3
 8110e06:	2300      	movge	r3, #0
 8110e08:	232d      	movlt	r3, #45	; 0x2d
 8110e0a:	bfb8      	it	lt
 8110e0c:	4614      	movlt	r4, r2
 8110e0e:	2f46      	cmp	r7, #70	; 0x46
 8110e10:	700b      	strb	r3, [r1, #0]
 8110e12:	d004      	beq.n	8110e1e <__cvt+0x40>
 8110e14:	2f45      	cmp	r7, #69	; 0x45
 8110e16:	d100      	bne.n	8110e1a <__cvt+0x3c>
 8110e18:	3601      	adds	r6, #1
 8110e1a:	2102      	movs	r1, #2
 8110e1c:	e000      	b.n	8110e20 <__cvt+0x42>
 8110e1e:	2103      	movs	r1, #3
 8110e20:	ab03      	add	r3, sp, #12
 8110e22:	9301      	str	r3, [sp, #4]
 8110e24:	ab02      	add	r3, sp, #8
 8110e26:	9300      	str	r3, [sp, #0]
 8110e28:	4632      	mov	r2, r6
 8110e2a:	4653      	mov	r3, sl
 8110e2c:	ec45 4b10 	vmov	d0, r4, r5
 8110e30:	f000 ff76 	bl	8111d20 <_dtoa_r>
 8110e34:	2f47      	cmp	r7, #71	; 0x47
 8110e36:	4680      	mov	r8, r0
 8110e38:	d102      	bne.n	8110e40 <__cvt+0x62>
 8110e3a:	f019 0f01 	tst.w	r9, #1
 8110e3e:	d026      	beq.n	8110e8e <__cvt+0xb0>
 8110e40:	2f46      	cmp	r7, #70	; 0x46
 8110e42:	eb08 0906 	add.w	r9, r8, r6
 8110e46:	d111      	bne.n	8110e6c <__cvt+0x8e>
 8110e48:	f898 3000 	ldrb.w	r3, [r8]
 8110e4c:	2b30      	cmp	r3, #48	; 0x30
 8110e4e:	d10a      	bne.n	8110e66 <__cvt+0x88>
 8110e50:	2200      	movs	r2, #0
 8110e52:	2300      	movs	r3, #0
 8110e54:	4620      	mov	r0, r4
 8110e56:	4629      	mov	r1, r5
 8110e58:	f7ef fece 	bl	8100bf8 <__aeabi_dcmpeq>
 8110e5c:	b918      	cbnz	r0, 8110e66 <__cvt+0x88>
 8110e5e:	f1c6 0601 	rsb	r6, r6, #1
 8110e62:	f8ca 6000 	str.w	r6, [sl]
 8110e66:	f8da 3000 	ldr.w	r3, [sl]
 8110e6a:	4499      	add	r9, r3
 8110e6c:	2200      	movs	r2, #0
 8110e6e:	2300      	movs	r3, #0
 8110e70:	4620      	mov	r0, r4
 8110e72:	4629      	mov	r1, r5
 8110e74:	f7ef fec0 	bl	8100bf8 <__aeabi_dcmpeq>
 8110e78:	b938      	cbnz	r0, 8110e8a <__cvt+0xac>
 8110e7a:	2230      	movs	r2, #48	; 0x30
 8110e7c:	9b03      	ldr	r3, [sp, #12]
 8110e7e:	454b      	cmp	r3, r9
 8110e80:	d205      	bcs.n	8110e8e <__cvt+0xb0>
 8110e82:	1c59      	adds	r1, r3, #1
 8110e84:	9103      	str	r1, [sp, #12]
 8110e86:	701a      	strb	r2, [r3, #0]
 8110e88:	e7f8      	b.n	8110e7c <__cvt+0x9e>
 8110e8a:	f8cd 900c 	str.w	r9, [sp, #12]
 8110e8e:	9b03      	ldr	r3, [sp, #12]
 8110e90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8110e92:	eba3 0308 	sub.w	r3, r3, r8
 8110e96:	4640      	mov	r0, r8
 8110e98:	6013      	str	r3, [r2, #0]
 8110e9a:	b004      	add	sp, #16
 8110e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08110ea0 <__exponent>:
 8110ea0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8110ea2:	2900      	cmp	r1, #0
 8110ea4:	4604      	mov	r4, r0
 8110ea6:	bfba      	itte	lt
 8110ea8:	4249      	neglt	r1, r1
 8110eaa:	232d      	movlt	r3, #45	; 0x2d
 8110eac:	232b      	movge	r3, #43	; 0x2b
 8110eae:	2909      	cmp	r1, #9
 8110eb0:	f804 2b02 	strb.w	r2, [r4], #2
 8110eb4:	7043      	strb	r3, [r0, #1]
 8110eb6:	dd20      	ble.n	8110efa <__exponent+0x5a>
 8110eb8:	f10d 0307 	add.w	r3, sp, #7
 8110ebc:	461f      	mov	r7, r3
 8110ebe:	260a      	movs	r6, #10
 8110ec0:	fb91 f5f6 	sdiv	r5, r1, r6
 8110ec4:	fb06 1115 	mls	r1, r6, r5, r1
 8110ec8:	3130      	adds	r1, #48	; 0x30
 8110eca:	2d09      	cmp	r5, #9
 8110ecc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8110ed0:	f103 32ff 	add.w	r2, r3, #4294967295
 8110ed4:	4629      	mov	r1, r5
 8110ed6:	dc09      	bgt.n	8110eec <__exponent+0x4c>
 8110ed8:	3130      	adds	r1, #48	; 0x30
 8110eda:	3b02      	subs	r3, #2
 8110edc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8110ee0:	42bb      	cmp	r3, r7
 8110ee2:	4622      	mov	r2, r4
 8110ee4:	d304      	bcc.n	8110ef0 <__exponent+0x50>
 8110ee6:	1a10      	subs	r0, r2, r0
 8110ee8:	b003      	add	sp, #12
 8110eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8110eec:	4613      	mov	r3, r2
 8110eee:	e7e7      	b.n	8110ec0 <__exponent+0x20>
 8110ef0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8110ef4:	f804 2b01 	strb.w	r2, [r4], #1
 8110ef8:	e7f2      	b.n	8110ee0 <__exponent+0x40>
 8110efa:	2330      	movs	r3, #48	; 0x30
 8110efc:	4419      	add	r1, r3
 8110efe:	7083      	strb	r3, [r0, #2]
 8110f00:	1d02      	adds	r2, r0, #4
 8110f02:	70c1      	strb	r1, [r0, #3]
 8110f04:	e7ef      	b.n	8110ee6 <__exponent+0x46>
	...

08110f08 <_printf_float>:
 8110f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8110f0c:	b08d      	sub	sp, #52	; 0x34
 8110f0e:	460c      	mov	r4, r1
 8110f10:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8110f14:	4616      	mov	r6, r2
 8110f16:	461f      	mov	r7, r3
 8110f18:	4605      	mov	r5, r0
 8110f1a:	f001 fe37 	bl	8112b8c <_localeconv_r>
 8110f1e:	6803      	ldr	r3, [r0, #0]
 8110f20:	9304      	str	r3, [sp, #16]
 8110f22:	4618      	mov	r0, r3
 8110f24:	f7ef f9e6 	bl	81002f4 <strlen>
 8110f28:	2300      	movs	r3, #0
 8110f2a:	930a      	str	r3, [sp, #40]	; 0x28
 8110f2c:	f8d8 3000 	ldr.w	r3, [r8]
 8110f30:	9005      	str	r0, [sp, #20]
 8110f32:	3307      	adds	r3, #7
 8110f34:	f023 0307 	bic.w	r3, r3, #7
 8110f38:	f103 0208 	add.w	r2, r3, #8
 8110f3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8110f40:	f8d4 b000 	ldr.w	fp, [r4]
 8110f44:	f8c8 2000 	str.w	r2, [r8]
 8110f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8110f4c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8110f50:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8110f54:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8110f58:	9307      	str	r3, [sp, #28]
 8110f5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8110f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8110f62:	4ba7      	ldr	r3, [pc, #668]	; (8111200 <_printf_float+0x2f8>)
 8110f64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8110f68:	f7ef fe78 	bl	8100c5c <__aeabi_dcmpun>
 8110f6c:	bb70      	cbnz	r0, 8110fcc <_printf_float+0xc4>
 8110f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8110f72:	4ba3      	ldr	r3, [pc, #652]	; (8111200 <_printf_float+0x2f8>)
 8110f74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8110f78:	f7ef fe52 	bl	8100c20 <__aeabi_dcmple>
 8110f7c:	bb30      	cbnz	r0, 8110fcc <_printf_float+0xc4>
 8110f7e:	2200      	movs	r2, #0
 8110f80:	2300      	movs	r3, #0
 8110f82:	4640      	mov	r0, r8
 8110f84:	4649      	mov	r1, r9
 8110f86:	f7ef fe41 	bl	8100c0c <__aeabi_dcmplt>
 8110f8a:	b110      	cbz	r0, 8110f92 <_printf_float+0x8a>
 8110f8c:	232d      	movs	r3, #45	; 0x2d
 8110f8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8110f92:	4a9c      	ldr	r2, [pc, #624]	; (8111204 <_printf_float+0x2fc>)
 8110f94:	4b9c      	ldr	r3, [pc, #624]	; (8111208 <_printf_float+0x300>)
 8110f96:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8110f9a:	bf8c      	ite	hi
 8110f9c:	4690      	movhi	r8, r2
 8110f9e:	4698      	movls	r8, r3
 8110fa0:	2303      	movs	r3, #3
 8110fa2:	f02b 0204 	bic.w	r2, fp, #4
 8110fa6:	6123      	str	r3, [r4, #16]
 8110fa8:	6022      	str	r2, [r4, #0]
 8110faa:	f04f 0900 	mov.w	r9, #0
 8110fae:	9700      	str	r7, [sp, #0]
 8110fb0:	4633      	mov	r3, r6
 8110fb2:	aa0b      	add	r2, sp, #44	; 0x2c
 8110fb4:	4621      	mov	r1, r4
 8110fb6:	4628      	mov	r0, r5
 8110fb8:	f000 f9e6 	bl	8111388 <_printf_common>
 8110fbc:	3001      	adds	r0, #1
 8110fbe:	f040 808d 	bne.w	81110dc <_printf_float+0x1d4>
 8110fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8110fc6:	b00d      	add	sp, #52	; 0x34
 8110fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8110fcc:	4642      	mov	r2, r8
 8110fce:	464b      	mov	r3, r9
 8110fd0:	4640      	mov	r0, r8
 8110fd2:	4649      	mov	r1, r9
 8110fd4:	f7ef fe42 	bl	8100c5c <__aeabi_dcmpun>
 8110fd8:	b110      	cbz	r0, 8110fe0 <_printf_float+0xd8>
 8110fda:	4a8c      	ldr	r2, [pc, #560]	; (811120c <_printf_float+0x304>)
 8110fdc:	4b8c      	ldr	r3, [pc, #560]	; (8111210 <_printf_float+0x308>)
 8110fde:	e7da      	b.n	8110f96 <_printf_float+0x8e>
 8110fe0:	6861      	ldr	r1, [r4, #4]
 8110fe2:	1c4b      	adds	r3, r1, #1
 8110fe4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8110fe8:	a80a      	add	r0, sp, #40	; 0x28
 8110fea:	d13e      	bne.n	811106a <_printf_float+0x162>
 8110fec:	2306      	movs	r3, #6
 8110fee:	6063      	str	r3, [r4, #4]
 8110ff0:	2300      	movs	r3, #0
 8110ff2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8110ff6:	ab09      	add	r3, sp, #36	; 0x24
 8110ff8:	9300      	str	r3, [sp, #0]
 8110ffa:	ec49 8b10 	vmov	d0, r8, r9
 8110ffe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8111002:	6022      	str	r2, [r4, #0]
 8111004:	f8cd a004 	str.w	sl, [sp, #4]
 8111008:	6861      	ldr	r1, [r4, #4]
 811100a:	4628      	mov	r0, r5
 811100c:	f7ff fee7 	bl	8110dde <__cvt>
 8111010:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8111014:	2b47      	cmp	r3, #71	; 0x47
 8111016:	4680      	mov	r8, r0
 8111018:	d109      	bne.n	811102e <_printf_float+0x126>
 811101a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811101c:	1cd8      	adds	r0, r3, #3
 811101e:	db02      	blt.n	8111026 <_printf_float+0x11e>
 8111020:	6862      	ldr	r2, [r4, #4]
 8111022:	4293      	cmp	r3, r2
 8111024:	dd47      	ble.n	81110b6 <_printf_float+0x1ae>
 8111026:	f1aa 0a02 	sub.w	sl, sl, #2
 811102a:	fa5f fa8a 	uxtb.w	sl, sl
 811102e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8111032:	9909      	ldr	r1, [sp, #36]	; 0x24
 8111034:	d824      	bhi.n	8111080 <_printf_float+0x178>
 8111036:	3901      	subs	r1, #1
 8111038:	4652      	mov	r2, sl
 811103a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 811103e:	9109      	str	r1, [sp, #36]	; 0x24
 8111040:	f7ff ff2e 	bl	8110ea0 <__exponent>
 8111044:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8111046:	1813      	adds	r3, r2, r0
 8111048:	2a01      	cmp	r2, #1
 811104a:	4681      	mov	r9, r0
 811104c:	6123      	str	r3, [r4, #16]
 811104e:	dc02      	bgt.n	8111056 <_printf_float+0x14e>
 8111050:	6822      	ldr	r2, [r4, #0]
 8111052:	07d1      	lsls	r1, r2, #31
 8111054:	d501      	bpl.n	811105a <_printf_float+0x152>
 8111056:	3301      	adds	r3, #1
 8111058:	6123      	str	r3, [r4, #16]
 811105a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 811105e:	2b00      	cmp	r3, #0
 8111060:	d0a5      	beq.n	8110fae <_printf_float+0xa6>
 8111062:	232d      	movs	r3, #45	; 0x2d
 8111064:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8111068:	e7a1      	b.n	8110fae <_printf_float+0xa6>
 811106a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 811106e:	f000 8177 	beq.w	8111360 <_printf_float+0x458>
 8111072:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8111076:	d1bb      	bne.n	8110ff0 <_printf_float+0xe8>
 8111078:	2900      	cmp	r1, #0
 811107a:	d1b9      	bne.n	8110ff0 <_printf_float+0xe8>
 811107c:	2301      	movs	r3, #1
 811107e:	e7b6      	b.n	8110fee <_printf_float+0xe6>
 8111080:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8111084:	d119      	bne.n	81110ba <_printf_float+0x1b2>
 8111086:	2900      	cmp	r1, #0
 8111088:	6863      	ldr	r3, [r4, #4]
 811108a:	dd0c      	ble.n	81110a6 <_printf_float+0x19e>
 811108c:	6121      	str	r1, [r4, #16]
 811108e:	b913      	cbnz	r3, 8111096 <_printf_float+0x18e>
 8111090:	6822      	ldr	r2, [r4, #0]
 8111092:	07d2      	lsls	r2, r2, #31
 8111094:	d502      	bpl.n	811109c <_printf_float+0x194>
 8111096:	3301      	adds	r3, #1
 8111098:	440b      	add	r3, r1
 811109a:	6123      	str	r3, [r4, #16]
 811109c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811109e:	65a3      	str	r3, [r4, #88]	; 0x58
 81110a0:	f04f 0900 	mov.w	r9, #0
 81110a4:	e7d9      	b.n	811105a <_printf_float+0x152>
 81110a6:	b913      	cbnz	r3, 81110ae <_printf_float+0x1a6>
 81110a8:	6822      	ldr	r2, [r4, #0]
 81110aa:	07d0      	lsls	r0, r2, #31
 81110ac:	d501      	bpl.n	81110b2 <_printf_float+0x1aa>
 81110ae:	3302      	adds	r3, #2
 81110b0:	e7f3      	b.n	811109a <_printf_float+0x192>
 81110b2:	2301      	movs	r3, #1
 81110b4:	e7f1      	b.n	811109a <_printf_float+0x192>
 81110b6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 81110ba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 81110be:	4293      	cmp	r3, r2
 81110c0:	db05      	blt.n	81110ce <_printf_float+0x1c6>
 81110c2:	6822      	ldr	r2, [r4, #0]
 81110c4:	6123      	str	r3, [r4, #16]
 81110c6:	07d1      	lsls	r1, r2, #31
 81110c8:	d5e8      	bpl.n	811109c <_printf_float+0x194>
 81110ca:	3301      	adds	r3, #1
 81110cc:	e7e5      	b.n	811109a <_printf_float+0x192>
 81110ce:	2b00      	cmp	r3, #0
 81110d0:	bfd4      	ite	le
 81110d2:	f1c3 0302 	rsble	r3, r3, #2
 81110d6:	2301      	movgt	r3, #1
 81110d8:	4413      	add	r3, r2
 81110da:	e7de      	b.n	811109a <_printf_float+0x192>
 81110dc:	6823      	ldr	r3, [r4, #0]
 81110de:	055a      	lsls	r2, r3, #21
 81110e0:	d407      	bmi.n	81110f2 <_printf_float+0x1ea>
 81110e2:	6923      	ldr	r3, [r4, #16]
 81110e4:	4642      	mov	r2, r8
 81110e6:	4631      	mov	r1, r6
 81110e8:	4628      	mov	r0, r5
 81110ea:	47b8      	blx	r7
 81110ec:	3001      	adds	r0, #1
 81110ee:	d12b      	bne.n	8111148 <_printf_float+0x240>
 81110f0:	e767      	b.n	8110fc2 <_printf_float+0xba>
 81110f2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 81110f6:	f240 80dc 	bls.w	81112b2 <_printf_float+0x3aa>
 81110fa:	2200      	movs	r2, #0
 81110fc:	2300      	movs	r3, #0
 81110fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8111102:	f7ef fd79 	bl	8100bf8 <__aeabi_dcmpeq>
 8111106:	2800      	cmp	r0, #0
 8111108:	d033      	beq.n	8111172 <_printf_float+0x26a>
 811110a:	2301      	movs	r3, #1
 811110c:	4a41      	ldr	r2, [pc, #260]	; (8111214 <_printf_float+0x30c>)
 811110e:	4631      	mov	r1, r6
 8111110:	4628      	mov	r0, r5
 8111112:	47b8      	blx	r7
 8111114:	3001      	adds	r0, #1
 8111116:	f43f af54 	beq.w	8110fc2 <_printf_float+0xba>
 811111a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 811111e:	429a      	cmp	r2, r3
 8111120:	db02      	blt.n	8111128 <_printf_float+0x220>
 8111122:	6823      	ldr	r3, [r4, #0]
 8111124:	07d8      	lsls	r0, r3, #31
 8111126:	d50f      	bpl.n	8111148 <_printf_float+0x240>
 8111128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 811112c:	4631      	mov	r1, r6
 811112e:	4628      	mov	r0, r5
 8111130:	47b8      	blx	r7
 8111132:	3001      	adds	r0, #1
 8111134:	f43f af45 	beq.w	8110fc2 <_printf_float+0xba>
 8111138:	f04f 0800 	mov.w	r8, #0
 811113c:	f104 091a 	add.w	r9, r4, #26
 8111140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8111142:	3b01      	subs	r3, #1
 8111144:	4543      	cmp	r3, r8
 8111146:	dc09      	bgt.n	811115c <_printf_float+0x254>
 8111148:	6823      	ldr	r3, [r4, #0]
 811114a:	079b      	lsls	r3, r3, #30
 811114c:	f100 8103 	bmi.w	8111356 <_printf_float+0x44e>
 8111150:	68e0      	ldr	r0, [r4, #12]
 8111152:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8111154:	4298      	cmp	r0, r3
 8111156:	bfb8      	it	lt
 8111158:	4618      	movlt	r0, r3
 811115a:	e734      	b.n	8110fc6 <_printf_float+0xbe>
 811115c:	2301      	movs	r3, #1
 811115e:	464a      	mov	r2, r9
 8111160:	4631      	mov	r1, r6
 8111162:	4628      	mov	r0, r5
 8111164:	47b8      	blx	r7
 8111166:	3001      	adds	r0, #1
 8111168:	f43f af2b 	beq.w	8110fc2 <_printf_float+0xba>
 811116c:	f108 0801 	add.w	r8, r8, #1
 8111170:	e7e6      	b.n	8111140 <_printf_float+0x238>
 8111172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8111174:	2b00      	cmp	r3, #0
 8111176:	dc2b      	bgt.n	81111d0 <_printf_float+0x2c8>
 8111178:	2301      	movs	r3, #1
 811117a:	4a26      	ldr	r2, [pc, #152]	; (8111214 <_printf_float+0x30c>)
 811117c:	4631      	mov	r1, r6
 811117e:	4628      	mov	r0, r5
 8111180:	47b8      	blx	r7
 8111182:	3001      	adds	r0, #1
 8111184:	f43f af1d 	beq.w	8110fc2 <_printf_float+0xba>
 8111188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811118a:	b923      	cbnz	r3, 8111196 <_printf_float+0x28e>
 811118c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811118e:	b913      	cbnz	r3, 8111196 <_printf_float+0x28e>
 8111190:	6823      	ldr	r3, [r4, #0]
 8111192:	07d9      	lsls	r1, r3, #31
 8111194:	d5d8      	bpl.n	8111148 <_printf_float+0x240>
 8111196:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 811119a:	4631      	mov	r1, r6
 811119c:	4628      	mov	r0, r5
 811119e:	47b8      	blx	r7
 81111a0:	3001      	adds	r0, #1
 81111a2:	f43f af0e 	beq.w	8110fc2 <_printf_float+0xba>
 81111a6:	f04f 0900 	mov.w	r9, #0
 81111aa:	f104 0a1a 	add.w	sl, r4, #26
 81111ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81111b0:	425b      	negs	r3, r3
 81111b2:	454b      	cmp	r3, r9
 81111b4:	dc01      	bgt.n	81111ba <_printf_float+0x2b2>
 81111b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81111b8:	e794      	b.n	81110e4 <_printf_float+0x1dc>
 81111ba:	2301      	movs	r3, #1
 81111bc:	4652      	mov	r2, sl
 81111be:	4631      	mov	r1, r6
 81111c0:	4628      	mov	r0, r5
 81111c2:	47b8      	blx	r7
 81111c4:	3001      	adds	r0, #1
 81111c6:	f43f aefc 	beq.w	8110fc2 <_printf_float+0xba>
 81111ca:	f109 0901 	add.w	r9, r9, #1
 81111ce:	e7ee      	b.n	81111ae <_printf_float+0x2a6>
 81111d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81111d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 81111d4:	429a      	cmp	r2, r3
 81111d6:	bfa8      	it	ge
 81111d8:	461a      	movge	r2, r3
 81111da:	2a00      	cmp	r2, #0
 81111dc:	4691      	mov	r9, r2
 81111de:	dd07      	ble.n	81111f0 <_printf_float+0x2e8>
 81111e0:	4613      	mov	r3, r2
 81111e2:	4631      	mov	r1, r6
 81111e4:	4642      	mov	r2, r8
 81111e6:	4628      	mov	r0, r5
 81111e8:	47b8      	blx	r7
 81111ea:	3001      	adds	r0, #1
 81111ec:	f43f aee9 	beq.w	8110fc2 <_printf_float+0xba>
 81111f0:	f104 031a 	add.w	r3, r4, #26
 81111f4:	f04f 0b00 	mov.w	fp, #0
 81111f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 81111fc:	9306      	str	r3, [sp, #24]
 81111fe:	e015      	b.n	811122c <_printf_float+0x324>
 8111200:	7fefffff 	.word	0x7fefffff
 8111204:	081148a0 	.word	0x081148a0
 8111208:	0811489c 	.word	0x0811489c
 811120c:	081148a8 	.word	0x081148a8
 8111210:	081148a4 	.word	0x081148a4
 8111214:	081148ac 	.word	0x081148ac
 8111218:	2301      	movs	r3, #1
 811121a:	9a06      	ldr	r2, [sp, #24]
 811121c:	4631      	mov	r1, r6
 811121e:	4628      	mov	r0, r5
 8111220:	47b8      	blx	r7
 8111222:	3001      	adds	r0, #1
 8111224:	f43f aecd 	beq.w	8110fc2 <_printf_float+0xba>
 8111228:	f10b 0b01 	add.w	fp, fp, #1
 811122c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8111230:	ebaa 0309 	sub.w	r3, sl, r9
 8111234:	455b      	cmp	r3, fp
 8111236:	dcef      	bgt.n	8111218 <_printf_float+0x310>
 8111238:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 811123c:	429a      	cmp	r2, r3
 811123e:	44d0      	add	r8, sl
 8111240:	db15      	blt.n	811126e <_printf_float+0x366>
 8111242:	6823      	ldr	r3, [r4, #0]
 8111244:	07da      	lsls	r2, r3, #31
 8111246:	d412      	bmi.n	811126e <_printf_float+0x366>
 8111248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811124a:	9909      	ldr	r1, [sp, #36]	; 0x24
 811124c:	eba3 020a 	sub.w	r2, r3, sl
 8111250:	eba3 0a01 	sub.w	sl, r3, r1
 8111254:	4592      	cmp	sl, r2
 8111256:	bfa8      	it	ge
 8111258:	4692      	movge	sl, r2
 811125a:	f1ba 0f00 	cmp.w	sl, #0
 811125e:	dc0e      	bgt.n	811127e <_printf_float+0x376>
 8111260:	f04f 0800 	mov.w	r8, #0
 8111264:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8111268:	f104 091a 	add.w	r9, r4, #26
 811126c:	e019      	b.n	81112a2 <_printf_float+0x39a>
 811126e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8111272:	4631      	mov	r1, r6
 8111274:	4628      	mov	r0, r5
 8111276:	47b8      	blx	r7
 8111278:	3001      	adds	r0, #1
 811127a:	d1e5      	bne.n	8111248 <_printf_float+0x340>
 811127c:	e6a1      	b.n	8110fc2 <_printf_float+0xba>
 811127e:	4653      	mov	r3, sl
 8111280:	4642      	mov	r2, r8
 8111282:	4631      	mov	r1, r6
 8111284:	4628      	mov	r0, r5
 8111286:	47b8      	blx	r7
 8111288:	3001      	adds	r0, #1
 811128a:	d1e9      	bne.n	8111260 <_printf_float+0x358>
 811128c:	e699      	b.n	8110fc2 <_printf_float+0xba>
 811128e:	2301      	movs	r3, #1
 8111290:	464a      	mov	r2, r9
 8111292:	4631      	mov	r1, r6
 8111294:	4628      	mov	r0, r5
 8111296:	47b8      	blx	r7
 8111298:	3001      	adds	r0, #1
 811129a:	f43f ae92 	beq.w	8110fc2 <_printf_float+0xba>
 811129e:	f108 0801 	add.w	r8, r8, #1
 81112a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81112a6:	1a9b      	subs	r3, r3, r2
 81112a8:	eba3 030a 	sub.w	r3, r3, sl
 81112ac:	4543      	cmp	r3, r8
 81112ae:	dcee      	bgt.n	811128e <_printf_float+0x386>
 81112b0:	e74a      	b.n	8111148 <_printf_float+0x240>
 81112b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 81112b4:	2a01      	cmp	r2, #1
 81112b6:	dc01      	bgt.n	81112bc <_printf_float+0x3b4>
 81112b8:	07db      	lsls	r3, r3, #31
 81112ba:	d53a      	bpl.n	8111332 <_printf_float+0x42a>
 81112bc:	2301      	movs	r3, #1
 81112be:	4642      	mov	r2, r8
 81112c0:	4631      	mov	r1, r6
 81112c2:	4628      	mov	r0, r5
 81112c4:	47b8      	blx	r7
 81112c6:	3001      	adds	r0, #1
 81112c8:	f43f ae7b 	beq.w	8110fc2 <_printf_float+0xba>
 81112cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 81112d0:	4631      	mov	r1, r6
 81112d2:	4628      	mov	r0, r5
 81112d4:	47b8      	blx	r7
 81112d6:	3001      	adds	r0, #1
 81112d8:	f108 0801 	add.w	r8, r8, #1
 81112dc:	f43f ae71 	beq.w	8110fc2 <_printf_float+0xba>
 81112e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81112e2:	2200      	movs	r2, #0
 81112e4:	f103 3aff 	add.w	sl, r3, #4294967295
 81112e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 81112ec:	2300      	movs	r3, #0
 81112ee:	f7ef fc83 	bl	8100bf8 <__aeabi_dcmpeq>
 81112f2:	b9c8      	cbnz	r0, 8111328 <_printf_float+0x420>
 81112f4:	4653      	mov	r3, sl
 81112f6:	4642      	mov	r2, r8
 81112f8:	4631      	mov	r1, r6
 81112fa:	4628      	mov	r0, r5
 81112fc:	47b8      	blx	r7
 81112fe:	3001      	adds	r0, #1
 8111300:	d10e      	bne.n	8111320 <_printf_float+0x418>
 8111302:	e65e      	b.n	8110fc2 <_printf_float+0xba>
 8111304:	2301      	movs	r3, #1
 8111306:	4652      	mov	r2, sl
 8111308:	4631      	mov	r1, r6
 811130a:	4628      	mov	r0, r5
 811130c:	47b8      	blx	r7
 811130e:	3001      	adds	r0, #1
 8111310:	f43f ae57 	beq.w	8110fc2 <_printf_float+0xba>
 8111314:	f108 0801 	add.w	r8, r8, #1
 8111318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811131a:	3b01      	subs	r3, #1
 811131c:	4543      	cmp	r3, r8
 811131e:	dcf1      	bgt.n	8111304 <_printf_float+0x3fc>
 8111320:	464b      	mov	r3, r9
 8111322:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8111326:	e6de      	b.n	81110e6 <_printf_float+0x1de>
 8111328:	f04f 0800 	mov.w	r8, #0
 811132c:	f104 0a1a 	add.w	sl, r4, #26
 8111330:	e7f2      	b.n	8111318 <_printf_float+0x410>
 8111332:	2301      	movs	r3, #1
 8111334:	e7df      	b.n	81112f6 <_printf_float+0x3ee>
 8111336:	2301      	movs	r3, #1
 8111338:	464a      	mov	r2, r9
 811133a:	4631      	mov	r1, r6
 811133c:	4628      	mov	r0, r5
 811133e:	47b8      	blx	r7
 8111340:	3001      	adds	r0, #1
 8111342:	f43f ae3e 	beq.w	8110fc2 <_printf_float+0xba>
 8111346:	f108 0801 	add.w	r8, r8, #1
 811134a:	68e3      	ldr	r3, [r4, #12]
 811134c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 811134e:	1a9b      	subs	r3, r3, r2
 8111350:	4543      	cmp	r3, r8
 8111352:	dcf0      	bgt.n	8111336 <_printf_float+0x42e>
 8111354:	e6fc      	b.n	8111150 <_printf_float+0x248>
 8111356:	f04f 0800 	mov.w	r8, #0
 811135a:	f104 0919 	add.w	r9, r4, #25
 811135e:	e7f4      	b.n	811134a <_printf_float+0x442>
 8111360:	2900      	cmp	r1, #0
 8111362:	f43f ae8b 	beq.w	811107c <_printf_float+0x174>
 8111366:	2300      	movs	r3, #0
 8111368:	e9cd 0302 	strd	r0, r3, [sp, #8]
 811136c:	ab09      	add	r3, sp, #36	; 0x24
 811136e:	9300      	str	r3, [sp, #0]
 8111370:	ec49 8b10 	vmov	d0, r8, r9
 8111374:	6022      	str	r2, [r4, #0]
 8111376:	f8cd a004 	str.w	sl, [sp, #4]
 811137a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 811137e:	4628      	mov	r0, r5
 8111380:	f7ff fd2d 	bl	8110dde <__cvt>
 8111384:	4680      	mov	r8, r0
 8111386:	e648      	b.n	811101a <_printf_float+0x112>

08111388 <_printf_common>:
 8111388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 811138c:	4691      	mov	r9, r2
 811138e:	461f      	mov	r7, r3
 8111390:	688a      	ldr	r2, [r1, #8]
 8111392:	690b      	ldr	r3, [r1, #16]
 8111394:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8111398:	4293      	cmp	r3, r2
 811139a:	bfb8      	it	lt
 811139c:	4613      	movlt	r3, r2
 811139e:	f8c9 3000 	str.w	r3, [r9]
 81113a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 81113a6:	4606      	mov	r6, r0
 81113a8:	460c      	mov	r4, r1
 81113aa:	b112      	cbz	r2, 81113b2 <_printf_common+0x2a>
 81113ac:	3301      	adds	r3, #1
 81113ae:	f8c9 3000 	str.w	r3, [r9]
 81113b2:	6823      	ldr	r3, [r4, #0]
 81113b4:	0699      	lsls	r1, r3, #26
 81113b6:	bf42      	ittt	mi
 81113b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 81113bc:	3302      	addmi	r3, #2
 81113be:	f8c9 3000 	strmi.w	r3, [r9]
 81113c2:	6825      	ldr	r5, [r4, #0]
 81113c4:	f015 0506 	ands.w	r5, r5, #6
 81113c8:	d107      	bne.n	81113da <_printf_common+0x52>
 81113ca:	f104 0a19 	add.w	sl, r4, #25
 81113ce:	68e3      	ldr	r3, [r4, #12]
 81113d0:	f8d9 2000 	ldr.w	r2, [r9]
 81113d4:	1a9b      	subs	r3, r3, r2
 81113d6:	42ab      	cmp	r3, r5
 81113d8:	dc28      	bgt.n	811142c <_printf_common+0xa4>
 81113da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 81113de:	6822      	ldr	r2, [r4, #0]
 81113e0:	3300      	adds	r3, #0
 81113e2:	bf18      	it	ne
 81113e4:	2301      	movne	r3, #1
 81113e6:	0692      	lsls	r2, r2, #26
 81113e8:	d42d      	bmi.n	8111446 <_printf_common+0xbe>
 81113ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 81113ee:	4639      	mov	r1, r7
 81113f0:	4630      	mov	r0, r6
 81113f2:	47c0      	blx	r8
 81113f4:	3001      	adds	r0, #1
 81113f6:	d020      	beq.n	811143a <_printf_common+0xb2>
 81113f8:	6823      	ldr	r3, [r4, #0]
 81113fa:	68e5      	ldr	r5, [r4, #12]
 81113fc:	f8d9 2000 	ldr.w	r2, [r9]
 8111400:	f003 0306 	and.w	r3, r3, #6
 8111404:	2b04      	cmp	r3, #4
 8111406:	bf08      	it	eq
 8111408:	1aad      	subeq	r5, r5, r2
 811140a:	68a3      	ldr	r3, [r4, #8]
 811140c:	6922      	ldr	r2, [r4, #16]
 811140e:	bf0c      	ite	eq
 8111410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8111414:	2500      	movne	r5, #0
 8111416:	4293      	cmp	r3, r2
 8111418:	bfc4      	itt	gt
 811141a:	1a9b      	subgt	r3, r3, r2
 811141c:	18ed      	addgt	r5, r5, r3
 811141e:	f04f 0900 	mov.w	r9, #0
 8111422:	341a      	adds	r4, #26
 8111424:	454d      	cmp	r5, r9
 8111426:	d11a      	bne.n	811145e <_printf_common+0xd6>
 8111428:	2000      	movs	r0, #0
 811142a:	e008      	b.n	811143e <_printf_common+0xb6>
 811142c:	2301      	movs	r3, #1
 811142e:	4652      	mov	r2, sl
 8111430:	4639      	mov	r1, r7
 8111432:	4630      	mov	r0, r6
 8111434:	47c0      	blx	r8
 8111436:	3001      	adds	r0, #1
 8111438:	d103      	bne.n	8111442 <_printf_common+0xba>
 811143a:	f04f 30ff 	mov.w	r0, #4294967295
 811143e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8111442:	3501      	adds	r5, #1
 8111444:	e7c3      	b.n	81113ce <_printf_common+0x46>
 8111446:	18e1      	adds	r1, r4, r3
 8111448:	1c5a      	adds	r2, r3, #1
 811144a:	2030      	movs	r0, #48	; 0x30
 811144c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8111450:	4422      	add	r2, r4
 8111452:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8111456:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 811145a:	3302      	adds	r3, #2
 811145c:	e7c5      	b.n	81113ea <_printf_common+0x62>
 811145e:	2301      	movs	r3, #1
 8111460:	4622      	mov	r2, r4
 8111462:	4639      	mov	r1, r7
 8111464:	4630      	mov	r0, r6
 8111466:	47c0      	blx	r8
 8111468:	3001      	adds	r0, #1
 811146a:	d0e6      	beq.n	811143a <_printf_common+0xb2>
 811146c:	f109 0901 	add.w	r9, r9, #1
 8111470:	e7d8      	b.n	8111424 <_printf_common+0x9c>
	...

08111474 <_printf_i>:
 8111474:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8111478:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 811147c:	460c      	mov	r4, r1
 811147e:	7e09      	ldrb	r1, [r1, #24]
 8111480:	b085      	sub	sp, #20
 8111482:	296e      	cmp	r1, #110	; 0x6e
 8111484:	4617      	mov	r7, r2
 8111486:	4606      	mov	r6, r0
 8111488:	4698      	mov	r8, r3
 811148a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 811148c:	f000 80b3 	beq.w	81115f6 <_printf_i+0x182>
 8111490:	d822      	bhi.n	81114d8 <_printf_i+0x64>
 8111492:	2963      	cmp	r1, #99	; 0x63
 8111494:	d036      	beq.n	8111504 <_printf_i+0x90>
 8111496:	d80a      	bhi.n	81114ae <_printf_i+0x3a>
 8111498:	2900      	cmp	r1, #0
 811149a:	f000 80b9 	beq.w	8111610 <_printf_i+0x19c>
 811149e:	2958      	cmp	r1, #88	; 0x58
 81114a0:	f000 8083 	beq.w	81115aa <_printf_i+0x136>
 81114a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 81114a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 81114ac:	e032      	b.n	8111514 <_printf_i+0xa0>
 81114ae:	2964      	cmp	r1, #100	; 0x64
 81114b0:	d001      	beq.n	81114b6 <_printf_i+0x42>
 81114b2:	2969      	cmp	r1, #105	; 0x69
 81114b4:	d1f6      	bne.n	81114a4 <_printf_i+0x30>
 81114b6:	6820      	ldr	r0, [r4, #0]
 81114b8:	6813      	ldr	r3, [r2, #0]
 81114ba:	0605      	lsls	r5, r0, #24
 81114bc:	f103 0104 	add.w	r1, r3, #4
 81114c0:	d52a      	bpl.n	8111518 <_printf_i+0xa4>
 81114c2:	681b      	ldr	r3, [r3, #0]
 81114c4:	6011      	str	r1, [r2, #0]
 81114c6:	2b00      	cmp	r3, #0
 81114c8:	da03      	bge.n	81114d2 <_printf_i+0x5e>
 81114ca:	222d      	movs	r2, #45	; 0x2d
 81114cc:	425b      	negs	r3, r3
 81114ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 81114d2:	486f      	ldr	r0, [pc, #444]	; (8111690 <_printf_i+0x21c>)
 81114d4:	220a      	movs	r2, #10
 81114d6:	e039      	b.n	811154c <_printf_i+0xd8>
 81114d8:	2973      	cmp	r1, #115	; 0x73
 81114da:	f000 809d 	beq.w	8111618 <_printf_i+0x1a4>
 81114de:	d808      	bhi.n	81114f2 <_printf_i+0x7e>
 81114e0:	296f      	cmp	r1, #111	; 0x6f
 81114e2:	d020      	beq.n	8111526 <_printf_i+0xb2>
 81114e4:	2970      	cmp	r1, #112	; 0x70
 81114e6:	d1dd      	bne.n	81114a4 <_printf_i+0x30>
 81114e8:	6823      	ldr	r3, [r4, #0]
 81114ea:	f043 0320 	orr.w	r3, r3, #32
 81114ee:	6023      	str	r3, [r4, #0]
 81114f0:	e003      	b.n	81114fa <_printf_i+0x86>
 81114f2:	2975      	cmp	r1, #117	; 0x75
 81114f4:	d017      	beq.n	8111526 <_printf_i+0xb2>
 81114f6:	2978      	cmp	r1, #120	; 0x78
 81114f8:	d1d4      	bne.n	81114a4 <_printf_i+0x30>
 81114fa:	2378      	movs	r3, #120	; 0x78
 81114fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8111500:	4864      	ldr	r0, [pc, #400]	; (8111694 <_printf_i+0x220>)
 8111502:	e055      	b.n	81115b0 <_printf_i+0x13c>
 8111504:	6813      	ldr	r3, [r2, #0]
 8111506:	1d19      	adds	r1, r3, #4
 8111508:	681b      	ldr	r3, [r3, #0]
 811150a:	6011      	str	r1, [r2, #0]
 811150c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8111510:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8111514:	2301      	movs	r3, #1
 8111516:	e08c      	b.n	8111632 <_printf_i+0x1be>
 8111518:	681b      	ldr	r3, [r3, #0]
 811151a:	6011      	str	r1, [r2, #0]
 811151c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8111520:	bf18      	it	ne
 8111522:	b21b      	sxthne	r3, r3
 8111524:	e7cf      	b.n	81114c6 <_printf_i+0x52>
 8111526:	6813      	ldr	r3, [r2, #0]
 8111528:	6825      	ldr	r5, [r4, #0]
 811152a:	1d18      	adds	r0, r3, #4
 811152c:	6010      	str	r0, [r2, #0]
 811152e:	0628      	lsls	r0, r5, #24
 8111530:	d501      	bpl.n	8111536 <_printf_i+0xc2>
 8111532:	681b      	ldr	r3, [r3, #0]
 8111534:	e002      	b.n	811153c <_printf_i+0xc8>
 8111536:	0668      	lsls	r0, r5, #25
 8111538:	d5fb      	bpl.n	8111532 <_printf_i+0xbe>
 811153a:	881b      	ldrh	r3, [r3, #0]
 811153c:	4854      	ldr	r0, [pc, #336]	; (8111690 <_printf_i+0x21c>)
 811153e:	296f      	cmp	r1, #111	; 0x6f
 8111540:	bf14      	ite	ne
 8111542:	220a      	movne	r2, #10
 8111544:	2208      	moveq	r2, #8
 8111546:	2100      	movs	r1, #0
 8111548:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 811154c:	6865      	ldr	r5, [r4, #4]
 811154e:	60a5      	str	r5, [r4, #8]
 8111550:	2d00      	cmp	r5, #0
 8111552:	f2c0 8095 	blt.w	8111680 <_printf_i+0x20c>
 8111556:	6821      	ldr	r1, [r4, #0]
 8111558:	f021 0104 	bic.w	r1, r1, #4
 811155c:	6021      	str	r1, [r4, #0]
 811155e:	2b00      	cmp	r3, #0
 8111560:	d13d      	bne.n	81115de <_printf_i+0x16a>
 8111562:	2d00      	cmp	r5, #0
 8111564:	f040 808e 	bne.w	8111684 <_printf_i+0x210>
 8111568:	4665      	mov	r5, ip
 811156a:	2a08      	cmp	r2, #8
 811156c:	d10b      	bne.n	8111586 <_printf_i+0x112>
 811156e:	6823      	ldr	r3, [r4, #0]
 8111570:	07db      	lsls	r3, r3, #31
 8111572:	d508      	bpl.n	8111586 <_printf_i+0x112>
 8111574:	6923      	ldr	r3, [r4, #16]
 8111576:	6862      	ldr	r2, [r4, #4]
 8111578:	429a      	cmp	r2, r3
 811157a:	bfde      	ittt	le
 811157c:	2330      	movle	r3, #48	; 0x30
 811157e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8111582:	f105 35ff 	addle.w	r5, r5, #4294967295
 8111586:	ebac 0305 	sub.w	r3, ip, r5
 811158a:	6123      	str	r3, [r4, #16]
 811158c:	f8cd 8000 	str.w	r8, [sp]
 8111590:	463b      	mov	r3, r7
 8111592:	aa03      	add	r2, sp, #12
 8111594:	4621      	mov	r1, r4
 8111596:	4630      	mov	r0, r6
 8111598:	f7ff fef6 	bl	8111388 <_printf_common>
 811159c:	3001      	adds	r0, #1
 811159e:	d14d      	bne.n	811163c <_printf_i+0x1c8>
 81115a0:	f04f 30ff 	mov.w	r0, #4294967295
 81115a4:	b005      	add	sp, #20
 81115a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 81115aa:	4839      	ldr	r0, [pc, #228]	; (8111690 <_printf_i+0x21c>)
 81115ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 81115b0:	6813      	ldr	r3, [r2, #0]
 81115b2:	6821      	ldr	r1, [r4, #0]
 81115b4:	1d1d      	adds	r5, r3, #4
 81115b6:	681b      	ldr	r3, [r3, #0]
 81115b8:	6015      	str	r5, [r2, #0]
 81115ba:	060a      	lsls	r2, r1, #24
 81115bc:	d50b      	bpl.n	81115d6 <_printf_i+0x162>
 81115be:	07ca      	lsls	r2, r1, #31
 81115c0:	bf44      	itt	mi
 81115c2:	f041 0120 	orrmi.w	r1, r1, #32
 81115c6:	6021      	strmi	r1, [r4, #0]
 81115c8:	b91b      	cbnz	r3, 81115d2 <_printf_i+0x15e>
 81115ca:	6822      	ldr	r2, [r4, #0]
 81115cc:	f022 0220 	bic.w	r2, r2, #32
 81115d0:	6022      	str	r2, [r4, #0]
 81115d2:	2210      	movs	r2, #16
 81115d4:	e7b7      	b.n	8111546 <_printf_i+0xd2>
 81115d6:	064d      	lsls	r5, r1, #25
 81115d8:	bf48      	it	mi
 81115da:	b29b      	uxthmi	r3, r3
 81115dc:	e7ef      	b.n	81115be <_printf_i+0x14a>
 81115de:	4665      	mov	r5, ip
 81115e0:	fbb3 f1f2 	udiv	r1, r3, r2
 81115e4:	fb02 3311 	mls	r3, r2, r1, r3
 81115e8:	5cc3      	ldrb	r3, [r0, r3]
 81115ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 81115ee:	460b      	mov	r3, r1
 81115f0:	2900      	cmp	r1, #0
 81115f2:	d1f5      	bne.n	81115e0 <_printf_i+0x16c>
 81115f4:	e7b9      	b.n	811156a <_printf_i+0xf6>
 81115f6:	6813      	ldr	r3, [r2, #0]
 81115f8:	6825      	ldr	r5, [r4, #0]
 81115fa:	6961      	ldr	r1, [r4, #20]
 81115fc:	1d18      	adds	r0, r3, #4
 81115fe:	6010      	str	r0, [r2, #0]
 8111600:	0628      	lsls	r0, r5, #24
 8111602:	681b      	ldr	r3, [r3, #0]
 8111604:	d501      	bpl.n	811160a <_printf_i+0x196>
 8111606:	6019      	str	r1, [r3, #0]
 8111608:	e002      	b.n	8111610 <_printf_i+0x19c>
 811160a:	066a      	lsls	r2, r5, #25
 811160c:	d5fb      	bpl.n	8111606 <_printf_i+0x192>
 811160e:	8019      	strh	r1, [r3, #0]
 8111610:	2300      	movs	r3, #0
 8111612:	6123      	str	r3, [r4, #16]
 8111614:	4665      	mov	r5, ip
 8111616:	e7b9      	b.n	811158c <_printf_i+0x118>
 8111618:	6813      	ldr	r3, [r2, #0]
 811161a:	1d19      	adds	r1, r3, #4
 811161c:	6011      	str	r1, [r2, #0]
 811161e:	681d      	ldr	r5, [r3, #0]
 8111620:	6862      	ldr	r2, [r4, #4]
 8111622:	2100      	movs	r1, #0
 8111624:	4628      	mov	r0, r5
 8111626:	f7ee fe73 	bl	8100310 <memchr>
 811162a:	b108      	cbz	r0, 8111630 <_printf_i+0x1bc>
 811162c:	1b40      	subs	r0, r0, r5
 811162e:	6060      	str	r0, [r4, #4]
 8111630:	6863      	ldr	r3, [r4, #4]
 8111632:	6123      	str	r3, [r4, #16]
 8111634:	2300      	movs	r3, #0
 8111636:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 811163a:	e7a7      	b.n	811158c <_printf_i+0x118>
 811163c:	6923      	ldr	r3, [r4, #16]
 811163e:	462a      	mov	r2, r5
 8111640:	4639      	mov	r1, r7
 8111642:	4630      	mov	r0, r6
 8111644:	47c0      	blx	r8
 8111646:	3001      	adds	r0, #1
 8111648:	d0aa      	beq.n	81115a0 <_printf_i+0x12c>
 811164a:	6823      	ldr	r3, [r4, #0]
 811164c:	079b      	lsls	r3, r3, #30
 811164e:	d413      	bmi.n	8111678 <_printf_i+0x204>
 8111650:	68e0      	ldr	r0, [r4, #12]
 8111652:	9b03      	ldr	r3, [sp, #12]
 8111654:	4298      	cmp	r0, r3
 8111656:	bfb8      	it	lt
 8111658:	4618      	movlt	r0, r3
 811165a:	e7a3      	b.n	81115a4 <_printf_i+0x130>
 811165c:	2301      	movs	r3, #1
 811165e:	464a      	mov	r2, r9
 8111660:	4639      	mov	r1, r7
 8111662:	4630      	mov	r0, r6
 8111664:	47c0      	blx	r8
 8111666:	3001      	adds	r0, #1
 8111668:	d09a      	beq.n	81115a0 <_printf_i+0x12c>
 811166a:	3501      	adds	r5, #1
 811166c:	68e3      	ldr	r3, [r4, #12]
 811166e:	9a03      	ldr	r2, [sp, #12]
 8111670:	1a9b      	subs	r3, r3, r2
 8111672:	42ab      	cmp	r3, r5
 8111674:	dcf2      	bgt.n	811165c <_printf_i+0x1e8>
 8111676:	e7eb      	b.n	8111650 <_printf_i+0x1dc>
 8111678:	2500      	movs	r5, #0
 811167a:	f104 0919 	add.w	r9, r4, #25
 811167e:	e7f5      	b.n	811166c <_printf_i+0x1f8>
 8111680:	2b00      	cmp	r3, #0
 8111682:	d1ac      	bne.n	81115de <_printf_i+0x16a>
 8111684:	7803      	ldrb	r3, [r0, #0]
 8111686:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 811168a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 811168e:	e76c      	b.n	811156a <_printf_i+0xf6>
 8111690:	081148ae 	.word	0x081148ae
 8111694:	081148bf 	.word	0x081148bf

08111698 <iprintf>:
 8111698:	b40f      	push	{r0, r1, r2, r3}
 811169a:	4b0a      	ldr	r3, [pc, #40]	; (81116c4 <iprintf+0x2c>)
 811169c:	b513      	push	{r0, r1, r4, lr}
 811169e:	681c      	ldr	r4, [r3, #0]
 81116a0:	b124      	cbz	r4, 81116ac <iprintf+0x14>
 81116a2:	69a3      	ldr	r3, [r4, #24]
 81116a4:	b913      	cbnz	r3, 81116ac <iprintf+0x14>
 81116a6:	4620      	mov	r0, r4
 81116a8:	f001 f9e2 	bl	8112a70 <__sinit>
 81116ac:	ab05      	add	r3, sp, #20
 81116ae:	9a04      	ldr	r2, [sp, #16]
 81116b0:	68a1      	ldr	r1, [r4, #8]
 81116b2:	9301      	str	r3, [sp, #4]
 81116b4:	4620      	mov	r0, r4
 81116b6:	f002 f803 	bl	81136c0 <_vfiprintf_r>
 81116ba:	b002      	add	sp, #8
 81116bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 81116c0:	b004      	add	sp, #16
 81116c2:	4770      	bx	lr
 81116c4:	10000040 	.word	0x10000040

081116c8 <_puts_r>:
 81116c8:	b570      	push	{r4, r5, r6, lr}
 81116ca:	460e      	mov	r6, r1
 81116cc:	4605      	mov	r5, r0
 81116ce:	b118      	cbz	r0, 81116d8 <_puts_r+0x10>
 81116d0:	6983      	ldr	r3, [r0, #24]
 81116d2:	b90b      	cbnz	r3, 81116d8 <_puts_r+0x10>
 81116d4:	f001 f9cc 	bl	8112a70 <__sinit>
 81116d8:	69ab      	ldr	r3, [r5, #24]
 81116da:	68ac      	ldr	r4, [r5, #8]
 81116dc:	b913      	cbnz	r3, 81116e4 <_puts_r+0x1c>
 81116de:	4628      	mov	r0, r5
 81116e0:	f001 f9c6 	bl	8112a70 <__sinit>
 81116e4:	4b23      	ldr	r3, [pc, #140]	; (8111774 <_puts_r+0xac>)
 81116e6:	429c      	cmp	r4, r3
 81116e8:	d117      	bne.n	811171a <_puts_r+0x52>
 81116ea:	686c      	ldr	r4, [r5, #4]
 81116ec:	89a3      	ldrh	r3, [r4, #12]
 81116ee:	071b      	lsls	r3, r3, #28
 81116f0:	d51d      	bpl.n	811172e <_puts_r+0x66>
 81116f2:	6923      	ldr	r3, [r4, #16]
 81116f4:	b1db      	cbz	r3, 811172e <_puts_r+0x66>
 81116f6:	3e01      	subs	r6, #1
 81116f8:	68a3      	ldr	r3, [r4, #8]
 81116fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 81116fe:	3b01      	subs	r3, #1
 8111700:	60a3      	str	r3, [r4, #8]
 8111702:	b9e9      	cbnz	r1, 8111740 <_puts_r+0x78>
 8111704:	2b00      	cmp	r3, #0
 8111706:	da2e      	bge.n	8111766 <_puts_r+0x9e>
 8111708:	4622      	mov	r2, r4
 811170a:	210a      	movs	r1, #10
 811170c:	4628      	mov	r0, r5
 811170e:	f000 f955 	bl	81119bc <__swbuf_r>
 8111712:	3001      	adds	r0, #1
 8111714:	d011      	beq.n	811173a <_puts_r+0x72>
 8111716:	200a      	movs	r0, #10
 8111718:	e011      	b.n	811173e <_puts_r+0x76>
 811171a:	4b17      	ldr	r3, [pc, #92]	; (8111778 <_puts_r+0xb0>)
 811171c:	429c      	cmp	r4, r3
 811171e:	d101      	bne.n	8111724 <_puts_r+0x5c>
 8111720:	68ac      	ldr	r4, [r5, #8]
 8111722:	e7e3      	b.n	81116ec <_puts_r+0x24>
 8111724:	4b15      	ldr	r3, [pc, #84]	; (811177c <_puts_r+0xb4>)
 8111726:	429c      	cmp	r4, r3
 8111728:	bf08      	it	eq
 811172a:	68ec      	ldreq	r4, [r5, #12]
 811172c:	e7de      	b.n	81116ec <_puts_r+0x24>
 811172e:	4621      	mov	r1, r4
 8111730:	4628      	mov	r0, r5
 8111732:	f000 f995 	bl	8111a60 <__swsetup_r>
 8111736:	2800      	cmp	r0, #0
 8111738:	d0dd      	beq.n	81116f6 <_puts_r+0x2e>
 811173a:	f04f 30ff 	mov.w	r0, #4294967295
 811173e:	bd70      	pop	{r4, r5, r6, pc}
 8111740:	2b00      	cmp	r3, #0
 8111742:	da04      	bge.n	811174e <_puts_r+0x86>
 8111744:	69a2      	ldr	r2, [r4, #24]
 8111746:	429a      	cmp	r2, r3
 8111748:	dc06      	bgt.n	8111758 <_puts_r+0x90>
 811174a:	290a      	cmp	r1, #10
 811174c:	d004      	beq.n	8111758 <_puts_r+0x90>
 811174e:	6823      	ldr	r3, [r4, #0]
 8111750:	1c5a      	adds	r2, r3, #1
 8111752:	6022      	str	r2, [r4, #0]
 8111754:	7019      	strb	r1, [r3, #0]
 8111756:	e7cf      	b.n	81116f8 <_puts_r+0x30>
 8111758:	4622      	mov	r2, r4
 811175a:	4628      	mov	r0, r5
 811175c:	f000 f92e 	bl	81119bc <__swbuf_r>
 8111760:	3001      	adds	r0, #1
 8111762:	d1c9      	bne.n	81116f8 <_puts_r+0x30>
 8111764:	e7e9      	b.n	811173a <_puts_r+0x72>
 8111766:	6823      	ldr	r3, [r4, #0]
 8111768:	200a      	movs	r0, #10
 811176a:	1c5a      	adds	r2, r3, #1
 811176c:	6022      	str	r2, [r4, #0]
 811176e:	7018      	strb	r0, [r3, #0]
 8111770:	e7e5      	b.n	811173e <_puts_r+0x76>
 8111772:	bf00      	nop
 8111774:	08114900 	.word	0x08114900
 8111778:	08114920 	.word	0x08114920
 811177c:	081148e0 	.word	0x081148e0

08111780 <puts>:
 8111780:	4b02      	ldr	r3, [pc, #8]	; (811178c <puts+0xc>)
 8111782:	4601      	mov	r1, r0
 8111784:	6818      	ldr	r0, [r3, #0]
 8111786:	f7ff bf9f 	b.w	81116c8 <_puts_r>
 811178a:	bf00      	nop
 811178c:	10000040 	.word	0x10000040

08111790 <_raise_r>:
 8111790:	291f      	cmp	r1, #31
 8111792:	b538      	push	{r3, r4, r5, lr}
 8111794:	4604      	mov	r4, r0
 8111796:	460d      	mov	r5, r1
 8111798:	d904      	bls.n	81117a4 <_raise_r+0x14>
 811179a:	2316      	movs	r3, #22
 811179c:	6003      	str	r3, [r0, #0]
 811179e:	f04f 30ff 	mov.w	r0, #4294967295
 81117a2:	bd38      	pop	{r3, r4, r5, pc}
 81117a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 81117a6:	b112      	cbz	r2, 81117ae <_raise_r+0x1e>
 81117a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 81117ac:	b94b      	cbnz	r3, 81117c2 <_raise_r+0x32>
 81117ae:	4620      	mov	r0, r4
 81117b0:	f000 f830 	bl	8111814 <_getpid_r>
 81117b4:	462a      	mov	r2, r5
 81117b6:	4601      	mov	r1, r0
 81117b8:	4620      	mov	r0, r4
 81117ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 81117be:	f000 b817 	b.w	81117f0 <_kill_r>
 81117c2:	2b01      	cmp	r3, #1
 81117c4:	d00a      	beq.n	81117dc <_raise_r+0x4c>
 81117c6:	1c59      	adds	r1, r3, #1
 81117c8:	d103      	bne.n	81117d2 <_raise_r+0x42>
 81117ca:	2316      	movs	r3, #22
 81117cc:	6003      	str	r3, [r0, #0]
 81117ce:	2001      	movs	r0, #1
 81117d0:	e7e7      	b.n	81117a2 <_raise_r+0x12>
 81117d2:	2400      	movs	r4, #0
 81117d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 81117d8:	4628      	mov	r0, r5
 81117da:	4798      	blx	r3
 81117dc:	2000      	movs	r0, #0
 81117de:	e7e0      	b.n	81117a2 <_raise_r+0x12>

081117e0 <raise>:
 81117e0:	4b02      	ldr	r3, [pc, #8]	; (81117ec <raise+0xc>)
 81117e2:	4601      	mov	r1, r0
 81117e4:	6818      	ldr	r0, [r3, #0]
 81117e6:	f7ff bfd3 	b.w	8111790 <_raise_r>
 81117ea:	bf00      	nop
 81117ec:	10000040 	.word	0x10000040

081117f0 <_kill_r>:
 81117f0:	b538      	push	{r3, r4, r5, lr}
 81117f2:	4c07      	ldr	r4, [pc, #28]	; (8111810 <_kill_r+0x20>)
 81117f4:	2300      	movs	r3, #0
 81117f6:	4605      	mov	r5, r0
 81117f8:	4608      	mov	r0, r1
 81117fa:	4611      	mov	r1, r2
 81117fc:	6023      	str	r3, [r4, #0]
 81117fe:	f7f0 faf5 	bl	8101dec <_kill>
 8111802:	1c43      	adds	r3, r0, #1
 8111804:	d102      	bne.n	811180c <_kill_r+0x1c>
 8111806:	6823      	ldr	r3, [r4, #0]
 8111808:	b103      	cbz	r3, 811180c <_kill_r+0x1c>
 811180a:	602b      	str	r3, [r5, #0]
 811180c:	bd38      	pop	{r3, r4, r5, pc}
 811180e:	bf00      	nop
 8111810:	1000a370 	.word	0x1000a370

08111814 <_getpid_r>:
 8111814:	f7f0 bae2 	b.w	8101ddc <_getpid>

08111818 <siprintf>:
 8111818:	b40e      	push	{r1, r2, r3}
 811181a:	b500      	push	{lr}
 811181c:	b09c      	sub	sp, #112	; 0x70
 811181e:	ab1d      	add	r3, sp, #116	; 0x74
 8111820:	9002      	str	r0, [sp, #8]
 8111822:	9006      	str	r0, [sp, #24]
 8111824:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8111828:	4809      	ldr	r0, [pc, #36]	; (8111850 <siprintf+0x38>)
 811182a:	9107      	str	r1, [sp, #28]
 811182c:	9104      	str	r1, [sp, #16]
 811182e:	4909      	ldr	r1, [pc, #36]	; (8111854 <siprintf+0x3c>)
 8111830:	f853 2b04 	ldr.w	r2, [r3], #4
 8111834:	9105      	str	r1, [sp, #20]
 8111836:	6800      	ldr	r0, [r0, #0]
 8111838:	9301      	str	r3, [sp, #4]
 811183a:	a902      	add	r1, sp, #8
 811183c:	f001 fe1e 	bl	811347c <_svfiprintf_r>
 8111840:	9b02      	ldr	r3, [sp, #8]
 8111842:	2200      	movs	r2, #0
 8111844:	701a      	strb	r2, [r3, #0]
 8111846:	b01c      	add	sp, #112	; 0x70
 8111848:	f85d eb04 	ldr.w	lr, [sp], #4
 811184c:	b003      	add	sp, #12
 811184e:	4770      	bx	lr
 8111850:	10000040 	.word	0x10000040
 8111854:	ffff0208 	.word	0xffff0208

08111858 <_strtol_l.isra.0>:
 8111858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 811185c:	4680      	mov	r8, r0
 811185e:	4689      	mov	r9, r1
 8111860:	4692      	mov	sl, r2
 8111862:	461e      	mov	r6, r3
 8111864:	460f      	mov	r7, r1
 8111866:	463d      	mov	r5, r7
 8111868:	9808      	ldr	r0, [sp, #32]
 811186a:	f815 4b01 	ldrb.w	r4, [r5], #1
 811186e:	f001 f989 	bl	8112b84 <__locale_ctype_ptr_l>
 8111872:	4420      	add	r0, r4
 8111874:	7843      	ldrb	r3, [r0, #1]
 8111876:	f013 0308 	ands.w	r3, r3, #8
 811187a:	d132      	bne.n	81118e2 <_strtol_l.isra.0+0x8a>
 811187c:	2c2d      	cmp	r4, #45	; 0x2d
 811187e:	d132      	bne.n	81118e6 <_strtol_l.isra.0+0x8e>
 8111880:	787c      	ldrb	r4, [r7, #1]
 8111882:	1cbd      	adds	r5, r7, #2
 8111884:	2201      	movs	r2, #1
 8111886:	2e00      	cmp	r6, #0
 8111888:	d05d      	beq.n	8111946 <_strtol_l.isra.0+0xee>
 811188a:	2e10      	cmp	r6, #16
 811188c:	d109      	bne.n	81118a2 <_strtol_l.isra.0+0x4a>
 811188e:	2c30      	cmp	r4, #48	; 0x30
 8111890:	d107      	bne.n	81118a2 <_strtol_l.isra.0+0x4a>
 8111892:	782b      	ldrb	r3, [r5, #0]
 8111894:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8111898:	2b58      	cmp	r3, #88	; 0x58
 811189a:	d14f      	bne.n	811193c <_strtol_l.isra.0+0xe4>
 811189c:	786c      	ldrb	r4, [r5, #1]
 811189e:	2610      	movs	r6, #16
 81118a0:	3502      	adds	r5, #2
 81118a2:	2a00      	cmp	r2, #0
 81118a4:	bf14      	ite	ne
 81118a6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 81118aa:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 81118ae:	2700      	movs	r7, #0
 81118b0:	fbb1 fcf6 	udiv	ip, r1, r6
 81118b4:	4638      	mov	r0, r7
 81118b6:	fb06 1e1c 	mls	lr, r6, ip, r1
 81118ba:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 81118be:	2b09      	cmp	r3, #9
 81118c0:	d817      	bhi.n	81118f2 <_strtol_l.isra.0+0x9a>
 81118c2:	461c      	mov	r4, r3
 81118c4:	42a6      	cmp	r6, r4
 81118c6:	dd23      	ble.n	8111910 <_strtol_l.isra.0+0xb8>
 81118c8:	1c7b      	adds	r3, r7, #1
 81118ca:	d007      	beq.n	81118dc <_strtol_l.isra.0+0x84>
 81118cc:	4584      	cmp	ip, r0
 81118ce:	d31c      	bcc.n	811190a <_strtol_l.isra.0+0xb2>
 81118d0:	d101      	bne.n	81118d6 <_strtol_l.isra.0+0x7e>
 81118d2:	45a6      	cmp	lr, r4
 81118d4:	db19      	blt.n	811190a <_strtol_l.isra.0+0xb2>
 81118d6:	fb00 4006 	mla	r0, r0, r6, r4
 81118da:	2701      	movs	r7, #1
 81118dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 81118e0:	e7eb      	b.n	81118ba <_strtol_l.isra.0+0x62>
 81118e2:	462f      	mov	r7, r5
 81118e4:	e7bf      	b.n	8111866 <_strtol_l.isra.0+0xe>
 81118e6:	2c2b      	cmp	r4, #43	; 0x2b
 81118e8:	bf04      	itt	eq
 81118ea:	1cbd      	addeq	r5, r7, #2
 81118ec:	787c      	ldrbeq	r4, [r7, #1]
 81118ee:	461a      	mov	r2, r3
 81118f0:	e7c9      	b.n	8111886 <_strtol_l.isra.0+0x2e>
 81118f2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 81118f6:	2b19      	cmp	r3, #25
 81118f8:	d801      	bhi.n	81118fe <_strtol_l.isra.0+0xa6>
 81118fa:	3c37      	subs	r4, #55	; 0x37
 81118fc:	e7e2      	b.n	81118c4 <_strtol_l.isra.0+0x6c>
 81118fe:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8111902:	2b19      	cmp	r3, #25
 8111904:	d804      	bhi.n	8111910 <_strtol_l.isra.0+0xb8>
 8111906:	3c57      	subs	r4, #87	; 0x57
 8111908:	e7dc      	b.n	81118c4 <_strtol_l.isra.0+0x6c>
 811190a:	f04f 37ff 	mov.w	r7, #4294967295
 811190e:	e7e5      	b.n	81118dc <_strtol_l.isra.0+0x84>
 8111910:	1c7b      	adds	r3, r7, #1
 8111912:	d108      	bne.n	8111926 <_strtol_l.isra.0+0xce>
 8111914:	2322      	movs	r3, #34	; 0x22
 8111916:	f8c8 3000 	str.w	r3, [r8]
 811191a:	4608      	mov	r0, r1
 811191c:	f1ba 0f00 	cmp.w	sl, #0
 8111920:	d107      	bne.n	8111932 <_strtol_l.isra.0+0xda>
 8111922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8111926:	b102      	cbz	r2, 811192a <_strtol_l.isra.0+0xd2>
 8111928:	4240      	negs	r0, r0
 811192a:	f1ba 0f00 	cmp.w	sl, #0
 811192e:	d0f8      	beq.n	8111922 <_strtol_l.isra.0+0xca>
 8111930:	b10f      	cbz	r7, 8111936 <_strtol_l.isra.0+0xde>
 8111932:	f105 39ff 	add.w	r9, r5, #4294967295
 8111936:	f8ca 9000 	str.w	r9, [sl]
 811193a:	e7f2      	b.n	8111922 <_strtol_l.isra.0+0xca>
 811193c:	2430      	movs	r4, #48	; 0x30
 811193e:	2e00      	cmp	r6, #0
 8111940:	d1af      	bne.n	81118a2 <_strtol_l.isra.0+0x4a>
 8111942:	2608      	movs	r6, #8
 8111944:	e7ad      	b.n	81118a2 <_strtol_l.isra.0+0x4a>
 8111946:	2c30      	cmp	r4, #48	; 0x30
 8111948:	d0a3      	beq.n	8111892 <_strtol_l.isra.0+0x3a>
 811194a:	260a      	movs	r6, #10
 811194c:	e7a9      	b.n	81118a2 <_strtol_l.isra.0+0x4a>
	...

08111950 <strtol>:
 8111950:	4b08      	ldr	r3, [pc, #32]	; (8111974 <strtol+0x24>)
 8111952:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8111954:	681c      	ldr	r4, [r3, #0]
 8111956:	4d08      	ldr	r5, [pc, #32]	; (8111978 <strtol+0x28>)
 8111958:	6a23      	ldr	r3, [r4, #32]
 811195a:	2b00      	cmp	r3, #0
 811195c:	bf08      	it	eq
 811195e:	462b      	moveq	r3, r5
 8111960:	9300      	str	r3, [sp, #0]
 8111962:	4613      	mov	r3, r2
 8111964:	460a      	mov	r2, r1
 8111966:	4601      	mov	r1, r0
 8111968:	4620      	mov	r0, r4
 811196a:	f7ff ff75 	bl	8111858 <_strtol_l.isra.0>
 811196e:	b003      	add	sp, #12
 8111970:	bd30      	pop	{r4, r5, pc}
 8111972:	bf00      	nop
 8111974:	10000040 	.word	0x10000040
 8111978:	100000a4 	.word	0x100000a4

0811197c <_vsiprintf_r>:
 811197c:	b500      	push	{lr}
 811197e:	b09b      	sub	sp, #108	; 0x6c
 8111980:	9100      	str	r1, [sp, #0]
 8111982:	9104      	str	r1, [sp, #16]
 8111984:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8111988:	9105      	str	r1, [sp, #20]
 811198a:	9102      	str	r1, [sp, #8]
 811198c:	4905      	ldr	r1, [pc, #20]	; (81119a4 <_vsiprintf_r+0x28>)
 811198e:	9103      	str	r1, [sp, #12]
 8111990:	4669      	mov	r1, sp
 8111992:	f001 fd73 	bl	811347c <_svfiprintf_r>
 8111996:	9b00      	ldr	r3, [sp, #0]
 8111998:	2200      	movs	r2, #0
 811199a:	701a      	strb	r2, [r3, #0]
 811199c:	b01b      	add	sp, #108	; 0x6c
 811199e:	f85d fb04 	ldr.w	pc, [sp], #4
 81119a2:	bf00      	nop
 81119a4:	ffff0208 	.word	0xffff0208

081119a8 <vsiprintf>:
 81119a8:	4613      	mov	r3, r2
 81119aa:	460a      	mov	r2, r1
 81119ac:	4601      	mov	r1, r0
 81119ae:	4802      	ldr	r0, [pc, #8]	; (81119b8 <vsiprintf+0x10>)
 81119b0:	6800      	ldr	r0, [r0, #0]
 81119b2:	f7ff bfe3 	b.w	811197c <_vsiprintf_r>
 81119b6:	bf00      	nop
 81119b8:	10000040 	.word	0x10000040

081119bc <__swbuf_r>:
 81119bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81119be:	460e      	mov	r6, r1
 81119c0:	4614      	mov	r4, r2
 81119c2:	4605      	mov	r5, r0
 81119c4:	b118      	cbz	r0, 81119ce <__swbuf_r+0x12>
 81119c6:	6983      	ldr	r3, [r0, #24]
 81119c8:	b90b      	cbnz	r3, 81119ce <__swbuf_r+0x12>
 81119ca:	f001 f851 	bl	8112a70 <__sinit>
 81119ce:	4b21      	ldr	r3, [pc, #132]	; (8111a54 <__swbuf_r+0x98>)
 81119d0:	429c      	cmp	r4, r3
 81119d2:	d12a      	bne.n	8111a2a <__swbuf_r+0x6e>
 81119d4:	686c      	ldr	r4, [r5, #4]
 81119d6:	69a3      	ldr	r3, [r4, #24]
 81119d8:	60a3      	str	r3, [r4, #8]
 81119da:	89a3      	ldrh	r3, [r4, #12]
 81119dc:	071a      	lsls	r2, r3, #28
 81119de:	d52e      	bpl.n	8111a3e <__swbuf_r+0x82>
 81119e0:	6923      	ldr	r3, [r4, #16]
 81119e2:	b363      	cbz	r3, 8111a3e <__swbuf_r+0x82>
 81119e4:	6923      	ldr	r3, [r4, #16]
 81119e6:	6820      	ldr	r0, [r4, #0]
 81119e8:	1ac0      	subs	r0, r0, r3
 81119ea:	6963      	ldr	r3, [r4, #20]
 81119ec:	b2f6      	uxtb	r6, r6
 81119ee:	4283      	cmp	r3, r0
 81119f0:	4637      	mov	r7, r6
 81119f2:	dc04      	bgt.n	81119fe <__swbuf_r+0x42>
 81119f4:	4621      	mov	r1, r4
 81119f6:	4628      	mov	r0, r5
 81119f8:	f000 ffd0 	bl	811299c <_fflush_r>
 81119fc:	bb28      	cbnz	r0, 8111a4a <__swbuf_r+0x8e>
 81119fe:	68a3      	ldr	r3, [r4, #8]
 8111a00:	3b01      	subs	r3, #1
 8111a02:	60a3      	str	r3, [r4, #8]
 8111a04:	6823      	ldr	r3, [r4, #0]
 8111a06:	1c5a      	adds	r2, r3, #1
 8111a08:	6022      	str	r2, [r4, #0]
 8111a0a:	701e      	strb	r6, [r3, #0]
 8111a0c:	6963      	ldr	r3, [r4, #20]
 8111a0e:	3001      	adds	r0, #1
 8111a10:	4283      	cmp	r3, r0
 8111a12:	d004      	beq.n	8111a1e <__swbuf_r+0x62>
 8111a14:	89a3      	ldrh	r3, [r4, #12]
 8111a16:	07db      	lsls	r3, r3, #31
 8111a18:	d519      	bpl.n	8111a4e <__swbuf_r+0x92>
 8111a1a:	2e0a      	cmp	r6, #10
 8111a1c:	d117      	bne.n	8111a4e <__swbuf_r+0x92>
 8111a1e:	4621      	mov	r1, r4
 8111a20:	4628      	mov	r0, r5
 8111a22:	f000 ffbb 	bl	811299c <_fflush_r>
 8111a26:	b190      	cbz	r0, 8111a4e <__swbuf_r+0x92>
 8111a28:	e00f      	b.n	8111a4a <__swbuf_r+0x8e>
 8111a2a:	4b0b      	ldr	r3, [pc, #44]	; (8111a58 <__swbuf_r+0x9c>)
 8111a2c:	429c      	cmp	r4, r3
 8111a2e:	d101      	bne.n	8111a34 <__swbuf_r+0x78>
 8111a30:	68ac      	ldr	r4, [r5, #8]
 8111a32:	e7d0      	b.n	81119d6 <__swbuf_r+0x1a>
 8111a34:	4b09      	ldr	r3, [pc, #36]	; (8111a5c <__swbuf_r+0xa0>)
 8111a36:	429c      	cmp	r4, r3
 8111a38:	bf08      	it	eq
 8111a3a:	68ec      	ldreq	r4, [r5, #12]
 8111a3c:	e7cb      	b.n	81119d6 <__swbuf_r+0x1a>
 8111a3e:	4621      	mov	r1, r4
 8111a40:	4628      	mov	r0, r5
 8111a42:	f000 f80d 	bl	8111a60 <__swsetup_r>
 8111a46:	2800      	cmp	r0, #0
 8111a48:	d0cc      	beq.n	81119e4 <__swbuf_r+0x28>
 8111a4a:	f04f 37ff 	mov.w	r7, #4294967295
 8111a4e:	4638      	mov	r0, r7
 8111a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8111a52:	bf00      	nop
 8111a54:	08114900 	.word	0x08114900
 8111a58:	08114920 	.word	0x08114920
 8111a5c:	081148e0 	.word	0x081148e0

08111a60 <__swsetup_r>:
 8111a60:	4b32      	ldr	r3, [pc, #200]	; (8111b2c <__swsetup_r+0xcc>)
 8111a62:	b570      	push	{r4, r5, r6, lr}
 8111a64:	681d      	ldr	r5, [r3, #0]
 8111a66:	4606      	mov	r6, r0
 8111a68:	460c      	mov	r4, r1
 8111a6a:	b125      	cbz	r5, 8111a76 <__swsetup_r+0x16>
 8111a6c:	69ab      	ldr	r3, [r5, #24]
 8111a6e:	b913      	cbnz	r3, 8111a76 <__swsetup_r+0x16>
 8111a70:	4628      	mov	r0, r5
 8111a72:	f000 fffd 	bl	8112a70 <__sinit>
 8111a76:	4b2e      	ldr	r3, [pc, #184]	; (8111b30 <__swsetup_r+0xd0>)
 8111a78:	429c      	cmp	r4, r3
 8111a7a:	d10f      	bne.n	8111a9c <__swsetup_r+0x3c>
 8111a7c:	686c      	ldr	r4, [r5, #4]
 8111a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8111a82:	b29a      	uxth	r2, r3
 8111a84:	0715      	lsls	r5, r2, #28
 8111a86:	d42c      	bmi.n	8111ae2 <__swsetup_r+0x82>
 8111a88:	06d0      	lsls	r0, r2, #27
 8111a8a:	d411      	bmi.n	8111ab0 <__swsetup_r+0x50>
 8111a8c:	2209      	movs	r2, #9
 8111a8e:	6032      	str	r2, [r6, #0]
 8111a90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8111a94:	81a3      	strh	r3, [r4, #12]
 8111a96:	f04f 30ff 	mov.w	r0, #4294967295
 8111a9a:	e03e      	b.n	8111b1a <__swsetup_r+0xba>
 8111a9c:	4b25      	ldr	r3, [pc, #148]	; (8111b34 <__swsetup_r+0xd4>)
 8111a9e:	429c      	cmp	r4, r3
 8111aa0:	d101      	bne.n	8111aa6 <__swsetup_r+0x46>
 8111aa2:	68ac      	ldr	r4, [r5, #8]
 8111aa4:	e7eb      	b.n	8111a7e <__swsetup_r+0x1e>
 8111aa6:	4b24      	ldr	r3, [pc, #144]	; (8111b38 <__swsetup_r+0xd8>)
 8111aa8:	429c      	cmp	r4, r3
 8111aaa:	bf08      	it	eq
 8111aac:	68ec      	ldreq	r4, [r5, #12]
 8111aae:	e7e6      	b.n	8111a7e <__swsetup_r+0x1e>
 8111ab0:	0751      	lsls	r1, r2, #29
 8111ab2:	d512      	bpl.n	8111ada <__swsetup_r+0x7a>
 8111ab4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8111ab6:	b141      	cbz	r1, 8111aca <__swsetup_r+0x6a>
 8111ab8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8111abc:	4299      	cmp	r1, r3
 8111abe:	d002      	beq.n	8111ac6 <__swsetup_r+0x66>
 8111ac0:	4630      	mov	r0, r6
 8111ac2:	f001 fbd9 	bl	8113278 <_free_r>
 8111ac6:	2300      	movs	r3, #0
 8111ac8:	6363      	str	r3, [r4, #52]	; 0x34
 8111aca:	89a3      	ldrh	r3, [r4, #12]
 8111acc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8111ad0:	81a3      	strh	r3, [r4, #12]
 8111ad2:	2300      	movs	r3, #0
 8111ad4:	6063      	str	r3, [r4, #4]
 8111ad6:	6923      	ldr	r3, [r4, #16]
 8111ad8:	6023      	str	r3, [r4, #0]
 8111ada:	89a3      	ldrh	r3, [r4, #12]
 8111adc:	f043 0308 	orr.w	r3, r3, #8
 8111ae0:	81a3      	strh	r3, [r4, #12]
 8111ae2:	6923      	ldr	r3, [r4, #16]
 8111ae4:	b94b      	cbnz	r3, 8111afa <__swsetup_r+0x9a>
 8111ae6:	89a3      	ldrh	r3, [r4, #12]
 8111ae8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8111aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8111af0:	d003      	beq.n	8111afa <__swsetup_r+0x9a>
 8111af2:	4621      	mov	r1, r4
 8111af4:	4630      	mov	r0, r6
 8111af6:	f001 f87b 	bl	8112bf0 <__smakebuf_r>
 8111afa:	89a2      	ldrh	r2, [r4, #12]
 8111afc:	f012 0301 	ands.w	r3, r2, #1
 8111b00:	d00c      	beq.n	8111b1c <__swsetup_r+0xbc>
 8111b02:	2300      	movs	r3, #0
 8111b04:	60a3      	str	r3, [r4, #8]
 8111b06:	6963      	ldr	r3, [r4, #20]
 8111b08:	425b      	negs	r3, r3
 8111b0a:	61a3      	str	r3, [r4, #24]
 8111b0c:	6923      	ldr	r3, [r4, #16]
 8111b0e:	b953      	cbnz	r3, 8111b26 <__swsetup_r+0xc6>
 8111b10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8111b14:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8111b18:	d1ba      	bne.n	8111a90 <__swsetup_r+0x30>
 8111b1a:	bd70      	pop	{r4, r5, r6, pc}
 8111b1c:	0792      	lsls	r2, r2, #30
 8111b1e:	bf58      	it	pl
 8111b20:	6963      	ldrpl	r3, [r4, #20]
 8111b22:	60a3      	str	r3, [r4, #8]
 8111b24:	e7f2      	b.n	8111b0c <__swsetup_r+0xac>
 8111b26:	2000      	movs	r0, #0
 8111b28:	e7f7      	b.n	8111b1a <__swsetup_r+0xba>
 8111b2a:	bf00      	nop
 8111b2c:	10000040 	.word	0x10000040
 8111b30:	08114900 	.word	0x08114900
 8111b34:	08114920 	.word	0x08114920
 8111b38:	081148e0 	.word	0x081148e0

08111b3c <__register_exitproc>:
 8111b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8111b40:	4d2c      	ldr	r5, [pc, #176]	; (8111bf4 <__register_exitproc+0xb8>)
 8111b42:	682c      	ldr	r4, [r5, #0]
 8111b44:	4607      	mov	r7, r0
 8111b46:	460e      	mov	r6, r1
 8111b48:	4691      	mov	r9, r2
 8111b4a:	4698      	mov	r8, r3
 8111b4c:	b934      	cbnz	r4, 8111b5c <__register_exitproc+0x20>
 8111b4e:	4b2a      	ldr	r3, [pc, #168]	; (8111bf8 <__register_exitproc+0xbc>)
 8111b50:	4c2a      	ldr	r4, [pc, #168]	; (8111bfc <__register_exitproc+0xc0>)
 8111b52:	602c      	str	r4, [r5, #0]
 8111b54:	b113      	cbz	r3, 8111b5c <__register_exitproc+0x20>
 8111b56:	681b      	ldr	r3, [r3, #0]
 8111b58:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8111b5c:	6863      	ldr	r3, [r4, #4]
 8111b5e:	2b1f      	cmp	r3, #31
 8111b60:	dd3d      	ble.n	8111bde <__register_exitproc+0xa2>
 8111b62:	4b27      	ldr	r3, [pc, #156]	; (8111c00 <__register_exitproc+0xc4>)
 8111b64:	b91b      	cbnz	r3, 8111b6e <__register_exitproc+0x32>
 8111b66:	f04f 30ff 	mov.w	r0, #4294967295
 8111b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8111b6e:	208c      	movs	r0, #140	; 0x8c
 8111b70:	f001 f87e 	bl	8112c70 <malloc>
 8111b74:	4604      	mov	r4, r0
 8111b76:	2800      	cmp	r0, #0
 8111b78:	d0f5      	beq.n	8111b66 <__register_exitproc+0x2a>
 8111b7a:	2300      	movs	r3, #0
 8111b7c:	682a      	ldr	r2, [r5, #0]
 8111b7e:	6002      	str	r2, [r0, #0]
 8111b80:	6043      	str	r3, [r0, #4]
 8111b82:	6028      	str	r0, [r5, #0]
 8111b84:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 8111b88:	b30f      	cbz	r7, 8111bce <__register_exitproc+0x92>
 8111b8a:	f44f 7084 	mov.w	r0, #264	; 0x108
 8111b8e:	f001 f86f 	bl	8112c70 <malloc>
 8111b92:	2800      	cmp	r0, #0
 8111b94:	d0e7      	beq.n	8111b66 <__register_exitproc+0x2a>
 8111b96:	2300      	movs	r3, #0
 8111b98:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8111b9c:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 8111ba0:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8111ba4:	6862      	ldr	r2, [r4, #4]
 8111ba6:	f840 9022 	str.w	r9, [r0, r2, lsl #2]
 8111baa:	2301      	movs	r3, #1
 8111bac:	4093      	lsls	r3, r2
 8111bae:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8111bb2:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 8111bb6:	431a      	orrs	r2, r3
 8111bb8:	2f02      	cmp	r7, #2
 8111bba:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 8111bbe:	f8c1 8080 	str.w	r8, [r1, #128]	; 0x80
 8111bc2:	bf02      	ittt	eq
 8111bc4:	f8d0 2104 	ldreq.w	r2, [r0, #260]	; 0x104
 8111bc8:	4313      	orreq	r3, r2
 8111bca:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 8111bce:	6863      	ldr	r3, [r4, #4]
 8111bd0:	1c5a      	adds	r2, r3, #1
 8111bd2:	3302      	adds	r3, #2
 8111bd4:	6062      	str	r2, [r4, #4]
 8111bd6:	2000      	movs	r0, #0
 8111bd8:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 8111bdc:	e7c5      	b.n	8111b6a <__register_exitproc+0x2e>
 8111bde:	2f00      	cmp	r7, #0
 8111be0:	d0f5      	beq.n	8111bce <__register_exitproc+0x92>
 8111be2:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8111be6:	2800      	cmp	r0, #0
 8111be8:	d1dc      	bne.n	8111ba4 <__register_exitproc+0x68>
 8111bea:	4b05      	ldr	r3, [pc, #20]	; (8111c00 <__register_exitproc+0xc4>)
 8111bec:	2b00      	cmp	r3, #0
 8111bee:	d0ba      	beq.n	8111b66 <__register_exitproc+0x2a>
 8111bf0:	e7cb      	b.n	8111b8a <__register_exitproc+0x4e>
 8111bf2:	bf00      	nop
 8111bf4:	10009998 	.word	0x10009998
 8111bf8:	00000000 	.word	0x00000000
 8111bfc:	1000990c 	.word	0x1000990c
 8111c00:	08112c71 	.word	0x08112c71

08111c04 <quorem>:
 8111c04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8111c08:	6903      	ldr	r3, [r0, #16]
 8111c0a:	690c      	ldr	r4, [r1, #16]
 8111c0c:	42a3      	cmp	r3, r4
 8111c0e:	4680      	mov	r8, r0
 8111c10:	f2c0 8082 	blt.w	8111d18 <quorem+0x114>
 8111c14:	3c01      	subs	r4, #1
 8111c16:	f101 0714 	add.w	r7, r1, #20
 8111c1a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8111c1e:	f100 0614 	add.w	r6, r0, #20
 8111c22:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8111c26:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8111c2a:	eb06 030c 	add.w	r3, r6, ip
 8111c2e:	3501      	adds	r5, #1
 8111c30:	eb07 090c 	add.w	r9, r7, ip
 8111c34:	9301      	str	r3, [sp, #4]
 8111c36:	fbb0 f5f5 	udiv	r5, r0, r5
 8111c3a:	b395      	cbz	r5, 8111ca2 <quorem+0x9e>
 8111c3c:	f04f 0a00 	mov.w	sl, #0
 8111c40:	4638      	mov	r0, r7
 8111c42:	46b6      	mov	lr, r6
 8111c44:	46d3      	mov	fp, sl
 8111c46:	f850 2b04 	ldr.w	r2, [r0], #4
 8111c4a:	b293      	uxth	r3, r2
 8111c4c:	fb05 a303 	mla	r3, r5, r3, sl
 8111c50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8111c54:	b29b      	uxth	r3, r3
 8111c56:	ebab 0303 	sub.w	r3, fp, r3
 8111c5a:	0c12      	lsrs	r2, r2, #16
 8111c5c:	f8de b000 	ldr.w	fp, [lr]
 8111c60:	fb05 a202 	mla	r2, r5, r2, sl
 8111c64:	fa13 f38b 	uxtah	r3, r3, fp
 8111c68:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8111c6c:	fa1f fb82 	uxth.w	fp, r2
 8111c70:	f8de 2000 	ldr.w	r2, [lr]
 8111c74:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8111c78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8111c7c:	b29b      	uxth	r3, r3
 8111c7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8111c82:	4581      	cmp	r9, r0
 8111c84:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8111c88:	f84e 3b04 	str.w	r3, [lr], #4
 8111c8c:	d2db      	bcs.n	8111c46 <quorem+0x42>
 8111c8e:	f856 300c 	ldr.w	r3, [r6, ip]
 8111c92:	b933      	cbnz	r3, 8111ca2 <quorem+0x9e>
 8111c94:	9b01      	ldr	r3, [sp, #4]
 8111c96:	3b04      	subs	r3, #4
 8111c98:	429e      	cmp	r6, r3
 8111c9a:	461a      	mov	r2, r3
 8111c9c:	d330      	bcc.n	8111d00 <quorem+0xfc>
 8111c9e:	f8c8 4010 	str.w	r4, [r8, #16]
 8111ca2:	4640      	mov	r0, r8
 8111ca4:	f001 fa14 	bl	81130d0 <__mcmp>
 8111ca8:	2800      	cmp	r0, #0
 8111caa:	db25      	blt.n	8111cf8 <quorem+0xf4>
 8111cac:	3501      	adds	r5, #1
 8111cae:	4630      	mov	r0, r6
 8111cb0:	f04f 0c00 	mov.w	ip, #0
 8111cb4:	f857 2b04 	ldr.w	r2, [r7], #4
 8111cb8:	f8d0 e000 	ldr.w	lr, [r0]
 8111cbc:	b293      	uxth	r3, r2
 8111cbe:	ebac 0303 	sub.w	r3, ip, r3
 8111cc2:	0c12      	lsrs	r2, r2, #16
 8111cc4:	fa13 f38e 	uxtah	r3, r3, lr
 8111cc8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8111ccc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8111cd0:	b29b      	uxth	r3, r3
 8111cd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8111cd6:	45b9      	cmp	r9, r7
 8111cd8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8111cdc:	f840 3b04 	str.w	r3, [r0], #4
 8111ce0:	d2e8      	bcs.n	8111cb4 <quorem+0xb0>
 8111ce2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8111ce6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8111cea:	b92a      	cbnz	r2, 8111cf8 <quorem+0xf4>
 8111cec:	3b04      	subs	r3, #4
 8111cee:	429e      	cmp	r6, r3
 8111cf0:	461a      	mov	r2, r3
 8111cf2:	d30b      	bcc.n	8111d0c <quorem+0x108>
 8111cf4:	f8c8 4010 	str.w	r4, [r8, #16]
 8111cf8:	4628      	mov	r0, r5
 8111cfa:	b003      	add	sp, #12
 8111cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8111d00:	6812      	ldr	r2, [r2, #0]
 8111d02:	3b04      	subs	r3, #4
 8111d04:	2a00      	cmp	r2, #0
 8111d06:	d1ca      	bne.n	8111c9e <quorem+0x9a>
 8111d08:	3c01      	subs	r4, #1
 8111d0a:	e7c5      	b.n	8111c98 <quorem+0x94>
 8111d0c:	6812      	ldr	r2, [r2, #0]
 8111d0e:	3b04      	subs	r3, #4
 8111d10:	2a00      	cmp	r2, #0
 8111d12:	d1ef      	bne.n	8111cf4 <quorem+0xf0>
 8111d14:	3c01      	subs	r4, #1
 8111d16:	e7ea      	b.n	8111cee <quorem+0xea>
 8111d18:	2000      	movs	r0, #0
 8111d1a:	e7ee      	b.n	8111cfa <quorem+0xf6>
 8111d1c:	0000      	movs	r0, r0
	...

08111d20 <_dtoa_r>:
 8111d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8111d24:	ec57 6b10 	vmov	r6, r7, d0
 8111d28:	b097      	sub	sp, #92	; 0x5c
 8111d2a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8111d2c:	9106      	str	r1, [sp, #24]
 8111d2e:	4604      	mov	r4, r0
 8111d30:	920b      	str	r2, [sp, #44]	; 0x2c
 8111d32:	9312      	str	r3, [sp, #72]	; 0x48
 8111d34:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8111d38:	e9cd 6700 	strd	r6, r7, [sp]
 8111d3c:	b93d      	cbnz	r5, 8111d4e <_dtoa_r+0x2e>
 8111d3e:	2010      	movs	r0, #16
 8111d40:	f000 ff96 	bl	8112c70 <malloc>
 8111d44:	6260      	str	r0, [r4, #36]	; 0x24
 8111d46:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8111d4a:	6005      	str	r5, [r0, #0]
 8111d4c:	60c5      	str	r5, [r0, #12]
 8111d4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8111d50:	6819      	ldr	r1, [r3, #0]
 8111d52:	b151      	cbz	r1, 8111d6a <_dtoa_r+0x4a>
 8111d54:	685a      	ldr	r2, [r3, #4]
 8111d56:	604a      	str	r2, [r1, #4]
 8111d58:	2301      	movs	r3, #1
 8111d5a:	4093      	lsls	r3, r2
 8111d5c:	608b      	str	r3, [r1, #8]
 8111d5e:	4620      	mov	r0, r4
 8111d60:	f000 ffd4 	bl	8112d0c <_Bfree>
 8111d64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8111d66:	2200      	movs	r2, #0
 8111d68:	601a      	str	r2, [r3, #0]
 8111d6a:	1e3b      	subs	r3, r7, #0
 8111d6c:	bfbb      	ittet	lt
 8111d6e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8111d72:	9301      	strlt	r3, [sp, #4]
 8111d74:	2300      	movge	r3, #0
 8111d76:	2201      	movlt	r2, #1
 8111d78:	bfac      	ite	ge
 8111d7a:	f8c8 3000 	strge.w	r3, [r8]
 8111d7e:	f8c8 2000 	strlt.w	r2, [r8]
 8111d82:	4baf      	ldr	r3, [pc, #700]	; (8112040 <_dtoa_r+0x320>)
 8111d84:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8111d88:	ea33 0308 	bics.w	r3, r3, r8
 8111d8c:	d114      	bne.n	8111db8 <_dtoa_r+0x98>
 8111d8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8111d90:	f242 730f 	movw	r3, #9999	; 0x270f
 8111d94:	6013      	str	r3, [r2, #0]
 8111d96:	9b00      	ldr	r3, [sp, #0]
 8111d98:	b923      	cbnz	r3, 8111da4 <_dtoa_r+0x84>
 8111d9a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8111d9e:	2800      	cmp	r0, #0
 8111da0:	f000 8542 	beq.w	8112828 <_dtoa_r+0xb08>
 8111da4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8111da6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8112054 <_dtoa_r+0x334>
 8111daa:	2b00      	cmp	r3, #0
 8111dac:	f000 8544 	beq.w	8112838 <_dtoa_r+0xb18>
 8111db0:	f10b 0303 	add.w	r3, fp, #3
 8111db4:	f000 bd3e 	b.w	8112834 <_dtoa_r+0xb14>
 8111db8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8111dbc:	2200      	movs	r2, #0
 8111dbe:	2300      	movs	r3, #0
 8111dc0:	4630      	mov	r0, r6
 8111dc2:	4639      	mov	r1, r7
 8111dc4:	f7ee ff18 	bl	8100bf8 <__aeabi_dcmpeq>
 8111dc8:	4681      	mov	r9, r0
 8111dca:	b168      	cbz	r0, 8111de8 <_dtoa_r+0xc8>
 8111dcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8111dce:	2301      	movs	r3, #1
 8111dd0:	6013      	str	r3, [r2, #0]
 8111dd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8111dd4:	2b00      	cmp	r3, #0
 8111dd6:	f000 8524 	beq.w	8112822 <_dtoa_r+0xb02>
 8111dda:	4b9a      	ldr	r3, [pc, #616]	; (8112044 <_dtoa_r+0x324>)
 8111ddc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8111dde:	f103 3bff 	add.w	fp, r3, #4294967295
 8111de2:	6013      	str	r3, [r2, #0]
 8111de4:	f000 bd28 	b.w	8112838 <_dtoa_r+0xb18>
 8111de8:	aa14      	add	r2, sp, #80	; 0x50
 8111dea:	a915      	add	r1, sp, #84	; 0x54
 8111dec:	ec47 6b10 	vmov	d0, r6, r7
 8111df0:	4620      	mov	r0, r4
 8111df2:	f001 f9e4 	bl	81131be <__d2b>
 8111df6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8111dfa:	9004      	str	r0, [sp, #16]
 8111dfc:	2d00      	cmp	r5, #0
 8111dfe:	d07c      	beq.n	8111efa <_dtoa_r+0x1da>
 8111e00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8111e04:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8111e08:	46b2      	mov	sl, r6
 8111e0a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8111e0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8111e12:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8111e16:	2200      	movs	r2, #0
 8111e18:	4b8b      	ldr	r3, [pc, #556]	; (8112048 <_dtoa_r+0x328>)
 8111e1a:	4650      	mov	r0, sl
 8111e1c:	4659      	mov	r1, fp
 8111e1e:	f7ee facb 	bl	81003b8 <__aeabi_dsub>
 8111e22:	a381      	add	r3, pc, #516	; (adr r3, 8112028 <_dtoa_r+0x308>)
 8111e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8111e28:	f7ee fc7e 	bl	8100728 <__aeabi_dmul>
 8111e2c:	a380      	add	r3, pc, #512	; (adr r3, 8112030 <_dtoa_r+0x310>)
 8111e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8111e32:	f7ee fac3 	bl	81003bc <__adddf3>
 8111e36:	4606      	mov	r6, r0
 8111e38:	4628      	mov	r0, r5
 8111e3a:	460f      	mov	r7, r1
 8111e3c:	f7ee fc0a 	bl	8100654 <__aeabi_i2d>
 8111e40:	a37d      	add	r3, pc, #500	; (adr r3, 8112038 <_dtoa_r+0x318>)
 8111e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8111e46:	f7ee fc6f 	bl	8100728 <__aeabi_dmul>
 8111e4a:	4602      	mov	r2, r0
 8111e4c:	460b      	mov	r3, r1
 8111e4e:	4630      	mov	r0, r6
 8111e50:	4639      	mov	r1, r7
 8111e52:	f7ee fab3 	bl	81003bc <__adddf3>
 8111e56:	4606      	mov	r6, r0
 8111e58:	460f      	mov	r7, r1
 8111e5a:	f7ee ff15 	bl	8100c88 <__aeabi_d2iz>
 8111e5e:	2200      	movs	r2, #0
 8111e60:	4682      	mov	sl, r0
 8111e62:	2300      	movs	r3, #0
 8111e64:	4630      	mov	r0, r6
 8111e66:	4639      	mov	r1, r7
 8111e68:	f7ee fed0 	bl	8100c0c <__aeabi_dcmplt>
 8111e6c:	b148      	cbz	r0, 8111e82 <_dtoa_r+0x162>
 8111e6e:	4650      	mov	r0, sl
 8111e70:	f7ee fbf0 	bl	8100654 <__aeabi_i2d>
 8111e74:	4632      	mov	r2, r6
 8111e76:	463b      	mov	r3, r7
 8111e78:	f7ee febe 	bl	8100bf8 <__aeabi_dcmpeq>
 8111e7c:	b908      	cbnz	r0, 8111e82 <_dtoa_r+0x162>
 8111e7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8111e82:	f1ba 0f16 	cmp.w	sl, #22
 8111e86:	d859      	bhi.n	8111f3c <_dtoa_r+0x21c>
 8111e88:	4970      	ldr	r1, [pc, #448]	; (811204c <_dtoa_r+0x32c>)
 8111e8a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8111e8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8111e92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8111e96:	f7ee fed7 	bl	8100c48 <__aeabi_dcmpgt>
 8111e9a:	2800      	cmp	r0, #0
 8111e9c:	d050      	beq.n	8111f40 <_dtoa_r+0x220>
 8111e9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8111ea2:	2300      	movs	r3, #0
 8111ea4:	930f      	str	r3, [sp, #60]	; 0x3c
 8111ea6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8111ea8:	1b5d      	subs	r5, r3, r5
 8111eaa:	f1b5 0801 	subs.w	r8, r5, #1
 8111eae:	bf49      	itett	mi
 8111eb0:	f1c5 0301 	rsbmi	r3, r5, #1
 8111eb4:	2300      	movpl	r3, #0
 8111eb6:	9305      	strmi	r3, [sp, #20]
 8111eb8:	f04f 0800 	movmi.w	r8, #0
 8111ebc:	bf58      	it	pl
 8111ebe:	9305      	strpl	r3, [sp, #20]
 8111ec0:	f1ba 0f00 	cmp.w	sl, #0
 8111ec4:	db3e      	blt.n	8111f44 <_dtoa_r+0x224>
 8111ec6:	2300      	movs	r3, #0
 8111ec8:	44d0      	add	r8, sl
 8111eca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8111ece:	9307      	str	r3, [sp, #28]
 8111ed0:	9b06      	ldr	r3, [sp, #24]
 8111ed2:	2b09      	cmp	r3, #9
 8111ed4:	f200 8090 	bhi.w	8111ff8 <_dtoa_r+0x2d8>
 8111ed8:	2b05      	cmp	r3, #5
 8111eda:	bfc4      	itt	gt
 8111edc:	3b04      	subgt	r3, #4
 8111ede:	9306      	strgt	r3, [sp, #24]
 8111ee0:	9b06      	ldr	r3, [sp, #24]
 8111ee2:	f1a3 0302 	sub.w	r3, r3, #2
 8111ee6:	bfcc      	ite	gt
 8111ee8:	2500      	movgt	r5, #0
 8111eea:	2501      	movle	r5, #1
 8111eec:	2b03      	cmp	r3, #3
 8111eee:	f200 808f 	bhi.w	8112010 <_dtoa_r+0x2f0>
 8111ef2:	e8df f003 	tbb	[pc, r3]
 8111ef6:	7f7d      	.short	0x7f7d
 8111ef8:	7131      	.short	0x7131
 8111efa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8111efe:	441d      	add	r5, r3
 8111f00:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8111f04:	2820      	cmp	r0, #32
 8111f06:	dd13      	ble.n	8111f30 <_dtoa_r+0x210>
 8111f08:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8111f0c:	9b00      	ldr	r3, [sp, #0]
 8111f0e:	fa08 f800 	lsl.w	r8, r8, r0
 8111f12:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8111f16:	fa23 f000 	lsr.w	r0, r3, r0
 8111f1a:	ea48 0000 	orr.w	r0, r8, r0
 8111f1e:	f7ee fb89 	bl	8100634 <__aeabi_ui2d>
 8111f22:	2301      	movs	r3, #1
 8111f24:	4682      	mov	sl, r0
 8111f26:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8111f2a:	3d01      	subs	r5, #1
 8111f2c:	9313      	str	r3, [sp, #76]	; 0x4c
 8111f2e:	e772      	b.n	8111e16 <_dtoa_r+0xf6>
 8111f30:	9b00      	ldr	r3, [sp, #0]
 8111f32:	f1c0 0020 	rsb	r0, r0, #32
 8111f36:	fa03 f000 	lsl.w	r0, r3, r0
 8111f3a:	e7f0      	b.n	8111f1e <_dtoa_r+0x1fe>
 8111f3c:	2301      	movs	r3, #1
 8111f3e:	e7b1      	b.n	8111ea4 <_dtoa_r+0x184>
 8111f40:	900f      	str	r0, [sp, #60]	; 0x3c
 8111f42:	e7b0      	b.n	8111ea6 <_dtoa_r+0x186>
 8111f44:	9b05      	ldr	r3, [sp, #20]
 8111f46:	eba3 030a 	sub.w	r3, r3, sl
 8111f4a:	9305      	str	r3, [sp, #20]
 8111f4c:	f1ca 0300 	rsb	r3, sl, #0
 8111f50:	9307      	str	r3, [sp, #28]
 8111f52:	2300      	movs	r3, #0
 8111f54:	930e      	str	r3, [sp, #56]	; 0x38
 8111f56:	e7bb      	b.n	8111ed0 <_dtoa_r+0x1b0>
 8111f58:	2301      	movs	r3, #1
 8111f5a:	930a      	str	r3, [sp, #40]	; 0x28
 8111f5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8111f5e:	2b00      	cmp	r3, #0
 8111f60:	dd59      	ble.n	8112016 <_dtoa_r+0x2f6>
 8111f62:	9302      	str	r3, [sp, #8]
 8111f64:	4699      	mov	r9, r3
 8111f66:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8111f68:	2200      	movs	r2, #0
 8111f6a:	6072      	str	r2, [r6, #4]
 8111f6c:	2204      	movs	r2, #4
 8111f6e:	f102 0014 	add.w	r0, r2, #20
 8111f72:	4298      	cmp	r0, r3
 8111f74:	6871      	ldr	r1, [r6, #4]
 8111f76:	d953      	bls.n	8112020 <_dtoa_r+0x300>
 8111f78:	4620      	mov	r0, r4
 8111f7a:	f000 fe93 	bl	8112ca4 <_Balloc>
 8111f7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8111f80:	6030      	str	r0, [r6, #0]
 8111f82:	f1b9 0f0e 	cmp.w	r9, #14
 8111f86:	f8d3 b000 	ldr.w	fp, [r3]
 8111f8a:	f200 80e6 	bhi.w	811215a <_dtoa_r+0x43a>
 8111f8e:	2d00      	cmp	r5, #0
 8111f90:	f000 80e3 	beq.w	811215a <_dtoa_r+0x43a>
 8111f94:	ed9d 7b00 	vldr	d7, [sp]
 8111f98:	f1ba 0f00 	cmp.w	sl, #0
 8111f9c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8111fa0:	dd74      	ble.n	811208c <_dtoa_r+0x36c>
 8111fa2:	4a2a      	ldr	r2, [pc, #168]	; (811204c <_dtoa_r+0x32c>)
 8111fa4:	f00a 030f 	and.w	r3, sl, #15
 8111fa8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8111fac:	ed93 7b00 	vldr	d7, [r3]
 8111fb0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8111fb4:	06f0      	lsls	r0, r6, #27
 8111fb6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8111fba:	d565      	bpl.n	8112088 <_dtoa_r+0x368>
 8111fbc:	4b24      	ldr	r3, [pc, #144]	; (8112050 <_dtoa_r+0x330>)
 8111fbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8111fc2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8111fc6:	f7ee fcd9 	bl	810097c <__aeabi_ddiv>
 8111fca:	e9cd 0100 	strd	r0, r1, [sp]
 8111fce:	f006 060f 	and.w	r6, r6, #15
 8111fd2:	2503      	movs	r5, #3
 8111fd4:	4f1e      	ldr	r7, [pc, #120]	; (8112050 <_dtoa_r+0x330>)
 8111fd6:	e04c      	b.n	8112072 <_dtoa_r+0x352>
 8111fd8:	2301      	movs	r3, #1
 8111fda:	930a      	str	r3, [sp, #40]	; 0x28
 8111fdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8111fde:	4453      	add	r3, sl
 8111fe0:	f103 0901 	add.w	r9, r3, #1
 8111fe4:	9302      	str	r3, [sp, #8]
 8111fe6:	464b      	mov	r3, r9
 8111fe8:	2b01      	cmp	r3, #1
 8111fea:	bfb8      	it	lt
 8111fec:	2301      	movlt	r3, #1
 8111fee:	e7ba      	b.n	8111f66 <_dtoa_r+0x246>
 8111ff0:	2300      	movs	r3, #0
 8111ff2:	e7b2      	b.n	8111f5a <_dtoa_r+0x23a>
 8111ff4:	2300      	movs	r3, #0
 8111ff6:	e7f0      	b.n	8111fda <_dtoa_r+0x2ba>
 8111ff8:	2501      	movs	r5, #1
 8111ffa:	2300      	movs	r3, #0
 8111ffc:	9306      	str	r3, [sp, #24]
 8111ffe:	950a      	str	r5, [sp, #40]	; 0x28
 8112000:	f04f 33ff 	mov.w	r3, #4294967295
 8112004:	9302      	str	r3, [sp, #8]
 8112006:	4699      	mov	r9, r3
 8112008:	2200      	movs	r2, #0
 811200a:	2312      	movs	r3, #18
 811200c:	920b      	str	r2, [sp, #44]	; 0x2c
 811200e:	e7aa      	b.n	8111f66 <_dtoa_r+0x246>
 8112010:	2301      	movs	r3, #1
 8112012:	930a      	str	r3, [sp, #40]	; 0x28
 8112014:	e7f4      	b.n	8112000 <_dtoa_r+0x2e0>
 8112016:	2301      	movs	r3, #1
 8112018:	9302      	str	r3, [sp, #8]
 811201a:	4699      	mov	r9, r3
 811201c:	461a      	mov	r2, r3
 811201e:	e7f5      	b.n	811200c <_dtoa_r+0x2ec>
 8112020:	3101      	adds	r1, #1
 8112022:	6071      	str	r1, [r6, #4]
 8112024:	0052      	lsls	r2, r2, #1
 8112026:	e7a2      	b.n	8111f6e <_dtoa_r+0x24e>
 8112028:	636f4361 	.word	0x636f4361
 811202c:	3fd287a7 	.word	0x3fd287a7
 8112030:	8b60c8b3 	.word	0x8b60c8b3
 8112034:	3fc68a28 	.word	0x3fc68a28
 8112038:	509f79fb 	.word	0x509f79fb
 811203c:	3fd34413 	.word	0x3fd34413
 8112040:	7ff00000 	.word	0x7ff00000
 8112044:	081148ad 	.word	0x081148ad
 8112048:	3ff80000 	.word	0x3ff80000
 811204c:	08114978 	.word	0x08114978
 8112050:	08114950 	.word	0x08114950
 8112054:	081148d9 	.word	0x081148d9
 8112058:	07f1      	lsls	r1, r6, #31
 811205a:	d508      	bpl.n	811206e <_dtoa_r+0x34e>
 811205c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8112060:	e9d7 2300 	ldrd	r2, r3, [r7]
 8112064:	f7ee fb60 	bl	8100728 <__aeabi_dmul>
 8112068:	e9cd 0108 	strd	r0, r1, [sp, #32]
 811206c:	3501      	adds	r5, #1
 811206e:	1076      	asrs	r6, r6, #1
 8112070:	3708      	adds	r7, #8
 8112072:	2e00      	cmp	r6, #0
 8112074:	d1f0      	bne.n	8112058 <_dtoa_r+0x338>
 8112076:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 811207a:	e9dd 0100 	ldrd	r0, r1, [sp]
 811207e:	f7ee fc7d 	bl	810097c <__aeabi_ddiv>
 8112082:	e9cd 0100 	strd	r0, r1, [sp]
 8112086:	e01a      	b.n	81120be <_dtoa_r+0x39e>
 8112088:	2502      	movs	r5, #2
 811208a:	e7a3      	b.n	8111fd4 <_dtoa_r+0x2b4>
 811208c:	f000 80a0 	beq.w	81121d0 <_dtoa_r+0x4b0>
 8112090:	f1ca 0600 	rsb	r6, sl, #0
 8112094:	4b9f      	ldr	r3, [pc, #636]	; (8112314 <_dtoa_r+0x5f4>)
 8112096:	4fa0      	ldr	r7, [pc, #640]	; (8112318 <_dtoa_r+0x5f8>)
 8112098:	f006 020f 	and.w	r2, r6, #15
 811209c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 81120a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81120a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 81120a8:	f7ee fb3e 	bl	8100728 <__aeabi_dmul>
 81120ac:	e9cd 0100 	strd	r0, r1, [sp]
 81120b0:	1136      	asrs	r6, r6, #4
 81120b2:	2300      	movs	r3, #0
 81120b4:	2502      	movs	r5, #2
 81120b6:	2e00      	cmp	r6, #0
 81120b8:	d17f      	bne.n	81121ba <_dtoa_r+0x49a>
 81120ba:	2b00      	cmp	r3, #0
 81120bc:	d1e1      	bne.n	8112082 <_dtoa_r+0x362>
 81120be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 81120c0:	2b00      	cmp	r3, #0
 81120c2:	f000 8087 	beq.w	81121d4 <_dtoa_r+0x4b4>
 81120c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 81120ca:	2200      	movs	r2, #0
 81120cc:	4b93      	ldr	r3, [pc, #588]	; (811231c <_dtoa_r+0x5fc>)
 81120ce:	4630      	mov	r0, r6
 81120d0:	4639      	mov	r1, r7
 81120d2:	f7ee fd9b 	bl	8100c0c <__aeabi_dcmplt>
 81120d6:	2800      	cmp	r0, #0
 81120d8:	d07c      	beq.n	81121d4 <_dtoa_r+0x4b4>
 81120da:	f1b9 0f00 	cmp.w	r9, #0
 81120de:	d079      	beq.n	81121d4 <_dtoa_r+0x4b4>
 81120e0:	9b02      	ldr	r3, [sp, #8]
 81120e2:	2b00      	cmp	r3, #0
 81120e4:	dd35      	ble.n	8112152 <_dtoa_r+0x432>
 81120e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 81120ea:	9308      	str	r3, [sp, #32]
 81120ec:	4639      	mov	r1, r7
 81120ee:	2200      	movs	r2, #0
 81120f0:	4b8b      	ldr	r3, [pc, #556]	; (8112320 <_dtoa_r+0x600>)
 81120f2:	4630      	mov	r0, r6
 81120f4:	f7ee fb18 	bl	8100728 <__aeabi_dmul>
 81120f8:	e9cd 0100 	strd	r0, r1, [sp]
 81120fc:	9f02      	ldr	r7, [sp, #8]
 81120fe:	3501      	adds	r5, #1
 8112100:	4628      	mov	r0, r5
 8112102:	f7ee faa7 	bl	8100654 <__aeabi_i2d>
 8112106:	e9dd 2300 	ldrd	r2, r3, [sp]
 811210a:	f7ee fb0d 	bl	8100728 <__aeabi_dmul>
 811210e:	2200      	movs	r2, #0
 8112110:	4b84      	ldr	r3, [pc, #528]	; (8112324 <_dtoa_r+0x604>)
 8112112:	f7ee f953 	bl	81003bc <__adddf3>
 8112116:	4605      	mov	r5, r0
 8112118:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 811211c:	2f00      	cmp	r7, #0
 811211e:	d15d      	bne.n	81121dc <_dtoa_r+0x4bc>
 8112120:	2200      	movs	r2, #0
 8112122:	4b81      	ldr	r3, [pc, #516]	; (8112328 <_dtoa_r+0x608>)
 8112124:	e9dd 0100 	ldrd	r0, r1, [sp]
 8112128:	f7ee f946 	bl	81003b8 <__aeabi_dsub>
 811212c:	462a      	mov	r2, r5
 811212e:	4633      	mov	r3, r6
 8112130:	e9cd 0100 	strd	r0, r1, [sp]
 8112134:	f7ee fd88 	bl	8100c48 <__aeabi_dcmpgt>
 8112138:	2800      	cmp	r0, #0
 811213a:	f040 8288 	bne.w	811264e <_dtoa_r+0x92e>
 811213e:	462a      	mov	r2, r5
 8112140:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8112144:	e9dd 0100 	ldrd	r0, r1, [sp]
 8112148:	f7ee fd60 	bl	8100c0c <__aeabi_dcmplt>
 811214c:	2800      	cmp	r0, #0
 811214e:	f040 827c 	bne.w	811264a <_dtoa_r+0x92a>
 8112152:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8112156:	e9cd 2300 	strd	r2, r3, [sp]
 811215a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 811215c:	2b00      	cmp	r3, #0
 811215e:	f2c0 8150 	blt.w	8112402 <_dtoa_r+0x6e2>
 8112162:	f1ba 0f0e 	cmp.w	sl, #14
 8112166:	f300 814c 	bgt.w	8112402 <_dtoa_r+0x6e2>
 811216a:	4b6a      	ldr	r3, [pc, #424]	; (8112314 <_dtoa_r+0x5f4>)
 811216c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8112170:	ed93 7b00 	vldr	d7, [r3]
 8112174:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8112176:	2b00      	cmp	r3, #0
 8112178:	ed8d 7b02 	vstr	d7, [sp, #8]
 811217c:	f280 80d8 	bge.w	8112330 <_dtoa_r+0x610>
 8112180:	f1b9 0f00 	cmp.w	r9, #0
 8112184:	f300 80d4 	bgt.w	8112330 <_dtoa_r+0x610>
 8112188:	f040 825e 	bne.w	8112648 <_dtoa_r+0x928>
 811218c:	2200      	movs	r2, #0
 811218e:	4b66      	ldr	r3, [pc, #408]	; (8112328 <_dtoa_r+0x608>)
 8112190:	ec51 0b17 	vmov	r0, r1, d7
 8112194:	f7ee fac8 	bl	8100728 <__aeabi_dmul>
 8112198:	e9dd 2300 	ldrd	r2, r3, [sp]
 811219c:	f7ee fd4a 	bl	8100c34 <__aeabi_dcmpge>
 81121a0:	464f      	mov	r7, r9
 81121a2:	464e      	mov	r6, r9
 81121a4:	2800      	cmp	r0, #0
 81121a6:	f040 8234 	bne.w	8112612 <_dtoa_r+0x8f2>
 81121aa:	2331      	movs	r3, #49	; 0x31
 81121ac:	f10b 0501 	add.w	r5, fp, #1
 81121b0:	f88b 3000 	strb.w	r3, [fp]
 81121b4:	f10a 0a01 	add.w	sl, sl, #1
 81121b8:	e22f      	b.n	811261a <_dtoa_r+0x8fa>
 81121ba:	07f2      	lsls	r2, r6, #31
 81121bc:	d505      	bpl.n	81121ca <_dtoa_r+0x4aa>
 81121be:	e9d7 2300 	ldrd	r2, r3, [r7]
 81121c2:	f7ee fab1 	bl	8100728 <__aeabi_dmul>
 81121c6:	3501      	adds	r5, #1
 81121c8:	2301      	movs	r3, #1
 81121ca:	1076      	asrs	r6, r6, #1
 81121cc:	3708      	adds	r7, #8
 81121ce:	e772      	b.n	81120b6 <_dtoa_r+0x396>
 81121d0:	2502      	movs	r5, #2
 81121d2:	e774      	b.n	81120be <_dtoa_r+0x39e>
 81121d4:	f8cd a020 	str.w	sl, [sp, #32]
 81121d8:	464f      	mov	r7, r9
 81121da:	e791      	b.n	8112100 <_dtoa_r+0x3e0>
 81121dc:	4b4d      	ldr	r3, [pc, #308]	; (8112314 <_dtoa_r+0x5f4>)
 81121de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 81121e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 81121e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81121e8:	2b00      	cmp	r3, #0
 81121ea:	d047      	beq.n	811227c <_dtoa_r+0x55c>
 81121ec:	4602      	mov	r2, r0
 81121ee:	460b      	mov	r3, r1
 81121f0:	2000      	movs	r0, #0
 81121f2:	494e      	ldr	r1, [pc, #312]	; (811232c <_dtoa_r+0x60c>)
 81121f4:	f7ee fbc2 	bl	810097c <__aeabi_ddiv>
 81121f8:	462a      	mov	r2, r5
 81121fa:	4633      	mov	r3, r6
 81121fc:	f7ee f8dc 	bl	81003b8 <__aeabi_dsub>
 8112200:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8112204:	465d      	mov	r5, fp
 8112206:	e9dd 0100 	ldrd	r0, r1, [sp]
 811220a:	f7ee fd3d 	bl	8100c88 <__aeabi_d2iz>
 811220e:	4606      	mov	r6, r0
 8112210:	f7ee fa20 	bl	8100654 <__aeabi_i2d>
 8112214:	4602      	mov	r2, r0
 8112216:	460b      	mov	r3, r1
 8112218:	e9dd 0100 	ldrd	r0, r1, [sp]
 811221c:	f7ee f8cc 	bl	81003b8 <__aeabi_dsub>
 8112220:	3630      	adds	r6, #48	; 0x30
 8112222:	f805 6b01 	strb.w	r6, [r5], #1
 8112226:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 811222a:	e9cd 0100 	strd	r0, r1, [sp]
 811222e:	f7ee fced 	bl	8100c0c <__aeabi_dcmplt>
 8112232:	2800      	cmp	r0, #0
 8112234:	d163      	bne.n	81122fe <_dtoa_r+0x5de>
 8112236:	e9dd 2300 	ldrd	r2, r3, [sp]
 811223a:	2000      	movs	r0, #0
 811223c:	4937      	ldr	r1, [pc, #220]	; (811231c <_dtoa_r+0x5fc>)
 811223e:	f7ee f8bb 	bl	81003b8 <__aeabi_dsub>
 8112242:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8112246:	f7ee fce1 	bl	8100c0c <__aeabi_dcmplt>
 811224a:	2800      	cmp	r0, #0
 811224c:	f040 80b7 	bne.w	81123be <_dtoa_r+0x69e>
 8112250:	eba5 030b 	sub.w	r3, r5, fp
 8112254:	429f      	cmp	r7, r3
 8112256:	f77f af7c 	ble.w	8112152 <_dtoa_r+0x432>
 811225a:	2200      	movs	r2, #0
 811225c:	4b30      	ldr	r3, [pc, #192]	; (8112320 <_dtoa_r+0x600>)
 811225e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8112262:	f7ee fa61 	bl	8100728 <__aeabi_dmul>
 8112266:	2200      	movs	r2, #0
 8112268:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 811226c:	4b2c      	ldr	r3, [pc, #176]	; (8112320 <_dtoa_r+0x600>)
 811226e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8112272:	f7ee fa59 	bl	8100728 <__aeabi_dmul>
 8112276:	e9cd 0100 	strd	r0, r1, [sp]
 811227a:	e7c4      	b.n	8112206 <_dtoa_r+0x4e6>
 811227c:	462a      	mov	r2, r5
 811227e:	4633      	mov	r3, r6
 8112280:	f7ee fa52 	bl	8100728 <__aeabi_dmul>
 8112284:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8112288:	eb0b 0507 	add.w	r5, fp, r7
 811228c:	465e      	mov	r6, fp
 811228e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8112292:	f7ee fcf9 	bl	8100c88 <__aeabi_d2iz>
 8112296:	4607      	mov	r7, r0
 8112298:	f7ee f9dc 	bl	8100654 <__aeabi_i2d>
 811229c:	3730      	adds	r7, #48	; 0x30
 811229e:	4602      	mov	r2, r0
 81122a0:	460b      	mov	r3, r1
 81122a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 81122a6:	f7ee f887 	bl	81003b8 <__aeabi_dsub>
 81122aa:	f806 7b01 	strb.w	r7, [r6], #1
 81122ae:	42ae      	cmp	r6, r5
 81122b0:	e9cd 0100 	strd	r0, r1, [sp]
 81122b4:	f04f 0200 	mov.w	r2, #0
 81122b8:	d126      	bne.n	8112308 <_dtoa_r+0x5e8>
 81122ba:	4b1c      	ldr	r3, [pc, #112]	; (811232c <_dtoa_r+0x60c>)
 81122bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 81122c0:	f7ee f87c 	bl	81003bc <__adddf3>
 81122c4:	4602      	mov	r2, r0
 81122c6:	460b      	mov	r3, r1
 81122c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 81122cc:	f7ee fcbc 	bl	8100c48 <__aeabi_dcmpgt>
 81122d0:	2800      	cmp	r0, #0
 81122d2:	d174      	bne.n	81123be <_dtoa_r+0x69e>
 81122d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 81122d8:	2000      	movs	r0, #0
 81122da:	4914      	ldr	r1, [pc, #80]	; (811232c <_dtoa_r+0x60c>)
 81122dc:	f7ee f86c 	bl	81003b8 <__aeabi_dsub>
 81122e0:	4602      	mov	r2, r0
 81122e2:	460b      	mov	r3, r1
 81122e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 81122e8:	f7ee fc90 	bl	8100c0c <__aeabi_dcmplt>
 81122ec:	2800      	cmp	r0, #0
 81122ee:	f43f af30 	beq.w	8112152 <_dtoa_r+0x432>
 81122f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 81122f6:	2b30      	cmp	r3, #48	; 0x30
 81122f8:	f105 32ff 	add.w	r2, r5, #4294967295
 81122fc:	d002      	beq.n	8112304 <_dtoa_r+0x5e4>
 81122fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8112302:	e04a      	b.n	811239a <_dtoa_r+0x67a>
 8112304:	4615      	mov	r5, r2
 8112306:	e7f4      	b.n	81122f2 <_dtoa_r+0x5d2>
 8112308:	4b05      	ldr	r3, [pc, #20]	; (8112320 <_dtoa_r+0x600>)
 811230a:	f7ee fa0d 	bl	8100728 <__aeabi_dmul>
 811230e:	e9cd 0100 	strd	r0, r1, [sp]
 8112312:	e7bc      	b.n	811228e <_dtoa_r+0x56e>
 8112314:	08114978 	.word	0x08114978
 8112318:	08114950 	.word	0x08114950
 811231c:	3ff00000 	.word	0x3ff00000
 8112320:	40240000 	.word	0x40240000
 8112324:	401c0000 	.word	0x401c0000
 8112328:	40140000 	.word	0x40140000
 811232c:	3fe00000 	.word	0x3fe00000
 8112330:	e9dd 6700 	ldrd	r6, r7, [sp]
 8112334:	465d      	mov	r5, fp
 8112336:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 811233a:	4630      	mov	r0, r6
 811233c:	4639      	mov	r1, r7
 811233e:	f7ee fb1d 	bl	810097c <__aeabi_ddiv>
 8112342:	f7ee fca1 	bl	8100c88 <__aeabi_d2iz>
 8112346:	4680      	mov	r8, r0
 8112348:	f7ee f984 	bl	8100654 <__aeabi_i2d>
 811234c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8112350:	f7ee f9ea 	bl	8100728 <__aeabi_dmul>
 8112354:	4602      	mov	r2, r0
 8112356:	460b      	mov	r3, r1
 8112358:	4630      	mov	r0, r6
 811235a:	4639      	mov	r1, r7
 811235c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8112360:	f7ee f82a 	bl	81003b8 <__aeabi_dsub>
 8112364:	f805 6b01 	strb.w	r6, [r5], #1
 8112368:	eba5 060b 	sub.w	r6, r5, fp
 811236c:	45b1      	cmp	r9, r6
 811236e:	4602      	mov	r2, r0
 8112370:	460b      	mov	r3, r1
 8112372:	d139      	bne.n	81123e8 <_dtoa_r+0x6c8>
 8112374:	f7ee f822 	bl	81003bc <__adddf3>
 8112378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 811237c:	4606      	mov	r6, r0
 811237e:	460f      	mov	r7, r1
 8112380:	f7ee fc62 	bl	8100c48 <__aeabi_dcmpgt>
 8112384:	b9c8      	cbnz	r0, 81123ba <_dtoa_r+0x69a>
 8112386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 811238a:	4630      	mov	r0, r6
 811238c:	4639      	mov	r1, r7
 811238e:	f7ee fc33 	bl	8100bf8 <__aeabi_dcmpeq>
 8112392:	b110      	cbz	r0, 811239a <_dtoa_r+0x67a>
 8112394:	f018 0f01 	tst.w	r8, #1
 8112398:	d10f      	bne.n	81123ba <_dtoa_r+0x69a>
 811239a:	9904      	ldr	r1, [sp, #16]
 811239c:	4620      	mov	r0, r4
 811239e:	f000 fcb5 	bl	8112d0c <_Bfree>
 81123a2:	2300      	movs	r3, #0
 81123a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 81123a6:	702b      	strb	r3, [r5, #0]
 81123a8:	f10a 0301 	add.w	r3, sl, #1
 81123ac:	6013      	str	r3, [r2, #0]
 81123ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 81123b0:	2b00      	cmp	r3, #0
 81123b2:	f000 8241 	beq.w	8112838 <_dtoa_r+0xb18>
 81123b6:	601d      	str	r5, [r3, #0]
 81123b8:	e23e      	b.n	8112838 <_dtoa_r+0xb18>
 81123ba:	f8cd a020 	str.w	sl, [sp, #32]
 81123be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 81123c2:	2a39      	cmp	r2, #57	; 0x39
 81123c4:	f105 33ff 	add.w	r3, r5, #4294967295
 81123c8:	d108      	bne.n	81123dc <_dtoa_r+0x6bc>
 81123ca:	459b      	cmp	fp, r3
 81123cc:	d10a      	bne.n	81123e4 <_dtoa_r+0x6c4>
 81123ce:	9b08      	ldr	r3, [sp, #32]
 81123d0:	3301      	adds	r3, #1
 81123d2:	9308      	str	r3, [sp, #32]
 81123d4:	2330      	movs	r3, #48	; 0x30
 81123d6:	f88b 3000 	strb.w	r3, [fp]
 81123da:	465b      	mov	r3, fp
 81123dc:	781a      	ldrb	r2, [r3, #0]
 81123de:	3201      	adds	r2, #1
 81123e0:	701a      	strb	r2, [r3, #0]
 81123e2:	e78c      	b.n	81122fe <_dtoa_r+0x5de>
 81123e4:	461d      	mov	r5, r3
 81123e6:	e7ea      	b.n	81123be <_dtoa_r+0x69e>
 81123e8:	2200      	movs	r2, #0
 81123ea:	4b9b      	ldr	r3, [pc, #620]	; (8112658 <_dtoa_r+0x938>)
 81123ec:	f7ee f99c 	bl	8100728 <__aeabi_dmul>
 81123f0:	2200      	movs	r2, #0
 81123f2:	2300      	movs	r3, #0
 81123f4:	4606      	mov	r6, r0
 81123f6:	460f      	mov	r7, r1
 81123f8:	f7ee fbfe 	bl	8100bf8 <__aeabi_dcmpeq>
 81123fc:	2800      	cmp	r0, #0
 81123fe:	d09a      	beq.n	8112336 <_dtoa_r+0x616>
 8112400:	e7cb      	b.n	811239a <_dtoa_r+0x67a>
 8112402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8112404:	2a00      	cmp	r2, #0
 8112406:	f000 808b 	beq.w	8112520 <_dtoa_r+0x800>
 811240a:	9a06      	ldr	r2, [sp, #24]
 811240c:	2a01      	cmp	r2, #1
 811240e:	dc6e      	bgt.n	81124ee <_dtoa_r+0x7ce>
 8112410:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8112412:	2a00      	cmp	r2, #0
 8112414:	d067      	beq.n	81124e6 <_dtoa_r+0x7c6>
 8112416:	f203 4333 	addw	r3, r3, #1075	; 0x433
 811241a:	9f07      	ldr	r7, [sp, #28]
 811241c:	9d05      	ldr	r5, [sp, #20]
 811241e:	9a05      	ldr	r2, [sp, #20]
 8112420:	2101      	movs	r1, #1
 8112422:	441a      	add	r2, r3
 8112424:	4620      	mov	r0, r4
 8112426:	9205      	str	r2, [sp, #20]
 8112428:	4498      	add	r8, r3
 811242a:	f000 fd0f 	bl	8112e4c <__i2b>
 811242e:	4606      	mov	r6, r0
 8112430:	2d00      	cmp	r5, #0
 8112432:	dd0c      	ble.n	811244e <_dtoa_r+0x72e>
 8112434:	f1b8 0f00 	cmp.w	r8, #0
 8112438:	dd09      	ble.n	811244e <_dtoa_r+0x72e>
 811243a:	4545      	cmp	r5, r8
 811243c:	9a05      	ldr	r2, [sp, #20]
 811243e:	462b      	mov	r3, r5
 8112440:	bfa8      	it	ge
 8112442:	4643      	movge	r3, r8
 8112444:	1ad2      	subs	r2, r2, r3
 8112446:	9205      	str	r2, [sp, #20]
 8112448:	1aed      	subs	r5, r5, r3
 811244a:	eba8 0803 	sub.w	r8, r8, r3
 811244e:	9b07      	ldr	r3, [sp, #28]
 8112450:	b1eb      	cbz	r3, 811248e <_dtoa_r+0x76e>
 8112452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8112454:	2b00      	cmp	r3, #0
 8112456:	d067      	beq.n	8112528 <_dtoa_r+0x808>
 8112458:	b18f      	cbz	r7, 811247e <_dtoa_r+0x75e>
 811245a:	4631      	mov	r1, r6
 811245c:	463a      	mov	r2, r7
 811245e:	4620      	mov	r0, r4
 8112460:	f000 fd94 	bl	8112f8c <__pow5mult>
 8112464:	9a04      	ldr	r2, [sp, #16]
 8112466:	4601      	mov	r1, r0
 8112468:	4606      	mov	r6, r0
 811246a:	4620      	mov	r0, r4
 811246c:	f000 fcf7 	bl	8112e5e <__multiply>
 8112470:	9904      	ldr	r1, [sp, #16]
 8112472:	9008      	str	r0, [sp, #32]
 8112474:	4620      	mov	r0, r4
 8112476:	f000 fc49 	bl	8112d0c <_Bfree>
 811247a:	9b08      	ldr	r3, [sp, #32]
 811247c:	9304      	str	r3, [sp, #16]
 811247e:	9b07      	ldr	r3, [sp, #28]
 8112480:	1bda      	subs	r2, r3, r7
 8112482:	d004      	beq.n	811248e <_dtoa_r+0x76e>
 8112484:	9904      	ldr	r1, [sp, #16]
 8112486:	4620      	mov	r0, r4
 8112488:	f000 fd80 	bl	8112f8c <__pow5mult>
 811248c:	9004      	str	r0, [sp, #16]
 811248e:	2101      	movs	r1, #1
 8112490:	4620      	mov	r0, r4
 8112492:	f000 fcdb 	bl	8112e4c <__i2b>
 8112496:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8112498:	4607      	mov	r7, r0
 811249a:	2b00      	cmp	r3, #0
 811249c:	f000 81d0 	beq.w	8112840 <_dtoa_r+0xb20>
 81124a0:	461a      	mov	r2, r3
 81124a2:	4601      	mov	r1, r0
 81124a4:	4620      	mov	r0, r4
 81124a6:	f000 fd71 	bl	8112f8c <__pow5mult>
 81124aa:	9b06      	ldr	r3, [sp, #24]
 81124ac:	2b01      	cmp	r3, #1
 81124ae:	4607      	mov	r7, r0
 81124b0:	dc40      	bgt.n	8112534 <_dtoa_r+0x814>
 81124b2:	9b00      	ldr	r3, [sp, #0]
 81124b4:	2b00      	cmp	r3, #0
 81124b6:	d139      	bne.n	811252c <_dtoa_r+0x80c>
 81124b8:	9b01      	ldr	r3, [sp, #4]
 81124ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81124be:	2b00      	cmp	r3, #0
 81124c0:	d136      	bne.n	8112530 <_dtoa_r+0x810>
 81124c2:	9b01      	ldr	r3, [sp, #4]
 81124c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 81124c8:	0d1b      	lsrs	r3, r3, #20
 81124ca:	051b      	lsls	r3, r3, #20
 81124cc:	b12b      	cbz	r3, 81124da <_dtoa_r+0x7ba>
 81124ce:	9b05      	ldr	r3, [sp, #20]
 81124d0:	3301      	adds	r3, #1
 81124d2:	9305      	str	r3, [sp, #20]
 81124d4:	f108 0801 	add.w	r8, r8, #1
 81124d8:	2301      	movs	r3, #1
 81124da:	9307      	str	r3, [sp, #28]
 81124dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 81124de:	2b00      	cmp	r3, #0
 81124e0:	d12a      	bne.n	8112538 <_dtoa_r+0x818>
 81124e2:	2001      	movs	r0, #1
 81124e4:	e030      	b.n	8112548 <_dtoa_r+0x828>
 81124e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 81124e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 81124ec:	e795      	b.n	811241a <_dtoa_r+0x6fa>
 81124ee:	9b07      	ldr	r3, [sp, #28]
 81124f0:	f109 37ff 	add.w	r7, r9, #4294967295
 81124f4:	42bb      	cmp	r3, r7
 81124f6:	bfbf      	itttt	lt
 81124f8:	9b07      	ldrlt	r3, [sp, #28]
 81124fa:	9707      	strlt	r7, [sp, #28]
 81124fc:	1afa      	sublt	r2, r7, r3
 81124fe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8112500:	bfbb      	ittet	lt
 8112502:	189b      	addlt	r3, r3, r2
 8112504:	930e      	strlt	r3, [sp, #56]	; 0x38
 8112506:	1bdf      	subge	r7, r3, r7
 8112508:	2700      	movlt	r7, #0
 811250a:	f1b9 0f00 	cmp.w	r9, #0
 811250e:	bfb5      	itete	lt
 8112510:	9b05      	ldrlt	r3, [sp, #20]
 8112512:	9d05      	ldrge	r5, [sp, #20]
 8112514:	eba3 0509 	sublt.w	r5, r3, r9
 8112518:	464b      	movge	r3, r9
 811251a:	bfb8      	it	lt
 811251c:	2300      	movlt	r3, #0
 811251e:	e77e      	b.n	811241e <_dtoa_r+0x6fe>
 8112520:	9f07      	ldr	r7, [sp, #28]
 8112522:	9d05      	ldr	r5, [sp, #20]
 8112524:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8112526:	e783      	b.n	8112430 <_dtoa_r+0x710>
 8112528:	9a07      	ldr	r2, [sp, #28]
 811252a:	e7ab      	b.n	8112484 <_dtoa_r+0x764>
 811252c:	2300      	movs	r3, #0
 811252e:	e7d4      	b.n	81124da <_dtoa_r+0x7ba>
 8112530:	9b00      	ldr	r3, [sp, #0]
 8112532:	e7d2      	b.n	81124da <_dtoa_r+0x7ba>
 8112534:	2300      	movs	r3, #0
 8112536:	9307      	str	r3, [sp, #28]
 8112538:	693b      	ldr	r3, [r7, #16]
 811253a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 811253e:	6918      	ldr	r0, [r3, #16]
 8112540:	f000 fc36 	bl	8112db0 <__hi0bits>
 8112544:	f1c0 0020 	rsb	r0, r0, #32
 8112548:	4440      	add	r0, r8
 811254a:	f010 001f 	ands.w	r0, r0, #31
 811254e:	d047      	beq.n	81125e0 <_dtoa_r+0x8c0>
 8112550:	f1c0 0320 	rsb	r3, r0, #32
 8112554:	2b04      	cmp	r3, #4
 8112556:	dd3b      	ble.n	81125d0 <_dtoa_r+0x8b0>
 8112558:	9b05      	ldr	r3, [sp, #20]
 811255a:	f1c0 001c 	rsb	r0, r0, #28
 811255e:	4403      	add	r3, r0
 8112560:	9305      	str	r3, [sp, #20]
 8112562:	4405      	add	r5, r0
 8112564:	4480      	add	r8, r0
 8112566:	9b05      	ldr	r3, [sp, #20]
 8112568:	2b00      	cmp	r3, #0
 811256a:	dd05      	ble.n	8112578 <_dtoa_r+0x858>
 811256c:	461a      	mov	r2, r3
 811256e:	9904      	ldr	r1, [sp, #16]
 8112570:	4620      	mov	r0, r4
 8112572:	f000 fd59 	bl	8113028 <__lshift>
 8112576:	9004      	str	r0, [sp, #16]
 8112578:	f1b8 0f00 	cmp.w	r8, #0
 811257c:	dd05      	ble.n	811258a <_dtoa_r+0x86a>
 811257e:	4639      	mov	r1, r7
 8112580:	4642      	mov	r2, r8
 8112582:	4620      	mov	r0, r4
 8112584:	f000 fd50 	bl	8113028 <__lshift>
 8112588:	4607      	mov	r7, r0
 811258a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 811258c:	b353      	cbz	r3, 81125e4 <_dtoa_r+0x8c4>
 811258e:	4639      	mov	r1, r7
 8112590:	9804      	ldr	r0, [sp, #16]
 8112592:	f000 fd9d 	bl	81130d0 <__mcmp>
 8112596:	2800      	cmp	r0, #0
 8112598:	da24      	bge.n	81125e4 <_dtoa_r+0x8c4>
 811259a:	2300      	movs	r3, #0
 811259c:	220a      	movs	r2, #10
 811259e:	9904      	ldr	r1, [sp, #16]
 81125a0:	4620      	mov	r0, r4
 81125a2:	f000 fbca 	bl	8112d3a <__multadd>
 81125a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81125a8:	9004      	str	r0, [sp, #16]
 81125aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 81125ae:	2b00      	cmp	r3, #0
 81125b0:	f000 814d 	beq.w	811284e <_dtoa_r+0xb2e>
 81125b4:	2300      	movs	r3, #0
 81125b6:	4631      	mov	r1, r6
 81125b8:	220a      	movs	r2, #10
 81125ba:	4620      	mov	r0, r4
 81125bc:	f000 fbbd 	bl	8112d3a <__multadd>
 81125c0:	9b02      	ldr	r3, [sp, #8]
 81125c2:	2b00      	cmp	r3, #0
 81125c4:	4606      	mov	r6, r0
 81125c6:	dc4f      	bgt.n	8112668 <_dtoa_r+0x948>
 81125c8:	9b06      	ldr	r3, [sp, #24]
 81125ca:	2b02      	cmp	r3, #2
 81125cc:	dd4c      	ble.n	8112668 <_dtoa_r+0x948>
 81125ce:	e011      	b.n	81125f4 <_dtoa_r+0x8d4>
 81125d0:	d0c9      	beq.n	8112566 <_dtoa_r+0x846>
 81125d2:	9a05      	ldr	r2, [sp, #20]
 81125d4:	331c      	adds	r3, #28
 81125d6:	441a      	add	r2, r3
 81125d8:	9205      	str	r2, [sp, #20]
 81125da:	441d      	add	r5, r3
 81125dc:	4498      	add	r8, r3
 81125de:	e7c2      	b.n	8112566 <_dtoa_r+0x846>
 81125e0:	4603      	mov	r3, r0
 81125e2:	e7f6      	b.n	81125d2 <_dtoa_r+0x8b2>
 81125e4:	f1b9 0f00 	cmp.w	r9, #0
 81125e8:	dc38      	bgt.n	811265c <_dtoa_r+0x93c>
 81125ea:	9b06      	ldr	r3, [sp, #24]
 81125ec:	2b02      	cmp	r3, #2
 81125ee:	dd35      	ble.n	811265c <_dtoa_r+0x93c>
 81125f0:	f8cd 9008 	str.w	r9, [sp, #8]
 81125f4:	9b02      	ldr	r3, [sp, #8]
 81125f6:	b963      	cbnz	r3, 8112612 <_dtoa_r+0x8f2>
 81125f8:	4639      	mov	r1, r7
 81125fa:	2205      	movs	r2, #5
 81125fc:	4620      	mov	r0, r4
 81125fe:	f000 fb9c 	bl	8112d3a <__multadd>
 8112602:	4601      	mov	r1, r0
 8112604:	4607      	mov	r7, r0
 8112606:	9804      	ldr	r0, [sp, #16]
 8112608:	f000 fd62 	bl	81130d0 <__mcmp>
 811260c:	2800      	cmp	r0, #0
 811260e:	f73f adcc 	bgt.w	81121aa <_dtoa_r+0x48a>
 8112612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8112614:	465d      	mov	r5, fp
 8112616:	ea6f 0a03 	mvn.w	sl, r3
 811261a:	f04f 0900 	mov.w	r9, #0
 811261e:	4639      	mov	r1, r7
 8112620:	4620      	mov	r0, r4
 8112622:	f000 fb73 	bl	8112d0c <_Bfree>
 8112626:	2e00      	cmp	r6, #0
 8112628:	f43f aeb7 	beq.w	811239a <_dtoa_r+0x67a>
 811262c:	f1b9 0f00 	cmp.w	r9, #0
 8112630:	d005      	beq.n	811263e <_dtoa_r+0x91e>
 8112632:	45b1      	cmp	r9, r6
 8112634:	d003      	beq.n	811263e <_dtoa_r+0x91e>
 8112636:	4649      	mov	r1, r9
 8112638:	4620      	mov	r0, r4
 811263a:	f000 fb67 	bl	8112d0c <_Bfree>
 811263e:	4631      	mov	r1, r6
 8112640:	4620      	mov	r0, r4
 8112642:	f000 fb63 	bl	8112d0c <_Bfree>
 8112646:	e6a8      	b.n	811239a <_dtoa_r+0x67a>
 8112648:	2700      	movs	r7, #0
 811264a:	463e      	mov	r6, r7
 811264c:	e7e1      	b.n	8112612 <_dtoa_r+0x8f2>
 811264e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8112652:	463e      	mov	r6, r7
 8112654:	e5a9      	b.n	81121aa <_dtoa_r+0x48a>
 8112656:	bf00      	nop
 8112658:	40240000 	.word	0x40240000
 811265c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 811265e:	f8cd 9008 	str.w	r9, [sp, #8]
 8112662:	2b00      	cmp	r3, #0
 8112664:	f000 80fa 	beq.w	811285c <_dtoa_r+0xb3c>
 8112668:	2d00      	cmp	r5, #0
 811266a:	dd05      	ble.n	8112678 <_dtoa_r+0x958>
 811266c:	4631      	mov	r1, r6
 811266e:	462a      	mov	r2, r5
 8112670:	4620      	mov	r0, r4
 8112672:	f000 fcd9 	bl	8113028 <__lshift>
 8112676:	4606      	mov	r6, r0
 8112678:	9b07      	ldr	r3, [sp, #28]
 811267a:	2b00      	cmp	r3, #0
 811267c:	d04c      	beq.n	8112718 <_dtoa_r+0x9f8>
 811267e:	6871      	ldr	r1, [r6, #4]
 8112680:	4620      	mov	r0, r4
 8112682:	f000 fb0f 	bl	8112ca4 <_Balloc>
 8112686:	6932      	ldr	r2, [r6, #16]
 8112688:	3202      	adds	r2, #2
 811268a:	4605      	mov	r5, r0
 811268c:	0092      	lsls	r2, r2, #2
 811268e:	f106 010c 	add.w	r1, r6, #12
 8112692:	300c      	adds	r0, #12
 8112694:	f7fe fb90 	bl	8110db8 <memcpy>
 8112698:	2201      	movs	r2, #1
 811269a:	4629      	mov	r1, r5
 811269c:	4620      	mov	r0, r4
 811269e:	f000 fcc3 	bl	8113028 <__lshift>
 81126a2:	9b00      	ldr	r3, [sp, #0]
 81126a4:	f8cd b014 	str.w	fp, [sp, #20]
 81126a8:	f003 0301 	and.w	r3, r3, #1
 81126ac:	46b1      	mov	r9, r6
 81126ae:	9307      	str	r3, [sp, #28]
 81126b0:	4606      	mov	r6, r0
 81126b2:	4639      	mov	r1, r7
 81126b4:	9804      	ldr	r0, [sp, #16]
 81126b6:	f7ff faa5 	bl	8111c04 <quorem>
 81126ba:	4649      	mov	r1, r9
 81126bc:	4605      	mov	r5, r0
 81126be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 81126c2:	9804      	ldr	r0, [sp, #16]
 81126c4:	f000 fd04 	bl	81130d0 <__mcmp>
 81126c8:	4632      	mov	r2, r6
 81126ca:	9000      	str	r0, [sp, #0]
 81126cc:	4639      	mov	r1, r7
 81126ce:	4620      	mov	r0, r4
 81126d0:	f000 fd18 	bl	8113104 <__mdiff>
 81126d4:	68c3      	ldr	r3, [r0, #12]
 81126d6:	4602      	mov	r2, r0
 81126d8:	bb03      	cbnz	r3, 811271c <_dtoa_r+0x9fc>
 81126da:	4601      	mov	r1, r0
 81126dc:	9008      	str	r0, [sp, #32]
 81126de:	9804      	ldr	r0, [sp, #16]
 81126e0:	f000 fcf6 	bl	81130d0 <__mcmp>
 81126e4:	9a08      	ldr	r2, [sp, #32]
 81126e6:	4603      	mov	r3, r0
 81126e8:	4611      	mov	r1, r2
 81126ea:	4620      	mov	r0, r4
 81126ec:	9308      	str	r3, [sp, #32]
 81126ee:	f000 fb0d 	bl	8112d0c <_Bfree>
 81126f2:	9b08      	ldr	r3, [sp, #32]
 81126f4:	b9a3      	cbnz	r3, 8112720 <_dtoa_r+0xa00>
 81126f6:	9a06      	ldr	r2, [sp, #24]
 81126f8:	b992      	cbnz	r2, 8112720 <_dtoa_r+0xa00>
 81126fa:	9a07      	ldr	r2, [sp, #28]
 81126fc:	b982      	cbnz	r2, 8112720 <_dtoa_r+0xa00>
 81126fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8112702:	d029      	beq.n	8112758 <_dtoa_r+0xa38>
 8112704:	9b00      	ldr	r3, [sp, #0]
 8112706:	2b00      	cmp	r3, #0
 8112708:	dd01      	ble.n	811270e <_dtoa_r+0x9ee>
 811270a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 811270e:	9b05      	ldr	r3, [sp, #20]
 8112710:	1c5d      	adds	r5, r3, #1
 8112712:	f883 8000 	strb.w	r8, [r3]
 8112716:	e782      	b.n	811261e <_dtoa_r+0x8fe>
 8112718:	4630      	mov	r0, r6
 811271a:	e7c2      	b.n	81126a2 <_dtoa_r+0x982>
 811271c:	2301      	movs	r3, #1
 811271e:	e7e3      	b.n	81126e8 <_dtoa_r+0x9c8>
 8112720:	9a00      	ldr	r2, [sp, #0]
 8112722:	2a00      	cmp	r2, #0
 8112724:	db04      	blt.n	8112730 <_dtoa_r+0xa10>
 8112726:	d125      	bne.n	8112774 <_dtoa_r+0xa54>
 8112728:	9a06      	ldr	r2, [sp, #24]
 811272a:	bb1a      	cbnz	r2, 8112774 <_dtoa_r+0xa54>
 811272c:	9a07      	ldr	r2, [sp, #28]
 811272e:	bb0a      	cbnz	r2, 8112774 <_dtoa_r+0xa54>
 8112730:	2b00      	cmp	r3, #0
 8112732:	ddec      	ble.n	811270e <_dtoa_r+0x9ee>
 8112734:	2201      	movs	r2, #1
 8112736:	9904      	ldr	r1, [sp, #16]
 8112738:	4620      	mov	r0, r4
 811273a:	f000 fc75 	bl	8113028 <__lshift>
 811273e:	4639      	mov	r1, r7
 8112740:	9004      	str	r0, [sp, #16]
 8112742:	f000 fcc5 	bl	81130d0 <__mcmp>
 8112746:	2800      	cmp	r0, #0
 8112748:	dc03      	bgt.n	8112752 <_dtoa_r+0xa32>
 811274a:	d1e0      	bne.n	811270e <_dtoa_r+0x9ee>
 811274c:	f018 0f01 	tst.w	r8, #1
 8112750:	d0dd      	beq.n	811270e <_dtoa_r+0x9ee>
 8112752:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8112756:	d1d8      	bne.n	811270a <_dtoa_r+0x9ea>
 8112758:	9b05      	ldr	r3, [sp, #20]
 811275a:	9a05      	ldr	r2, [sp, #20]
 811275c:	1c5d      	adds	r5, r3, #1
 811275e:	2339      	movs	r3, #57	; 0x39
 8112760:	7013      	strb	r3, [r2, #0]
 8112762:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8112766:	2b39      	cmp	r3, #57	; 0x39
 8112768:	f105 32ff 	add.w	r2, r5, #4294967295
 811276c:	d04f      	beq.n	811280e <_dtoa_r+0xaee>
 811276e:	3301      	adds	r3, #1
 8112770:	7013      	strb	r3, [r2, #0]
 8112772:	e754      	b.n	811261e <_dtoa_r+0x8fe>
 8112774:	9a05      	ldr	r2, [sp, #20]
 8112776:	2b00      	cmp	r3, #0
 8112778:	f102 0501 	add.w	r5, r2, #1
 811277c:	dd06      	ble.n	811278c <_dtoa_r+0xa6c>
 811277e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8112782:	d0e9      	beq.n	8112758 <_dtoa_r+0xa38>
 8112784:	f108 0801 	add.w	r8, r8, #1
 8112788:	9b05      	ldr	r3, [sp, #20]
 811278a:	e7c2      	b.n	8112712 <_dtoa_r+0x9f2>
 811278c:	9a02      	ldr	r2, [sp, #8]
 811278e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8112792:	eba5 030b 	sub.w	r3, r5, fp
 8112796:	4293      	cmp	r3, r2
 8112798:	d021      	beq.n	81127de <_dtoa_r+0xabe>
 811279a:	2300      	movs	r3, #0
 811279c:	220a      	movs	r2, #10
 811279e:	9904      	ldr	r1, [sp, #16]
 81127a0:	4620      	mov	r0, r4
 81127a2:	f000 faca 	bl	8112d3a <__multadd>
 81127a6:	45b1      	cmp	r9, r6
 81127a8:	9004      	str	r0, [sp, #16]
 81127aa:	f04f 0300 	mov.w	r3, #0
 81127ae:	f04f 020a 	mov.w	r2, #10
 81127b2:	4649      	mov	r1, r9
 81127b4:	4620      	mov	r0, r4
 81127b6:	d105      	bne.n	81127c4 <_dtoa_r+0xaa4>
 81127b8:	f000 fabf 	bl	8112d3a <__multadd>
 81127bc:	4681      	mov	r9, r0
 81127be:	4606      	mov	r6, r0
 81127c0:	9505      	str	r5, [sp, #20]
 81127c2:	e776      	b.n	81126b2 <_dtoa_r+0x992>
 81127c4:	f000 fab9 	bl	8112d3a <__multadd>
 81127c8:	4631      	mov	r1, r6
 81127ca:	4681      	mov	r9, r0
 81127cc:	2300      	movs	r3, #0
 81127ce:	220a      	movs	r2, #10
 81127d0:	4620      	mov	r0, r4
 81127d2:	f000 fab2 	bl	8112d3a <__multadd>
 81127d6:	4606      	mov	r6, r0
 81127d8:	e7f2      	b.n	81127c0 <_dtoa_r+0xaa0>
 81127da:	f04f 0900 	mov.w	r9, #0
 81127de:	2201      	movs	r2, #1
 81127e0:	9904      	ldr	r1, [sp, #16]
 81127e2:	4620      	mov	r0, r4
 81127e4:	f000 fc20 	bl	8113028 <__lshift>
 81127e8:	4639      	mov	r1, r7
 81127ea:	9004      	str	r0, [sp, #16]
 81127ec:	f000 fc70 	bl	81130d0 <__mcmp>
 81127f0:	2800      	cmp	r0, #0
 81127f2:	dcb6      	bgt.n	8112762 <_dtoa_r+0xa42>
 81127f4:	d102      	bne.n	81127fc <_dtoa_r+0xadc>
 81127f6:	f018 0f01 	tst.w	r8, #1
 81127fa:	d1b2      	bne.n	8112762 <_dtoa_r+0xa42>
 81127fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8112800:	2b30      	cmp	r3, #48	; 0x30
 8112802:	f105 32ff 	add.w	r2, r5, #4294967295
 8112806:	f47f af0a 	bne.w	811261e <_dtoa_r+0x8fe>
 811280a:	4615      	mov	r5, r2
 811280c:	e7f6      	b.n	81127fc <_dtoa_r+0xadc>
 811280e:	4593      	cmp	fp, r2
 8112810:	d105      	bne.n	811281e <_dtoa_r+0xafe>
 8112812:	2331      	movs	r3, #49	; 0x31
 8112814:	f10a 0a01 	add.w	sl, sl, #1
 8112818:	f88b 3000 	strb.w	r3, [fp]
 811281c:	e6ff      	b.n	811261e <_dtoa_r+0x8fe>
 811281e:	4615      	mov	r5, r2
 8112820:	e79f      	b.n	8112762 <_dtoa_r+0xa42>
 8112822:	f8df b064 	ldr.w	fp, [pc, #100]	; 8112888 <_dtoa_r+0xb68>
 8112826:	e007      	b.n	8112838 <_dtoa_r+0xb18>
 8112828:	9b21      	ldr	r3, [sp, #132]	; 0x84
 811282a:	f8df b060 	ldr.w	fp, [pc, #96]	; 811288c <_dtoa_r+0xb6c>
 811282e:	b11b      	cbz	r3, 8112838 <_dtoa_r+0xb18>
 8112830:	f10b 0308 	add.w	r3, fp, #8
 8112834:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8112836:	6013      	str	r3, [r2, #0]
 8112838:	4658      	mov	r0, fp
 811283a:	b017      	add	sp, #92	; 0x5c
 811283c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8112840:	9b06      	ldr	r3, [sp, #24]
 8112842:	2b01      	cmp	r3, #1
 8112844:	f77f ae35 	ble.w	81124b2 <_dtoa_r+0x792>
 8112848:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 811284a:	9307      	str	r3, [sp, #28]
 811284c:	e649      	b.n	81124e2 <_dtoa_r+0x7c2>
 811284e:	9b02      	ldr	r3, [sp, #8]
 8112850:	2b00      	cmp	r3, #0
 8112852:	dc03      	bgt.n	811285c <_dtoa_r+0xb3c>
 8112854:	9b06      	ldr	r3, [sp, #24]
 8112856:	2b02      	cmp	r3, #2
 8112858:	f73f aecc 	bgt.w	81125f4 <_dtoa_r+0x8d4>
 811285c:	465d      	mov	r5, fp
 811285e:	4639      	mov	r1, r7
 8112860:	9804      	ldr	r0, [sp, #16]
 8112862:	f7ff f9cf 	bl	8111c04 <quorem>
 8112866:	f100 0830 	add.w	r8, r0, #48	; 0x30
 811286a:	f805 8b01 	strb.w	r8, [r5], #1
 811286e:	9a02      	ldr	r2, [sp, #8]
 8112870:	eba5 030b 	sub.w	r3, r5, fp
 8112874:	429a      	cmp	r2, r3
 8112876:	ddb0      	ble.n	81127da <_dtoa_r+0xaba>
 8112878:	2300      	movs	r3, #0
 811287a:	220a      	movs	r2, #10
 811287c:	9904      	ldr	r1, [sp, #16]
 811287e:	4620      	mov	r0, r4
 8112880:	f000 fa5b 	bl	8112d3a <__multadd>
 8112884:	9004      	str	r0, [sp, #16]
 8112886:	e7ea      	b.n	811285e <_dtoa_r+0xb3e>
 8112888:	081148ac 	.word	0x081148ac
 811288c:	081148d0 	.word	0x081148d0

08112890 <__sflush_r>:
 8112890:	898a      	ldrh	r2, [r1, #12]
 8112892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8112896:	4605      	mov	r5, r0
 8112898:	0710      	lsls	r0, r2, #28
 811289a:	460c      	mov	r4, r1
 811289c:	d458      	bmi.n	8112950 <__sflush_r+0xc0>
 811289e:	684b      	ldr	r3, [r1, #4]
 81128a0:	2b00      	cmp	r3, #0
 81128a2:	dc05      	bgt.n	81128b0 <__sflush_r+0x20>
 81128a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 81128a6:	2b00      	cmp	r3, #0
 81128a8:	dc02      	bgt.n	81128b0 <__sflush_r+0x20>
 81128aa:	2000      	movs	r0, #0
 81128ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81128b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 81128b2:	2e00      	cmp	r6, #0
 81128b4:	d0f9      	beq.n	81128aa <__sflush_r+0x1a>
 81128b6:	2300      	movs	r3, #0
 81128b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 81128bc:	682f      	ldr	r7, [r5, #0]
 81128be:	6a21      	ldr	r1, [r4, #32]
 81128c0:	602b      	str	r3, [r5, #0]
 81128c2:	d032      	beq.n	811292a <__sflush_r+0x9a>
 81128c4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 81128c6:	89a3      	ldrh	r3, [r4, #12]
 81128c8:	075a      	lsls	r2, r3, #29
 81128ca:	d505      	bpl.n	81128d8 <__sflush_r+0x48>
 81128cc:	6863      	ldr	r3, [r4, #4]
 81128ce:	1ac0      	subs	r0, r0, r3
 81128d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 81128d2:	b10b      	cbz	r3, 81128d8 <__sflush_r+0x48>
 81128d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 81128d6:	1ac0      	subs	r0, r0, r3
 81128d8:	2300      	movs	r3, #0
 81128da:	4602      	mov	r2, r0
 81128dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 81128de:	6a21      	ldr	r1, [r4, #32]
 81128e0:	4628      	mov	r0, r5
 81128e2:	47b0      	blx	r6
 81128e4:	1c43      	adds	r3, r0, #1
 81128e6:	89a3      	ldrh	r3, [r4, #12]
 81128e8:	d106      	bne.n	81128f8 <__sflush_r+0x68>
 81128ea:	6829      	ldr	r1, [r5, #0]
 81128ec:	291d      	cmp	r1, #29
 81128ee:	d848      	bhi.n	8112982 <__sflush_r+0xf2>
 81128f0:	4a29      	ldr	r2, [pc, #164]	; (8112998 <__sflush_r+0x108>)
 81128f2:	40ca      	lsrs	r2, r1
 81128f4:	07d6      	lsls	r6, r2, #31
 81128f6:	d544      	bpl.n	8112982 <__sflush_r+0xf2>
 81128f8:	2200      	movs	r2, #0
 81128fa:	6062      	str	r2, [r4, #4]
 81128fc:	04d9      	lsls	r1, r3, #19
 81128fe:	6922      	ldr	r2, [r4, #16]
 8112900:	6022      	str	r2, [r4, #0]
 8112902:	d504      	bpl.n	811290e <__sflush_r+0x7e>
 8112904:	1c42      	adds	r2, r0, #1
 8112906:	d101      	bne.n	811290c <__sflush_r+0x7c>
 8112908:	682b      	ldr	r3, [r5, #0]
 811290a:	b903      	cbnz	r3, 811290e <__sflush_r+0x7e>
 811290c:	6560      	str	r0, [r4, #84]	; 0x54
 811290e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8112910:	602f      	str	r7, [r5, #0]
 8112912:	2900      	cmp	r1, #0
 8112914:	d0c9      	beq.n	81128aa <__sflush_r+0x1a>
 8112916:	f104 0344 	add.w	r3, r4, #68	; 0x44
 811291a:	4299      	cmp	r1, r3
 811291c:	d002      	beq.n	8112924 <__sflush_r+0x94>
 811291e:	4628      	mov	r0, r5
 8112920:	f000 fcaa 	bl	8113278 <_free_r>
 8112924:	2000      	movs	r0, #0
 8112926:	6360      	str	r0, [r4, #52]	; 0x34
 8112928:	e7c0      	b.n	81128ac <__sflush_r+0x1c>
 811292a:	2301      	movs	r3, #1
 811292c:	4628      	mov	r0, r5
 811292e:	47b0      	blx	r6
 8112930:	1c41      	adds	r1, r0, #1
 8112932:	d1c8      	bne.n	81128c6 <__sflush_r+0x36>
 8112934:	682b      	ldr	r3, [r5, #0]
 8112936:	2b00      	cmp	r3, #0
 8112938:	d0c5      	beq.n	81128c6 <__sflush_r+0x36>
 811293a:	2b1d      	cmp	r3, #29
 811293c:	d001      	beq.n	8112942 <__sflush_r+0xb2>
 811293e:	2b16      	cmp	r3, #22
 8112940:	d101      	bne.n	8112946 <__sflush_r+0xb6>
 8112942:	602f      	str	r7, [r5, #0]
 8112944:	e7b1      	b.n	81128aa <__sflush_r+0x1a>
 8112946:	89a3      	ldrh	r3, [r4, #12]
 8112948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 811294c:	81a3      	strh	r3, [r4, #12]
 811294e:	e7ad      	b.n	81128ac <__sflush_r+0x1c>
 8112950:	690f      	ldr	r7, [r1, #16]
 8112952:	2f00      	cmp	r7, #0
 8112954:	d0a9      	beq.n	81128aa <__sflush_r+0x1a>
 8112956:	0793      	lsls	r3, r2, #30
 8112958:	680e      	ldr	r6, [r1, #0]
 811295a:	bf08      	it	eq
 811295c:	694b      	ldreq	r3, [r1, #20]
 811295e:	600f      	str	r7, [r1, #0]
 8112960:	bf18      	it	ne
 8112962:	2300      	movne	r3, #0
 8112964:	eba6 0807 	sub.w	r8, r6, r7
 8112968:	608b      	str	r3, [r1, #8]
 811296a:	f1b8 0f00 	cmp.w	r8, #0
 811296e:	dd9c      	ble.n	81128aa <__sflush_r+0x1a>
 8112970:	4643      	mov	r3, r8
 8112972:	463a      	mov	r2, r7
 8112974:	6a21      	ldr	r1, [r4, #32]
 8112976:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8112978:	4628      	mov	r0, r5
 811297a:	47b0      	blx	r6
 811297c:	2800      	cmp	r0, #0
 811297e:	dc06      	bgt.n	811298e <__sflush_r+0xfe>
 8112980:	89a3      	ldrh	r3, [r4, #12]
 8112982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8112986:	81a3      	strh	r3, [r4, #12]
 8112988:	f04f 30ff 	mov.w	r0, #4294967295
 811298c:	e78e      	b.n	81128ac <__sflush_r+0x1c>
 811298e:	4407      	add	r7, r0
 8112990:	eba8 0800 	sub.w	r8, r8, r0
 8112994:	e7e9      	b.n	811296a <__sflush_r+0xda>
 8112996:	bf00      	nop
 8112998:	20400001 	.word	0x20400001

0811299c <_fflush_r>:
 811299c:	b538      	push	{r3, r4, r5, lr}
 811299e:	690b      	ldr	r3, [r1, #16]
 81129a0:	4605      	mov	r5, r0
 81129a2:	460c      	mov	r4, r1
 81129a4:	b1db      	cbz	r3, 81129de <_fflush_r+0x42>
 81129a6:	b118      	cbz	r0, 81129b0 <_fflush_r+0x14>
 81129a8:	6983      	ldr	r3, [r0, #24]
 81129aa:	b90b      	cbnz	r3, 81129b0 <_fflush_r+0x14>
 81129ac:	f000 f860 	bl	8112a70 <__sinit>
 81129b0:	4b0c      	ldr	r3, [pc, #48]	; (81129e4 <_fflush_r+0x48>)
 81129b2:	429c      	cmp	r4, r3
 81129b4:	d109      	bne.n	81129ca <_fflush_r+0x2e>
 81129b6:	686c      	ldr	r4, [r5, #4]
 81129b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 81129bc:	b17b      	cbz	r3, 81129de <_fflush_r+0x42>
 81129be:	4621      	mov	r1, r4
 81129c0:	4628      	mov	r0, r5
 81129c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 81129c6:	f7ff bf63 	b.w	8112890 <__sflush_r>
 81129ca:	4b07      	ldr	r3, [pc, #28]	; (81129e8 <_fflush_r+0x4c>)
 81129cc:	429c      	cmp	r4, r3
 81129ce:	d101      	bne.n	81129d4 <_fflush_r+0x38>
 81129d0:	68ac      	ldr	r4, [r5, #8]
 81129d2:	e7f1      	b.n	81129b8 <_fflush_r+0x1c>
 81129d4:	4b05      	ldr	r3, [pc, #20]	; (81129ec <_fflush_r+0x50>)
 81129d6:	429c      	cmp	r4, r3
 81129d8:	bf08      	it	eq
 81129da:	68ec      	ldreq	r4, [r5, #12]
 81129dc:	e7ec      	b.n	81129b8 <_fflush_r+0x1c>
 81129de:	2000      	movs	r0, #0
 81129e0:	bd38      	pop	{r3, r4, r5, pc}
 81129e2:	bf00      	nop
 81129e4:	08114900 	.word	0x08114900
 81129e8:	08114920 	.word	0x08114920
 81129ec:	081148e0 	.word	0x081148e0

081129f0 <std>:
 81129f0:	2300      	movs	r3, #0
 81129f2:	b510      	push	{r4, lr}
 81129f4:	4604      	mov	r4, r0
 81129f6:	e9c0 3300 	strd	r3, r3, [r0]
 81129fa:	6083      	str	r3, [r0, #8]
 81129fc:	8181      	strh	r1, [r0, #12]
 81129fe:	6643      	str	r3, [r0, #100]	; 0x64
 8112a00:	81c2      	strh	r2, [r0, #14]
 8112a02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8112a06:	6183      	str	r3, [r0, #24]
 8112a08:	4619      	mov	r1, r3
 8112a0a:	2208      	movs	r2, #8
 8112a0c:	305c      	adds	r0, #92	; 0x5c
 8112a0e:	f7fe f9de 	bl	8110dce <memset>
 8112a12:	4b05      	ldr	r3, [pc, #20]	; (8112a28 <std+0x38>)
 8112a14:	6263      	str	r3, [r4, #36]	; 0x24
 8112a16:	4b05      	ldr	r3, [pc, #20]	; (8112a2c <std+0x3c>)
 8112a18:	62a3      	str	r3, [r4, #40]	; 0x28
 8112a1a:	4b05      	ldr	r3, [pc, #20]	; (8112a30 <std+0x40>)
 8112a1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8112a1e:	4b05      	ldr	r3, [pc, #20]	; (8112a34 <std+0x44>)
 8112a20:	6224      	str	r4, [r4, #32]
 8112a22:	6323      	str	r3, [r4, #48]	; 0x30
 8112a24:	bd10      	pop	{r4, pc}
 8112a26:	bf00      	nop
 8112a28:	0811390d 	.word	0x0811390d
 8112a2c:	0811392f 	.word	0x0811392f
 8112a30:	08113967 	.word	0x08113967
 8112a34:	0811398b 	.word	0x0811398b

08112a38 <_cleanup_r>:
 8112a38:	4901      	ldr	r1, [pc, #4]	; (8112a40 <_cleanup_r+0x8>)
 8112a3a:	f000 b885 	b.w	8112b48 <_fwalk_reent>
 8112a3e:	bf00      	nop
 8112a40:	0811299d 	.word	0x0811299d

08112a44 <__sfmoreglue>:
 8112a44:	b570      	push	{r4, r5, r6, lr}
 8112a46:	1e4a      	subs	r2, r1, #1
 8112a48:	2568      	movs	r5, #104	; 0x68
 8112a4a:	4355      	muls	r5, r2
 8112a4c:	460e      	mov	r6, r1
 8112a4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8112a52:	f000 fc5f 	bl	8113314 <_malloc_r>
 8112a56:	4604      	mov	r4, r0
 8112a58:	b140      	cbz	r0, 8112a6c <__sfmoreglue+0x28>
 8112a5a:	2100      	movs	r1, #0
 8112a5c:	e9c0 1600 	strd	r1, r6, [r0]
 8112a60:	300c      	adds	r0, #12
 8112a62:	60a0      	str	r0, [r4, #8]
 8112a64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8112a68:	f7fe f9b1 	bl	8110dce <memset>
 8112a6c:	4620      	mov	r0, r4
 8112a6e:	bd70      	pop	{r4, r5, r6, pc}

08112a70 <__sinit>:
 8112a70:	6983      	ldr	r3, [r0, #24]
 8112a72:	b510      	push	{r4, lr}
 8112a74:	4604      	mov	r4, r0
 8112a76:	bb33      	cbnz	r3, 8112ac6 <__sinit+0x56>
 8112a78:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8112a7c:	6503      	str	r3, [r0, #80]	; 0x50
 8112a7e:	4b12      	ldr	r3, [pc, #72]	; (8112ac8 <__sinit+0x58>)
 8112a80:	4a12      	ldr	r2, [pc, #72]	; (8112acc <__sinit+0x5c>)
 8112a82:	681b      	ldr	r3, [r3, #0]
 8112a84:	6282      	str	r2, [r0, #40]	; 0x28
 8112a86:	4298      	cmp	r0, r3
 8112a88:	bf04      	itt	eq
 8112a8a:	2301      	moveq	r3, #1
 8112a8c:	6183      	streq	r3, [r0, #24]
 8112a8e:	f000 f81f 	bl	8112ad0 <__sfp>
 8112a92:	6060      	str	r0, [r4, #4]
 8112a94:	4620      	mov	r0, r4
 8112a96:	f000 f81b 	bl	8112ad0 <__sfp>
 8112a9a:	60a0      	str	r0, [r4, #8]
 8112a9c:	4620      	mov	r0, r4
 8112a9e:	f000 f817 	bl	8112ad0 <__sfp>
 8112aa2:	2200      	movs	r2, #0
 8112aa4:	60e0      	str	r0, [r4, #12]
 8112aa6:	2104      	movs	r1, #4
 8112aa8:	6860      	ldr	r0, [r4, #4]
 8112aaa:	f7ff ffa1 	bl	81129f0 <std>
 8112aae:	2201      	movs	r2, #1
 8112ab0:	2109      	movs	r1, #9
 8112ab2:	68a0      	ldr	r0, [r4, #8]
 8112ab4:	f7ff ff9c 	bl	81129f0 <std>
 8112ab8:	2202      	movs	r2, #2
 8112aba:	2112      	movs	r1, #18
 8112abc:	68e0      	ldr	r0, [r4, #12]
 8112abe:	f7ff ff97 	bl	81129f0 <std>
 8112ac2:	2301      	movs	r3, #1
 8112ac4:	61a3      	str	r3, [r4, #24]
 8112ac6:	bd10      	pop	{r4, pc}
 8112ac8:	08114898 	.word	0x08114898
 8112acc:	08112a39 	.word	0x08112a39

08112ad0 <__sfp>:
 8112ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8112ad2:	4b1b      	ldr	r3, [pc, #108]	; (8112b40 <__sfp+0x70>)
 8112ad4:	681e      	ldr	r6, [r3, #0]
 8112ad6:	69b3      	ldr	r3, [r6, #24]
 8112ad8:	4607      	mov	r7, r0
 8112ada:	b913      	cbnz	r3, 8112ae2 <__sfp+0x12>
 8112adc:	4630      	mov	r0, r6
 8112ade:	f7ff ffc7 	bl	8112a70 <__sinit>
 8112ae2:	3648      	adds	r6, #72	; 0x48
 8112ae4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8112ae8:	3b01      	subs	r3, #1
 8112aea:	d503      	bpl.n	8112af4 <__sfp+0x24>
 8112aec:	6833      	ldr	r3, [r6, #0]
 8112aee:	b133      	cbz	r3, 8112afe <__sfp+0x2e>
 8112af0:	6836      	ldr	r6, [r6, #0]
 8112af2:	e7f7      	b.n	8112ae4 <__sfp+0x14>
 8112af4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8112af8:	b16d      	cbz	r5, 8112b16 <__sfp+0x46>
 8112afa:	3468      	adds	r4, #104	; 0x68
 8112afc:	e7f4      	b.n	8112ae8 <__sfp+0x18>
 8112afe:	2104      	movs	r1, #4
 8112b00:	4638      	mov	r0, r7
 8112b02:	f7ff ff9f 	bl	8112a44 <__sfmoreglue>
 8112b06:	6030      	str	r0, [r6, #0]
 8112b08:	2800      	cmp	r0, #0
 8112b0a:	d1f1      	bne.n	8112af0 <__sfp+0x20>
 8112b0c:	230c      	movs	r3, #12
 8112b0e:	603b      	str	r3, [r7, #0]
 8112b10:	4604      	mov	r4, r0
 8112b12:	4620      	mov	r0, r4
 8112b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8112b16:	4b0b      	ldr	r3, [pc, #44]	; (8112b44 <__sfp+0x74>)
 8112b18:	6665      	str	r5, [r4, #100]	; 0x64
 8112b1a:	e9c4 5500 	strd	r5, r5, [r4]
 8112b1e:	60a5      	str	r5, [r4, #8]
 8112b20:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8112b24:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8112b28:	2208      	movs	r2, #8
 8112b2a:	4629      	mov	r1, r5
 8112b2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8112b30:	f7fe f94d 	bl	8110dce <memset>
 8112b34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8112b38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8112b3c:	e7e9      	b.n	8112b12 <__sfp+0x42>
 8112b3e:	bf00      	nop
 8112b40:	08114898 	.word	0x08114898
 8112b44:	ffff0001 	.word	0xffff0001

08112b48 <_fwalk_reent>:
 8112b48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8112b4c:	4680      	mov	r8, r0
 8112b4e:	4689      	mov	r9, r1
 8112b50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8112b54:	2600      	movs	r6, #0
 8112b56:	b914      	cbnz	r4, 8112b5e <_fwalk_reent+0x16>
 8112b58:	4630      	mov	r0, r6
 8112b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8112b5e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8112b62:	3f01      	subs	r7, #1
 8112b64:	d501      	bpl.n	8112b6a <_fwalk_reent+0x22>
 8112b66:	6824      	ldr	r4, [r4, #0]
 8112b68:	e7f5      	b.n	8112b56 <_fwalk_reent+0xe>
 8112b6a:	89ab      	ldrh	r3, [r5, #12]
 8112b6c:	2b01      	cmp	r3, #1
 8112b6e:	d907      	bls.n	8112b80 <_fwalk_reent+0x38>
 8112b70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8112b74:	3301      	adds	r3, #1
 8112b76:	d003      	beq.n	8112b80 <_fwalk_reent+0x38>
 8112b78:	4629      	mov	r1, r5
 8112b7a:	4640      	mov	r0, r8
 8112b7c:	47c8      	blx	r9
 8112b7e:	4306      	orrs	r6, r0
 8112b80:	3568      	adds	r5, #104	; 0x68
 8112b82:	e7ee      	b.n	8112b62 <_fwalk_reent+0x1a>

08112b84 <__locale_ctype_ptr_l>:
 8112b84:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8112b88:	4770      	bx	lr
	...

08112b8c <_localeconv_r>:
 8112b8c:	4b04      	ldr	r3, [pc, #16]	; (8112ba0 <_localeconv_r+0x14>)
 8112b8e:	681b      	ldr	r3, [r3, #0]
 8112b90:	6a18      	ldr	r0, [r3, #32]
 8112b92:	4b04      	ldr	r3, [pc, #16]	; (8112ba4 <_localeconv_r+0x18>)
 8112b94:	2800      	cmp	r0, #0
 8112b96:	bf08      	it	eq
 8112b98:	4618      	moveq	r0, r3
 8112b9a:	30f0      	adds	r0, #240	; 0xf0
 8112b9c:	4770      	bx	lr
 8112b9e:	bf00      	nop
 8112ba0:	10000040 	.word	0x10000040
 8112ba4:	100000a4 	.word	0x100000a4

08112ba8 <__swhatbuf_r>:
 8112ba8:	b570      	push	{r4, r5, r6, lr}
 8112baa:	460e      	mov	r6, r1
 8112bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8112bb0:	2900      	cmp	r1, #0
 8112bb2:	b096      	sub	sp, #88	; 0x58
 8112bb4:	4614      	mov	r4, r2
 8112bb6:	461d      	mov	r5, r3
 8112bb8:	da07      	bge.n	8112bca <__swhatbuf_r+0x22>
 8112bba:	2300      	movs	r3, #0
 8112bbc:	602b      	str	r3, [r5, #0]
 8112bbe:	89b3      	ldrh	r3, [r6, #12]
 8112bc0:	061a      	lsls	r2, r3, #24
 8112bc2:	d410      	bmi.n	8112be6 <__swhatbuf_r+0x3e>
 8112bc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8112bc8:	e00e      	b.n	8112be8 <__swhatbuf_r+0x40>
 8112bca:	466a      	mov	r2, sp
 8112bcc:	f000 ff10 	bl	81139f0 <_fstat_r>
 8112bd0:	2800      	cmp	r0, #0
 8112bd2:	dbf2      	blt.n	8112bba <__swhatbuf_r+0x12>
 8112bd4:	9a01      	ldr	r2, [sp, #4]
 8112bd6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8112bda:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8112bde:	425a      	negs	r2, r3
 8112be0:	415a      	adcs	r2, r3
 8112be2:	602a      	str	r2, [r5, #0]
 8112be4:	e7ee      	b.n	8112bc4 <__swhatbuf_r+0x1c>
 8112be6:	2340      	movs	r3, #64	; 0x40
 8112be8:	2000      	movs	r0, #0
 8112bea:	6023      	str	r3, [r4, #0]
 8112bec:	b016      	add	sp, #88	; 0x58
 8112bee:	bd70      	pop	{r4, r5, r6, pc}

08112bf0 <__smakebuf_r>:
 8112bf0:	898b      	ldrh	r3, [r1, #12]
 8112bf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8112bf4:	079d      	lsls	r5, r3, #30
 8112bf6:	4606      	mov	r6, r0
 8112bf8:	460c      	mov	r4, r1
 8112bfa:	d507      	bpl.n	8112c0c <__smakebuf_r+0x1c>
 8112bfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8112c00:	6023      	str	r3, [r4, #0]
 8112c02:	6123      	str	r3, [r4, #16]
 8112c04:	2301      	movs	r3, #1
 8112c06:	6163      	str	r3, [r4, #20]
 8112c08:	b002      	add	sp, #8
 8112c0a:	bd70      	pop	{r4, r5, r6, pc}
 8112c0c:	ab01      	add	r3, sp, #4
 8112c0e:	466a      	mov	r2, sp
 8112c10:	f7ff ffca 	bl	8112ba8 <__swhatbuf_r>
 8112c14:	9900      	ldr	r1, [sp, #0]
 8112c16:	4605      	mov	r5, r0
 8112c18:	4630      	mov	r0, r6
 8112c1a:	f000 fb7b 	bl	8113314 <_malloc_r>
 8112c1e:	b948      	cbnz	r0, 8112c34 <__smakebuf_r+0x44>
 8112c20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8112c24:	059a      	lsls	r2, r3, #22
 8112c26:	d4ef      	bmi.n	8112c08 <__smakebuf_r+0x18>
 8112c28:	f023 0303 	bic.w	r3, r3, #3
 8112c2c:	f043 0302 	orr.w	r3, r3, #2
 8112c30:	81a3      	strh	r3, [r4, #12]
 8112c32:	e7e3      	b.n	8112bfc <__smakebuf_r+0xc>
 8112c34:	4b0d      	ldr	r3, [pc, #52]	; (8112c6c <__smakebuf_r+0x7c>)
 8112c36:	62b3      	str	r3, [r6, #40]	; 0x28
 8112c38:	89a3      	ldrh	r3, [r4, #12]
 8112c3a:	6020      	str	r0, [r4, #0]
 8112c3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8112c40:	81a3      	strh	r3, [r4, #12]
 8112c42:	9b00      	ldr	r3, [sp, #0]
 8112c44:	6163      	str	r3, [r4, #20]
 8112c46:	9b01      	ldr	r3, [sp, #4]
 8112c48:	6120      	str	r0, [r4, #16]
 8112c4a:	b15b      	cbz	r3, 8112c64 <__smakebuf_r+0x74>
 8112c4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8112c50:	4630      	mov	r0, r6
 8112c52:	f000 fedf 	bl	8113a14 <_isatty_r>
 8112c56:	b128      	cbz	r0, 8112c64 <__smakebuf_r+0x74>
 8112c58:	89a3      	ldrh	r3, [r4, #12]
 8112c5a:	f023 0303 	bic.w	r3, r3, #3
 8112c5e:	f043 0301 	orr.w	r3, r3, #1
 8112c62:	81a3      	strh	r3, [r4, #12]
 8112c64:	89a3      	ldrh	r3, [r4, #12]
 8112c66:	431d      	orrs	r5, r3
 8112c68:	81a5      	strh	r5, [r4, #12]
 8112c6a:	e7cd      	b.n	8112c08 <__smakebuf_r+0x18>
 8112c6c:	08112a39 	.word	0x08112a39

08112c70 <malloc>:
 8112c70:	4b02      	ldr	r3, [pc, #8]	; (8112c7c <malloc+0xc>)
 8112c72:	4601      	mov	r1, r0
 8112c74:	6818      	ldr	r0, [r3, #0]
 8112c76:	f000 bb4d 	b.w	8113314 <_malloc_r>
 8112c7a:	bf00      	nop
 8112c7c:	10000040 	.word	0x10000040

08112c80 <__ascii_mbtowc>:
 8112c80:	b082      	sub	sp, #8
 8112c82:	b901      	cbnz	r1, 8112c86 <__ascii_mbtowc+0x6>
 8112c84:	a901      	add	r1, sp, #4
 8112c86:	b142      	cbz	r2, 8112c9a <__ascii_mbtowc+0x1a>
 8112c88:	b14b      	cbz	r3, 8112c9e <__ascii_mbtowc+0x1e>
 8112c8a:	7813      	ldrb	r3, [r2, #0]
 8112c8c:	600b      	str	r3, [r1, #0]
 8112c8e:	7812      	ldrb	r2, [r2, #0]
 8112c90:	1c10      	adds	r0, r2, #0
 8112c92:	bf18      	it	ne
 8112c94:	2001      	movne	r0, #1
 8112c96:	b002      	add	sp, #8
 8112c98:	4770      	bx	lr
 8112c9a:	4610      	mov	r0, r2
 8112c9c:	e7fb      	b.n	8112c96 <__ascii_mbtowc+0x16>
 8112c9e:	f06f 0001 	mvn.w	r0, #1
 8112ca2:	e7f8      	b.n	8112c96 <__ascii_mbtowc+0x16>

08112ca4 <_Balloc>:
 8112ca4:	b570      	push	{r4, r5, r6, lr}
 8112ca6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8112ca8:	4604      	mov	r4, r0
 8112caa:	460e      	mov	r6, r1
 8112cac:	b93d      	cbnz	r5, 8112cbe <_Balloc+0x1a>
 8112cae:	2010      	movs	r0, #16
 8112cb0:	f7ff ffde 	bl	8112c70 <malloc>
 8112cb4:	6260      	str	r0, [r4, #36]	; 0x24
 8112cb6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8112cba:	6005      	str	r5, [r0, #0]
 8112cbc:	60c5      	str	r5, [r0, #12]
 8112cbe:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8112cc0:	68eb      	ldr	r3, [r5, #12]
 8112cc2:	b183      	cbz	r3, 8112ce6 <_Balloc+0x42>
 8112cc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8112cc6:	68db      	ldr	r3, [r3, #12]
 8112cc8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8112ccc:	b9b8      	cbnz	r0, 8112cfe <_Balloc+0x5a>
 8112cce:	2101      	movs	r1, #1
 8112cd0:	fa01 f506 	lsl.w	r5, r1, r6
 8112cd4:	1d6a      	adds	r2, r5, #5
 8112cd6:	0092      	lsls	r2, r2, #2
 8112cd8:	4620      	mov	r0, r4
 8112cda:	f000 fabf 	bl	811325c <_calloc_r>
 8112cde:	b160      	cbz	r0, 8112cfa <_Balloc+0x56>
 8112ce0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8112ce4:	e00e      	b.n	8112d04 <_Balloc+0x60>
 8112ce6:	2221      	movs	r2, #33	; 0x21
 8112ce8:	2104      	movs	r1, #4
 8112cea:	4620      	mov	r0, r4
 8112cec:	f000 fab6 	bl	811325c <_calloc_r>
 8112cf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8112cf2:	60e8      	str	r0, [r5, #12]
 8112cf4:	68db      	ldr	r3, [r3, #12]
 8112cf6:	2b00      	cmp	r3, #0
 8112cf8:	d1e4      	bne.n	8112cc4 <_Balloc+0x20>
 8112cfa:	2000      	movs	r0, #0
 8112cfc:	bd70      	pop	{r4, r5, r6, pc}
 8112cfe:	6802      	ldr	r2, [r0, #0]
 8112d00:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8112d04:	2300      	movs	r3, #0
 8112d06:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8112d0a:	e7f7      	b.n	8112cfc <_Balloc+0x58>

08112d0c <_Bfree>:
 8112d0c:	b570      	push	{r4, r5, r6, lr}
 8112d0e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8112d10:	4606      	mov	r6, r0
 8112d12:	460d      	mov	r5, r1
 8112d14:	b93c      	cbnz	r4, 8112d26 <_Bfree+0x1a>
 8112d16:	2010      	movs	r0, #16
 8112d18:	f7ff ffaa 	bl	8112c70 <malloc>
 8112d1c:	6270      	str	r0, [r6, #36]	; 0x24
 8112d1e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8112d22:	6004      	str	r4, [r0, #0]
 8112d24:	60c4      	str	r4, [r0, #12]
 8112d26:	b13d      	cbz	r5, 8112d38 <_Bfree+0x2c>
 8112d28:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8112d2a:	686a      	ldr	r2, [r5, #4]
 8112d2c:	68db      	ldr	r3, [r3, #12]
 8112d2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8112d32:	6029      	str	r1, [r5, #0]
 8112d34:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8112d38:	bd70      	pop	{r4, r5, r6, pc}

08112d3a <__multadd>:
 8112d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8112d3e:	690d      	ldr	r5, [r1, #16]
 8112d40:	461f      	mov	r7, r3
 8112d42:	4606      	mov	r6, r0
 8112d44:	460c      	mov	r4, r1
 8112d46:	f101 0c14 	add.w	ip, r1, #20
 8112d4a:	2300      	movs	r3, #0
 8112d4c:	f8dc 0000 	ldr.w	r0, [ip]
 8112d50:	b281      	uxth	r1, r0
 8112d52:	fb02 7101 	mla	r1, r2, r1, r7
 8112d56:	0c0f      	lsrs	r7, r1, #16
 8112d58:	0c00      	lsrs	r0, r0, #16
 8112d5a:	fb02 7000 	mla	r0, r2, r0, r7
 8112d5e:	b289      	uxth	r1, r1
 8112d60:	3301      	adds	r3, #1
 8112d62:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8112d66:	429d      	cmp	r5, r3
 8112d68:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8112d6c:	f84c 1b04 	str.w	r1, [ip], #4
 8112d70:	dcec      	bgt.n	8112d4c <__multadd+0x12>
 8112d72:	b1d7      	cbz	r7, 8112daa <__multadd+0x70>
 8112d74:	68a3      	ldr	r3, [r4, #8]
 8112d76:	42ab      	cmp	r3, r5
 8112d78:	dc12      	bgt.n	8112da0 <__multadd+0x66>
 8112d7a:	6861      	ldr	r1, [r4, #4]
 8112d7c:	4630      	mov	r0, r6
 8112d7e:	3101      	adds	r1, #1
 8112d80:	f7ff ff90 	bl	8112ca4 <_Balloc>
 8112d84:	6922      	ldr	r2, [r4, #16]
 8112d86:	3202      	adds	r2, #2
 8112d88:	f104 010c 	add.w	r1, r4, #12
 8112d8c:	4680      	mov	r8, r0
 8112d8e:	0092      	lsls	r2, r2, #2
 8112d90:	300c      	adds	r0, #12
 8112d92:	f7fe f811 	bl	8110db8 <memcpy>
 8112d96:	4621      	mov	r1, r4
 8112d98:	4630      	mov	r0, r6
 8112d9a:	f7ff ffb7 	bl	8112d0c <_Bfree>
 8112d9e:	4644      	mov	r4, r8
 8112da0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8112da4:	3501      	adds	r5, #1
 8112da6:	615f      	str	r7, [r3, #20]
 8112da8:	6125      	str	r5, [r4, #16]
 8112daa:	4620      	mov	r0, r4
 8112dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08112db0 <__hi0bits>:
 8112db0:	0c02      	lsrs	r2, r0, #16
 8112db2:	0412      	lsls	r2, r2, #16
 8112db4:	4603      	mov	r3, r0
 8112db6:	b9b2      	cbnz	r2, 8112de6 <__hi0bits+0x36>
 8112db8:	0403      	lsls	r3, r0, #16
 8112dba:	2010      	movs	r0, #16
 8112dbc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8112dc0:	bf04      	itt	eq
 8112dc2:	021b      	lsleq	r3, r3, #8
 8112dc4:	3008      	addeq	r0, #8
 8112dc6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8112dca:	bf04      	itt	eq
 8112dcc:	011b      	lsleq	r3, r3, #4
 8112dce:	3004      	addeq	r0, #4
 8112dd0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8112dd4:	bf04      	itt	eq
 8112dd6:	009b      	lsleq	r3, r3, #2
 8112dd8:	3002      	addeq	r0, #2
 8112dda:	2b00      	cmp	r3, #0
 8112ddc:	db06      	blt.n	8112dec <__hi0bits+0x3c>
 8112dde:	005b      	lsls	r3, r3, #1
 8112de0:	d503      	bpl.n	8112dea <__hi0bits+0x3a>
 8112de2:	3001      	adds	r0, #1
 8112de4:	4770      	bx	lr
 8112de6:	2000      	movs	r0, #0
 8112de8:	e7e8      	b.n	8112dbc <__hi0bits+0xc>
 8112dea:	2020      	movs	r0, #32
 8112dec:	4770      	bx	lr

08112dee <__lo0bits>:
 8112dee:	6803      	ldr	r3, [r0, #0]
 8112df0:	f013 0207 	ands.w	r2, r3, #7
 8112df4:	4601      	mov	r1, r0
 8112df6:	d00b      	beq.n	8112e10 <__lo0bits+0x22>
 8112df8:	07da      	lsls	r2, r3, #31
 8112dfa:	d423      	bmi.n	8112e44 <__lo0bits+0x56>
 8112dfc:	0798      	lsls	r0, r3, #30
 8112dfe:	bf49      	itett	mi
 8112e00:	085b      	lsrmi	r3, r3, #1
 8112e02:	089b      	lsrpl	r3, r3, #2
 8112e04:	2001      	movmi	r0, #1
 8112e06:	600b      	strmi	r3, [r1, #0]
 8112e08:	bf5c      	itt	pl
 8112e0a:	600b      	strpl	r3, [r1, #0]
 8112e0c:	2002      	movpl	r0, #2
 8112e0e:	4770      	bx	lr
 8112e10:	b298      	uxth	r0, r3
 8112e12:	b9a8      	cbnz	r0, 8112e40 <__lo0bits+0x52>
 8112e14:	0c1b      	lsrs	r3, r3, #16
 8112e16:	2010      	movs	r0, #16
 8112e18:	f013 0fff 	tst.w	r3, #255	; 0xff
 8112e1c:	bf04      	itt	eq
 8112e1e:	0a1b      	lsreq	r3, r3, #8
 8112e20:	3008      	addeq	r0, #8
 8112e22:	071a      	lsls	r2, r3, #28
 8112e24:	bf04      	itt	eq
 8112e26:	091b      	lsreq	r3, r3, #4
 8112e28:	3004      	addeq	r0, #4
 8112e2a:	079a      	lsls	r2, r3, #30
 8112e2c:	bf04      	itt	eq
 8112e2e:	089b      	lsreq	r3, r3, #2
 8112e30:	3002      	addeq	r0, #2
 8112e32:	07da      	lsls	r2, r3, #31
 8112e34:	d402      	bmi.n	8112e3c <__lo0bits+0x4e>
 8112e36:	085b      	lsrs	r3, r3, #1
 8112e38:	d006      	beq.n	8112e48 <__lo0bits+0x5a>
 8112e3a:	3001      	adds	r0, #1
 8112e3c:	600b      	str	r3, [r1, #0]
 8112e3e:	4770      	bx	lr
 8112e40:	4610      	mov	r0, r2
 8112e42:	e7e9      	b.n	8112e18 <__lo0bits+0x2a>
 8112e44:	2000      	movs	r0, #0
 8112e46:	4770      	bx	lr
 8112e48:	2020      	movs	r0, #32
 8112e4a:	4770      	bx	lr

08112e4c <__i2b>:
 8112e4c:	b510      	push	{r4, lr}
 8112e4e:	460c      	mov	r4, r1
 8112e50:	2101      	movs	r1, #1
 8112e52:	f7ff ff27 	bl	8112ca4 <_Balloc>
 8112e56:	2201      	movs	r2, #1
 8112e58:	6144      	str	r4, [r0, #20]
 8112e5a:	6102      	str	r2, [r0, #16]
 8112e5c:	bd10      	pop	{r4, pc}

08112e5e <__multiply>:
 8112e5e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8112e62:	4614      	mov	r4, r2
 8112e64:	690a      	ldr	r2, [r1, #16]
 8112e66:	6923      	ldr	r3, [r4, #16]
 8112e68:	429a      	cmp	r2, r3
 8112e6a:	bfb8      	it	lt
 8112e6c:	460b      	movlt	r3, r1
 8112e6e:	4688      	mov	r8, r1
 8112e70:	bfbc      	itt	lt
 8112e72:	46a0      	movlt	r8, r4
 8112e74:	461c      	movlt	r4, r3
 8112e76:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8112e7a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8112e7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8112e82:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8112e86:	eb07 0609 	add.w	r6, r7, r9
 8112e8a:	42b3      	cmp	r3, r6
 8112e8c:	bfb8      	it	lt
 8112e8e:	3101      	addlt	r1, #1
 8112e90:	f7ff ff08 	bl	8112ca4 <_Balloc>
 8112e94:	f100 0514 	add.w	r5, r0, #20
 8112e98:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8112e9c:	462b      	mov	r3, r5
 8112e9e:	2200      	movs	r2, #0
 8112ea0:	4573      	cmp	r3, lr
 8112ea2:	d316      	bcc.n	8112ed2 <__multiply+0x74>
 8112ea4:	f104 0214 	add.w	r2, r4, #20
 8112ea8:	f108 0114 	add.w	r1, r8, #20
 8112eac:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8112eb0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8112eb4:	9300      	str	r3, [sp, #0]
 8112eb6:	9b00      	ldr	r3, [sp, #0]
 8112eb8:	9201      	str	r2, [sp, #4]
 8112eba:	4293      	cmp	r3, r2
 8112ebc:	d80c      	bhi.n	8112ed8 <__multiply+0x7a>
 8112ebe:	2e00      	cmp	r6, #0
 8112ec0:	dd03      	ble.n	8112eca <__multiply+0x6c>
 8112ec2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8112ec6:	2b00      	cmp	r3, #0
 8112ec8:	d05d      	beq.n	8112f86 <__multiply+0x128>
 8112eca:	6106      	str	r6, [r0, #16]
 8112ecc:	b003      	add	sp, #12
 8112ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8112ed2:	f843 2b04 	str.w	r2, [r3], #4
 8112ed6:	e7e3      	b.n	8112ea0 <__multiply+0x42>
 8112ed8:	f8b2 b000 	ldrh.w	fp, [r2]
 8112edc:	f1bb 0f00 	cmp.w	fp, #0
 8112ee0:	d023      	beq.n	8112f2a <__multiply+0xcc>
 8112ee2:	4689      	mov	r9, r1
 8112ee4:	46ac      	mov	ip, r5
 8112ee6:	f04f 0800 	mov.w	r8, #0
 8112eea:	f859 4b04 	ldr.w	r4, [r9], #4
 8112eee:	f8dc a000 	ldr.w	sl, [ip]
 8112ef2:	b2a3      	uxth	r3, r4
 8112ef4:	fa1f fa8a 	uxth.w	sl, sl
 8112ef8:	fb0b a303 	mla	r3, fp, r3, sl
 8112efc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8112f00:	f8dc 4000 	ldr.w	r4, [ip]
 8112f04:	4443      	add	r3, r8
 8112f06:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8112f0a:	fb0b 840a 	mla	r4, fp, sl, r8
 8112f0e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8112f12:	46e2      	mov	sl, ip
 8112f14:	b29b      	uxth	r3, r3
 8112f16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8112f1a:	454f      	cmp	r7, r9
 8112f1c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8112f20:	f84a 3b04 	str.w	r3, [sl], #4
 8112f24:	d82b      	bhi.n	8112f7e <__multiply+0x120>
 8112f26:	f8cc 8004 	str.w	r8, [ip, #4]
 8112f2a:	9b01      	ldr	r3, [sp, #4]
 8112f2c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8112f30:	3204      	adds	r2, #4
 8112f32:	f1ba 0f00 	cmp.w	sl, #0
 8112f36:	d020      	beq.n	8112f7a <__multiply+0x11c>
 8112f38:	682b      	ldr	r3, [r5, #0]
 8112f3a:	4689      	mov	r9, r1
 8112f3c:	46a8      	mov	r8, r5
 8112f3e:	f04f 0b00 	mov.w	fp, #0
 8112f42:	f8b9 c000 	ldrh.w	ip, [r9]
 8112f46:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8112f4a:	fb0a 440c 	mla	r4, sl, ip, r4
 8112f4e:	445c      	add	r4, fp
 8112f50:	46c4      	mov	ip, r8
 8112f52:	b29b      	uxth	r3, r3
 8112f54:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8112f58:	f84c 3b04 	str.w	r3, [ip], #4
 8112f5c:	f859 3b04 	ldr.w	r3, [r9], #4
 8112f60:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8112f64:	0c1b      	lsrs	r3, r3, #16
 8112f66:	fb0a b303 	mla	r3, sl, r3, fp
 8112f6a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8112f6e:	454f      	cmp	r7, r9
 8112f70:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8112f74:	d805      	bhi.n	8112f82 <__multiply+0x124>
 8112f76:	f8c8 3004 	str.w	r3, [r8, #4]
 8112f7a:	3504      	adds	r5, #4
 8112f7c:	e79b      	b.n	8112eb6 <__multiply+0x58>
 8112f7e:	46d4      	mov	ip, sl
 8112f80:	e7b3      	b.n	8112eea <__multiply+0x8c>
 8112f82:	46e0      	mov	r8, ip
 8112f84:	e7dd      	b.n	8112f42 <__multiply+0xe4>
 8112f86:	3e01      	subs	r6, #1
 8112f88:	e799      	b.n	8112ebe <__multiply+0x60>
	...

08112f8c <__pow5mult>:
 8112f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8112f90:	4615      	mov	r5, r2
 8112f92:	f012 0203 	ands.w	r2, r2, #3
 8112f96:	4606      	mov	r6, r0
 8112f98:	460f      	mov	r7, r1
 8112f9a:	d007      	beq.n	8112fac <__pow5mult+0x20>
 8112f9c:	3a01      	subs	r2, #1
 8112f9e:	4c21      	ldr	r4, [pc, #132]	; (8113024 <__pow5mult+0x98>)
 8112fa0:	2300      	movs	r3, #0
 8112fa2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8112fa6:	f7ff fec8 	bl	8112d3a <__multadd>
 8112faa:	4607      	mov	r7, r0
 8112fac:	10ad      	asrs	r5, r5, #2
 8112fae:	d035      	beq.n	811301c <__pow5mult+0x90>
 8112fb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8112fb2:	b93c      	cbnz	r4, 8112fc4 <__pow5mult+0x38>
 8112fb4:	2010      	movs	r0, #16
 8112fb6:	f7ff fe5b 	bl	8112c70 <malloc>
 8112fba:	6270      	str	r0, [r6, #36]	; 0x24
 8112fbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8112fc0:	6004      	str	r4, [r0, #0]
 8112fc2:	60c4      	str	r4, [r0, #12]
 8112fc4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8112fc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8112fcc:	b94c      	cbnz	r4, 8112fe2 <__pow5mult+0x56>
 8112fce:	f240 2171 	movw	r1, #625	; 0x271
 8112fd2:	4630      	mov	r0, r6
 8112fd4:	f7ff ff3a 	bl	8112e4c <__i2b>
 8112fd8:	2300      	movs	r3, #0
 8112fda:	f8c8 0008 	str.w	r0, [r8, #8]
 8112fde:	4604      	mov	r4, r0
 8112fe0:	6003      	str	r3, [r0, #0]
 8112fe2:	f04f 0800 	mov.w	r8, #0
 8112fe6:	07eb      	lsls	r3, r5, #31
 8112fe8:	d50a      	bpl.n	8113000 <__pow5mult+0x74>
 8112fea:	4639      	mov	r1, r7
 8112fec:	4622      	mov	r2, r4
 8112fee:	4630      	mov	r0, r6
 8112ff0:	f7ff ff35 	bl	8112e5e <__multiply>
 8112ff4:	4639      	mov	r1, r7
 8112ff6:	4681      	mov	r9, r0
 8112ff8:	4630      	mov	r0, r6
 8112ffa:	f7ff fe87 	bl	8112d0c <_Bfree>
 8112ffe:	464f      	mov	r7, r9
 8113000:	106d      	asrs	r5, r5, #1
 8113002:	d00b      	beq.n	811301c <__pow5mult+0x90>
 8113004:	6820      	ldr	r0, [r4, #0]
 8113006:	b938      	cbnz	r0, 8113018 <__pow5mult+0x8c>
 8113008:	4622      	mov	r2, r4
 811300a:	4621      	mov	r1, r4
 811300c:	4630      	mov	r0, r6
 811300e:	f7ff ff26 	bl	8112e5e <__multiply>
 8113012:	6020      	str	r0, [r4, #0]
 8113014:	f8c0 8000 	str.w	r8, [r0]
 8113018:	4604      	mov	r4, r0
 811301a:	e7e4      	b.n	8112fe6 <__pow5mult+0x5a>
 811301c:	4638      	mov	r0, r7
 811301e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8113022:	bf00      	nop
 8113024:	08114a40 	.word	0x08114a40

08113028 <__lshift>:
 8113028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 811302c:	460c      	mov	r4, r1
 811302e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8113032:	6923      	ldr	r3, [r4, #16]
 8113034:	6849      	ldr	r1, [r1, #4]
 8113036:	eb0a 0903 	add.w	r9, sl, r3
 811303a:	68a3      	ldr	r3, [r4, #8]
 811303c:	4607      	mov	r7, r0
 811303e:	4616      	mov	r6, r2
 8113040:	f109 0501 	add.w	r5, r9, #1
 8113044:	42ab      	cmp	r3, r5
 8113046:	db32      	blt.n	81130ae <__lshift+0x86>
 8113048:	4638      	mov	r0, r7
 811304a:	f7ff fe2b 	bl	8112ca4 <_Balloc>
 811304e:	2300      	movs	r3, #0
 8113050:	4680      	mov	r8, r0
 8113052:	f100 0114 	add.w	r1, r0, #20
 8113056:	461a      	mov	r2, r3
 8113058:	4553      	cmp	r3, sl
 811305a:	db2b      	blt.n	81130b4 <__lshift+0x8c>
 811305c:	6920      	ldr	r0, [r4, #16]
 811305e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8113062:	f104 0314 	add.w	r3, r4, #20
 8113066:	f016 021f 	ands.w	r2, r6, #31
 811306a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 811306e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8113072:	d025      	beq.n	81130c0 <__lshift+0x98>
 8113074:	f1c2 0e20 	rsb	lr, r2, #32
 8113078:	2000      	movs	r0, #0
 811307a:	681e      	ldr	r6, [r3, #0]
 811307c:	468a      	mov	sl, r1
 811307e:	4096      	lsls	r6, r2
 8113080:	4330      	orrs	r0, r6
 8113082:	f84a 0b04 	str.w	r0, [sl], #4
 8113086:	f853 0b04 	ldr.w	r0, [r3], #4
 811308a:	459c      	cmp	ip, r3
 811308c:	fa20 f00e 	lsr.w	r0, r0, lr
 8113090:	d814      	bhi.n	81130bc <__lshift+0x94>
 8113092:	6048      	str	r0, [r1, #4]
 8113094:	b108      	cbz	r0, 811309a <__lshift+0x72>
 8113096:	f109 0502 	add.w	r5, r9, #2
 811309a:	3d01      	subs	r5, #1
 811309c:	4638      	mov	r0, r7
 811309e:	f8c8 5010 	str.w	r5, [r8, #16]
 81130a2:	4621      	mov	r1, r4
 81130a4:	f7ff fe32 	bl	8112d0c <_Bfree>
 81130a8:	4640      	mov	r0, r8
 81130aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81130ae:	3101      	adds	r1, #1
 81130b0:	005b      	lsls	r3, r3, #1
 81130b2:	e7c7      	b.n	8113044 <__lshift+0x1c>
 81130b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 81130b8:	3301      	adds	r3, #1
 81130ba:	e7cd      	b.n	8113058 <__lshift+0x30>
 81130bc:	4651      	mov	r1, sl
 81130be:	e7dc      	b.n	811307a <__lshift+0x52>
 81130c0:	3904      	subs	r1, #4
 81130c2:	f853 2b04 	ldr.w	r2, [r3], #4
 81130c6:	f841 2f04 	str.w	r2, [r1, #4]!
 81130ca:	459c      	cmp	ip, r3
 81130cc:	d8f9      	bhi.n	81130c2 <__lshift+0x9a>
 81130ce:	e7e4      	b.n	811309a <__lshift+0x72>

081130d0 <__mcmp>:
 81130d0:	6903      	ldr	r3, [r0, #16]
 81130d2:	690a      	ldr	r2, [r1, #16]
 81130d4:	1a9b      	subs	r3, r3, r2
 81130d6:	b530      	push	{r4, r5, lr}
 81130d8:	d10c      	bne.n	81130f4 <__mcmp+0x24>
 81130da:	0092      	lsls	r2, r2, #2
 81130dc:	3014      	adds	r0, #20
 81130de:	3114      	adds	r1, #20
 81130e0:	1884      	adds	r4, r0, r2
 81130e2:	4411      	add	r1, r2
 81130e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 81130e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 81130ec:	4295      	cmp	r5, r2
 81130ee:	d003      	beq.n	81130f8 <__mcmp+0x28>
 81130f0:	d305      	bcc.n	81130fe <__mcmp+0x2e>
 81130f2:	2301      	movs	r3, #1
 81130f4:	4618      	mov	r0, r3
 81130f6:	bd30      	pop	{r4, r5, pc}
 81130f8:	42a0      	cmp	r0, r4
 81130fa:	d3f3      	bcc.n	81130e4 <__mcmp+0x14>
 81130fc:	e7fa      	b.n	81130f4 <__mcmp+0x24>
 81130fe:	f04f 33ff 	mov.w	r3, #4294967295
 8113102:	e7f7      	b.n	81130f4 <__mcmp+0x24>

08113104 <__mdiff>:
 8113104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8113108:	460d      	mov	r5, r1
 811310a:	4607      	mov	r7, r0
 811310c:	4611      	mov	r1, r2
 811310e:	4628      	mov	r0, r5
 8113110:	4614      	mov	r4, r2
 8113112:	f7ff ffdd 	bl	81130d0 <__mcmp>
 8113116:	1e06      	subs	r6, r0, #0
 8113118:	d108      	bne.n	811312c <__mdiff+0x28>
 811311a:	4631      	mov	r1, r6
 811311c:	4638      	mov	r0, r7
 811311e:	f7ff fdc1 	bl	8112ca4 <_Balloc>
 8113122:	2301      	movs	r3, #1
 8113124:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8113128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 811312c:	bfa4      	itt	ge
 811312e:	4623      	movge	r3, r4
 8113130:	462c      	movge	r4, r5
 8113132:	4638      	mov	r0, r7
 8113134:	6861      	ldr	r1, [r4, #4]
 8113136:	bfa6      	itte	ge
 8113138:	461d      	movge	r5, r3
 811313a:	2600      	movge	r6, #0
 811313c:	2601      	movlt	r6, #1
 811313e:	f7ff fdb1 	bl	8112ca4 <_Balloc>
 8113142:	692b      	ldr	r3, [r5, #16]
 8113144:	60c6      	str	r6, [r0, #12]
 8113146:	6926      	ldr	r6, [r4, #16]
 8113148:	f105 0914 	add.w	r9, r5, #20
 811314c:	f104 0214 	add.w	r2, r4, #20
 8113150:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8113154:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8113158:	f100 0514 	add.w	r5, r0, #20
 811315c:	f04f 0e00 	mov.w	lr, #0
 8113160:	f852 ab04 	ldr.w	sl, [r2], #4
 8113164:	f859 4b04 	ldr.w	r4, [r9], #4
 8113168:	fa1e f18a 	uxtah	r1, lr, sl
 811316c:	b2a3      	uxth	r3, r4
 811316e:	1ac9      	subs	r1, r1, r3
 8113170:	0c23      	lsrs	r3, r4, #16
 8113172:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8113176:	eb03 4321 	add.w	r3, r3, r1, asr #16
 811317a:	b289      	uxth	r1, r1
 811317c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8113180:	45c8      	cmp	r8, r9
 8113182:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8113186:	4694      	mov	ip, r2
 8113188:	f845 3b04 	str.w	r3, [r5], #4
 811318c:	d8e8      	bhi.n	8113160 <__mdiff+0x5c>
 811318e:	45bc      	cmp	ip, r7
 8113190:	d304      	bcc.n	811319c <__mdiff+0x98>
 8113192:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8113196:	b183      	cbz	r3, 81131ba <__mdiff+0xb6>
 8113198:	6106      	str	r6, [r0, #16]
 811319a:	e7c5      	b.n	8113128 <__mdiff+0x24>
 811319c:	f85c 1b04 	ldr.w	r1, [ip], #4
 81131a0:	fa1e f381 	uxtah	r3, lr, r1
 81131a4:	141a      	asrs	r2, r3, #16
 81131a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 81131aa:	b29b      	uxth	r3, r3
 81131ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 81131b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 81131b4:	f845 3b04 	str.w	r3, [r5], #4
 81131b8:	e7e9      	b.n	811318e <__mdiff+0x8a>
 81131ba:	3e01      	subs	r6, #1
 81131bc:	e7e9      	b.n	8113192 <__mdiff+0x8e>

081131be <__d2b>:
 81131be:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 81131c2:	460e      	mov	r6, r1
 81131c4:	2101      	movs	r1, #1
 81131c6:	ec59 8b10 	vmov	r8, r9, d0
 81131ca:	4615      	mov	r5, r2
 81131cc:	f7ff fd6a 	bl	8112ca4 <_Balloc>
 81131d0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 81131d4:	4607      	mov	r7, r0
 81131d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 81131da:	bb34      	cbnz	r4, 811322a <__d2b+0x6c>
 81131dc:	9301      	str	r3, [sp, #4]
 81131de:	f1b8 0300 	subs.w	r3, r8, #0
 81131e2:	d027      	beq.n	8113234 <__d2b+0x76>
 81131e4:	a802      	add	r0, sp, #8
 81131e6:	f840 3d08 	str.w	r3, [r0, #-8]!
 81131ea:	f7ff fe00 	bl	8112dee <__lo0bits>
 81131ee:	9900      	ldr	r1, [sp, #0]
 81131f0:	b1f0      	cbz	r0, 8113230 <__d2b+0x72>
 81131f2:	9a01      	ldr	r2, [sp, #4]
 81131f4:	f1c0 0320 	rsb	r3, r0, #32
 81131f8:	fa02 f303 	lsl.w	r3, r2, r3
 81131fc:	430b      	orrs	r3, r1
 81131fe:	40c2      	lsrs	r2, r0
 8113200:	617b      	str	r3, [r7, #20]
 8113202:	9201      	str	r2, [sp, #4]
 8113204:	9b01      	ldr	r3, [sp, #4]
 8113206:	61bb      	str	r3, [r7, #24]
 8113208:	2b00      	cmp	r3, #0
 811320a:	bf14      	ite	ne
 811320c:	2102      	movne	r1, #2
 811320e:	2101      	moveq	r1, #1
 8113210:	6139      	str	r1, [r7, #16]
 8113212:	b1c4      	cbz	r4, 8113246 <__d2b+0x88>
 8113214:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8113218:	4404      	add	r4, r0
 811321a:	6034      	str	r4, [r6, #0]
 811321c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8113220:	6028      	str	r0, [r5, #0]
 8113222:	4638      	mov	r0, r7
 8113224:	b003      	add	sp, #12
 8113226:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 811322a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 811322e:	e7d5      	b.n	81131dc <__d2b+0x1e>
 8113230:	6179      	str	r1, [r7, #20]
 8113232:	e7e7      	b.n	8113204 <__d2b+0x46>
 8113234:	a801      	add	r0, sp, #4
 8113236:	f7ff fdda 	bl	8112dee <__lo0bits>
 811323a:	9b01      	ldr	r3, [sp, #4]
 811323c:	617b      	str	r3, [r7, #20]
 811323e:	2101      	movs	r1, #1
 8113240:	6139      	str	r1, [r7, #16]
 8113242:	3020      	adds	r0, #32
 8113244:	e7e5      	b.n	8113212 <__d2b+0x54>
 8113246:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 811324a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 811324e:	6030      	str	r0, [r6, #0]
 8113250:	6918      	ldr	r0, [r3, #16]
 8113252:	f7ff fdad 	bl	8112db0 <__hi0bits>
 8113256:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 811325a:	e7e1      	b.n	8113220 <__d2b+0x62>

0811325c <_calloc_r>:
 811325c:	b538      	push	{r3, r4, r5, lr}
 811325e:	fb02 f401 	mul.w	r4, r2, r1
 8113262:	4621      	mov	r1, r4
 8113264:	f000 f856 	bl	8113314 <_malloc_r>
 8113268:	4605      	mov	r5, r0
 811326a:	b118      	cbz	r0, 8113274 <_calloc_r+0x18>
 811326c:	4622      	mov	r2, r4
 811326e:	2100      	movs	r1, #0
 8113270:	f7fd fdad 	bl	8110dce <memset>
 8113274:	4628      	mov	r0, r5
 8113276:	bd38      	pop	{r3, r4, r5, pc}

08113278 <_free_r>:
 8113278:	b538      	push	{r3, r4, r5, lr}
 811327a:	4605      	mov	r5, r0
 811327c:	2900      	cmp	r1, #0
 811327e:	d045      	beq.n	811330c <_free_r+0x94>
 8113280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8113284:	1f0c      	subs	r4, r1, #4
 8113286:	2b00      	cmp	r3, #0
 8113288:	bfb8      	it	lt
 811328a:	18e4      	addlt	r4, r4, r3
 811328c:	f000 fbfd 	bl	8113a8a <__malloc_lock>
 8113290:	4a1f      	ldr	r2, [pc, #124]	; (8113310 <_free_r+0x98>)
 8113292:	6813      	ldr	r3, [r2, #0]
 8113294:	4610      	mov	r0, r2
 8113296:	b933      	cbnz	r3, 81132a6 <_free_r+0x2e>
 8113298:	6063      	str	r3, [r4, #4]
 811329a:	6014      	str	r4, [r2, #0]
 811329c:	4628      	mov	r0, r5
 811329e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 81132a2:	f000 bbf3 	b.w	8113a8c <__malloc_unlock>
 81132a6:	42a3      	cmp	r3, r4
 81132a8:	d90c      	bls.n	81132c4 <_free_r+0x4c>
 81132aa:	6821      	ldr	r1, [r4, #0]
 81132ac:	1862      	adds	r2, r4, r1
 81132ae:	4293      	cmp	r3, r2
 81132b0:	bf04      	itt	eq
 81132b2:	681a      	ldreq	r2, [r3, #0]
 81132b4:	685b      	ldreq	r3, [r3, #4]
 81132b6:	6063      	str	r3, [r4, #4]
 81132b8:	bf04      	itt	eq
 81132ba:	1852      	addeq	r2, r2, r1
 81132bc:	6022      	streq	r2, [r4, #0]
 81132be:	6004      	str	r4, [r0, #0]
 81132c0:	e7ec      	b.n	811329c <_free_r+0x24>
 81132c2:	4613      	mov	r3, r2
 81132c4:	685a      	ldr	r2, [r3, #4]
 81132c6:	b10a      	cbz	r2, 81132cc <_free_r+0x54>
 81132c8:	42a2      	cmp	r2, r4
 81132ca:	d9fa      	bls.n	81132c2 <_free_r+0x4a>
 81132cc:	6819      	ldr	r1, [r3, #0]
 81132ce:	1858      	adds	r0, r3, r1
 81132d0:	42a0      	cmp	r0, r4
 81132d2:	d10b      	bne.n	81132ec <_free_r+0x74>
 81132d4:	6820      	ldr	r0, [r4, #0]
 81132d6:	4401      	add	r1, r0
 81132d8:	1858      	adds	r0, r3, r1
 81132da:	4282      	cmp	r2, r0
 81132dc:	6019      	str	r1, [r3, #0]
 81132de:	d1dd      	bne.n	811329c <_free_r+0x24>
 81132e0:	6810      	ldr	r0, [r2, #0]
 81132e2:	6852      	ldr	r2, [r2, #4]
 81132e4:	605a      	str	r2, [r3, #4]
 81132e6:	4401      	add	r1, r0
 81132e8:	6019      	str	r1, [r3, #0]
 81132ea:	e7d7      	b.n	811329c <_free_r+0x24>
 81132ec:	d902      	bls.n	81132f4 <_free_r+0x7c>
 81132ee:	230c      	movs	r3, #12
 81132f0:	602b      	str	r3, [r5, #0]
 81132f2:	e7d3      	b.n	811329c <_free_r+0x24>
 81132f4:	6820      	ldr	r0, [r4, #0]
 81132f6:	1821      	adds	r1, r4, r0
 81132f8:	428a      	cmp	r2, r1
 81132fa:	bf04      	itt	eq
 81132fc:	6811      	ldreq	r1, [r2, #0]
 81132fe:	6852      	ldreq	r2, [r2, #4]
 8113300:	6062      	str	r2, [r4, #4]
 8113302:	bf04      	itt	eq
 8113304:	1809      	addeq	r1, r1, r0
 8113306:	6021      	streq	r1, [r4, #0]
 8113308:	605c      	str	r4, [r3, #4]
 811330a:	e7c7      	b.n	811329c <_free_r+0x24>
 811330c:	bd38      	pop	{r3, r4, r5, pc}
 811330e:	bf00      	nop
 8113310:	1000999c 	.word	0x1000999c

08113314 <_malloc_r>:
 8113314:	b570      	push	{r4, r5, r6, lr}
 8113316:	1ccd      	adds	r5, r1, #3
 8113318:	f025 0503 	bic.w	r5, r5, #3
 811331c:	3508      	adds	r5, #8
 811331e:	2d0c      	cmp	r5, #12
 8113320:	bf38      	it	cc
 8113322:	250c      	movcc	r5, #12
 8113324:	2d00      	cmp	r5, #0
 8113326:	4606      	mov	r6, r0
 8113328:	db01      	blt.n	811332e <_malloc_r+0x1a>
 811332a:	42a9      	cmp	r1, r5
 811332c:	d903      	bls.n	8113336 <_malloc_r+0x22>
 811332e:	230c      	movs	r3, #12
 8113330:	6033      	str	r3, [r6, #0]
 8113332:	2000      	movs	r0, #0
 8113334:	bd70      	pop	{r4, r5, r6, pc}
 8113336:	f000 fba8 	bl	8113a8a <__malloc_lock>
 811333a:	4a21      	ldr	r2, [pc, #132]	; (81133c0 <_malloc_r+0xac>)
 811333c:	6814      	ldr	r4, [r2, #0]
 811333e:	4621      	mov	r1, r4
 8113340:	b991      	cbnz	r1, 8113368 <_malloc_r+0x54>
 8113342:	4c20      	ldr	r4, [pc, #128]	; (81133c4 <_malloc_r+0xb0>)
 8113344:	6823      	ldr	r3, [r4, #0]
 8113346:	b91b      	cbnz	r3, 8113350 <_malloc_r+0x3c>
 8113348:	4630      	mov	r0, r6
 811334a:	f000 facf 	bl	81138ec <_sbrk_r>
 811334e:	6020      	str	r0, [r4, #0]
 8113350:	4629      	mov	r1, r5
 8113352:	4630      	mov	r0, r6
 8113354:	f000 faca 	bl	81138ec <_sbrk_r>
 8113358:	1c43      	adds	r3, r0, #1
 811335a:	d124      	bne.n	81133a6 <_malloc_r+0x92>
 811335c:	230c      	movs	r3, #12
 811335e:	6033      	str	r3, [r6, #0]
 8113360:	4630      	mov	r0, r6
 8113362:	f000 fb93 	bl	8113a8c <__malloc_unlock>
 8113366:	e7e4      	b.n	8113332 <_malloc_r+0x1e>
 8113368:	680b      	ldr	r3, [r1, #0]
 811336a:	1b5b      	subs	r3, r3, r5
 811336c:	d418      	bmi.n	81133a0 <_malloc_r+0x8c>
 811336e:	2b0b      	cmp	r3, #11
 8113370:	d90f      	bls.n	8113392 <_malloc_r+0x7e>
 8113372:	600b      	str	r3, [r1, #0]
 8113374:	50cd      	str	r5, [r1, r3]
 8113376:	18cc      	adds	r4, r1, r3
 8113378:	4630      	mov	r0, r6
 811337a:	f000 fb87 	bl	8113a8c <__malloc_unlock>
 811337e:	f104 000b 	add.w	r0, r4, #11
 8113382:	1d23      	adds	r3, r4, #4
 8113384:	f020 0007 	bic.w	r0, r0, #7
 8113388:	1ac3      	subs	r3, r0, r3
 811338a:	d0d3      	beq.n	8113334 <_malloc_r+0x20>
 811338c:	425a      	negs	r2, r3
 811338e:	50e2      	str	r2, [r4, r3]
 8113390:	e7d0      	b.n	8113334 <_malloc_r+0x20>
 8113392:	428c      	cmp	r4, r1
 8113394:	684b      	ldr	r3, [r1, #4]
 8113396:	bf16      	itet	ne
 8113398:	6063      	strne	r3, [r4, #4]
 811339a:	6013      	streq	r3, [r2, #0]
 811339c:	460c      	movne	r4, r1
 811339e:	e7eb      	b.n	8113378 <_malloc_r+0x64>
 81133a0:	460c      	mov	r4, r1
 81133a2:	6849      	ldr	r1, [r1, #4]
 81133a4:	e7cc      	b.n	8113340 <_malloc_r+0x2c>
 81133a6:	1cc4      	adds	r4, r0, #3
 81133a8:	f024 0403 	bic.w	r4, r4, #3
 81133ac:	42a0      	cmp	r0, r4
 81133ae:	d005      	beq.n	81133bc <_malloc_r+0xa8>
 81133b0:	1a21      	subs	r1, r4, r0
 81133b2:	4630      	mov	r0, r6
 81133b4:	f000 fa9a 	bl	81138ec <_sbrk_r>
 81133b8:	3001      	adds	r0, #1
 81133ba:	d0cf      	beq.n	811335c <_malloc_r+0x48>
 81133bc:	6025      	str	r5, [r4, #0]
 81133be:	e7db      	b.n	8113378 <_malloc_r+0x64>
 81133c0:	1000999c 	.word	0x1000999c
 81133c4:	100099a0 	.word	0x100099a0

081133c8 <__ssputs_r>:
 81133c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81133cc:	688e      	ldr	r6, [r1, #8]
 81133ce:	429e      	cmp	r6, r3
 81133d0:	4682      	mov	sl, r0
 81133d2:	460c      	mov	r4, r1
 81133d4:	4690      	mov	r8, r2
 81133d6:	4699      	mov	r9, r3
 81133d8:	d837      	bhi.n	811344a <__ssputs_r+0x82>
 81133da:	898a      	ldrh	r2, [r1, #12]
 81133dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 81133e0:	d031      	beq.n	8113446 <__ssputs_r+0x7e>
 81133e2:	6825      	ldr	r5, [r4, #0]
 81133e4:	6909      	ldr	r1, [r1, #16]
 81133e6:	1a6f      	subs	r7, r5, r1
 81133e8:	6965      	ldr	r5, [r4, #20]
 81133ea:	2302      	movs	r3, #2
 81133ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 81133f0:	fb95 f5f3 	sdiv	r5, r5, r3
 81133f4:	f109 0301 	add.w	r3, r9, #1
 81133f8:	443b      	add	r3, r7
 81133fa:	429d      	cmp	r5, r3
 81133fc:	bf38      	it	cc
 81133fe:	461d      	movcc	r5, r3
 8113400:	0553      	lsls	r3, r2, #21
 8113402:	d530      	bpl.n	8113466 <__ssputs_r+0x9e>
 8113404:	4629      	mov	r1, r5
 8113406:	f7ff ff85 	bl	8113314 <_malloc_r>
 811340a:	4606      	mov	r6, r0
 811340c:	b950      	cbnz	r0, 8113424 <__ssputs_r+0x5c>
 811340e:	230c      	movs	r3, #12
 8113410:	f8ca 3000 	str.w	r3, [sl]
 8113414:	89a3      	ldrh	r3, [r4, #12]
 8113416:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 811341a:	81a3      	strh	r3, [r4, #12]
 811341c:	f04f 30ff 	mov.w	r0, #4294967295
 8113420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8113424:	463a      	mov	r2, r7
 8113426:	6921      	ldr	r1, [r4, #16]
 8113428:	f7fd fcc6 	bl	8110db8 <memcpy>
 811342c:	89a3      	ldrh	r3, [r4, #12]
 811342e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8113432:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8113436:	81a3      	strh	r3, [r4, #12]
 8113438:	6126      	str	r6, [r4, #16]
 811343a:	6165      	str	r5, [r4, #20]
 811343c:	443e      	add	r6, r7
 811343e:	1bed      	subs	r5, r5, r7
 8113440:	6026      	str	r6, [r4, #0]
 8113442:	60a5      	str	r5, [r4, #8]
 8113444:	464e      	mov	r6, r9
 8113446:	454e      	cmp	r6, r9
 8113448:	d900      	bls.n	811344c <__ssputs_r+0x84>
 811344a:	464e      	mov	r6, r9
 811344c:	4632      	mov	r2, r6
 811344e:	4641      	mov	r1, r8
 8113450:	6820      	ldr	r0, [r4, #0]
 8113452:	f000 fb01 	bl	8113a58 <memmove>
 8113456:	68a3      	ldr	r3, [r4, #8]
 8113458:	1b9b      	subs	r3, r3, r6
 811345a:	60a3      	str	r3, [r4, #8]
 811345c:	6823      	ldr	r3, [r4, #0]
 811345e:	441e      	add	r6, r3
 8113460:	6026      	str	r6, [r4, #0]
 8113462:	2000      	movs	r0, #0
 8113464:	e7dc      	b.n	8113420 <__ssputs_r+0x58>
 8113466:	462a      	mov	r2, r5
 8113468:	f000 fb11 	bl	8113a8e <_realloc_r>
 811346c:	4606      	mov	r6, r0
 811346e:	2800      	cmp	r0, #0
 8113470:	d1e2      	bne.n	8113438 <__ssputs_r+0x70>
 8113472:	6921      	ldr	r1, [r4, #16]
 8113474:	4650      	mov	r0, sl
 8113476:	f7ff feff 	bl	8113278 <_free_r>
 811347a:	e7c8      	b.n	811340e <__ssputs_r+0x46>

0811347c <_svfiprintf_r>:
 811347c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8113480:	461d      	mov	r5, r3
 8113482:	898b      	ldrh	r3, [r1, #12]
 8113484:	061f      	lsls	r7, r3, #24
 8113486:	b09d      	sub	sp, #116	; 0x74
 8113488:	4680      	mov	r8, r0
 811348a:	460c      	mov	r4, r1
 811348c:	4616      	mov	r6, r2
 811348e:	d50f      	bpl.n	81134b0 <_svfiprintf_r+0x34>
 8113490:	690b      	ldr	r3, [r1, #16]
 8113492:	b96b      	cbnz	r3, 81134b0 <_svfiprintf_r+0x34>
 8113494:	2140      	movs	r1, #64	; 0x40
 8113496:	f7ff ff3d 	bl	8113314 <_malloc_r>
 811349a:	6020      	str	r0, [r4, #0]
 811349c:	6120      	str	r0, [r4, #16]
 811349e:	b928      	cbnz	r0, 81134ac <_svfiprintf_r+0x30>
 81134a0:	230c      	movs	r3, #12
 81134a2:	f8c8 3000 	str.w	r3, [r8]
 81134a6:	f04f 30ff 	mov.w	r0, #4294967295
 81134aa:	e0c8      	b.n	811363e <_svfiprintf_r+0x1c2>
 81134ac:	2340      	movs	r3, #64	; 0x40
 81134ae:	6163      	str	r3, [r4, #20]
 81134b0:	2300      	movs	r3, #0
 81134b2:	9309      	str	r3, [sp, #36]	; 0x24
 81134b4:	2320      	movs	r3, #32
 81134b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 81134ba:	2330      	movs	r3, #48	; 0x30
 81134bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 81134c0:	9503      	str	r5, [sp, #12]
 81134c2:	f04f 0b01 	mov.w	fp, #1
 81134c6:	4637      	mov	r7, r6
 81134c8:	463d      	mov	r5, r7
 81134ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 81134ce:	b10b      	cbz	r3, 81134d4 <_svfiprintf_r+0x58>
 81134d0:	2b25      	cmp	r3, #37	; 0x25
 81134d2:	d13e      	bne.n	8113552 <_svfiprintf_r+0xd6>
 81134d4:	ebb7 0a06 	subs.w	sl, r7, r6
 81134d8:	d00b      	beq.n	81134f2 <_svfiprintf_r+0x76>
 81134da:	4653      	mov	r3, sl
 81134dc:	4632      	mov	r2, r6
 81134de:	4621      	mov	r1, r4
 81134e0:	4640      	mov	r0, r8
 81134e2:	f7ff ff71 	bl	81133c8 <__ssputs_r>
 81134e6:	3001      	adds	r0, #1
 81134e8:	f000 80a4 	beq.w	8113634 <_svfiprintf_r+0x1b8>
 81134ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81134ee:	4453      	add	r3, sl
 81134f0:	9309      	str	r3, [sp, #36]	; 0x24
 81134f2:	783b      	ldrb	r3, [r7, #0]
 81134f4:	2b00      	cmp	r3, #0
 81134f6:	f000 809d 	beq.w	8113634 <_svfiprintf_r+0x1b8>
 81134fa:	2300      	movs	r3, #0
 81134fc:	f04f 32ff 	mov.w	r2, #4294967295
 8113500:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8113504:	9304      	str	r3, [sp, #16]
 8113506:	9307      	str	r3, [sp, #28]
 8113508:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 811350c:	931a      	str	r3, [sp, #104]	; 0x68
 811350e:	462f      	mov	r7, r5
 8113510:	2205      	movs	r2, #5
 8113512:	f817 1b01 	ldrb.w	r1, [r7], #1
 8113516:	4850      	ldr	r0, [pc, #320]	; (8113658 <_svfiprintf_r+0x1dc>)
 8113518:	f7ec fefa 	bl	8100310 <memchr>
 811351c:	9b04      	ldr	r3, [sp, #16]
 811351e:	b9d0      	cbnz	r0, 8113556 <_svfiprintf_r+0xda>
 8113520:	06d9      	lsls	r1, r3, #27
 8113522:	bf44      	itt	mi
 8113524:	2220      	movmi	r2, #32
 8113526:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 811352a:	071a      	lsls	r2, r3, #28
 811352c:	bf44      	itt	mi
 811352e:	222b      	movmi	r2, #43	; 0x2b
 8113530:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8113534:	782a      	ldrb	r2, [r5, #0]
 8113536:	2a2a      	cmp	r2, #42	; 0x2a
 8113538:	d015      	beq.n	8113566 <_svfiprintf_r+0xea>
 811353a:	9a07      	ldr	r2, [sp, #28]
 811353c:	462f      	mov	r7, r5
 811353e:	2000      	movs	r0, #0
 8113540:	250a      	movs	r5, #10
 8113542:	4639      	mov	r1, r7
 8113544:	f811 3b01 	ldrb.w	r3, [r1], #1
 8113548:	3b30      	subs	r3, #48	; 0x30
 811354a:	2b09      	cmp	r3, #9
 811354c:	d94d      	bls.n	81135ea <_svfiprintf_r+0x16e>
 811354e:	b1b8      	cbz	r0, 8113580 <_svfiprintf_r+0x104>
 8113550:	e00f      	b.n	8113572 <_svfiprintf_r+0xf6>
 8113552:	462f      	mov	r7, r5
 8113554:	e7b8      	b.n	81134c8 <_svfiprintf_r+0x4c>
 8113556:	4a40      	ldr	r2, [pc, #256]	; (8113658 <_svfiprintf_r+0x1dc>)
 8113558:	1a80      	subs	r0, r0, r2
 811355a:	fa0b f000 	lsl.w	r0, fp, r0
 811355e:	4318      	orrs	r0, r3
 8113560:	9004      	str	r0, [sp, #16]
 8113562:	463d      	mov	r5, r7
 8113564:	e7d3      	b.n	811350e <_svfiprintf_r+0x92>
 8113566:	9a03      	ldr	r2, [sp, #12]
 8113568:	1d11      	adds	r1, r2, #4
 811356a:	6812      	ldr	r2, [r2, #0]
 811356c:	9103      	str	r1, [sp, #12]
 811356e:	2a00      	cmp	r2, #0
 8113570:	db01      	blt.n	8113576 <_svfiprintf_r+0xfa>
 8113572:	9207      	str	r2, [sp, #28]
 8113574:	e004      	b.n	8113580 <_svfiprintf_r+0x104>
 8113576:	4252      	negs	r2, r2
 8113578:	f043 0302 	orr.w	r3, r3, #2
 811357c:	9207      	str	r2, [sp, #28]
 811357e:	9304      	str	r3, [sp, #16]
 8113580:	783b      	ldrb	r3, [r7, #0]
 8113582:	2b2e      	cmp	r3, #46	; 0x2e
 8113584:	d10c      	bne.n	81135a0 <_svfiprintf_r+0x124>
 8113586:	787b      	ldrb	r3, [r7, #1]
 8113588:	2b2a      	cmp	r3, #42	; 0x2a
 811358a:	d133      	bne.n	81135f4 <_svfiprintf_r+0x178>
 811358c:	9b03      	ldr	r3, [sp, #12]
 811358e:	1d1a      	adds	r2, r3, #4
 8113590:	681b      	ldr	r3, [r3, #0]
 8113592:	9203      	str	r2, [sp, #12]
 8113594:	2b00      	cmp	r3, #0
 8113596:	bfb8      	it	lt
 8113598:	f04f 33ff 	movlt.w	r3, #4294967295
 811359c:	3702      	adds	r7, #2
 811359e:	9305      	str	r3, [sp, #20]
 81135a0:	4d2e      	ldr	r5, [pc, #184]	; (811365c <_svfiprintf_r+0x1e0>)
 81135a2:	7839      	ldrb	r1, [r7, #0]
 81135a4:	2203      	movs	r2, #3
 81135a6:	4628      	mov	r0, r5
 81135a8:	f7ec feb2 	bl	8100310 <memchr>
 81135ac:	b138      	cbz	r0, 81135be <_svfiprintf_r+0x142>
 81135ae:	2340      	movs	r3, #64	; 0x40
 81135b0:	1b40      	subs	r0, r0, r5
 81135b2:	fa03 f000 	lsl.w	r0, r3, r0
 81135b6:	9b04      	ldr	r3, [sp, #16]
 81135b8:	4303      	orrs	r3, r0
 81135ba:	3701      	adds	r7, #1
 81135bc:	9304      	str	r3, [sp, #16]
 81135be:	7839      	ldrb	r1, [r7, #0]
 81135c0:	4827      	ldr	r0, [pc, #156]	; (8113660 <_svfiprintf_r+0x1e4>)
 81135c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 81135c6:	2206      	movs	r2, #6
 81135c8:	1c7e      	adds	r6, r7, #1
 81135ca:	f7ec fea1 	bl	8100310 <memchr>
 81135ce:	2800      	cmp	r0, #0
 81135d0:	d038      	beq.n	8113644 <_svfiprintf_r+0x1c8>
 81135d2:	4b24      	ldr	r3, [pc, #144]	; (8113664 <_svfiprintf_r+0x1e8>)
 81135d4:	bb13      	cbnz	r3, 811361c <_svfiprintf_r+0x1a0>
 81135d6:	9b03      	ldr	r3, [sp, #12]
 81135d8:	3307      	adds	r3, #7
 81135da:	f023 0307 	bic.w	r3, r3, #7
 81135de:	3308      	adds	r3, #8
 81135e0:	9303      	str	r3, [sp, #12]
 81135e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81135e4:	444b      	add	r3, r9
 81135e6:	9309      	str	r3, [sp, #36]	; 0x24
 81135e8:	e76d      	b.n	81134c6 <_svfiprintf_r+0x4a>
 81135ea:	fb05 3202 	mla	r2, r5, r2, r3
 81135ee:	2001      	movs	r0, #1
 81135f0:	460f      	mov	r7, r1
 81135f2:	e7a6      	b.n	8113542 <_svfiprintf_r+0xc6>
 81135f4:	2300      	movs	r3, #0
 81135f6:	3701      	adds	r7, #1
 81135f8:	9305      	str	r3, [sp, #20]
 81135fa:	4619      	mov	r1, r3
 81135fc:	250a      	movs	r5, #10
 81135fe:	4638      	mov	r0, r7
 8113600:	f810 2b01 	ldrb.w	r2, [r0], #1
 8113604:	3a30      	subs	r2, #48	; 0x30
 8113606:	2a09      	cmp	r2, #9
 8113608:	d903      	bls.n	8113612 <_svfiprintf_r+0x196>
 811360a:	2b00      	cmp	r3, #0
 811360c:	d0c8      	beq.n	81135a0 <_svfiprintf_r+0x124>
 811360e:	9105      	str	r1, [sp, #20]
 8113610:	e7c6      	b.n	81135a0 <_svfiprintf_r+0x124>
 8113612:	fb05 2101 	mla	r1, r5, r1, r2
 8113616:	2301      	movs	r3, #1
 8113618:	4607      	mov	r7, r0
 811361a:	e7f0      	b.n	81135fe <_svfiprintf_r+0x182>
 811361c:	ab03      	add	r3, sp, #12
 811361e:	9300      	str	r3, [sp, #0]
 8113620:	4622      	mov	r2, r4
 8113622:	4b11      	ldr	r3, [pc, #68]	; (8113668 <_svfiprintf_r+0x1ec>)
 8113624:	a904      	add	r1, sp, #16
 8113626:	4640      	mov	r0, r8
 8113628:	f7fd fc6e 	bl	8110f08 <_printf_float>
 811362c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8113630:	4681      	mov	r9, r0
 8113632:	d1d6      	bne.n	81135e2 <_svfiprintf_r+0x166>
 8113634:	89a3      	ldrh	r3, [r4, #12]
 8113636:	065b      	lsls	r3, r3, #25
 8113638:	f53f af35 	bmi.w	81134a6 <_svfiprintf_r+0x2a>
 811363c:	9809      	ldr	r0, [sp, #36]	; 0x24
 811363e:	b01d      	add	sp, #116	; 0x74
 8113640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8113644:	ab03      	add	r3, sp, #12
 8113646:	9300      	str	r3, [sp, #0]
 8113648:	4622      	mov	r2, r4
 811364a:	4b07      	ldr	r3, [pc, #28]	; (8113668 <_svfiprintf_r+0x1ec>)
 811364c:	a904      	add	r1, sp, #16
 811364e:	4640      	mov	r0, r8
 8113650:	f7fd ff10 	bl	8111474 <_printf_i>
 8113654:	e7ea      	b.n	811362c <_svfiprintf_r+0x1b0>
 8113656:	bf00      	nop
 8113658:	08114a4c 	.word	0x08114a4c
 811365c:	08114a52 	.word	0x08114a52
 8113660:	08114a56 	.word	0x08114a56
 8113664:	08110f09 	.word	0x08110f09
 8113668:	081133c9 	.word	0x081133c9

0811366c <__sfputc_r>:
 811366c:	6893      	ldr	r3, [r2, #8]
 811366e:	3b01      	subs	r3, #1
 8113670:	2b00      	cmp	r3, #0
 8113672:	b410      	push	{r4}
 8113674:	6093      	str	r3, [r2, #8]
 8113676:	da08      	bge.n	811368a <__sfputc_r+0x1e>
 8113678:	6994      	ldr	r4, [r2, #24]
 811367a:	42a3      	cmp	r3, r4
 811367c:	db01      	blt.n	8113682 <__sfputc_r+0x16>
 811367e:	290a      	cmp	r1, #10
 8113680:	d103      	bne.n	811368a <__sfputc_r+0x1e>
 8113682:	f85d 4b04 	ldr.w	r4, [sp], #4
 8113686:	f7fe b999 	b.w	81119bc <__swbuf_r>
 811368a:	6813      	ldr	r3, [r2, #0]
 811368c:	1c58      	adds	r0, r3, #1
 811368e:	6010      	str	r0, [r2, #0]
 8113690:	7019      	strb	r1, [r3, #0]
 8113692:	4608      	mov	r0, r1
 8113694:	f85d 4b04 	ldr.w	r4, [sp], #4
 8113698:	4770      	bx	lr

0811369a <__sfputs_r>:
 811369a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 811369c:	4606      	mov	r6, r0
 811369e:	460f      	mov	r7, r1
 81136a0:	4614      	mov	r4, r2
 81136a2:	18d5      	adds	r5, r2, r3
 81136a4:	42ac      	cmp	r4, r5
 81136a6:	d101      	bne.n	81136ac <__sfputs_r+0x12>
 81136a8:	2000      	movs	r0, #0
 81136aa:	e007      	b.n	81136bc <__sfputs_r+0x22>
 81136ac:	463a      	mov	r2, r7
 81136ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 81136b2:	4630      	mov	r0, r6
 81136b4:	f7ff ffda 	bl	811366c <__sfputc_r>
 81136b8:	1c43      	adds	r3, r0, #1
 81136ba:	d1f3      	bne.n	81136a4 <__sfputs_r+0xa>
 81136bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

081136c0 <_vfiprintf_r>:
 81136c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81136c4:	460c      	mov	r4, r1
 81136c6:	b09d      	sub	sp, #116	; 0x74
 81136c8:	4617      	mov	r7, r2
 81136ca:	461d      	mov	r5, r3
 81136cc:	4606      	mov	r6, r0
 81136ce:	b118      	cbz	r0, 81136d8 <_vfiprintf_r+0x18>
 81136d0:	6983      	ldr	r3, [r0, #24]
 81136d2:	b90b      	cbnz	r3, 81136d8 <_vfiprintf_r+0x18>
 81136d4:	f7ff f9cc 	bl	8112a70 <__sinit>
 81136d8:	4b7c      	ldr	r3, [pc, #496]	; (81138cc <_vfiprintf_r+0x20c>)
 81136da:	429c      	cmp	r4, r3
 81136dc:	d158      	bne.n	8113790 <_vfiprintf_r+0xd0>
 81136de:	6874      	ldr	r4, [r6, #4]
 81136e0:	89a3      	ldrh	r3, [r4, #12]
 81136e2:	0718      	lsls	r0, r3, #28
 81136e4:	d55e      	bpl.n	81137a4 <_vfiprintf_r+0xe4>
 81136e6:	6923      	ldr	r3, [r4, #16]
 81136e8:	2b00      	cmp	r3, #0
 81136ea:	d05b      	beq.n	81137a4 <_vfiprintf_r+0xe4>
 81136ec:	2300      	movs	r3, #0
 81136ee:	9309      	str	r3, [sp, #36]	; 0x24
 81136f0:	2320      	movs	r3, #32
 81136f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 81136f6:	2330      	movs	r3, #48	; 0x30
 81136f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 81136fc:	9503      	str	r5, [sp, #12]
 81136fe:	f04f 0b01 	mov.w	fp, #1
 8113702:	46b8      	mov	r8, r7
 8113704:	4645      	mov	r5, r8
 8113706:	f815 3b01 	ldrb.w	r3, [r5], #1
 811370a:	b10b      	cbz	r3, 8113710 <_vfiprintf_r+0x50>
 811370c:	2b25      	cmp	r3, #37	; 0x25
 811370e:	d154      	bne.n	81137ba <_vfiprintf_r+0xfa>
 8113710:	ebb8 0a07 	subs.w	sl, r8, r7
 8113714:	d00b      	beq.n	811372e <_vfiprintf_r+0x6e>
 8113716:	4653      	mov	r3, sl
 8113718:	463a      	mov	r2, r7
 811371a:	4621      	mov	r1, r4
 811371c:	4630      	mov	r0, r6
 811371e:	f7ff ffbc 	bl	811369a <__sfputs_r>
 8113722:	3001      	adds	r0, #1
 8113724:	f000 80c2 	beq.w	81138ac <_vfiprintf_r+0x1ec>
 8113728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811372a:	4453      	add	r3, sl
 811372c:	9309      	str	r3, [sp, #36]	; 0x24
 811372e:	f898 3000 	ldrb.w	r3, [r8]
 8113732:	2b00      	cmp	r3, #0
 8113734:	f000 80ba 	beq.w	81138ac <_vfiprintf_r+0x1ec>
 8113738:	2300      	movs	r3, #0
 811373a:	f04f 32ff 	mov.w	r2, #4294967295
 811373e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8113742:	9304      	str	r3, [sp, #16]
 8113744:	9307      	str	r3, [sp, #28]
 8113746:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 811374a:	931a      	str	r3, [sp, #104]	; 0x68
 811374c:	46a8      	mov	r8, r5
 811374e:	2205      	movs	r2, #5
 8113750:	f818 1b01 	ldrb.w	r1, [r8], #1
 8113754:	485e      	ldr	r0, [pc, #376]	; (81138d0 <_vfiprintf_r+0x210>)
 8113756:	f7ec fddb 	bl	8100310 <memchr>
 811375a:	9b04      	ldr	r3, [sp, #16]
 811375c:	bb78      	cbnz	r0, 81137be <_vfiprintf_r+0xfe>
 811375e:	06d9      	lsls	r1, r3, #27
 8113760:	bf44      	itt	mi
 8113762:	2220      	movmi	r2, #32
 8113764:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8113768:	071a      	lsls	r2, r3, #28
 811376a:	bf44      	itt	mi
 811376c:	222b      	movmi	r2, #43	; 0x2b
 811376e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8113772:	782a      	ldrb	r2, [r5, #0]
 8113774:	2a2a      	cmp	r2, #42	; 0x2a
 8113776:	d02a      	beq.n	81137ce <_vfiprintf_r+0x10e>
 8113778:	9a07      	ldr	r2, [sp, #28]
 811377a:	46a8      	mov	r8, r5
 811377c:	2000      	movs	r0, #0
 811377e:	250a      	movs	r5, #10
 8113780:	4641      	mov	r1, r8
 8113782:	f811 3b01 	ldrb.w	r3, [r1], #1
 8113786:	3b30      	subs	r3, #48	; 0x30
 8113788:	2b09      	cmp	r3, #9
 811378a:	d969      	bls.n	8113860 <_vfiprintf_r+0x1a0>
 811378c:	b360      	cbz	r0, 81137e8 <_vfiprintf_r+0x128>
 811378e:	e024      	b.n	81137da <_vfiprintf_r+0x11a>
 8113790:	4b50      	ldr	r3, [pc, #320]	; (81138d4 <_vfiprintf_r+0x214>)
 8113792:	429c      	cmp	r4, r3
 8113794:	d101      	bne.n	811379a <_vfiprintf_r+0xda>
 8113796:	68b4      	ldr	r4, [r6, #8]
 8113798:	e7a2      	b.n	81136e0 <_vfiprintf_r+0x20>
 811379a:	4b4f      	ldr	r3, [pc, #316]	; (81138d8 <_vfiprintf_r+0x218>)
 811379c:	429c      	cmp	r4, r3
 811379e:	bf08      	it	eq
 81137a0:	68f4      	ldreq	r4, [r6, #12]
 81137a2:	e79d      	b.n	81136e0 <_vfiprintf_r+0x20>
 81137a4:	4621      	mov	r1, r4
 81137a6:	4630      	mov	r0, r6
 81137a8:	f7fe f95a 	bl	8111a60 <__swsetup_r>
 81137ac:	2800      	cmp	r0, #0
 81137ae:	d09d      	beq.n	81136ec <_vfiprintf_r+0x2c>
 81137b0:	f04f 30ff 	mov.w	r0, #4294967295
 81137b4:	b01d      	add	sp, #116	; 0x74
 81137b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81137ba:	46a8      	mov	r8, r5
 81137bc:	e7a2      	b.n	8113704 <_vfiprintf_r+0x44>
 81137be:	4a44      	ldr	r2, [pc, #272]	; (81138d0 <_vfiprintf_r+0x210>)
 81137c0:	1a80      	subs	r0, r0, r2
 81137c2:	fa0b f000 	lsl.w	r0, fp, r0
 81137c6:	4318      	orrs	r0, r3
 81137c8:	9004      	str	r0, [sp, #16]
 81137ca:	4645      	mov	r5, r8
 81137cc:	e7be      	b.n	811374c <_vfiprintf_r+0x8c>
 81137ce:	9a03      	ldr	r2, [sp, #12]
 81137d0:	1d11      	adds	r1, r2, #4
 81137d2:	6812      	ldr	r2, [r2, #0]
 81137d4:	9103      	str	r1, [sp, #12]
 81137d6:	2a00      	cmp	r2, #0
 81137d8:	db01      	blt.n	81137de <_vfiprintf_r+0x11e>
 81137da:	9207      	str	r2, [sp, #28]
 81137dc:	e004      	b.n	81137e8 <_vfiprintf_r+0x128>
 81137de:	4252      	negs	r2, r2
 81137e0:	f043 0302 	orr.w	r3, r3, #2
 81137e4:	9207      	str	r2, [sp, #28]
 81137e6:	9304      	str	r3, [sp, #16]
 81137e8:	f898 3000 	ldrb.w	r3, [r8]
 81137ec:	2b2e      	cmp	r3, #46	; 0x2e
 81137ee:	d10e      	bne.n	811380e <_vfiprintf_r+0x14e>
 81137f0:	f898 3001 	ldrb.w	r3, [r8, #1]
 81137f4:	2b2a      	cmp	r3, #42	; 0x2a
 81137f6:	d138      	bne.n	811386a <_vfiprintf_r+0x1aa>
 81137f8:	9b03      	ldr	r3, [sp, #12]
 81137fa:	1d1a      	adds	r2, r3, #4
 81137fc:	681b      	ldr	r3, [r3, #0]
 81137fe:	9203      	str	r2, [sp, #12]
 8113800:	2b00      	cmp	r3, #0
 8113802:	bfb8      	it	lt
 8113804:	f04f 33ff 	movlt.w	r3, #4294967295
 8113808:	f108 0802 	add.w	r8, r8, #2
 811380c:	9305      	str	r3, [sp, #20]
 811380e:	4d33      	ldr	r5, [pc, #204]	; (81138dc <_vfiprintf_r+0x21c>)
 8113810:	f898 1000 	ldrb.w	r1, [r8]
 8113814:	2203      	movs	r2, #3
 8113816:	4628      	mov	r0, r5
 8113818:	f7ec fd7a 	bl	8100310 <memchr>
 811381c:	b140      	cbz	r0, 8113830 <_vfiprintf_r+0x170>
 811381e:	2340      	movs	r3, #64	; 0x40
 8113820:	1b40      	subs	r0, r0, r5
 8113822:	fa03 f000 	lsl.w	r0, r3, r0
 8113826:	9b04      	ldr	r3, [sp, #16]
 8113828:	4303      	orrs	r3, r0
 811382a:	f108 0801 	add.w	r8, r8, #1
 811382e:	9304      	str	r3, [sp, #16]
 8113830:	f898 1000 	ldrb.w	r1, [r8]
 8113834:	482a      	ldr	r0, [pc, #168]	; (81138e0 <_vfiprintf_r+0x220>)
 8113836:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 811383a:	2206      	movs	r2, #6
 811383c:	f108 0701 	add.w	r7, r8, #1
 8113840:	f7ec fd66 	bl	8100310 <memchr>
 8113844:	2800      	cmp	r0, #0
 8113846:	d037      	beq.n	81138b8 <_vfiprintf_r+0x1f8>
 8113848:	4b26      	ldr	r3, [pc, #152]	; (81138e4 <_vfiprintf_r+0x224>)
 811384a:	bb1b      	cbnz	r3, 8113894 <_vfiprintf_r+0x1d4>
 811384c:	9b03      	ldr	r3, [sp, #12]
 811384e:	3307      	adds	r3, #7
 8113850:	f023 0307 	bic.w	r3, r3, #7
 8113854:	3308      	adds	r3, #8
 8113856:	9303      	str	r3, [sp, #12]
 8113858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 811385a:	444b      	add	r3, r9
 811385c:	9309      	str	r3, [sp, #36]	; 0x24
 811385e:	e750      	b.n	8113702 <_vfiprintf_r+0x42>
 8113860:	fb05 3202 	mla	r2, r5, r2, r3
 8113864:	2001      	movs	r0, #1
 8113866:	4688      	mov	r8, r1
 8113868:	e78a      	b.n	8113780 <_vfiprintf_r+0xc0>
 811386a:	2300      	movs	r3, #0
 811386c:	f108 0801 	add.w	r8, r8, #1
 8113870:	9305      	str	r3, [sp, #20]
 8113872:	4619      	mov	r1, r3
 8113874:	250a      	movs	r5, #10
 8113876:	4640      	mov	r0, r8
 8113878:	f810 2b01 	ldrb.w	r2, [r0], #1
 811387c:	3a30      	subs	r2, #48	; 0x30
 811387e:	2a09      	cmp	r2, #9
 8113880:	d903      	bls.n	811388a <_vfiprintf_r+0x1ca>
 8113882:	2b00      	cmp	r3, #0
 8113884:	d0c3      	beq.n	811380e <_vfiprintf_r+0x14e>
 8113886:	9105      	str	r1, [sp, #20]
 8113888:	e7c1      	b.n	811380e <_vfiprintf_r+0x14e>
 811388a:	fb05 2101 	mla	r1, r5, r1, r2
 811388e:	2301      	movs	r3, #1
 8113890:	4680      	mov	r8, r0
 8113892:	e7f0      	b.n	8113876 <_vfiprintf_r+0x1b6>
 8113894:	ab03      	add	r3, sp, #12
 8113896:	9300      	str	r3, [sp, #0]
 8113898:	4622      	mov	r2, r4
 811389a:	4b13      	ldr	r3, [pc, #76]	; (81138e8 <_vfiprintf_r+0x228>)
 811389c:	a904      	add	r1, sp, #16
 811389e:	4630      	mov	r0, r6
 81138a0:	f7fd fb32 	bl	8110f08 <_printf_float>
 81138a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 81138a8:	4681      	mov	r9, r0
 81138aa:	d1d5      	bne.n	8113858 <_vfiprintf_r+0x198>
 81138ac:	89a3      	ldrh	r3, [r4, #12]
 81138ae:	065b      	lsls	r3, r3, #25
 81138b0:	f53f af7e 	bmi.w	81137b0 <_vfiprintf_r+0xf0>
 81138b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 81138b6:	e77d      	b.n	81137b4 <_vfiprintf_r+0xf4>
 81138b8:	ab03      	add	r3, sp, #12
 81138ba:	9300      	str	r3, [sp, #0]
 81138bc:	4622      	mov	r2, r4
 81138be:	4b0a      	ldr	r3, [pc, #40]	; (81138e8 <_vfiprintf_r+0x228>)
 81138c0:	a904      	add	r1, sp, #16
 81138c2:	4630      	mov	r0, r6
 81138c4:	f7fd fdd6 	bl	8111474 <_printf_i>
 81138c8:	e7ec      	b.n	81138a4 <_vfiprintf_r+0x1e4>
 81138ca:	bf00      	nop
 81138cc:	08114900 	.word	0x08114900
 81138d0:	08114a4c 	.word	0x08114a4c
 81138d4:	08114920 	.word	0x08114920
 81138d8:	081148e0 	.word	0x081148e0
 81138dc:	08114a52 	.word	0x08114a52
 81138e0:	08114a56 	.word	0x08114a56
 81138e4:	08110f09 	.word	0x08110f09
 81138e8:	0811369b 	.word	0x0811369b

081138ec <_sbrk_r>:
 81138ec:	b538      	push	{r3, r4, r5, lr}
 81138ee:	4c06      	ldr	r4, [pc, #24]	; (8113908 <_sbrk_r+0x1c>)
 81138f0:	2300      	movs	r3, #0
 81138f2:	4605      	mov	r5, r0
 81138f4:	4608      	mov	r0, r1
 81138f6:	6023      	str	r3, [r4, #0]
 81138f8:	f7ee fb00 	bl	8101efc <_sbrk>
 81138fc:	1c43      	adds	r3, r0, #1
 81138fe:	d102      	bne.n	8113906 <_sbrk_r+0x1a>
 8113900:	6823      	ldr	r3, [r4, #0]
 8113902:	b103      	cbz	r3, 8113906 <_sbrk_r+0x1a>
 8113904:	602b      	str	r3, [r5, #0]
 8113906:	bd38      	pop	{r3, r4, r5, pc}
 8113908:	1000a370 	.word	0x1000a370

0811390c <__sread>:
 811390c:	b510      	push	{r4, lr}
 811390e:	460c      	mov	r4, r1
 8113910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8113914:	f000 f8e2 	bl	8113adc <_read_r>
 8113918:	2800      	cmp	r0, #0
 811391a:	bfab      	itete	ge
 811391c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 811391e:	89a3      	ldrhlt	r3, [r4, #12]
 8113920:	181b      	addge	r3, r3, r0
 8113922:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8113926:	bfac      	ite	ge
 8113928:	6563      	strge	r3, [r4, #84]	; 0x54
 811392a:	81a3      	strhlt	r3, [r4, #12]
 811392c:	bd10      	pop	{r4, pc}

0811392e <__swrite>:
 811392e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8113932:	461f      	mov	r7, r3
 8113934:	898b      	ldrh	r3, [r1, #12]
 8113936:	05db      	lsls	r3, r3, #23
 8113938:	4605      	mov	r5, r0
 811393a:	460c      	mov	r4, r1
 811393c:	4616      	mov	r6, r2
 811393e:	d505      	bpl.n	811394c <__swrite+0x1e>
 8113940:	2302      	movs	r3, #2
 8113942:	2200      	movs	r2, #0
 8113944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8113948:	f000 f874 	bl	8113a34 <_lseek_r>
 811394c:	89a3      	ldrh	r3, [r4, #12]
 811394e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8113952:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8113956:	81a3      	strh	r3, [r4, #12]
 8113958:	4632      	mov	r2, r6
 811395a:	463b      	mov	r3, r7
 811395c:	4628      	mov	r0, r5
 811395e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8113962:	f000 b823 	b.w	81139ac <_write_r>

08113966 <__sseek>:
 8113966:	b510      	push	{r4, lr}
 8113968:	460c      	mov	r4, r1
 811396a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 811396e:	f000 f861 	bl	8113a34 <_lseek_r>
 8113972:	1c43      	adds	r3, r0, #1
 8113974:	89a3      	ldrh	r3, [r4, #12]
 8113976:	bf15      	itete	ne
 8113978:	6560      	strne	r0, [r4, #84]	; 0x54
 811397a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 811397e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8113982:	81a3      	strheq	r3, [r4, #12]
 8113984:	bf18      	it	ne
 8113986:	81a3      	strhne	r3, [r4, #12]
 8113988:	bd10      	pop	{r4, pc}

0811398a <__sclose>:
 811398a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 811398e:	f000 b81f 	b.w	81139d0 <_close_r>

08113992 <__ascii_wctomb>:
 8113992:	b149      	cbz	r1, 81139a8 <__ascii_wctomb+0x16>
 8113994:	2aff      	cmp	r2, #255	; 0xff
 8113996:	bf85      	ittet	hi
 8113998:	238a      	movhi	r3, #138	; 0x8a
 811399a:	6003      	strhi	r3, [r0, #0]
 811399c:	700a      	strbls	r2, [r1, #0]
 811399e:	f04f 30ff 	movhi.w	r0, #4294967295
 81139a2:	bf98      	it	ls
 81139a4:	2001      	movls	r0, #1
 81139a6:	4770      	bx	lr
 81139a8:	4608      	mov	r0, r1
 81139aa:	4770      	bx	lr

081139ac <_write_r>:
 81139ac:	b538      	push	{r3, r4, r5, lr}
 81139ae:	4c07      	ldr	r4, [pc, #28]	; (81139cc <_write_r+0x20>)
 81139b0:	4605      	mov	r5, r0
 81139b2:	4608      	mov	r0, r1
 81139b4:	4611      	mov	r1, r2
 81139b6:	2200      	movs	r2, #0
 81139b8:	6022      	str	r2, [r4, #0]
 81139ba:	461a      	mov	r2, r3
 81139bc:	f7ee fa4d 	bl	8101e5a <_write>
 81139c0:	1c43      	adds	r3, r0, #1
 81139c2:	d102      	bne.n	81139ca <_write_r+0x1e>
 81139c4:	6823      	ldr	r3, [r4, #0]
 81139c6:	b103      	cbz	r3, 81139ca <_write_r+0x1e>
 81139c8:	602b      	str	r3, [r5, #0]
 81139ca:	bd38      	pop	{r3, r4, r5, pc}
 81139cc:	1000a370 	.word	0x1000a370

081139d0 <_close_r>:
 81139d0:	b538      	push	{r3, r4, r5, lr}
 81139d2:	4c06      	ldr	r4, [pc, #24]	; (81139ec <_close_r+0x1c>)
 81139d4:	2300      	movs	r3, #0
 81139d6:	4605      	mov	r5, r0
 81139d8:	4608      	mov	r0, r1
 81139da:	6023      	str	r3, [r4, #0]
 81139dc:	f7ee fa59 	bl	8101e92 <_close>
 81139e0:	1c43      	adds	r3, r0, #1
 81139e2:	d102      	bne.n	81139ea <_close_r+0x1a>
 81139e4:	6823      	ldr	r3, [r4, #0]
 81139e6:	b103      	cbz	r3, 81139ea <_close_r+0x1a>
 81139e8:	602b      	str	r3, [r5, #0]
 81139ea:	bd38      	pop	{r3, r4, r5, pc}
 81139ec:	1000a370 	.word	0x1000a370

081139f0 <_fstat_r>:
 81139f0:	b538      	push	{r3, r4, r5, lr}
 81139f2:	4c07      	ldr	r4, [pc, #28]	; (8113a10 <_fstat_r+0x20>)
 81139f4:	2300      	movs	r3, #0
 81139f6:	4605      	mov	r5, r0
 81139f8:	4608      	mov	r0, r1
 81139fa:	4611      	mov	r1, r2
 81139fc:	6023      	str	r3, [r4, #0]
 81139fe:	f7ee fa54 	bl	8101eaa <_fstat>
 8113a02:	1c43      	adds	r3, r0, #1
 8113a04:	d102      	bne.n	8113a0c <_fstat_r+0x1c>
 8113a06:	6823      	ldr	r3, [r4, #0]
 8113a08:	b103      	cbz	r3, 8113a0c <_fstat_r+0x1c>
 8113a0a:	602b      	str	r3, [r5, #0]
 8113a0c:	bd38      	pop	{r3, r4, r5, pc}
 8113a0e:	bf00      	nop
 8113a10:	1000a370 	.word	0x1000a370

08113a14 <_isatty_r>:
 8113a14:	b538      	push	{r3, r4, r5, lr}
 8113a16:	4c06      	ldr	r4, [pc, #24]	; (8113a30 <_isatty_r+0x1c>)
 8113a18:	2300      	movs	r3, #0
 8113a1a:	4605      	mov	r5, r0
 8113a1c:	4608      	mov	r0, r1
 8113a1e:	6023      	str	r3, [r4, #0]
 8113a20:	f7ee fa53 	bl	8101eca <_isatty>
 8113a24:	1c43      	adds	r3, r0, #1
 8113a26:	d102      	bne.n	8113a2e <_isatty_r+0x1a>
 8113a28:	6823      	ldr	r3, [r4, #0]
 8113a2a:	b103      	cbz	r3, 8113a2e <_isatty_r+0x1a>
 8113a2c:	602b      	str	r3, [r5, #0]
 8113a2e:	bd38      	pop	{r3, r4, r5, pc}
 8113a30:	1000a370 	.word	0x1000a370

08113a34 <_lseek_r>:
 8113a34:	b538      	push	{r3, r4, r5, lr}
 8113a36:	4c07      	ldr	r4, [pc, #28]	; (8113a54 <_lseek_r+0x20>)
 8113a38:	4605      	mov	r5, r0
 8113a3a:	4608      	mov	r0, r1
 8113a3c:	4611      	mov	r1, r2
 8113a3e:	2200      	movs	r2, #0
 8113a40:	6022      	str	r2, [r4, #0]
 8113a42:	461a      	mov	r2, r3
 8113a44:	f7ee fa4c 	bl	8101ee0 <_lseek>
 8113a48:	1c43      	adds	r3, r0, #1
 8113a4a:	d102      	bne.n	8113a52 <_lseek_r+0x1e>
 8113a4c:	6823      	ldr	r3, [r4, #0]
 8113a4e:	b103      	cbz	r3, 8113a52 <_lseek_r+0x1e>
 8113a50:	602b      	str	r3, [r5, #0]
 8113a52:	bd38      	pop	{r3, r4, r5, pc}
 8113a54:	1000a370 	.word	0x1000a370

08113a58 <memmove>:
 8113a58:	4288      	cmp	r0, r1
 8113a5a:	b510      	push	{r4, lr}
 8113a5c:	eb01 0302 	add.w	r3, r1, r2
 8113a60:	d807      	bhi.n	8113a72 <memmove+0x1a>
 8113a62:	1e42      	subs	r2, r0, #1
 8113a64:	4299      	cmp	r1, r3
 8113a66:	d00a      	beq.n	8113a7e <memmove+0x26>
 8113a68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8113a6c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8113a70:	e7f8      	b.n	8113a64 <memmove+0xc>
 8113a72:	4283      	cmp	r3, r0
 8113a74:	d9f5      	bls.n	8113a62 <memmove+0xa>
 8113a76:	1881      	adds	r1, r0, r2
 8113a78:	1ad2      	subs	r2, r2, r3
 8113a7a:	42d3      	cmn	r3, r2
 8113a7c:	d100      	bne.n	8113a80 <memmove+0x28>
 8113a7e:	bd10      	pop	{r4, pc}
 8113a80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8113a84:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8113a88:	e7f7      	b.n	8113a7a <memmove+0x22>

08113a8a <__malloc_lock>:
 8113a8a:	4770      	bx	lr

08113a8c <__malloc_unlock>:
 8113a8c:	4770      	bx	lr

08113a8e <_realloc_r>:
 8113a8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8113a90:	4607      	mov	r7, r0
 8113a92:	4614      	mov	r4, r2
 8113a94:	460e      	mov	r6, r1
 8113a96:	b921      	cbnz	r1, 8113aa2 <_realloc_r+0x14>
 8113a98:	4611      	mov	r1, r2
 8113a9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8113a9e:	f7ff bc39 	b.w	8113314 <_malloc_r>
 8113aa2:	b922      	cbnz	r2, 8113aae <_realloc_r+0x20>
 8113aa4:	f7ff fbe8 	bl	8113278 <_free_r>
 8113aa8:	4625      	mov	r5, r4
 8113aaa:	4628      	mov	r0, r5
 8113aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8113aae:	f000 f827 	bl	8113b00 <_malloc_usable_size_r>
 8113ab2:	42a0      	cmp	r0, r4
 8113ab4:	d20f      	bcs.n	8113ad6 <_realloc_r+0x48>
 8113ab6:	4621      	mov	r1, r4
 8113ab8:	4638      	mov	r0, r7
 8113aba:	f7ff fc2b 	bl	8113314 <_malloc_r>
 8113abe:	4605      	mov	r5, r0
 8113ac0:	2800      	cmp	r0, #0
 8113ac2:	d0f2      	beq.n	8113aaa <_realloc_r+0x1c>
 8113ac4:	4631      	mov	r1, r6
 8113ac6:	4622      	mov	r2, r4
 8113ac8:	f7fd f976 	bl	8110db8 <memcpy>
 8113acc:	4631      	mov	r1, r6
 8113ace:	4638      	mov	r0, r7
 8113ad0:	f7ff fbd2 	bl	8113278 <_free_r>
 8113ad4:	e7e9      	b.n	8113aaa <_realloc_r+0x1c>
 8113ad6:	4635      	mov	r5, r6
 8113ad8:	e7e7      	b.n	8113aaa <_realloc_r+0x1c>
	...

08113adc <_read_r>:
 8113adc:	b538      	push	{r3, r4, r5, lr}
 8113ade:	4c07      	ldr	r4, [pc, #28]	; (8113afc <_read_r+0x20>)
 8113ae0:	4605      	mov	r5, r0
 8113ae2:	4608      	mov	r0, r1
 8113ae4:	4611      	mov	r1, r2
 8113ae6:	2200      	movs	r2, #0
 8113ae8:	6022      	str	r2, [r4, #0]
 8113aea:	461a      	mov	r2, r3
 8113aec:	f7ee f998 	bl	8101e20 <_read>
 8113af0:	1c43      	adds	r3, r0, #1
 8113af2:	d102      	bne.n	8113afa <_read_r+0x1e>
 8113af4:	6823      	ldr	r3, [r4, #0]
 8113af6:	b103      	cbz	r3, 8113afa <_read_r+0x1e>
 8113af8:	602b      	str	r3, [r5, #0]
 8113afa:	bd38      	pop	{r3, r4, r5, pc}
 8113afc:	1000a370 	.word	0x1000a370

08113b00 <_malloc_usable_size_r>:
 8113b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8113b04:	1f18      	subs	r0, r3, #4
 8113b06:	2b00      	cmp	r3, #0
 8113b08:	bfbc      	itt	lt
 8113b0a:	580b      	ldrlt	r3, [r1, r0]
 8113b0c:	18c0      	addlt	r0, r0, r3
 8113b0e:	4770      	bx	lr

08113b10 <_init>:
 8113b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8113b12:	bf00      	nop
 8113b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8113b16:	bc08      	pop	{r3}
 8113b18:	469e      	mov	lr, r3
 8113b1a:	4770      	bx	lr

08113b1c <_fini>:
 8113b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8113b1e:	bf00      	nop
 8113b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8113b22:	bc08      	pop	{r3}
 8113b24:	469e      	mov	lr, r3
 8113b26:	4770      	bx	lr
