Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  8 19:34:49 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.420        0.000                      0                  655        0.102        0.000                      0                  655        4.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.420        0.000                      0                  655        0.102        0.000                      0                  655        4.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 4.979ns (53.326%)  route 4.358ns (46.674%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.652    12.797    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=3, routed)           0.452    13.373    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4/O
                         net (fo=1, routed)           0.466    13.963    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.403    14.490    masterTest/test_mult/mult_n_7
    SLICE_X54Y39         FDSE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.855    masterTest/test_mult/CLK
    SLICE_X54Y39         FDSE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y39         FDSE (Setup_fdse_C_CE)      -0.169    14.910    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.490    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 4.979ns (53.558%)  route 4.317ns (46.442%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.652    12.797    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=3, routed)           0.452    13.373    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4/O
                         net (fo=1, routed)           0.466    13.963    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.363    14.450    masterTest/test_mult/mult_n_7
    SLICE_X55Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.855    masterTest/test_mult/CLK
    SLICE_X55Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[1]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X55Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.874    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 4.979ns (53.558%)  route 4.317ns (46.442%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.652    12.797    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=3, routed)           0.452    13.373    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4/O
                         net (fo=1, routed)           0.466    13.963    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.363    14.450    masterTest/test_mult/mult_n_7
    SLICE_X55Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.855    masterTest/test_mult/CLK
    SLICE_X55Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X55Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.874    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 4.979ns (53.558%)  route 4.317ns (46.442%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.652    12.797    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=3, routed)           0.452    13.373    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4/O
                         net (fo=1, routed)           0.466    13.963    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.363    14.450    masterTest/test_mult/mult_n_7
    SLICE_X54Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.855    masterTest/test_mult/CLK
    SLICE_X54Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[3]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y40         FDRE (Setup_fdre_C_CE)      -0.169    14.910    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 4.979ns (53.558%)  route 4.317ns (46.442%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.652    12.797    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=3, routed)           0.452    13.373    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4/O
                         net (fo=1, routed)           0.466    13.963    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.363    14.450    masterTest/test_mult/mult_n_7
    SLICE_X54Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.855    masterTest/test_mult/CLK
    SLICE_X54Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y40         FDRE (Setup_fdre_C_CE)      -0.169    14.910    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 4.979ns (53.558%)  route 4.317ns (46.442%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.652    12.797    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=3, routed)           0.452    13.373    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4/O
                         net (fo=1, routed)           0.466    13.963    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.363    14.450    masterTest/test_mult/mult_n_7
    SLICE_X54Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.855    masterTest/test_mult/CLK
    SLICE_X54Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[7]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y40         FDRE (Setup_fdre_C_CE)      -0.169    14.910    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 4.979ns (53.586%)  route 4.313ns (46.414%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.652    12.797    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=3, routed)           0.452    13.373    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4/O
                         net (fo=1, routed)           0.466    13.963    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.358    14.445    masterTest/test_mult/mult_n_7
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.451    14.856    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                         clock pessimism              0.297    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X56Y39         FDRE (Setup_fdre_C_CE)      -0.169    14.949    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 4.979ns (53.586%)  route 4.313ns (46.414%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.652    12.797    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2/O
                         net (fo=3, routed)           0.452    13.373    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_2_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4/O
                         net (fo=1, routed)           0.466    13.963    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_4_n_0
    SLICE_X54Y39         LUT5 (Prop_lut5_I2_O)        0.124    14.087 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_1/O
                         net (fo=8, routed)           0.358    14.445    masterTest/test_mult/mult_n_7
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.451    14.856    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]/C
                         clock pessimism              0.297    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X56Y39         FDRE (Setup_fdre_C_CE)      -0.169    14.949    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 4.979ns (53.819%)  route 4.272ns (46.181%))
  Logic Levels:           6  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 r  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.718    12.863    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124    12.987 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[3]_i_2/O
                         net (fo=2, routed)           0.507    13.494    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[3]_i_2_n_0
    SLICE_X55Y40         LUT4 (Prop_lut4_I0_O)        0.124    13.618 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_3/O
                         net (fo=1, routed)           0.663    14.281    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_3_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.405 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_1/O
                         net (fo=1, routed)           0.000    14.405    masterTest/test_mult/mult_n_1
    SLICE_X54Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.855    masterTest/test_mult/CLK
    SLICE_X54Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)        0.077    15.156    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 4.979ns (56.406%)  route 3.848ns (43.594%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.569     5.153    masterTest/test_mult/CLK
    SLICE_X56Y39         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[4]/Q
                         net (fo=28, routed)          0.905     6.576    masterTest/test_mult/mult/Q[4]
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.700 r  masterTest/test_mult/mult/p0_i_4/O
                         net (fo=1, routed)           0.394     7.094    masterTest/test_mult/mult/p0_i_4_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841    10.935 f  masterTest/test_mult/mult/p0/P[13]
                         net (fo=4, routed)           1.086    12.021    masterTest/test_mult/mult/p0_n_92
    SLICE_X55Y40         LUT4 (Prop_lut4_I1_O)        0.124    12.145 f  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9/O
                         net (fo=6, routed)           0.617    12.762    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[7]_i_9_n_0
    SLICE_X57Y40         LUT5 (Prop_lut5_I0_O)        0.124    12.886 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_8/O
                         net (fo=2, routed)           0.435    13.321    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.445 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_4/O
                         net (fo=2, routed)           0.411    13.856    masterTest/test_mult/mult/FSM_onehot_M_testMult_q[6]_i_4_n_0
    SLICE_X55Y40         LUT2 (Prop_lut2_I1_O)        0.124    13.980 r  masterTest/test_mult/mult/FSM_onehot_M_testMult_q[2]_i_1/O
                         net (fo=1, routed)           0.000    13.980    masterTest/test_mult/mult_n_4
    SLICE_X55Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.450    14.855    masterTest/test_mult/CLK
    SLICE_X55Y40         FDRE                                         r  masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.029    15.108    masterTest/test_mult/FSM_onehot_M_testMult_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  1.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.052    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.055    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 masterTest/test_mult/M_product_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.110%)  route 0.113ns (37.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.566     1.510    masterTest/test_mult/CLK
    SLICE_X55Y43         FDRE                                         r  masterTest/test_mult/M_product_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  masterTest/test_mult/M_product_q_reg[12]/Q
                         net (fo=1, routed)           0.113     1.764    masterTest/shrTest/M_s_reg_q_reg[15][11]
    SLICE_X56Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  masterTest/shrTest/M_s_reg_q[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.809    masterTest/M_s_reg_d[12]
    SLICE_X56Y44         FDRE                                         r  masterTest/M_s_reg_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.837     2.027    masterTest/CLK
    SLICE_X56Y44         FDRE                                         r  masterTest/M_s_reg_q_reg[12]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.121     1.668    masterTest/M_s_reg_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.066 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.066    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 masterTest/moduleButton/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/test_mult/edge_detector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.475%)  route 0.338ns (64.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.595     1.539    masterTest/moduleButton/CLK
    SLICE_X61Y48         FDRE                                         r  masterTest/moduleButton/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  masterTest/moduleButton/M_last_q_reg/Q
                         net (fo=12, routed)          0.338     2.018    masterTest/moduleButton/M_last_q_reg_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.063 r  masterTest/moduleButton/M_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     2.063    masterTest/test_mult/edge_detector/M_last_q_reg_1
    SLICE_X62Y50         FDRE                                         r  masterTest/test_mult/edge_detector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.054    masterTest/test_mult/edge_detector/CLK
    SLICE_X62Y50         FDRE                                         r  masterTest/test_mult/edge_detector/M_last_q_reg/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.091     1.900    masterTest/test_mult/edge_detector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 masterTest/shrTest/M_s_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.566     1.510    masterTest/shrTest/CLK
    SLICE_X55Y45         FDRE                                         r  masterTest/shrTest/M_s_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  masterTest/shrTest/M_s_reg_q_reg[6]/Q
                         net (fo=2, routed)           0.117     1.768    masterTest/shrTest/M_shrTest_s[6]
    SLICE_X54Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  masterTest/shrTest/M_s_reg_q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.813    masterTest/M_s_reg_d[4]
    SLICE_X54Y44         FDRE                                         r  masterTest/M_s_reg_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.837     2.027    masterTest/CLK
    SLICE_X54Y44         FDRE                                         r  masterTest/M_s_reg_q_reg[4]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.121     1.647    masterTest/M_s_reg_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.596     1.540    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.962    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.091 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.091    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.864     2.054    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X63Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y53   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y39   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   masterTest/M_flag_reg_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   masterTest/M_flag_reg_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   masterTest/M_flag_reg_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   masterTest/M_s_reg_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   masterTest/M_s_reg_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   masterTest/M_s_reg_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C



