{
  "module_name": "crypto4xx_reg_def.h",
  "hash_id": "6a6f8a862c7c1d85d3a8c4afc628d13354fad45aaa01df1d6f459850faf4d317",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/amcc/crypto4xx_reg_def.h",
  "human_readable_source": " \n \n\n#ifndef __CRYPTO4XX_REG_DEF_H__\n#define __CRYPTO4XX_REG_DEF_H__\n\n \n#define CRYPTO4XX_DESCRIPTOR\t\t\t0x00000000\n#define CRYPTO4XX_CTRL_STAT\t\t\t0x00000000\n#define CRYPTO4XX_SOURCE\t\t\t0x00000004\n#define CRYPTO4XX_DEST\t\t\t\t0x00000008\n#define CRYPTO4XX_SA\t\t\t\t0x0000000C\n#define CRYPTO4XX_SA_LENGTH\t\t\t0x00000010\n#define CRYPTO4XX_LENGTH\t\t\t0x00000014\n\n#define CRYPTO4XX_PE_DMA_CFG\t\t\t0x00000040\n#define CRYPTO4XX_PE_DMA_STAT\t\t\t0x00000044\n#define CRYPTO4XX_PDR_BASE\t\t\t0x00000048\n#define CRYPTO4XX_RDR_BASE\t\t\t0x0000004c\n#define CRYPTO4XX_RING_SIZE\t\t\t0x00000050\n#define CRYPTO4XX_RING_CTRL\t\t\t0x00000054\n#define CRYPTO4XX_INT_RING_STAT\t\t\t0x00000058\n#define CRYPTO4XX_EXT_RING_STAT\t\t\t0x0000005c\n#define CRYPTO4XX_IO_THRESHOLD\t\t\t0x00000060\n#define CRYPTO4XX_GATH_RING_BASE\t\t0x00000064\n#define CRYPTO4XX_SCAT_RING_BASE\t\t0x00000068\n#define CRYPTO4XX_PART_RING_SIZE\t\t0x0000006c\n#define CRYPTO4XX_PART_RING_CFG\t\t        0x00000070\n\n#define CRYPTO4XX_PDR_BASE_UADDR\t\t0x00000080\n#define CRYPTO4XX_RDR_BASE_UADDR\t\t0x00000084\n#define CRYPTO4XX_PKT_SRC_UADDR\t\t\t0x00000088\n#define CRYPTO4XX_PKT_DEST_UADDR\t\t0x0000008c\n#define CRYPTO4XX_SA_UADDR\t\t\t0x00000090\n#define CRYPTO4XX_GATH_RING_BASE_UADDR\t\t0x000000A0\n#define CRYPTO4XX_SCAT_RING_BASE_UADDR\t\t0x000000A4\n\n#define CRYPTO4XX_SEQ_RD\t\t\t0x00000408\n#define CRYPTO4XX_SEQ_MASK_RD\t\t\t0x0000040C\n\n#define CRYPTO4XX_SA_CMD_0\t\t\t0x00010600\n#define CRYPTO4XX_SA_CMD_1\t\t\t0x00010604\n\n#define CRYPTO4XX_STATE_PTR\t\t\t0x000106dc\n#define CRYPTO4XX_STATE_IV\t\t\t0x00010700\n#define CRYPTO4XX_STATE_HASH_BYTE_CNT_0\t\t0x00010710\n#define CRYPTO4XX_STATE_HASH_BYTE_CNT_1\t\t0x00010714\n\n#define CRYPTO4XX_STATE_IDIGEST_0\t\t0x00010718\n#define CRYPTO4XX_STATE_IDIGEST_1\t\t0x0001071c\n\n#define CRYPTO4XX_DATA_IN\t\t\t0x00018000\n#define CRYPTO4XX_DATA_OUT\t\t\t0x0001c000\n\n#define CRYPTO4XX_INT_UNMASK_STAT\t\t0x000500a0\n#define CRYPTO4XX_INT_MASK_STAT\t\t\t0x000500a4\n#define CRYPTO4XX_INT_CLR\t\t\t0x000500a4\n#define CRYPTO4XX_INT_EN\t\t\t0x000500a8\n\n#define CRYPTO4XX_INT_PKA\t\t\t0x00000002\n#define CRYPTO4XX_INT_PDR_DONE\t\t\t0x00008000\n#define CRYPTO4XX_INT_MA_WR_ERR\t\t\t0x00020000\n#define CRYPTO4XX_INT_MA_RD_ERR\t\t\t0x00010000\n#define CRYPTO4XX_INT_PE_ERR\t\t\t0x00000200\n#define CRYPTO4XX_INT_USER_DMA_ERR\t\t0x00000040\n#define CRYPTO4XX_INT_SLAVE_ERR\t\t\t0x00000010\n#define CRYPTO4XX_INT_MASTER_ERR\t\t0x00000008\n#define CRYPTO4XX_INT_ERROR\t\t\t0x00030258\n\n#define CRYPTO4XX_INT_CFG\t\t\t0x000500ac\n#define CRYPTO4XX_INT_DESCR_RD\t\t\t0x000500b0\n#define CRYPTO4XX_INT_DESCR_CNT\t\t\t0x000500b4\n#define CRYPTO4XX_INT_TIMEOUT_CNT\t\t0x000500b8\n\n#define CRYPTO4XX_DEVICE_CTRL\t\t\t0x00060080\n#define CRYPTO4XX_DEVICE_ID\t\t\t0x00060084\n#define CRYPTO4XX_DEVICE_INFO\t\t\t0x00060088\n#define CRYPTO4XX_DMA_USER_SRC\t\t\t0x00060094\n#define CRYPTO4XX_DMA_USER_DEST\t\t\t0x00060098\n#define CRYPTO4XX_DMA_USER_CMD\t\t\t0x0006009C\n\n#define CRYPTO4XX_DMA_CFG\t        \t0x000600d4\n#define CRYPTO4XX_BYTE_ORDER_CFG \t\t0x000600d8\n#define CRYPTO4XX_ENDIAN_CFG\t\t\t0x000600d8\n\n#define CRYPTO4XX_PRNG_STAT\t\t\t0x00070000\n#define CRYPTO4XX_PRNG_STAT_BUSY\t\t0x1\n#define CRYPTO4XX_PRNG_CTRL\t\t\t0x00070004\n#define CRYPTO4XX_PRNG_SEED_L\t\t\t0x00070008\n#define CRYPTO4XX_PRNG_SEED_H\t\t\t0x0007000c\n\n#define CRYPTO4XX_PRNG_RES_0\t\t\t0x00070020\n#define CRYPTO4XX_PRNG_RES_1\t\t\t0x00070024\n#define CRYPTO4XX_PRNG_RES_2\t\t\t0x00070028\n#define CRYPTO4XX_PRNG_RES_3\t\t\t0x0007002C\n\n#define CRYPTO4XX_PRNG_LFSR_L\t\t\t0x00070030\n#define CRYPTO4XX_PRNG_LFSR_H\t\t\t0x00070034\n\n \n#define PPC4XX_PDR_POLL\t\t\t\t0x3ff\n#define PPC4XX_OUTPUT_THRESHOLD\t\t\t2\n#define PPC4XX_INPUT_THRESHOLD\t\t\t2\n#define PPC4XX_PD_SIZE\t\t\t\t6\n#define PPC4XX_CTX_DONE_INT\t\t\t0x2000\n#define PPC4XX_PD_DONE_INT\t\t\t0x8000\n#define PPC4XX_TMO_ERR_INT\t\t\t0x40000\n#define PPC4XX_BYTE_ORDER\t\t\t0x22222\n#define PPC4XX_INTERRUPT_CLR\t\t\t0x3ffff\n#define PPC4XX_PRNG_CTRL_AUTO_EN\t\t0x3\n#define PPC4XX_DC_3DES_EN\t\t\t1\n#define PPC4XX_TRNG_EN\t\t\t\t0x00020000\n#define PPC4XX_INT_DESCR_CNT\t\t\t7\n#define PPC4XX_INT_TIMEOUT_CNT\t\t\t0\n#define PPC4XX_INT_TIMEOUT_CNT_REVB\t\t0x3FF\n#define PPC4XX_INT_CFG\t\t\t\t1\n \n#define PPC4XX_RING_RETRY\t\t\t100\n#define PPC4XX_RING_POLL\t\t\t100\n#define PPC4XX_SDR_SIZE\t\t\t\tPPC4XX_NUM_SD\n#define PPC4XX_GDR_SIZE\t\t\t\tPPC4XX_NUM_GD\n\n \n#define CRYPTO4XX_DMA_CFG_OFFSET\t\t0x40\nunion ce_pe_dma_cfg {\n\tstruct {\n\t\tu32 rsv:7;\n\t\tu32 dir_host:1;\n\t\tu32 rsv1:2;\n\t\tu32 bo_td_en:1;\n\t\tu32 dis_pdr_upd:1;\n\t\tu32 bo_sgpd_en:1;\n\t\tu32 bo_data_en:1;\n\t\tu32 bo_sa_en:1;\n\t\tu32 bo_pd_en:1;\n\t\tu32 rsv2:4;\n\t\tu32 dynamic_sa_en:1;\n\t\tu32 pdr_mode:2;\n\t\tu32 pe_mode:1;\n\t\tu32 rsv3:5;\n\t\tu32 reset_sg:1;\n\t\tu32 reset_pdr:1;\n\t\tu32 reset_pe:1;\n\t} bf;\n    u32 w;\n} __attribute__((packed));\n\n#define CRYPTO4XX_PDR_BASE_OFFSET\t\t0x48\n#define CRYPTO4XX_RDR_BASE_OFFSET\t\t0x4c\n#define CRYPTO4XX_RING_SIZE_OFFSET\t\t0x50\nunion ce_ring_size {\n\tstruct {\n\t\tu32 ring_offset:16;\n\t\tu32 rsv:6;\n\t\tu32 ring_size:10;\n\t} bf;\n    u32 w;\n} __attribute__((packed));\n\n#define CRYPTO4XX_RING_CONTROL_OFFSET\t\t0x54\nunion ce_ring_control {\n\tstruct {\n\t\tu32 continuous:1;\n\t\tu32 rsv:5;\n\t\tu32 ring_retry_divisor:10;\n\t\tu32 rsv1:4;\n\t\tu32 ring_poll_divisor:10;\n\t} bf;\n    u32 w;\n} __attribute__((packed));\n\n#define CRYPTO4XX_IO_THRESHOLD_OFFSET\t\t0x60\nunion ce_io_threshold {\n\tstruct {\n\t\tu32 rsv:6;\n\t\tu32 output_threshold:10;\n\t\tu32 rsv1:6;\n\t\tu32 input_threshold:10;\n\t} bf;\n    u32 w;\n} __attribute__((packed));\n\n#define CRYPTO4XX_GATHER_RING_BASE_OFFSET\t0x64\n#define CRYPTO4XX_SCATTER_RING_BASE_OFFSET\t0x68\n\nunion ce_part_ring_size  {\n\tstruct {\n\t\tu32 sdr_size:16;\n\t\tu32 gdr_size:16;\n\t} bf;\n    u32 w;\n} __attribute__((packed));\n\n#define MAX_BURST_SIZE_32\t\t\t0\n#define MAX_BURST_SIZE_64\t\t\t1\n#define MAX_BURST_SIZE_128\t\t\t2\n#define MAX_BURST_SIZE_256\t\t\t3\n\n \nstruct gd_ctl_len {\n\tu32 len:16;\n\tu32 rsv:14;\n\tu32 done:1;\n\tu32 ready:1;\n} __attribute__((packed));\n\nstruct ce_gd {\n\tu32 ptr;\n\tstruct gd_ctl_len ctl_len;\n} __attribute__((packed));\n\nstruct sd_ctl {\n\tu32 ctl:30;\n\tu32 done:1;\n\tu32 rdy:1;\n} __attribute__((packed));\n\nstruct ce_sd {\n    u32 ptr;\n\tstruct sd_ctl ctl;\n} __attribute__((packed));\n\n#define PD_PAD_CTL_32\t0x10\n#define PD_PAD_CTL_64\t0x20\n#define PD_PAD_CTL_128\t0x40\n#define PD_PAD_CTL_256\t0x80\nunion ce_pd_ctl {\n\tstruct {\n\t\tu32 pd_pad_ctl:8;\n\t\tu32 status:8;\n\t\tu32 next_hdr:8;\n\t\tu32 rsv:2;\n\t\tu32 cached_sa:1;\n\t\tu32 hash_final:1;\n\t\tu32 init_arc4:1;\n\t\tu32 rsv1:1;\n\t\tu32 pe_done:1;\n\t\tu32 host_ready:1;\n\t} bf;\n\tu32 w;\n} __attribute__((packed));\n#define PD_CTL_HASH_FINAL\tBIT(4)\n#define PD_CTL_PE_DONE\t\tBIT(1)\n#define PD_CTL_HOST_READY\tBIT(0)\n\nunion ce_pd_ctl_len {\n\tstruct {\n\t\tu32 bypass:8;\n\t\tu32 pe_done:1;\n\t\tu32 host_ready:1;\n\t\tu32 rsv:2;\n\t\tu32 pkt_len:20;\n\t} bf;\n\tu32 w;\n} __attribute__((packed));\n\nstruct ce_pd {\n\tunion ce_pd_ctl   pd_ctl;\n\tu32 src;\n\tu32 dest;\n\tu32 sa;                  \n\tu32 sa_len;              \n\tunion ce_pd_ctl_len pd_ctl_len;\n\n} __attribute__((packed));\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}