{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669058757631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669058757631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:25:57 2022 " "Processing started: Mon Nov 21 13:25:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669058757631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058757631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058757644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669058758811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669058758812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part02/onoffswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part02/onoffswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffSwitch " "Found entity 1: OnOffSwitch" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058771239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058771239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../../../LAB08/OnOffToggle/OnOffToggle.v" "" { Text "F:/MyCSE2441Labs/LAB08/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058771257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058771257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part01/onehzclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part01/onehzclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneHzclock " "Found entity 1: oneHzclock" {  } { { "../../../LAB08/Part01/oneHzclock.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058771284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058771284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part00/dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part00/dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058771304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058771304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/tpg/tpg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/tpg/tpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TPG " "Found entity 1: TPG" {  } { { "../../Part #2/TPG/TPG.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058771337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058771337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/habehav/habehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/habehav/habehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAbehav " "Found entity 1: HAbehav" {  } { { "../../HAbehav/HAbehav.v" "" { Text "F:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058771370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058771370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/bcdconverter/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/bcdconverter/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDConverter " "Found entity 1: BCDConverter" {  } { { "../../BCDConverter/BCDConverter.v" "" { Text "F:/MyCSE2441Labs/Lab10/BCDConverter/BCDConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058771394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058771394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../../TwosComplement/TwosComplement.v" "" { Text "F:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058771420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058771420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058773353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058773353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/signmagnitude/signmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/signmagnitude/signmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitude " "Found entity 1: SignMagnitude" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058775271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058775271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/pipo/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/pipo/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "../PIPO/PIPO.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/PIPO/PIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058775316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058775316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058777230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058777230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/four2onemux/four2onemux.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/four2onemux/four2onemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four2OneMUX " "Found entity 1: Four2OneMUX" {  } { { "../Four2OneMUX/Four2OneMUX.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Four2OneMUX/Four2OneMUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058779139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058779139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/eightbitcounter/eightbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/eightbitcounter/eightbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitCounter " "Found entity 1: EightBitCounter" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058779185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058779185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "../Binary2BCD/Binary2BCD.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Binary2BCD/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058781169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058781169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count oneHzclock.v(15) " "Verilog HDL Implicit Net warning at oneHzclock.v(15): created implicit net for \"count\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781169 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hundreds_out OutputUnit.v(90) " "Verilog HDL Implicit Net warning at OutputUnit.v(90): created implicit net for \"hundreds_out\"" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexedsevensegmentdisplays.v 1 1 " "Using design file multiplexedsevensegmentdisplays.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexedSevenSegmentDisplays " "Found entity 1: MultiplexedSevenSegmentDisplays" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058781360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669058781360 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COUNT multiplexedsevensegmentdisplays.v(43) " "Verilog HDL Implicit Net warning at multiplexedsevensegmentdisplays.v(43): created implicit net for \"COUNT\"" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiplexedSevenSegmentDisplays " "Elaborating entity \"MultiplexedSevenSegmentDisplays\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669058781362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TPG TPG:TPG_inst " "Elaborating entity \"TPG\" for hierarchy \"TPG:TPG_inst\"" {  } { { "multiplexedsevensegmentdisplays.v" "TPG_inst" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffSwitch TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst " "Elaborating entity \"OnOffSwitch\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\"" {  } { { "../../Part #2/TPG/TPG.v" "OnOffSwitch_inst" { Text "F:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHzclock TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst " "Elaborating entity \"oneHzclock\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\"" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "oneHzclock_inst" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5 " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div5" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10 " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div10" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div1000L" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058781575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst " "Elaborating entity \"OnOffToggle\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\"" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "OnOffToggle_inst" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058783536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitCounter TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst " "Elaborating entity \"EightBitCounter\" for hierarchy \"TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\"" {  } { { "../../Part #2/TPG/TPG.v" "EightBitCounter_inst" { Text "F:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058783645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:OutputUnit_inst " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:OutputUnit_inst\"" {  } { { "multiplexedsevensegmentdisplays.v" "OutputUnit_inst" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058783691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hundreds_out OutputUnit.v(90) " "Verilog HDL or VHDL warning at OutputUnit.v(90): object \"hundreds_out\" assigned a value but never read" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669058783728 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 OutputUnit.v(90) " "Verilog HDL assignment warning at OutputUnit.v(90): truncated value with size 4 to match size of target (1)" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669058783728 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out OutputUnit.v(4) " "Output port \"out\" at OutputUnit.v(4) has no driver" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669058783728 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hundred_out OutputUnit.v(6) " "Output port \"hundred_out\" at OutputUnit.v(6) has no driver" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669058783728 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement " "Elaborating entity \"TwosComplement\" for hierarchy \"OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\"" {  } { { "../../OutputUnit/OutputUnit.v" "twoscomplement" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058783745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAbehav OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\|HAbehav:s0 " "Elaborating entity \"HAbehav\" for hierarchy \"OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\|HAbehav:s0\"" {  } { { "../../TwosComplement/TwosComplement.v" "s0" { Text "F:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058783829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\"" {  } { { "../../OutputUnit/OutputUnit.v" "binary2BCD" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058783874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDConverter OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\|BCDConverter:m1 " "Elaborating entity \"BCDConverter\" for hierarchy \"OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\|BCDConverter:m1\"" {  } { { "../Binary2BCD/Binary2BCD.v" "m1" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Binary2BCD/Binary2BCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058783932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignMagnitude OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace " "Elaborating entity \"SignMagnitude\" for hierarchy \"OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\"" {  } { { "../../OutputUnit/OutputUnit.v" "OnesPlace" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058783980 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SignMagnitude.v(9) " "Verilog HDL Case Statement warning at SignMagnitude.v(9): incomplete case statement has no default case item" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669058784070 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669058784070 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669058784070 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669058784070 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669058784075 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669058784076 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669058784076 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669058784076 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g SignMagnitude.v(7) " "Inferred latch for \"g\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058784076 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f SignMagnitude.v(7) " "Inferred latch for \"f\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058784076 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e SignMagnitude.v(7) " "Inferred latch for \"e\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058784076 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d SignMagnitude.v(7) " "Inferred latch for \"d\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058784076 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c SignMagnitude.v(7) " "Inferred latch for \"c\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058784078 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b SignMagnitude.v(7) " "Inferred latch for \"b\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058784078 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a SignMagnitude.v(7) " "Inferred latch for \"a\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058784078 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divideXN:divideXN_5MHz " "Elaborating entity \"divideXN\" for hierarchy \"divideXN:divideXN_5MHz\"" {  } { { "multiplexedsevensegmentdisplays.v" "divideXN_5MHz" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058784087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 divideXN.v(14) " "Verilog HDL assignment warning at divideXN.v(14): truncated value with size 32 to match size of target (23)" {  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669058784137 "|MultiplexedSevenSegmentDisplays|divideXN:divideXN_5MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM_Controller " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM_Controller\"" {  } { { "multiplexedsevensegmentdisplays.v" "FSM_Controller" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058784137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO PIPO:BCDones_PIPO " "Elaborating entity \"PIPO\" for hierarchy \"PIPO:BCDones_PIPO\"" {  } { { "multiplexedsevensegmentdisplays.v" "BCDones_PIPO" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058784196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four2OneMUX Four2OneMUX:Four2OneMUX_inst " "Elaborating entity \"Four2OneMUX\" for hierarchy \"Four2OneMUX:Four2OneMUX_inst\"" {  } { { "multiplexedsevensegmentdisplays.v" "Four2OneMUX_inst" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058784288 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Four2OneMUX.v(12) " "Verilog HDL Case Statement warning at Four2OneMUX.v(12): case item expression never matches the case expression" {  } { { "../Four2OneMUX/Four2OneMUX.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Four2OneMUX/Four2OneMUX.v" 12 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1669058784386 "|MultiplexedSevenSegmentDisplays|Four2OneMUX:Four2OneMUX_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Four2OneMUX.v(13) " "Verilog HDL Case Statement warning at Four2OneMUX.v(13): case item expression never matches the case expression" {  } { { "../Four2OneMUX/Four2OneMUX.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Four2OneMUX/Four2OneMUX.v" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1669058784386 "|MultiplexedSevenSegmentDisplays|Four2OneMUX:Four2OneMUX_inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:SignsPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:SignsPlace\|g\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|g\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|f\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|e\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|d\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|c\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|b\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|a\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789577 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789577 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669058789580 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669058790134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|a " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790237 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|b " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790239 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|c " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790239 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|d " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790242 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|e " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790242 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|f " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790242 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|g " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790243 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|a " "Latch SignMagnitude:SignMagnitude_inst\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790243 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|b " "Latch SignMagnitude:SignMagnitude_inst\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790246 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|c " "Latch SignMagnitude:SignMagnitude_inst\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790246 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|d " "Latch SignMagnitude:SignMagnitude_inst\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790246 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|e " "Latch SignMagnitude:SignMagnitude_inst\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790247 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|f " "Latch SignMagnitude:SignMagnitude_inst\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790247 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|g " "Latch SignMagnitude:SignMagnitude_inst\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669058790247 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669058790247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669058790514 "|MultiplexedSevenSegmentDisplays|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669058790514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669058790634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669058793017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058793017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669058793774 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669058793774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669058793774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669058793774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669058794160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:26:34 2022 " "Processing ended: Mon Nov 21 13:26:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669058794160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669058794160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669058794160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058794160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669058798459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669058798476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:26:37 2022 " "Processing started: Mon Nov 21 13:26:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669058798476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669058798476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669058798476 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669058798715 ""}
{ "Info" "0" "" "Project  = MultiplexedSevenSegmentDisplays" {  } {  } 0 0 "Project  = MultiplexedSevenSegmentDisplays" 0 0 "Fitter" 0 0 1669058798717 ""}
{ "Info" "0" "" "Revision = MultiplexedSevenSegmentDisplays" {  } {  } 0 0 "Revision = MultiplexedSevenSegmentDisplays" 0 0 "Fitter" 0 0 1669058798717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669058799075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669058799076 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MultiplexedSevenSegmentDisplays 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"MultiplexedSevenSegmentDisplays\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669058799098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669058799224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669058799224 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669058799665 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669058799667 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669058799782 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669058799782 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669058799791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669058799791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669058799791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669058799791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669058799791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669058799791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669058799791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus-lite-20.1.1.720-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669058799791 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669058799791 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669058799791 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669058799791 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669058799791 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669058799791 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669058799801 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669058801428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultiplexedSevenSegmentDisplays.sdc " "Synopsys Design Constraints File file not found: 'MultiplexedSevenSegmentDisplays.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669058801431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669058801432 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datad  to: combout " "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datad  to: combout " "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datad  to: combout " "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: datac  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058801448 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1669058801448 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669058801468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669058801468 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669058801476 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669058801540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPO:BCDones_PIPO\|Q\[1\] " "Destination node PIPO:BCDones_PIPO\|Q\[1\]" {  } { { "../PIPO/PIPO.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/PIPO/PIPO.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669058801540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPO:BCDones_PIPO\|Q\[2\] " "Destination node PIPO:BCDones_PIPO\|Q\[2\]" {  } { { "../PIPO/PIPO.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/PIPO/PIPO.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669058801540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPO:BCDones_PIPO\|Q\[3\] " "Destination node PIPO:BCDones_PIPO\|Q\[3\]" {  } { { "../PIPO/PIPO.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/PIPO/PIPO.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669058801540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPO:BCDtens_PIPO\|Q\[1\] " "Destination node PIPO:BCDtens_PIPO\|Q\[1\]" {  } { { "../PIPO/PIPO.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/PIPO/PIPO.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669058801540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPO:BCDtens_PIPO\|Q\[2\] " "Destination node PIPO:BCDtens_PIPO\|Q\[2\]" {  } { { "../PIPO/PIPO.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/PIPO/PIPO.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669058801540 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PIPO:BCDtens_PIPO\|Q\[3\] " "Destination node PIPO:BCDtens_PIPO\|Q\[3\]" {  } { { "../PIPO/PIPO.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/PIPO/PIPO.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669058801540 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669058801540 ""}  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669058801540 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "Automatically promoted node TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669058801557 ""}  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669058801557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "Automatically promoted node TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669058801559 ""}  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669058801559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|WideOr1~0  " "Automatically promoted node OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|WideOr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669058801559 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669058801559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SignMagnitude:SignMagnitude_inst\|WideOr1~0  " "Automatically promoted node SignMagnitude:SignMagnitude_inst\|WideOr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669058801560 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669058801560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "Automatically promoted node TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669058801560 ""}  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669058801560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divideXN:divideXN_5MHz\|OUT  " "Automatically promoted node divideXN:divideXN_5MHz\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669058801560 ""}  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669058801560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669058804559 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669058804559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669058804567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669058804568 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669058804568 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669058804568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669058804568 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669058804571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669058804575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669058804575 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669058804575 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058804729 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669058804795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669058807523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058807700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669058807760 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669058813254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058813254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669058814640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669058818099 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669058818099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669058822417 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669058822417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058822434 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669058823151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669058823167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669058823933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669058823933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669058825025 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058825874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/output_files/MultiplexedSevenSegmentDisplays.fit.smsg " "Generated suppressed messages file F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/output_files/MultiplexedSevenSegmentDisplays.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669058826647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5649 " "Peak virtual memory: 5649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669058830159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:27:10 2022 " "Processing ended: Mon Nov 21 13:27:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669058830159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669058830159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669058830159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669058830159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669058832133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669058832137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:27:11 2022 " "Processing started: Mon Nov 21 13:27:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669058832137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669058832137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669058832137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669058832799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669058835814 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669058836104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669058842570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:27:22 2022 " "Processing ended: Mon Nov 21 13:27:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669058842570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669058842570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669058842570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669058842570 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669058843632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669058844638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669058844655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:27:24 2022 " "Processing started: Mon Nov 21 13:27:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669058844655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669058844655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays " "Command: quartus_sta MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669058844655 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669058844815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669058845217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669058845217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058845315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058845315 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669058846017 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultiplexedSevenSegmentDisplays.sdc " "Synopsys Design Constraints File file not found: 'MultiplexedSevenSegmentDisplays.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669058846281 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058846281 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ONOFF ONOFF " "create_clock -period 1.000 -name ONOFF ONOFF" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " "create_clock -period 1.000 -name TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideXN:divideXN_5MHz\|OUT divideXN:divideXN_5MHz\|OUT " "create_clock -period 1.000 -name divideXN:divideXN_5MHz\|OUT divideXN:divideXN_5MHz\|OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "create_clock -period 1.000 -name TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:FSM_Controller\|state\[0\] FSM:FSM_Controller\|state\[0\] " "create_clock -period 1.000 -name FSM:FSM_Controller\|state\[0\] FSM:FSM_Controller\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058846288 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058846288 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058846297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669058846297 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669058846315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058846315 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669058846315 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669058846457 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669058846514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669058846541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.062 " "Worst-case setup slack is -12.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.062             -83.326 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "  -12.062             -83.326 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.577            -134.708 CLOCK  " "  -10.577            -134.708 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.154             -54.939 FSM:FSM_Controller\|state\[0\]  " "   -8.154             -54.939 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669              -3.257 divideXN:divideXN_5MHz\|OUT  " "   -1.669              -3.257 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.510             -16.384 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.510             -16.384 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479             -16.049 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.479             -16.049 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.141              -6.305 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.141              -6.305 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -0.666 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -0.199              -0.666 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 ONOFF  " "    0.298               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058846589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.023               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "    0.087               0.000 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLOCK  " "    0.331               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.348               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 ONOFF  " "    0.393               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.428               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.433               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 FSM:FSM_Controller\|state\[0\]  " "    1.226               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 divideXN:divideXN_5MHz\|OUT  " "    1.281               0.000 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058846656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669058846719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669058846787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 CLOCK  " "   -3.000             -53.508 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 ONOFF  " "   -3.000              -4.403 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851            -253.304 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -2.851            -253.304 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 divideXN:divideXN_5MHz\|OUT  " "   -1.403              -2.806 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 FSM:FSM_Controller\|state\[0\]  " "    0.159               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058846864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058846864 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669058846961 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669058847034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669058848197 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058848671 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669058848671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058848692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669058848783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.229 " "Worst-case setup slack is -11.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.229             -77.309 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "  -11.229             -77.309 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.811            -122.473 CLOCK  " "   -9.811            -122.473 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.570             -50.824 FSM:FSM_Controller\|state\[0\]  " "   -7.570             -50.824 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564              -3.114 divideXN:divideXN_5MHz\|OUT  " "   -1.564              -3.114 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308             -14.154 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.308             -14.154 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.288             -13.945 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.288             -13.945 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939              -5.088 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -0.939              -5.088 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -0.265 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -0.098              -0.265 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 ONOFF  " "    0.361               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058848825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.035 " "Worst-case hold slack is -0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.035              -0.035 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -0.035              -0.035 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -0.026              -0.026 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 CLOCK  " "    0.296               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.311               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 ONOFF  " "    0.354               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.391               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.398               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 FSM:FSM_Controller\|state\[0\]  " "    1.090               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 divideXN:divideXN_5MHz\|OUT  " "    1.120               0.000 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058848899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058848899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669058848974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669058849025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 CLOCK  " "   -3.000             -53.508 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 ONOFF  " "   -3.000              -4.403 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561            -227.647 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -2.561            -227.647 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.403             -15.433 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.403             -11.224 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.403              -7.015 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 divideXN:divideXN_5MHz\|OUT  " "   -1.403              -2.806 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 FSM:FSM_Controller\|state\[0\]  " "    0.183               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058849084 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669058849180 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout " "Cell: Four2OneMUX_inst\|Y\[3\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m2\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|Decoder0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m3\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: OutputUnit_inst\|binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s3\|si~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s4\|si~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: OutputUnit_inst\|twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout " "Cell: SignMagnitude_inst\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669058849889 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669058849889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058849901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669058849906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.145 " "Worst-case setup slack is -5.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.145             -35.216 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -5.145             -35.216 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.174             -40.414 CLOCK  " "   -4.174             -40.414 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.036             -27.087 FSM:FSM_Controller\|state\[0\]  " "   -4.036             -27.087 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -0.445 divideXN:divideXN_5MHz\|OUT  " "   -0.316              -0.445 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -1.143 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -0.247              -1.143 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.480 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -0.048              -0.480 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.340 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -0.034              -0.340 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.485               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 ONOFF  " "    0.693               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058849962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058849962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "    0.028               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLOCK  " "    0.143               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "    0.151               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 ONOFF  " "    0.169               0.000 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "    0.171               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "    0.173               0.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "    0.250               0.000 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 FSM:FSM_Controller\|state\[0\]  " "    0.455               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 divideXN:divideXN_5MHz\|OUT  " "    0.468               0.000 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058850043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669058850101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669058850161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.598 CLOCK  " "   -3.000             -41.598 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.098 ONOFF  " "   -3.000              -4.098 ONOFF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT  " "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT  " "   -1.000             -11.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT  " "   -1.000              -8.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000H\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT  " "   -1.000              -5.000 TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 divideXN:divideXN_5MHz\|OUT  " "   -1.000              -2.000 divideXN:divideXN_5MHz\|OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970             -55.618 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]  " "   -0.970             -55.618 TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 FSM:FSM_Controller\|state\[0\]  " "    0.149               0.000 FSM:FSM_Controller\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058850272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058850272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669058852868 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669058852868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669058855537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:27:35 2022 " "Processing ended: Mon Nov 21 13:27:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669058855537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669058855537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669058855537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669058855537 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669058856868 ""}
