{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596119610768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596119610768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 17:33:17 2020 " "Processing started: Thu Jul 30 17:33:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596119610768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596119610768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_V2 -c Counter_V2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_V2 -c Counter_V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596119610768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596119611455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "7 7 " "Parallel compilation is enabled and will use 7 of the 7 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596119611455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_V2-V2 " "Found design unit 1: Counter_V2-V2" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596119624144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_V2 " "Found entity 1: Counter_V2" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596119624144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596119624144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter_V2 " "Elaborating entity \"Counter_V2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596119624205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn Counter_V2.vhd(31) " "VHDL Process Statement warning at Counter_V2.vhd(31): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596119624205 "|Counter_V2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Counter_V2.vhd(34) " "VHDL Process Statement warning at Counter_V2.vhd(34): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596119624205 "|Counter_V2"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[0\] number\[0\]~_emulated number\[0\]~1 " "Register \"number\[0\]\" is converted into an equivalent circuit using register \"number\[0\]~_emulated\" and latch \"number\[0\]~1\"" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596119624986 "|Counter_V2|number[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[1\] number\[1\]~_emulated number\[1\]~5 " "Register \"number\[1\]\" is converted into an equivalent circuit using register \"number\[1\]~_emulated\" and latch \"number\[1\]~5\"" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596119624986 "|Counter_V2|number[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[2\] number\[2\]~_emulated number\[2\]~9 " "Register \"number\[2\]\" is converted into an equivalent circuit using register \"number\[2\]~_emulated\" and latch \"number\[2\]~9\"" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596119624986 "|Counter_V2|number[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[3\] number\[3\]~_emulated number\[3\]~13 " "Register \"number\[3\]\" is converted into an equivalent circuit using register \"number\[3\]~_emulated\" and latch \"number\[3\]~13\"" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596119624986 "|Counter_V2|number[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[4\] number\[4\]~_emulated number\[4\]~17 " "Register \"number\[4\]\" is converted into an equivalent circuit using register \"number\[4\]~_emulated\" and latch \"number\[4\]~17\"" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596119624986 "|Counter_V2|number[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[5\] number\[5\]~_emulated number\[5\]~21 " "Register \"number\[5\]\" is converted into an equivalent circuit using register \"number\[5\]~_emulated\" and latch \"number\[5\]~21\"" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596119624986 "|Counter_V2|number[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[6\] number\[6\]~_emulated number\[6\]~25 " "Register \"number\[6\]\" is converted into an equivalent circuit using register \"number\[6\]~_emulated\" and latch \"number\[6\]~25\"" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596119624986 "|Counter_V2|number[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[7\] number\[7\]~_emulated number\[7\]~29 " "Register \"number\[7\]\" is converted into an equivalent circuit using register \"number\[7\]~_emulated\" and latch \"number\[7\]~29\"" {  } { { "Counter_V2.vhd" "" { Text "//Mac/Home/Desktop/FPGA/Counter_V2/Counter_V2.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596119624986 "|Counter_V2|number[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1596119624986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596119625111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596119625893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596119625893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596119626111 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596119626111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596119626111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596119626111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596119626127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 17:33:46 2020 " "Processing ended: Thu Jul 30 17:33:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596119626127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596119626127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596119626127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596119626127 ""}
