<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVNTDQ—Store Double Quadword Using Non-Temporal Hint</title>
</head>
<body>
<h1 id="movntdq-store-double-quadword-using-non-temporal-hint">MOVNTDQ—Store Double Quadword Using Non-Temporal Hint</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F E7 /r MOVNTDQ m128, xmm</td>
	<td>MR</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Move double quadword from xmm to m128 using non-temporal hint.</td>
</tr>
<tr>
	<td>VEX.128.66.0F.WIG E7 /r VMOVNTDQ m128, xmm1</td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move packed integer values in xmm1 to m128 using non-temporal hint.</td>
</tr>
<tr>
	<td>VEX.256.66.0F.WIG E7 /r VMOVNTDQ m256, ymm1</td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move packed integer values in ymm1 to m256 using non-temporal hint.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding1">Instruction Operand Encoding1</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Moves the packed integers in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain integer data (packed bytes, words, doublewords, or quadwords). The destination operand is a 128-bit or 256-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX.256 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.</p>
<p>The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see “Caching of Temporal vs. Non-Temporal Data” in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1.</p>
<p>Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTDQ instructions if multiple processors might use different memory types to read/write the destination memory locations.</p>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>DEST ← SRC;
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>MOVNTDQ:</td>
	<td>void _mm_stream_si128( __m128i *p, __m128i a);</td>
</tr>
<tr>
	<td>VMOVNTDQ:</td>
	<td>void _mm256_stream_si256 (__m256i * p, __m256i a);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<table>
<tr>
	<td>1.</td>
	<td>ModRM.MOD = 011B is not permitted</td>
</tr>
</table>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 1.SSE2; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
