{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/avradc"]}],"relationshipsSections":[{"kind":"relationships","type":"conformingTypes","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter"],"title":"Conforming Types"}],"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"kind":"identifier","text":"AVRADC"}],"languages":["swift"],"platforms":["macOS"]}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR"]]},"topicSections":[{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/ControlAndStatusRegisterA","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/ControlAndStatusRegisterB","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/DataRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/DigitalInputDisableRegister0","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/MultiplexerSelectionRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/analogChannelSelectionBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/autoTriggerEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/autoTriggerSource","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/conversionRunning","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable0","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable1","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable2","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable3","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable4","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable5","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/enableADC","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/interruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/interruptFlag","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/leftAdjustResult","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/prescalerSelectBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/voltageReferenceSelection"],"title":"Type Properties"},{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/startConversion()"],"title":"Type Methods"}],"sections":[],"schemaVersion":{"major":0,"patch":0,"minor":3},"metadata":{"modules":[{"name":"CoreAVR"}],"externalID":"s:7CoreAVR6AVRADCP","roleHeading":"Protocol","fragments":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"kind":"identifier","text":"AVRADC"}],"title":"AVRADC","navigatorTitle":[{"text":"AVRADC","kind":"identifier"}],"symbolKind":"protocol","role":"symbol"},"references":{"doc://CoreAVR/documentation/CoreAVR/AVRADC/prescalerSelectBits":{"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/prescalerSelectBits","title":"prescalerSelectBits","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"prescalerSelectBits","kind":"identifier"},{"text":": ","kind":"text"},{"text":"ADC","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3ADCO"},{"text":".","kind":"text"},{"text":"PrescalerSelectBits","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3ADCO19PrescalerSelectBitsO"}],"type":"topic","url":"\/documentation\/coreavr\/avradc\/prescalerselectbits","abstract":[{"type":"text","text":"ADC Prescaler Select Bits"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"text":" ","type":"text"},{"type":"text","text":"ADPS2, ADPS1 and ADPS0 are bits 2, 1 and 0 on ADCSRA."}]},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/ControlAndStatusRegisterA":{"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ControlAndStatusRegisterA","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:s5UInt8V","kind":"typeIdentifier","text":"UInt8"}],"url":"\/documentation\/coreavr\/avradc\/controlandstatusregistera","type":"topic","kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/ControlAndStatusRegisterA","abstract":[],"required":true,"title":"ControlAndStatusRegisterA","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/digitalInputDisable3":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable3","title":"digitalInputDisable3","kind":"symbol","abstract":[],"url":"\/documentation\/coreavr\/avradc\/digitalinputdisable3","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"digitalInputDisable3","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/DigitalInputDisableRegister0":{"url":"\/documentation\/coreavr\/avradc\/digitalinputdisableregister0","kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/DigitalInputDisableRegister0","required":true,"role":"symbol","type":"topic","title":"DigitalInputDisableRegister0","abstract":[],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"DigitalInputDisableRegister0","kind":"identifier"},{"text":": ","kind":"text"},{"text":"UInt8","kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V"}]},"doc://CoreAVR/documentation/CoreAVR/AVRADC/digitalInputDisable0":{"type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable0","abstract":[],"kind":"symbol","url":"\/documentation\/coreavr\/avradc\/digitalinputdisable0","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"digitalInputDisable0"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"digitalInputDisable0"},"doc://CoreAVR/documentation/CoreAVR/AnalogeDigitalConverter":{"kind":"symbol","url":"\/documentation\/coreavr\/analogedigitalconverter","navigatorTitle":[{"text":"AnalogeDigitalConverter","kind":"identifier"}],"type":"topic","role":"symbol","title":"AnalogeDigitalConverter","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AnalogeDigitalConverter","abstract":[],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"AnalogeDigitalConverter","kind":"identifier"}]},"doc://CoreAVR/documentation/CoreAVR/AVRADC/enableADC":{"abstract":[{"text":"ADC Enable","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"type":"text","text":" "},{"type":"text","text":"ADEN is bit 7 on ADCSRA."}],"type":"topic","title":"enableADC","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/enableADC","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"enableADC"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"url":"\/documentation\/coreavr\/avradc\/enableadc","role":"symbol","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/voltageReferenceSelection":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/voltageReferenceSelection","abstract":[{"type":"text","text":"ADC Multiplexer Selection Register"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 24.9.1.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"REFS1 and REFS0 are bits 7 & 6 on ADMUX."}],"kind":"symbol","type":"topic","title":"voltageReferenceSelection","url":"\/documentation\/coreavr\/avradc\/voltagereferenceselection","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"voltageReferenceSelection","kind":"identifier"},{"text":": ","kind":"text"},{"text":"ADC","preciseIdentifier":"s:7CoreAVR3ADCO","kind":"typeIdentifier"},{"text":".","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3ADCO25VoltageReferenceSelectionO","text":"VoltageReferenceSelection"}]},"doc://CoreAVR/documentation/CoreAVR/AVRADC/digitalInputDisable5":{"title":"digitalInputDisable5","abstract":[{"text":"ADC5â€¦0 Digital Input Disable","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.4."},{"text":" ","type":"text"},{"type":"text","text":"ADC5D, ADC4D, ADC3D, ADC2D, ADC1D and ADC0D are bits 5, 4, 3, 2, 1 and 0 on DIDR0."}],"role":"symbol","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"digitalInputDisable5"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable5","kind":"symbol","url":"\/documentation\/coreavr\/avradc\/digitalinputdisable5"},"doc://CoreAVR/documentation/CoreAVR/AVRADC":{"url":"\/documentation\/coreavr\/avradc","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC","kind":"symbol","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"AVRADC"}],"type":"topic","abstract":[],"title":"AVRADC","fragments":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"kind":"identifier","text":"AVRADC"}]},"doc://CoreAVR/documentation/CoreAVR/AVRADC/autoTriggerEnable":{"url":"\/documentation\/coreavr\/avradc\/autotriggerenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/autoTriggerEnable","role":"symbol","abstract":[{"type":"text","text":"ADC Auto Trigger Enable"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 24.9.2.","type":"text"},{"type":"text","text":" "},{"text":"ADATE is bit 5 on ADCSRA.","type":"text"}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"autoTriggerEnable"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"title":"autoTriggerEnable","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/interruptEnable":{"role":"symbol","url":"\/documentation\/coreavr\/avradc\/interruptenable","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"interruptEnable","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"title":"interruptEnable","abstract":[{"text":"ADC Interrupt Enable","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.2.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"ADIE is bit 3 on ADCSRA."}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/interruptEnable","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/ControlAndStatusRegisterB":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/ControlAndStatusRegisterB","role":"symbol","required":true,"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"ControlAndStatusRegisterB"},{"text":": ","kind":"text"},{"text":"UInt8","preciseIdentifier":"s:s5UInt8V","kind":"typeIdentifier"}],"url":"\/documentation\/coreavr\/avradc\/controlandstatusregisterb","abstract":[],"type":"topic","title":"ControlAndStatusRegisterB","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/interruptFlag":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/interruptFlag","url":"\/documentation\/coreavr\/avradc\/interruptflag","title":"interruptFlag","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"interruptFlag"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"abstract":[{"text":"ADC Interrupt Flag","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.2.","type":"text"},{"type":"text","text":" "},{"text":"ADIF is bit 4 on ADCSRA.","type":"text"}],"type":"topic","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/conversionRunning":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/conversionRunning","kind":"symbol","role":"symbol","url":"\/documentation\/coreavr\/avradc\/conversionrunning","title":"conversionRunning","type":"topic","abstract":[{"type":"text","text":"ADC Start Conversion"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 24.9.2.","type":"text"},{"type":"text","text":" "},{"text":"ADSC is bit 6 on ADCSRA.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"conversionRunning","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}]},"doc://CoreAVR/documentation/CoreAVR/AVRADC/digitalInputDisable1":{"kind":"symbol","url":"\/documentation\/coreavr\/avradc\/digitalinputdisable1","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable1","role":"symbol","title":"digitalInputDisable1","type":"topic","abstract":[],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"digitalInputDisable1","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}]},"doc://CoreAVR/documentation/CoreAVR/AVRADC/startConversion()":{"title":"startConversion()","type":"topic","abstract":[{"type":"text","text":"ADC Start Conversion"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.2."},{"type":"text","text":" "},{"type":"text","text":"ADSC is bit 6 on ADCSRA."}],"url":"\/documentation\/coreavr\/avradc\/startconversion()","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/startConversion()","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"startConversion"},{"text":"()","kind":"text"}],"kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/analogChannelSelectionBits":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/analogChannelSelectionBits","title":"analogChannelSelectionBits","kind":"symbol","abstract":[{"type":"text","text":"Analog Channel Selection Bits"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.1."},{"text":" ","type":"text"},{"type":"text","text":"MUX3, MUX2, MUX1, MUX0 are bits 3, 2, 1 and 0 on ADMUX."}],"url":"\/documentation\/coreavr\/avradc\/analogchannelselectionbits","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"analogChannelSelectionBits","kind":"identifier"},{"text":": ","kind":"text"},{"text":"ADC","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR3ADCO"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR3ADCO26AnalogChannelSelectionBitsO","kind":"typeIdentifier","text":"AnalogChannelSelectionBits"}],"role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/digitalInputDisable4":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable4","type":"topic","kind":"symbol","url":"\/documentation\/coreavr\/avradc\/digitalinputdisable4","abstract":[],"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"digitalInputDisable4"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"title":"digitalInputDisable4"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/digitalInputDisable2":{"kind":"symbol","abstract":[],"url":"\/documentation\/coreavr\/avradc\/digitalinputdisable2","role":"symbol","title":"digitalInputDisable2","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"digitalInputDisable2"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/digitalInputDisable2"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/autoTriggerSource":{"kind":"symbol","url":"\/documentation\/coreavr\/avradc\/autotriggersource","title":"autoTriggerSource","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"autoTriggerSource"},{"kind":"text","text":": "},{"preciseIdentifier":"s:7CoreAVR3ADCO","kind":"typeIdentifier","text":"ADC"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR3ADCO17AutoTriggerSourceO","kind":"typeIdentifier","text":"AutoTriggerSource"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/autoTriggerSource","abstract":[{"type":"text","text":"ADC Auto Trigger Source"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 24.9.4.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"ADTS2, ADTS1 and ADTS0 are bits 2, 1 and 0 on ADCSRB."}],"type":"topic","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/leftAdjustResult":{"url":"\/documentation\/coreavr\/avradc\/leftadjustresult","type":"topic","abstract":[{"type":"text","text":"ADC Left Adjust Result"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 24.9.1."},{"type":"text","text":" "},{"text":"ADLAR is bit 5 on ADMUX.","type":"text"}],"title":"leftAdjustResult","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/leftAdjustResult","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"leftAdjustResult","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRADC/MultiplexerSelectionRegister":{"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"MultiplexerSelectionRegister"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"UInt8","preciseIdentifier":"s:s5UInt8V"}],"role":"symbol","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/MultiplexerSelectionRegister","url":"\/documentation\/coreavr\/avradc\/multiplexerselectionregister","kind":"symbol","title":"MultiplexerSelectionRegister","abstract":[],"required":true},"doc://CoreAVR/documentation/CoreAVR/AVRADC/DataRegister":{"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRADC\/DataRegister","title":"DataRegister","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"DataRegister"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:s6UInt16V","text":"UInt16"}],"type":"topic","abstract":[{"type":"text","text":"ADC Data Register"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 24.9.4.","type":"text"}],"url":"\/documentation\/coreavr\/avradc\/dataregister"}}}