// Seed: 3017037563
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2
);
  wire id_4;
  assign module_1.type_23 = 0;
endmodule
program module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wand id_5,
    output wire id_6,
    output wand id_7,
    input tri1 id_8,
    input logic id_9,
    input wand id_10,
    output uwire id_11,
    input tri1 id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    output wor id_18,
    output tri1 id_19,
    output tri0 id_20,
    input tri1 id_21,
    output supply1 id_22,
    input tri0 id_23,
    output wand id_24,
    input wor id_25,
    input tri0 id_26,
    input logic id_27,
    output wire id_28,
    output supply0 id_29,
    input tri id_30,
    input tri1 id_31,
    output logic id_32,
    output uwire id_33,
    output wire id_34,
    output wand id_35,
    input tri0 id_36,
    output tri id_37,
    output uwire id_38
);
  assign id_7 = id_17 ? id_30 : id_13;
  always id_32 <= #1 1;
  wire id_40;
  always @((id_36 ^ "") or 1'b0) begin : LABEL_0
    if (id_16 | id_31) {1 ==? id_36, id_9, id_27} <= 1;
  end
  module_0 modCall_1 (
      id_8,
      id_14,
      id_35
  );
endprogram
