// Seed: 403874018
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = id_2;
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd13
) (
    input tri _id_0
);
  static logic [id_0 : id_0] id_2 = id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  wire id_4;
  assign id_3 = 1;
  logic id_5;
endmodule
module module_2 #(
    parameter id_0 = 32'd57
) (
    output supply0 _id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3
);
  logic [-1 : id_0] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
