
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003525                       # Number of seconds simulated
sim_ticks                                  3524612436                       # Number of ticks simulated
final_tick                               531535391736                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169412                       # Simulator instruction rate (inst/s)
host_op_rate                                   214104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 295119                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886748                       # Number of bytes of host memory used
host_seconds                                 11943.02                       # Real time elapsed on the host
sim_insts                                  2023289439                       # Number of instructions simulated
sim_ops                                    2557048236                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       145024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       114048                       # Number of bytes read from this memory
system.physmem.bytes_read::total               269312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       130688                       # Number of bytes written to this memory
system.physmem.bytes_written::total            130688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1133                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          891                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2104                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1021                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1021                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1561590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     41146084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1343694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32357600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76408968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1561590                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1343694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2905284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37078687                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37078687                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37078687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1561590                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     41146084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1343694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32357600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              113487655                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8452309                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3190431                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2597573                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210903                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1319562                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240712                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9458                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3284075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17423252                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3190431                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581514                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3651382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1136443                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        482914                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611787                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8340872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.588015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.373700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4689490     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254996      3.06%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          264224      3.17%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419908      5.03%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          198069      2.37%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282484      3.39%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          188338      2.26%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138497      1.66%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1904866     22.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8340872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377463                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.061360                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3457928                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       437929                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3494509                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29051                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        921444                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542907                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1057                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20820110                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4076                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        921444                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3632331                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         100011                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       114068                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3347261                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       225747                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20069353                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        129821                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        67197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28093105                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93571234                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93571234                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10932654                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3456                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1765                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           593897                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       965011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10005                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       290054                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18810567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3471                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14951475                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26917                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6469816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19959085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8340872                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.792555                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.933785                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2881599     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1819645     21.82%     56.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1170551     14.03%     70.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       791975      9.50%     79.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740009      8.87%     88.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       406253      4.87%     93.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       370329      4.44%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        82560      0.99%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77951      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8340872                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113064     77.96%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15739     10.85%     88.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16234     11.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12474584     83.43%     83.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198717      1.33%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482761      9.92%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       793725      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14951475                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768922                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             145037                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009701                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38415771                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25283970                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14523561                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15096512                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21078                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742072                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       254199                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        921444                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58939                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12689                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18814041                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865147                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       965011                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1757                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10685                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245461                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14679286                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1384041                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272184                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147246                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2087099                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            763205                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.736719                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14534691                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14523561                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9531860                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27096510                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.718295                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351774                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6501706                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212824                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7419428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659476                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2824528     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107769     28.41%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839179     11.31%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       421382      5.68%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       386043      5.20%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       176404      2.38%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189729      2.56%     93.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        97630      1.32%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       376764      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7419428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       376764                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25856562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38550628                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 111437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845231                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845231                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183109                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183109                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65913656                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20133654                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19167841                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8452309                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3136293                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2554996                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212175                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1290504                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1225363                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330958                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9399                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3287757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17112639                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3136293                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1556321                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3796807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1090712                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        459201                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1610716                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8420394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.514169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4623587     54.91%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          392356      4.66%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          393892      4.68%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          489598      5.81%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          152096      1.81%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          190975      2.27%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159261      1.89%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          146500      1.74%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1872129     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8420394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371058                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024611                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3447668                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       432530                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3629611                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34298                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        876286                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       530869                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          334                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20405971                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1945                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        876286                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3603669                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48891                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       202532                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3505627                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       183383                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19706620                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113694                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49365                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27661259                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91824942                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91824942                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17193222                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10467957                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3637                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1929                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           505391                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1826571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8672                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       337716                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18525349                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3653                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14925437                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30495                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6166073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18619973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          164                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8420394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772534                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907627                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2977653     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1740733     20.67%     56.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1194988     14.19%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       817824      9.71%     79.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       800728      9.51%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391378      4.65%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       368018      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59230      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69842      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8420394                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94692     75.72%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15643     12.51%     88.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14722     11.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12475865     83.59%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186882      1.25%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1705      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1478644      9.91%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       782341      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14925437                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765841                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125057                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008379                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38426817                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24695184                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14510596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15050494                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18313                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       704250                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233261                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        876286                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26195                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4414                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18529006                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1826571                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945900                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1913                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119466                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247885                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14669320                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1380009                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256114                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2137494                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2095109                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            757485                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735540                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14527594                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14510596                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9423680                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26592989                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716761                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354367                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10001308                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12328589                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6200404                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213724                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7544108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634201                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161578                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2960526     39.24%     39.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2064011     27.36%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       838543     11.12%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       456193      6.05%     83.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       401812      5.33%     89.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       164577      2.18%     91.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185283      2.46%     93.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       108222      1.43%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364941      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7544108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10001308                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12328589                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1834953                       # Number of memory references committed
system.switch_cpus1.commit.loads              1122317                       # Number of loads committed
system.switch_cpus1.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1789011                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11098234                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254810                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364941                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25707978                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37935130                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  31915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10001308                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12328589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10001308                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845120                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845120                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183263                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183263                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65849912                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20168079                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18846835                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3482                       # number of misc regfile writes
system.l2.replacements                           2104                       # number of replacements
system.l2.tagsinuse                       4092.776434                       # Cycle average of tags in use
system.l2.total_refs                           390600                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6194                       # Sample count of references to valid blocks.
system.l2.avg_refs                          63.061027                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            50.805606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     35.694147                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    514.450865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     34.179978                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    428.577827                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1717.544830                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1311.523181                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012404                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.008714                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.125598                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.008345                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.104633                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.419322                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.320196                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999213                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3198                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2984                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6185                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1823                       # number of Writeback hits
system.l2.Writeback_hits::total                  1823                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    94                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3250                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3026                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6279                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3250                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3026                       # number of overall hits
system.l2.overall_hits::total                    6279                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          891                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2104                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          891                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2104                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1133                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          891                       # number of overall misses
system.l2.overall_misses::total                  2104                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1880777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     54679943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1621401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     42825225                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       101007346                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1880777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     54679943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1621401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     42825225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101007346                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1880777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     54679943                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1621401                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     42825225                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101007346                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4331                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3875                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8289                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1823                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1823                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                94                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4383                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3917                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8383                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4383                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3917                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8383                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.261602                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.229935                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.253830                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.258499                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.227470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250984                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.258499                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.227470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250984                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        43739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48261.203001                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43821.648649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 48064.225589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 48007.293726                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        43739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48261.203001                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43821.648649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 48064.225589                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 48007.293726                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        43739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48261.203001                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43821.648649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 48064.225589                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 48007.293726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1021                       # number of writebacks
system.l2.writebacks::total                      1021                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          891                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2104                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2104                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1633304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     48126735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1405534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     37666086                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     88831659                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1633304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     48126735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1405534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     37666086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     88831659                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1633304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     48126735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1405534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     37666086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     88831659                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.261602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.229935                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.253830                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.258499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.227470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.258499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.227470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250984                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37983.813953                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42477.259488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37987.405405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42273.946128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42220.370247                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37983.813953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42477.259488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37987.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 42273.946128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42220.370247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37983.813953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42477.259488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37987.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 42273.946128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42220.370247                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.157804                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620547                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1975582.932939                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.157804                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062753                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.803138                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611732                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611732                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611732                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611732                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611732                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611732                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2779272                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2779272                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2779272                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2779272                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2779272                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2779272                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611787                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50532.218182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50532.218182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50532.218182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50532.218182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50532.218182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50532.218182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2217561                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2217561                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2217561                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2217561                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2217561                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2217561                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49279.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49279.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49279.133333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49279.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49279.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49279.133333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4383                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341416                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4639                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33054.842854                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.850599                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.149401                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.870510                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.129490                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083840                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1791037                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1791037                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1791037                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1791037                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10856                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11022                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11022                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11022                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11022                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    376152932                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    376152932                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5363799                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5363799                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    381516731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    381516731                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    381516731                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    381516731                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094696                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094696                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802059                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802059                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802059                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802059                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009917                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009917                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006116                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006116                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006116                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006116                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34649.312085                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34649.312085                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32312.042169                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32312.042169                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34614.110960                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34614.110960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34614.110960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34614.110960                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          906                       # number of writebacks
system.cpu0.dcache.writebacks::total              906                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6525                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6639                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6639                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6639                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6639                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4331                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4383                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     82770726                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     82770726                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1148444                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1148444                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     83919170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     83919170                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     83919170                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     83919170                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19111.227430                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19111.227430                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22085.461538                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22085.461538                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19146.513803                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19146.513803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19146.513803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19146.513803                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.741714                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004907569                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1985983.337945                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.741714                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058881                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.808881                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1610668                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1610668                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1610668                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1610668                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1610668                       # number of overall hits
system.cpu1.icache.overall_hits::total        1610668                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2469938                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2469938                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2469938                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2469938                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2469938                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2469938                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1610716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1610716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1610716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1610716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1610716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1610716                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51457.041667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51457.041667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51457.041667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51457.041667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51457.041667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51457.041667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1933138                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1933138                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1933138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1933138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1933138                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1933138                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50872.052632                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50872.052632                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50872.052632                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50872.052632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50872.052632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50872.052632                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3917                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148404780                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4173                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35563.091301                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.506389                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.493611                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865259                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134741                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1081975                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1081975                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       708852                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        708852                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1850                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1741                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1741                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1790827                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1790827                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1790827                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1790827                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7638                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7638                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          184                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          184                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7822                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7822                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7822                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7822                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    220513876                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    220513876                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6831476                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6831476                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    227345352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    227345352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    227345352                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    227345352                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1089613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1089613                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       709036                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       709036                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1798649                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1798649                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1798649                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1798649                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007010                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000260                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000260                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004349                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004349                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004349                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004349                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28870.630532                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28870.630532                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37127.586957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37127.586957                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29064.862184                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29064.862184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29064.862184                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29064.862184                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          917                       # number of writebacks
system.cpu1.dcache.writebacks::total              917                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3763                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3763                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3905                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3905                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3875                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3875                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3917                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3917                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     72283623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     72283623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1176274                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1176274                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     73459897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     73459897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     73459897                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     73459897                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002178                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002178                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18653.838194                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18653.838194                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28006.523810                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28006.523810                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18754.122287                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18754.122287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18754.122287                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18754.122287                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
