{
   "ActiveEmotionalView":"Color Grouping and No Loops",
   "Color Grouping and No Loops_DefaultLayers":"",
   "Color Grouping and No Loops_DefaultScaleFactor":"1.2768",
   "Color Grouping and No Loops_DefaultTopLeft":"149,154",
   "Color Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Color Grouping and No Loops_Layers":"",
   "Color Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port USER_SYSCLK_SI570 -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port port-id_i_SPI_MISO_0 -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace port port-id_i_Mode_0 -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace port port-id_o_SPI_Clk_0 -pg 1 -lvl 11 -x 4210 -y 320 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_0 -pg 1 -lvl 11 -x 4210 -y 910 -defaultsOSRD
preplace port port-id_o_SPI_CS_0 -pg 1 -lvl 11 -x 4210 -y 300 -defaultsOSRD
preplace port port-id_i_Trigger_0 -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_i_Port_0 -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace port port-id_i_Switch_0 -pg 1 -lvl 0 -x 0 -y 1000 -defaultsOSRD
preplace portBus i_CMOS_Data_0 -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace portBus o_LED_0 -pg 1 -lvl 11 -x 4210 -y 280 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 590 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 82 80 84 83} -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir M_AXI_HPM1_FPD right -pinY M_AXI_HPM1_FPD 20R -pinDir maxihpm0_fpd_aclk left -pinY maxihpm0_fpd_aclk 100L -pinDir maxihpm1_fpd_aclk left -pinY maxihpm1_fpd_aclk 120L -pinBusDir pl_ps_irq0 left -pinBusY pl_ps_irq0 0L -pinDir pl_resetn0 right -pinY pl_resetn0 120R -pinDir pl_clk0 right -pinY pl_clk0 100R
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1530 -y 740 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir ip2intc_irpt right -pinY ip2intc_irpt 20R
preplace inst ps8_0_axi_periph -pg 1 -lvl 3 -x 1080 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 130 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 40 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 150 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 58 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 177 171 178 172 179 173 180 174 181 175 182 176 183} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 220L -pinDir M00_AXI right -pinY M00_AXI 500R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 240L -pinDir M02_AXI right -pinY M02_AXI 520R -pinDir M03_AXI right -pinY M03_AXI 180R -pinDir ACLK left -pinY ACLK 260L -pinDir ARESETN left -pinY ARESETN 400L -pinDir S00_ACLK left -pinY S00_ACLK 280L -pinDir S00_ARESETN left -pinY S00_ARESETN 420L -pinDir M00_ACLK left -pinY M00_ACLK 300L -pinDir M00_ARESETN left -pinY M00_ARESETN 440L -pinDir M01_ACLK left -pinY M01_ACLK 320L -pinDir M01_ARESETN left -pinY M01_ARESETN 460L -pinDir S01_ACLK left -pinY S01_ACLK 340L -pinDir S01_ARESETN left -pinY S01_ARESETN 480L -pinDir M02_ACLK left -pinY M02_ACLK 360L -pinDir M02_ARESETN left -pinY M02_ARESETN 500L -pinDir M03_ACLK left -pinY M03_ACLK 380L -pinDir M03_ARESETN left -pinY M03_ARESETN 520L
preplace inst rst_ps8_0_99M -pg 1 -lvl 2 -x 590 -y 700 -swap {0 1 3 4 2 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1530 -y 200 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 40L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1860 -y 200 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst mft_overlap_add_0 -pg 1 -lvl 8 -x 3160 -y 630 -defaultsOSRD -pinDir i_mf left -pinY i_mf 0L -pinDir o_mf_im right -pinY o_mf_im 0R -pinDir o_mf_re right -pinY o_mf_re 20R -pinBusDir aresetin left -pinBusY aresetin 20L -pinDir clk left -pinY clk 40L
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 140 -y 700 -swap {0 1 2 4 5 3 6} -defaultsOSRD -pinDir CLK_IN1_D left -pinY CLK_IN1_D 0L -pinDir resetn right -pinY resetn 20R -pinDir locked right -pinY locked 40R -pinDir clk_100M right -pinY clk_100M 0R -pinDir clk_250M right -pinY clk_250M 160R
preplace inst proc_sys_reset_250M -pg 1 -lvl 6 -x 2250 -y 380 -swap {4 1 2 3 0 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 0L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst fifo_generator_0 -pg 1 -lvl 6 -x 2250 -y 60 -swap {0 1 2 3 4 5 6 7 8 10 9 11 14 12 13} -defaultsOSRD -pinDir FIFO_WRITE left -pinY FIFO_WRITE 20L -pinDir FIFO_WRITE.full left -pinY FIFO_WRITE.full 40L -pinDir FIFO_WRITE.din left -pinY FIFO_WRITE.din 60L -pinDir FIFO_WRITE.wr_en left -pinY FIFO_WRITE.wr_en 80L -pinDir FIFO_READ right -pinY FIFO_READ 0R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 20R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 40R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 60R -pinDir srst left -pinY srst 100L -pinDir wr_clk left -pinY wr_clk 140L -pinDir rd_clk left -pinY rd_clk 120L -pinDir wr_ack right -pinY wr_ack 80R -pinDir valid right -pinY valid 140R -pinDir wr_rst_busy right -pinY wr_rst_busy 100R -pinDir rd_rst_busy right -pinY rd_rst_busy 120R
preplace inst FDRE_0 -pg 1 -lvl 5 -x 1860 -y 600 -defaultsOSRD -pinDir op left -pinY op 0L -pinDir res right -pinY res 0R
preplace inst PL_IO_TriggerCtrl_v1_0 -pg 1 -lvl 4 -x 1530 -y 880 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 24 25 23 20 21} -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir i_Trigger left -pinY i_Trigger 100L -pinDir i_Switch left -pinY i_Switch 120L -pinDir i_Port left -pinY i_Port 140L -pinDir o_Trigger right -pinY o_Trigger 0R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 20L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 40L
preplace inst PL_SPI_ADC_MasterStr_0 -pg 1 -lvl 4 -x 1530 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 29 37 33 28 38 27 36 26 34 39 31 32 35 30} -defaultsOSRD -pinDir m00_axis right -pinY m00_axis 0R -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 60R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 140L -pinDir o_SPI_MOSI right -pinY o_SPI_MOSI 120R -pinDir o_SPI_CS right -pinY o_SPI_CS 40R -pinBusDir i_CMOS_Data left -pinBusY i_CMOS_Data 160L -pinDir i_ADC_Work left -pinY i_ADC_Work 20L -pinDir i_CMOS_Clk left -pinY i_CMOS_Clk 120L -pinBusDir o_LED right -pinBusY o_LED 20R -pinDir i_Trigger right -pinY i_Trigger 180R -pinDir i_Mode left -pinY i_Mode 180L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 60L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 80L -pinDir m00_axis_aclk left -pinY m00_axis_aclk 100L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 40L
preplace inst axis_subset_converter_0 -pg 1 -lvl 7 -x 2740 -y 380 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir S_AXIS.s_axis_tdata left -pinY S_AXIS.s_axis_tdata 20L -pinDir S_AXIS.s_axis_tready left -pinY S_AXIS.s_axis_tready 40L -pinDir S_AXIS.s_axis_tvalid left -pinY S_AXIS.s_axis_tvalid 60L -pinDir M_AXIS right -pinY M_AXIS 30R -pinDir M_AXIS.m_axis_tdata right -pinY M_AXIS.m_axis_tdata 50R -pinDir M_AXIS.m_axis_tready right -pinY M_AXIS.m_axis_tready 70R -pinDir M_AXIS.m_axis_tvalid right -pinY M_AXIS.m_axis_tvalid 90R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 100L
preplace inst system_ila_0 -pg 1 -lvl 10 -x 4090 -y 410 -swap {0 1 2 3 4 15 6 7 8 9 20 11 12 13 14 5 16 17 18 19 10 21 22 23 24 28 26 27 29 25 30} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 220L -pinDir SLOT_2_AXIS left -pinY SLOT_2_AXIS 320L -pinDir SLOT_3_AXIS left -pinY SLOT_3_AXIS 60L -pinDir SLOT_4_AXIS left -pinY SLOT_4_AXIS 80L -pinDir clk left -pinY clk 400L -pinDir resetn left -pinY resetn 360L -pinBusDir probe0 left -pinBusY probe0 380L -pinBusDir probe1 left -pinBusY probe1 420L -pinBusDir probe2 left -pinBusY probe2 340L -pinBusDir probe3 left -pinBusY probe3 440L
preplace inst PL_VICFAR_AXIS_0 -pg 1 -lvl 9 -x 3670 -y 470 -defaultsOSRD -pinDir s_axis_vicfar_im left -pinY s_axis_vicfar_im 0L -pinDir s_axis_vicfar_re left -pinY s_axis_vicfar_re 20L -pinDir m_axis_vicfar_det right -pinY m_axis_vicfar_det 0R -pinDir m_axis_vicfar_thd right -pinY m_axis_vicfar_thd 20R -pinBusDir aresetin left -pinBusY aresetin 40L -pinBusDir aresetin_i_vicfar_im left -pinBusY aresetin_i_vicfar_im 60L -pinBusDir aresetin_i_vicfar_re left -pinBusY aresetin_i_vicfar_re 80L -pinDir clk left -pinY clk 100L
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 2 2 930 840 1350
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 3 280 640 910 820 1330
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 5 280 860 890 900 1270J 360 1710J 400 NJ
preplace netloc Net 1 6 4 2460 580 2980 500 3400 650 3970
preplace netloc clk_wiz_0_locked 1 1 5 260 840 910J 860 1230J 340 NJ 340 2010
preplace netloc clk_wiz_0_clk_250M 1 1 9 260J 880 NJ 880 1290 660 NJ 660 2030 610 2480J 610 3000 520 3380 690 3930
preplace netloc PL_IO_TriggerCtrl_v1_0_o_Trigger 1 4 6 1710 850 NJ 850 NJ 850 NJ 850 NJ 850 N
preplace netloc FDRE_0_res 1 5 1 1990 140n
preplace netloc Net1 1 6 1 2520 120n
preplace netloc fifo_generator_0_dout 1 6 4 2500 540 NJ 540 3360J 670 3950
preplace netloc fifo_generator_0_valid 1 6 1 2440 200n
preplace netloc i_CMOS_Data_0_1 1 0 10 NJ 940 NJ 940 NJ 940 1370 680 1670J 740 NJ 740 NJ 740 NJ 740 3340J 750 3890
preplace netloc i_SPI_MISO_0_1 1 0 4 NJ 920 NJ 920 NJ 920 1250J
preplace netloc i_Mode_0_1 1 0 4 NJ 960 NJ 960 NJ 960 1390J
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_Clk 1 4 7 1730J 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_MOSI 1 4 7 NJ 540 NJ 540 2440J 560 NJ 560 3320J 710 3910J 910 NJ
preplace netloc PL_SPI_ADC_MasterStr_0_o_SPI_CS 1 4 7 1690J 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ
preplace netloc i_Trigger_0_1 1 0 4 NJ 980 NJ 980 NJ 980 NJ
preplace netloc i_Port_0_1 1 0 4 NJ 1020 NJ 1020 NJ 1020 NJ
preplace netloc i_Switch_0_1 1 0 4 NJ 1000 NJ 1000 NJ 1000 NJ
preplace netloc Net2 1 5 5 2050 260 NJ 260 NJ 260 NJ 260 3990
preplace netloc PL_SPI_ADC_MasterStr_0_o_LED 1 4 7 1670J 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 200
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 N 220
preplace netloc ps8_0_axi_periph_M00_AXI 1 3 1 N 740
preplace netloc ps8_0_axi_periph_M01_AXI 1 3 1 N 240
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 N 460
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 2 1 N 480
preplace netloc mft_overlap_add_0_o_mf_im 1 8 2 3340 630 N
preplace netloc mft_overlap_add_0_o_mf_re 1 8 2 3420 730 N
preplace netloc axis_subset_converter_0_M_AXIS 1 7 3 2960 410 NJ 410 N
preplace netloc ps8_0_axi_periph_M02_AXI 1 3 1 1310 760n
preplace netloc ps8_0_axi_periph_M03_AXI 1 3 1 N 420
preplace netloc PL_VICFAR_AXIS_0_m_axis_vicfar_det 1 9 1 N 470
preplace netloc PL_VICFAR_AXIS_0_m_axis_vicfar_thd 1 9 1 N 490
preplace netloc CLK_IN1_D_0_1 1 0 1 NJ 700
levelinfo -pg 1 0 140 590 1080 1530 1860 2250 2740 3160 3670 4090 4210
pagesize -pg 1 -db -bbox -sgen -200 0 4360 1080
",
   "Color Grouping and No Loops_Layout_Default":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port led_8bits -pg 1 -lvl 6 -x 2280 -y 430 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 300 -y 410 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 84 83} -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir M_AXI_HPM1_FPD right -pinY M_AXI_HPM1_FPD 20R -pinDir maxihpm0_fpd_aclk right -pinY maxihpm0_fpd_aclk 140R -pinDir maxihpm1_fpd_aclk right -pinY maxihpm1_fpd_aclk 160R -pinBusDir pl_ps_irq0 left -pinBusY pl_ps_irq0 0L -pinDir pl_resetn0 right -pinY pl_resetn0 220R -pinDir pl_clk0 right -pinY pl_clk0 180R
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1270 -y 430 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 820 -y 310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 141 136 142 137 143 138 144 139 145 140} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 220R -pinDir M01_AXI right -pinY M01_AXI 80R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir ACLK left -pinY ACLK 140L -pinDir ARESETN left -pinY ARESETN 40L -pinDir S00_ACLK left -pinY S00_ACLK 160L -pinDir S00_ARESETN left -pinY S00_ARESETN 60L -pinDir M00_ACLK left -pinY M00_ACLK 180L -pinDir M00_ARESETN left -pinY M00_ARESETN 80L -pinDir M01_ACLK left -pinY M01_ACLK 200L -pinDir M01_ARESETN left -pinY M01_ARESETN 100L -pinDir S01_ACLK left -pinY S01_ACLK 220L -pinDir S01_ARESETN left -pinY S01_ARESETN 120L
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 300 -y 730 -swap {1 0 2 3 4 6 9 8 7 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 0R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 60R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 120R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 40R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1270 -y 290 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 1620 -y 290 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst PL_VICFAR_AXIS_0 -pg 1 -lvl 5 -x 2040 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 20} -defaultsOSRD -pinDir s_axis_vicfar_im left -pinY s_axis_vicfar_im 0L -pinDir s_axis_vicfar_re left -pinY s_axis_vicfar_re 20L -pinDir m_axis_vicfar_det right -pinY m_axis_vicfar_det 0R -pinDir m_axis_vicfar_thd right -pinY m_axis_vicfar_thd 20R -pinBusDir aresetin left -pinBusY aresetin 110L -pinBusDir aresetin_i_vicfar_im left -pinBusY aresetin_i_vicfar_im 130L -pinBusDir aresetin_i_vicfar_re left -pinBusY aresetin_i_vicfar_re 150L -pinDir clk left -pinY clk 90L
preplace inst mft_overlap_add_0 -pg 1 -lvl 4 -x 1620 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 16 15} -defaultsOSRD -pinDir i_mf left -pinY i_mf 0L -pinDir o_mf_im right -pinY o_mf_im 20R -pinDir o_mf_re right -pinY o_mf_re 40R -pinBusDir aresetin left -pinBusY aresetin 40L -pinDir clk left -pinY clk 20L
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 820 -y 650 -swap {0 1 3 4 2} -defaultsOSRD -pinDir reset left -pinY reset 0L -pinDir clk_in1 left -pinY clk_in1 20L -pinDir locked right -pinY locked 20R -pinDir clk_100M right -pinY clk_100M 40R -pinDir clk_250M right -pinY clk_250M 0R
preplace inst proc_sys_reset_250M -pg 1 -lvl 3 -x 1270 -y 110 -swap {2 3 0 1 4 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 40L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst fifo_generator_0 -pg 1 -lvl 1 -x 300 -y -30 -defaultsOSRD -pinDir FIFO_WRITE left -pinY FIFO_WRITE 0L -pinDir FIFO_WRITE.full left -pinY FIFO_WRITE.full 20L -pinDir FIFO_WRITE.din left -pinY FIFO_WRITE.din 40L -pinDir FIFO_WRITE.wr_en left -pinY FIFO_WRITE.wr_en 60L -pinDir FIFO_READ left -pinY FIFO_READ 80L -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 0R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 20R -pinDir FIFO_READ.rd_en left -pinY FIFO_READ.rd_en 100L -pinDir clk left -pinY clk 120L -pinDir srst left -pinY srst 140L -pinDir wr_rst_busy right -pinY wr_rst_busy 40R -pinDir rd_rst_busy right -pinY rd_rst_busy 60R
preplace inst axis_data_fifo_0 -pg 1 -lvl 1 -x 300 -y -330 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir S_AXIS.s_axis_tdata left -pinY S_AXIS.s_axis_tdata 20L -pinDir S_AXIS.s_axis_tready left -pinY S_AXIS.s_axis_tready 40L -pinDir S_AXIS.s_axis_tvalid left -pinY S_AXIS.s_axis_tvalid 60L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir M_AXIS.m_axis_tdata right -pinY M_AXIS.m_axis_tdata 20R -pinDir M_AXIS.m_axis_tready right -pinY M_AXIS.m_axis_tready 40R -pinDir M_AXIS.m_axis_tvalid right -pinY M_AXIS.m_axis_tvalid 60R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 80L -pinDir s_axis_aclk left -pinY s_axis_aclk 100L
preplace inst FDRE_0 -pg 1 -lvl 1 -x 300 -y -130 -defaultsOSRD -pinDir op left -pinY op 0L -pinDir res right -pinY res 0R
preplace inst PL_IO_TriggerCtrl_v1_0 -pg 1 -lvl 1 -x 300 -y 210 -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir i_Trigger left -pinY i_Trigger 20L -pinDir i_Switch left -pinY i_Switch 40L -pinDir i_Port left -pinY i_Port 60L -pinDir o_Trigger right -pinY o_Trigger 0R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 80L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 100L
preplace inst PL_SPI_ADC_MasterStr_0 -pg 1 -lvl 2 -x 820 -y -330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 33 32 39 34 35 37 38 36} -defaultsOSRD -pinDir m00_axis right -pinY m00_axis 0R -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 20R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 20L -pinDir o_SPI_MOSI right -pinY o_SPI_MOSI 40R -pinDir o_SPI_CS right -pinY o_SPI_CS 60R -pinBusDir i_CMOS_Data left -pinBusY i_CMOS_Data 40L -pinDir i_ADC_Work left -pinY i_ADC_Work 60L -pinDir i_CMOS_Clk right -pinY i_CMOS_Clk 100R -pinBusDir o_LED right -pinBusY o_LED 80R -pinDir i_Trigger left -pinY i_Trigger 160L -pinDir i_Mode left -pinY i_Mode 80L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 100L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 140L -pinDir m00_axis_aclk right -pinY m00_axis_aclk 120R -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 120L
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 2 630 770 1090
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 2 650 750 1070
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 670 590 990J
preplace netloc Net 1 3 2 1460 190 1780
preplace netloc clk_wiz_0_locked 1 2 1 1030 190n
preplace netloc clk_wiz_0_clk_250M 1 2 3 970 50 1440 170 N
preplace netloc PL_IO_TriggerCtrl_v1_0_o_Trigger 1 1 1 590 -170n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 290
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 310
preplace netloc axi_gpio_0_GPIO 1 3 3 NJ 430 NJ 430 NJ
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 1050 430n
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 1010 290n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 590 310n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 610 330n
preplace netloc mft_overlap_add_0_o_mf_im 1 4 1 N 80
preplace netloc mft_overlap_add_0_o_mf_re 1 4 1 N 100
levelinfo -pg 1 0 300 820 1270 1620 2040 2280
pagesize -pg 1 -db -bbox -sgen 0 -390 2390 910
",
   "Color Grouping and No Loops_ScaleFactor":"1.79123",
   "Color Grouping and No Loops_TopLeft":"2459,352",
   "Default View_ScaleFactor":"0.832896",
   "Default View_TopLeft":"0,-251",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port led_8bits -pg 1 -lvl 6 -x 2280 -y 430 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 300 -y 410 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 84 83} -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir M_AXI_HPM1_FPD right -pinY M_AXI_HPM1_FPD 20R -pinDir maxihpm0_fpd_aclk right -pinY maxihpm0_fpd_aclk 140R -pinDir maxihpm1_fpd_aclk right -pinY maxihpm1_fpd_aclk 160R -pinBusDir pl_ps_irq0 left -pinBusY pl_ps_irq0 0L -pinDir pl_resetn0 right -pinY pl_resetn0 220R -pinDir pl_clk0 right -pinY pl_clk0 180R
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1270 -y 430 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 820 -y 310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 141 136 142 137 143 138 144 139 145 140} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 220R -pinDir M01_AXI right -pinY M01_AXI 80R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir ACLK left -pinY ACLK 140L -pinDir ARESETN left -pinY ARESETN 40L -pinDir S00_ACLK left -pinY S00_ACLK 160L -pinDir S00_ARESETN left -pinY S00_ARESETN 60L -pinDir M00_ACLK left -pinY M00_ACLK 180L -pinDir M00_ARESETN left -pinY M00_ARESETN 80L -pinDir M01_ACLK left -pinY M01_ACLK 200L -pinDir M01_ARESETN left -pinY M01_ARESETN 100L -pinDir S01_ACLK left -pinY S01_ACLK 220L -pinDir S01_ARESETN left -pinY S01_ARESETN 120L
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 300 -y 730 -swap {1 0 2 3 4 6 9 8 7 5} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 20R -pinDir ext_reset_in right -pinY ext_reset_in 0R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 60R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 120R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 40R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1270 -y 290 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 1620 -y 290 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst PL_VICFAR_AXIS_0 -pg 1 -lvl 5 -x 2040 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 23 22 20} -defaultsOSRD -pinDir s_axis_vicfar_im left -pinY s_axis_vicfar_im 0L -pinDir s_axis_vicfar_re left -pinY s_axis_vicfar_re 20L -pinDir m_axis_vicfar_det right -pinY m_axis_vicfar_det 0R -pinDir m_axis_vicfar_thd right -pinY m_axis_vicfar_thd 20R -pinBusDir aresetin left -pinBusY aresetin 110L -pinBusDir aresetin_i_vicfar_im left -pinBusY aresetin_i_vicfar_im 150L -pinBusDir aresetin_i_vicfar_re left -pinBusY aresetin_i_vicfar_re 130L -pinDir clk left -pinY clk 90L
preplace inst mft_overlap_add_0 -pg 1 -lvl 4 -x 1620 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 16 15} -defaultsOSRD -pinDir i_mf left -pinY i_mf 0L -pinDir o_mf_im right -pinY o_mf_im 20R -pinDir o_mf_re right -pinY o_mf_re 40R -pinBusDir aresetin left -pinBusY aresetin 40L -pinDir clk left -pinY clk 20L
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 820 -y 650 -swap {0 1 3 4 2} -defaultsOSRD -pinDir reset left -pinY reset 0L -pinDir clk_in1 left -pinY clk_in1 20L -pinDir locked right -pinY locked 20R -pinDir clk_100M right -pinY clk_100M 40R -pinDir clk_250M right -pinY clk_250M 0R
preplace inst proc_sys_reset_250M -pg 1 -lvl 3 -x 1270 -y 110 -swap {3 2 0 1 4 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst fifo_generator_0 -pg 1 -lvl 1 -x 300 -y -30 -defaultsOSRD -pinDir FIFO_WRITE left -pinY FIFO_WRITE 0L -pinDir FIFO_WRITE.full left -pinY FIFO_WRITE.full 20L -pinDir FIFO_WRITE.din left -pinY FIFO_WRITE.din 40L -pinDir FIFO_WRITE.wr_en left -pinY FIFO_WRITE.wr_en 60L -pinDir FIFO_READ left -pinY FIFO_READ 80L -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 0R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 20R -pinDir FIFO_READ.rd_en left -pinY FIFO_READ.rd_en 100L -pinDir clk left -pinY clk 120L -pinDir srst left -pinY srst 140L -pinDir wr_rst_busy right -pinY wr_rst_busy 40R -pinDir rd_rst_busy right -pinY rd_rst_busy 60R
preplace inst axis_data_fifo_0 -pg 1 -lvl 1 -x 300 -y -330 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir S_AXIS.s_axis_tdata left -pinY S_AXIS.s_axis_tdata 20L -pinDir S_AXIS.s_axis_tready left -pinY S_AXIS.s_axis_tready 40L -pinDir S_AXIS.s_axis_tvalid left -pinY S_AXIS.s_axis_tvalid 60L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir M_AXIS.m_axis_tdata right -pinY M_AXIS.m_axis_tdata 20R -pinDir M_AXIS.m_axis_tready right -pinY M_AXIS.m_axis_tready 40R -pinDir M_AXIS.m_axis_tvalid right -pinY M_AXIS.m_axis_tvalid 60R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 80L -pinDir s_axis_aclk left -pinY s_axis_aclk 100L
preplace inst FDRE_0 -pg 1 -lvl 1 -x 300 -y -130 -defaultsOSRD -pinDir op left -pinY op 0L -pinDir res right -pinY res 0R
preplace inst PL_IO_TriggerCtrl_v1_0 -pg 1 -lvl 1 -x 300 -y 210 -defaultsOSRD -pinDir s00_axi left -pinY s00_axi 0L -pinDir i_Trigger left -pinY i_Trigger 20L -pinDir i_Switch left -pinY i_Switch 40L -pinDir i_Port left -pinY i_Port 60L -pinDir o_Trigger right -pinY o_Trigger 0R -pinDir s00_axi_aclk left -pinY s00_axi_aclk 80L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 100L
preplace inst PL_SPI_ADC_MasterStr_0 -pg 1 -lvl 2 -x 820 -y -330 -defaultsOSRD -pinDir m00_axis right -pinY m00_axis 0R -pinDir s00_axi left -pinY s00_axi 0L -pinDir o_SPI_Clk right -pinY o_SPI_Clk 20R -pinDir i_SPI_MISO left -pinY i_SPI_MISO 20L -pinDir o_SPI_MOSI right -pinY o_SPI_MOSI 40R -pinDir o_SPI_CS right -pinY o_SPI_CS 60R -pinBusDir i_CMOS_Data left -pinBusY i_CMOS_Data 40L -pinDir i_ADC_Work left -pinY i_ADC_Work 60L -pinDir i_CMOS_Clk left -pinY i_CMOS_Clk 80L -pinBusDir o_LED right -pinBusY o_LED 80R -pinDir i_Trigger left -pinY i_Trigger 100L -pinDir i_Mode left -pinY i_Mode 120L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 140L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 160L -pinDir m00_axis_aclk left -pinY m00_axis_aclk 180L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 200L
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 2 630 770 1090
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 2 650 750 1070
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 670 590 990J
preplace netloc Net 1 3 2 1460 190 1800
preplace netloc clk_wiz_0_locked 1 2 1 1030 190n
preplace netloc clk_wiz_0_clk_250M 1 2 3 970 50 1440 170 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 290
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 310
preplace netloc axi_gpio_0_GPIO 1 3 3 NJ 430 NJ 430 NJ
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 1050 430n
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 1010 290n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 590 310n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 610 330n
preplace netloc mft_overlap_add_0_o_mf_im 1 4 1 N 80
preplace netloc mft_overlap_add_0_o_mf_re 1 4 1 N 100
levelinfo -pg 1 0 300 820 1270 1620 2040 2280
pagesize -pg 1 -db -bbox -sgen 0 -390 2390 910
",
   "Grouping and No Loops_ScaleFactor":"1.2768",
   "Grouping and No Loops_TopLeft":"149,154",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port led_8bits -pg 1 -lvl 6 -x 2180 -y 430 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 330 -y 180 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1170 -y 430 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 800 -y 260 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 330 -y 370 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1170 -y 290 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 1510 -y 290 -defaultsOSRD
preplace inst PL_VICFAR_AXIS_0 -pg 1 -lvl 5 -x 1940 -y 120 -defaultsOSRD
preplace inst mft_overlap_add_0 -pg 1 -lvl 4 -x 1510 -y 80 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 800 -y 510 -defaultsOSRD
preplace inst proc_sys_reset_250M -pg 1 -lvl 3 -x 1170 -y 130 -defaultsOSRD
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 2 650 600 1000
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 20 470 640 590 990
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 3 30 270 630 430 950
preplace netloc Net 1 3 2 1350 170 1690
preplace netloc clk_wiz_0_locked 1 2 1 970 170n
preplace netloc clk_wiz_0_clk_250M 1 2 3 960 30 1340 180 1700
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 280
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 300
preplace netloc axi_gpio_0_GPIO 1 3 3 NJ 430 NJ 430 NJ
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 1 980 250n
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 N 270
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 150
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 N 170
preplace netloc mft_overlap_add_0_o_mf_im 1 4 1 N 70
preplace netloc mft_overlap_add_0_o_mf_re 1 4 1 N 90
levelinfo -pg 1 0 330 800 1170 1510 1940 2180
pagesize -pg 1 -db -bbox -sgen 0 0 2290 610
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"2"
}
