$comment
	File created using the following command:
		vcd file LogicalStep_Lab5.msim.vcd -direction
$end
$date
	Wed Jul 19 13:27:54 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab5_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb [3:0] $end
$var reg 1 # rst_n $end
$var reg 8 $ sw [7:0] $end
$var wire 1 % leds [7] $end
$var wire 1 & leds [6] $end
$var wire 1 ' leds [5] $end
$var wire 1 ( leds [4] $end
$var wire 1 ) leds [3] $end
$var wire 1 * leds [2] $end
$var wire 1 + leds [1] $end
$var wire 1 , leds [0] $end
$var wire 1 - seg7_char1 $end
$var wire 1 . seg7_char2 $end
$var wire 1 / seg7_data [6] $end
$var wire 1 0 seg7_data [5] $end
$var wire 1 1 seg7_data [4] $end
$var wire 1 2 seg7_data [3] $end
$var wire 1 3 seg7_data [2] $end
$var wire 1 4 seg7_data [1] $end
$var wire 1 5 seg7_data [0] $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < pb[2]~input_o $end
$var wire 1 = pb[3]~input_o $end
$var wire 1 > sw[2]~input_o $end
$var wire 1 ? sw[3]~input_o $end
$var wire 1 @ sw[4]~input_o $end
$var wire 1 A sw[5]~input_o $end
$var wire 1 B sw[6]~input_o $end
$var wire 1 C sw[7]~input_o $end
$var wire 1 D ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 E ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 F ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 G seg7_data[6]~output_o $end
$var wire 1 H leds[0]~output_o $end
$var wire 1 I leds[1]~output_o $end
$var wire 1 J leds[2]~output_o $end
$var wire 1 K leds[3]~output_o $end
$var wire 1 L leds[4]~output_o $end
$var wire 1 M leds[5]~output_o $end
$var wire 1 N leds[6]~output_o $end
$var wire 1 O leds[7]~output_o $end
$var wire 1 P seg7_data[0]~output_o $end
$var wire 1 Q seg7_data[1]~output_o $end
$var wire 1 R seg7_data[2]~output_o $end
$var wire 1 S seg7_data[3]~output_o $end
$var wire 1 T seg7_data[4]~output_o $end
$var wire 1 U seg7_data[5]~output_o $end
$var wire 1 V seg7_char1~output_o $end
$var wire 1 W seg7_char2~output_o $end
$var wire 1 X clkin_50~input_o $end
$var wire 1 Y clkin_50~inputclkctrl_outclk $end
$var wire 1 Z GEN1|Add0~0_combout $end
$var wire 1 [ GEN1|bin_counter[0]~28_combout $end
$var wire 1 \ rst_n~input_o $end
$var wire 1 ] GEN1|Add0~1 $end
$var wire 1 ^ GEN1|Add0~2_combout $end
$var wire 1 _ GEN1|bin_counter[1]~27_combout $end
$var wire 1 ` GEN1|Add0~3 $end
$var wire 1 a GEN1|Add0~4_combout $end
$var wire 1 b GEN1|bin_counter[2]~31_combout $end
$var wire 1 c GEN1|Add0~5 $end
$var wire 1 d GEN1|Add0~6_combout $end
$var wire 1 e GEN1|bin_counter~26_combout $end
$var wire 1 f GEN1|Add0~7 $end
$var wire 1 g GEN1|Add0~8_combout $end
$var wire 1 h GEN1|bin_counter~25_combout $end
$var wire 1 i GEN1|Add0~9 $end
$var wire 1 j GEN1|Add0~10_combout $end
$var wire 1 k GEN1|bin_counter~24_combout $end
$var wire 1 l GEN1|Add0~11 $end
$var wire 1 m GEN1|Add0~12_combout $end
$var wire 1 n GEN1|bin_counter[6]~30_combout $end
$var wire 1 o GEN1|Add0~13 $end
$var wire 1 p GEN1|Add0~14_combout $end
$var wire 1 q GEN1|bin_counter[7]~29_combout $end
$var wire 1 r GEN1|Add0~15 $end
$var wire 1 s GEN1|Add0~16_combout $end
$var wire 1 t GEN1|bin_counter~23_combout $end
$var wire 1 u GEN1|Add0~17 $end
$var wire 1 v GEN1|Add0~18_combout $end
$var wire 1 w GEN1|bin_counter~22_combout $end
$var wire 1 x GEN1|Add0~19 $end
$var wire 1 y GEN1|Add0~20_combout $end
$var wire 1 z GEN1|bin_counter~21_combout $end
$var wire 1 { GEN1|Add0~21 $end
$var wire 1 | GEN1|Add0~22_combout $end
$var wire 1 } GEN1|bin_counter~20_combout $end
$var wire 1 ~ GEN1|Add0~23 $end
$var wire 1 !! GEN1|Add0~24_combout $end
$var wire 1 "! GEN1|bin_counter~19_combout $end
$var wire 1 #! GEN1|Add0~25 $end
$var wire 1 $! GEN1|Add0~26_combout $end
$var wire 1 %! GEN1|bin_counter~18_combout $end
$var wire 1 &! GEN1|Add0~27 $end
$var wire 1 '! GEN1|Add0~28_combout $end
$var wire 1 (! GEN1|bin_counter~17_combout $end
$var wire 1 )! GEN1|Add0~29 $end
$var wire 1 *! GEN1|Add0~30_combout $end
$var wire 1 +! GEN1|bin_counter~16_combout $end
$var wire 1 ,! GEN1|bin_counter[15]~feeder_combout $end
$var wire 1 -! GEN1|Add0~31 $end
$var wire 1 .! GEN1|Add0~32_combout $end
$var wire 1 /! GEN1|bin_counter~15_combout $end
$var wire 1 0! GEN1|Add0~33 $end
$var wire 1 1! GEN1|Add0~34_combout $end
$var wire 1 2! GEN1|bin_counter~14_combout $end
$var wire 1 3! GEN1|Add0~35 $end
$var wire 1 4! GEN1|Add0~36_combout $end
$var wire 1 5! GEN1|bin_counter~13_combout $end
$var wire 1 6! GEN1|bin_counter[18]~feeder_combout $end
$var wire 1 7! GEN1|Add0~37 $end
$var wire 1 8! GEN1|Add0~38_combout $end
$var wire 1 9! GEN1|bin_counter~12_combout $end
$var wire 1 :! GEN1|bin_counter[19]~feeder_combout $end
$var wire 1 ;! GEN1|Add0~39 $end
$var wire 1 <! GEN1|Add0~40_combout $end
$var wire 1 =! GEN1|bin_counter~11_combout $end
$var wire 1 >! GEN1|Add0~41 $end
$var wire 1 ?! GEN1|Add0~42_combout $end
$var wire 1 @! GEN1|bin_counter~10_combout $end
$var wire 1 A! GEN1|Add0~43 $end
$var wire 1 B! GEN1|Add0~44_combout $end
$var wire 1 C! GEN1|bin_counter~9_combout $end
$var wire 1 D! GEN1|bin_counter[22]~feeder_combout $end
$var wire 1 E! GEN1|Add0~45 $end
$var wire 1 F! GEN1|Add0~46_combout $end
$var wire 1 G! GEN1|bin_counter~8_combout $end
$var wire 1 H! GEN1|Add0~47 $end
$var wire 1 I! GEN1|Add0~48_combout $end
$var wire 1 J! GEN1|bin_counter~7_combout $end
$var wire 1 K! GEN1|Add0~49 $end
$var wire 1 L! GEN1|Add0~50_combout $end
$var wire 1 M! GEN1|bin_counter~6_combout $end
$var wire 1 N! GEN1|Equal0~3_combout $end
$var wire 1 O! GEN1|Equal0~0_combout $end
$var wire 1 P! GEN1|Add0~51 $end
$var wire 1 Q! GEN1|Add0~52_combout $end
$var wire 1 R! GEN1|bin_counter~3_combout $end
$var wire 1 S! GEN1|Add0~53 $end
$var wire 1 T! GEN1|Add0~54_combout $end
$var wire 1 U! GEN1|bin_counter~2_combout $end
$var wire 1 V! GEN1|Add0~55 $end
$var wire 1 W! GEN1|Add0~56_combout $end
$var wire 1 X! GEN1|bin_counter~1_combout $end
$var wire 1 Y! GEN1|Add0~57 $end
$var wire 1 Z! GEN1|Add0~58_combout $end
$var wire 1 [! GEN1|bin_counter~0_combout $end
$var wire 1 \! GEN1|Equal0~1_combout $end
$var wire 1 ]! GEN1|Add0~59 $end
$var wire 1 ^! GEN1|Add0~60_combout $end
$var wire 1 _! GEN1|bin_counter~5_combout $end
$var wire 1 `! GEN1|Add0~61 $end
$var wire 1 a! GEN1|Add0~62_combout $end
$var wire 1 b! GEN1|bin_counter~4_combout $end
$var wire 1 c! GEN1|Equal0~2_combout $end
$var wire 1 d! GEN1|Equal0~7_combout $end
$var wire 1 e! GEN1|Equal0~6_combout $end
$var wire 1 f! GEN1|Equal0~5_combout $end
$var wire 1 g! GEN1|Equal0~8_combout $end
$var wire 1 h! GEN1|Equal0~9_combout $end
$var wire 1 i! GEN1|Equal0~4_combout $end
$var wire 1 j! GEN1|Equal0~10_combout $end
$var wire 1 k! GEN1|terminal_count~q $end
$var wire 1 l! GEN1|strobe~0_combout $end
$var wire 1 m! GEN1|strobe~q $end
$var wire 1 n! GEN1|strobe~clkctrl_outclk $end
$var wire 1 o! sw[1]~input_o $end
$var wire 1 p! reduced_mode_sync|intern~q $end
$var wire 1 q! reduced_mode_sync|output~q $end
$var wire 1 r! pb[0]~input_o $end
$var wire 1 s! ns_sync|intern~0_combout $end
$var wire 1 t! ns_sync|intern~q $end
$var wire 1 u! ns_sync|output~q $end
$var wire 1 v! ns_latch|output~0_combout $end
$var wire 1 w! GEN2|Add0~1_cout $end
$var wire 1 x! GEN2|Add0~3_cout $end
$var wire 1 y! GEN2|Add0~4_combout $end
$var wire 1 z! GEN2|bin_counter[2]~29_combout $end
$var wire 1 {! GEN2|Add0~5 $end
$var wire 1 |! GEN2|Add0~6_combout $end
$var wire 1 }! GEN2|bin_counter~27_combout $end
$var wire 1 ~! GEN2|Add0~7 $end
$var wire 1 !" GEN2|Add0~8_combout $end
$var wire 1 "" GEN2|bin_counter~26_combout $end
$var wire 1 #" GEN2|Add0~9 $end
$var wire 1 $" GEN2|Add0~10_combout $end
$var wire 1 %" GEN2|bin_counter[5]~28_combout $end
$var wire 1 &" GEN2|Add0~11 $end
$var wire 1 '" GEN2|Add0~12_combout $end
$var wire 1 (" GEN2|bin_counter~25_combout $end
$var wire 1 )" GEN2|Add0~13 $end
$var wire 1 *" GEN2|Add0~14_combout $end
$var wire 1 +" GEN2|bin_counter~24_combout $end
$var wire 1 ," GEN2|Add0~15 $end
$var wire 1 -" GEN2|Add0~16_combout $end
$var wire 1 ." GEN2|bin_counter~23_combout $end
$var wire 1 /" GEN2|Add0~17 $end
$var wire 1 0" GEN2|Add0~18_combout $end
$var wire 1 1" GEN2|bin_counter~22_combout $end
$var wire 1 2" GEN2|Add0~19 $end
$var wire 1 3" GEN2|Add0~20_combout $end
$var wire 1 4" GEN2|bin_counter~21_combout $end
$var wire 1 5" GEN2|Add0~21 $end
$var wire 1 6" GEN2|Add0~22_combout $end
$var wire 1 7" GEN2|bin_counter~20_combout $end
$var wire 1 8" GEN2|Add0~23 $end
$var wire 1 9" GEN2|Add0~24_combout $end
$var wire 1 :" GEN2|bin_counter~19_combout $end
$var wire 1 ;" GEN2|Add0~25 $end
$var wire 1 <" GEN2|Add0~26_combout $end
$var wire 1 =" GEN2|bin_counter~18_combout $end
$var wire 1 >" GEN2|Add0~27 $end
$var wire 1 ?" GEN2|Add0~28_combout $end
$var wire 1 @" GEN2|bin_counter~17_combout $end
$var wire 1 A" GEN2|Add0~29 $end
$var wire 1 B" GEN2|Add0~30_combout $end
$var wire 1 C" GEN2|bin_counter~16_combout $end
$var wire 1 D" GEN2|Add0~31 $end
$var wire 1 E" GEN2|Add0~32_combout $end
$var wire 1 F" GEN2|bin_counter~15_combout $end
$var wire 1 G" GEN2|Add0~33 $end
$var wire 1 H" GEN2|Add0~34_combout $end
$var wire 1 I" GEN2|bin_counter~14_combout $end
$var wire 1 J" GEN2|Add0~35 $end
$var wire 1 K" GEN2|Add0~36_combout $end
$var wire 1 L" GEN2|bin_counter~13_combout $end
$var wire 1 M" GEN2|Add0~37 $end
$var wire 1 N" GEN2|Add0~38_combout $end
$var wire 1 O" GEN2|bin_counter~12_combout $end
$var wire 1 P" GEN2|Add0~39 $end
$var wire 1 Q" GEN2|Add0~40_combout $end
$var wire 1 R" GEN2|bin_counter~11_combout $end
$var wire 1 S" GEN2|Add0~41 $end
$var wire 1 T" GEN2|Add0~42_combout $end
$var wire 1 U" GEN2|bin_counter~10_combout $end
$var wire 1 V" GEN2|Equal0~3_combout $end
$var wire 1 W" GEN2|Add0~43 $end
$var wire 1 X" GEN2|Add0~44_combout $end
$var wire 1 Y" GEN2|bin_counter~9_combout $end
$var wire 1 Z" GEN2|Add0~45 $end
$var wire 1 [" GEN2|Add0~46_combout $end
$var wire 1 \" GEN2|bin_counter~8_combout $end
$var wire 1 ]" GEN2|Add0~47 $end
$var wire 1 ^" GEN2|Add0~48_combout $end
$var wire 1 _" GEN2|bin_counter~7_combout $end
$var wire 1 `" GEN2|Add0~49 $end
$var wire 1 a" GEN2|Add0~50_combout $end
$var wire 1 b" GEN2|bin_counter~6_combout $end
$var wire 1 c" GEN2|Equal0~2_combout $end
$var wire 1 d" GEN2|Equal0~6_combout $end
$var wire 1 e" GEN2|Equal0~5_combout $end
$var wire 1 f" GEN2|Equal0~7_combout $end
$var wire 1 g" GEN2|Equal0~4_combout $end
$var wire 1 h" GEN2|Equal0~8_combout $end
$var wire 1 i" GEN2|Add0~51 $end
$var wire 1 j" GEN2|Add0~52_combout $end
$var wire 1 k" GEN2|bin_counter~3_combout $end
$var wire 1 l" GEN2|Add0~53 $end
$var wire 1 m" GEN2|Add0~54_combout $end
$var wire 1 n" GEN2|bin_counter~2_combout $end
$var wire 1 o" GEN2|Add0~55 $end
$var wire 1 p" GEN2|Add0~56_combout $end
$var wire 1 q" GEN2|bin_counter~1_combout $end
$var wire 1 r" GEN2|Add0~57 $end
$var wire 1 s" GEN2|Add0~58_combout $end
$var wire 1 t" GEN2|bin_counter~0_combout $end
$var wire 1 u" GEN2|Equal0~0_combout $end
$var wire 1 v" GEN2|Add0~59 $end
$var wire 1 w" GEN2|Add0~60_combout $end
$var wire 1 x" GEN2|bin_counter~5_combout $end
$var wire 1 y" GEN2|Add0~61 $end
$var wire 1 z" GEN2|Add0~62_combout $end
$var wire 1 {" GEN2|bin_counter~4_combout $end
$var wire 1 |" GEN2|Equal0~1_combout $end
$var wire 1 }" GEN2|Equal0~9_combout $end
$var wire 1 ~" GEN2|terminal_count~q $end
$var wire 1 !# GEN2|strobe~0_combout $end
$var wire 1 "# GEN2|strobe~q $end
$var wire 1 ## GEN2|full_cycle~0_combout $end
$var wire 1 $# GEN2|full_cycle~q $end
$var wire 1 %# ns_latch|output~q $end
$var wire 1 &# state_machine|Selector3~0_combout $end
$var wire 1 '# sw[0]~input_o $end
$var wire 1 (# night_mode_sync|intern~q $end
$var wire 1 )# night_mode_sync|output~q $end
$var wire 1 *# state_machine|Selector3~1_combout $end
$var wire 1 +# state_machine|current_state.s17~q $end
$var wire 1 ,# state_machine|Selector2~0_combout $end
$var wire 1 -# state_machine|Selector2~1_combout $end
$var wire 1 .# state_machine|current_state.s16~q $end
$var wire 1 /# state_machine|Selector0~0_combout $end
$var wire 1 0# pb[1]~input_o $end
$var wire 1 1# ew_sync|intern~0_combout $end
$var wire 1 2# ew_sync|intern~q $end
$var wire 1 3# ew_sync|output~feeder_combout $end
$var wire 1 4# ew_sync|output~q $end
$var wire 1 5# ew_latch|output~0_combout $end
$var wire 1 6# ew_latch|output~q $end
$var wire 1 7# state_machine|next_state.S1~0_combout $end
$var wire 1 8# state_machine|current_state.S1~q $end
$var wire 1 9# state_machine|next_state.S2~0_combout $end
$var wire 1 :# state_machine|current_state.S2~q $end
$var wire 1 ;# state_machine|next_state.S3~0_combout $end
$var wire 1 <# state_machine|current_state.S3~q $end
$var wire 1 =# state_machine|next_state.S4~0_combout $end
$var wire 1 ># state_machine|current_state.S4~q $end
$var wire 1 ?# state_machine|Selector0~1_combout $end
$var wire 1 @# state_machine|next_state.S5~0_combout $end
$var wire 1 A# state_machine|current_state.S5~q $end
$var wire 1 B# state_machine|Selector0~2_combout $end
$var wire 1 C# state_machine|current_state.S6~q $end
$var wire 1 D# state_machine|current_state.S7~q $end
$var wire 1 E# state_machine|next_state.S8~0_combout $end
$var wire 1 F# state_machine|current_state.S8~q $end
$var wire 1 G# state_machine|next_state.S9~0_combout $end
$var wire 1 H# state_machine|current_state.S9~q $end
$var wire 1 I# state_machine|next_state.S10~0_combout $end
$var wire 1 J# state_machine|current_state.S10~q $end
$var wire 1 K# state_machine|next_state.S11~0_combout $end
$var wire 1 L# state_machine|current_state.S11~q $end
$var wire 1 M# state_machine|next_state.S12~0_combout $end
$var wire 1 N# state_machine|current_state.S12~q $end
$var wire 1 O# state_machine|next_state.S13~0_combout $end
$var wire 1 P# state_machine|current_state.S13~q $end
$var wire 1 Q# state_machine|north_south[4]~0_combout $end
$var wire 1 R# state_machine|Selector1~0_combout $end
$var wire 1 S# state_machine|current_state.S14~q $end
$var wire 1 T# state_machine|current_state.s15~feeder_combout $end
$var wire 1 U# state_machine|current_state.s15~q $end
$var wire 1 V# state_machine|next_state.S0~0_combout $end
$var wire 1 W# state_machine|current_state.S0~q $end
$var wire 1 X# state_machine|state_number[3]~12_combout $end
$var wire 1 Y# state_machine|state_number[1]~9_combout $end
$var wire 1 Z# state_machine|north_south[4]~5_combout $end
$var wire 1 [# Display_driver|clk_proc:COUNT[0]~0_combout $end
$var wire 1 \# Display_driver|clk_proc:COUNT[0]~q $end
$var wire 1 ]# Display_driver|clk_proc:COUNT[1]~1_combout $end
$var wire 1 ^# Display_driver|clk_proc:COUNT[1]~q $end
$var wire 1 _# Display_driver|clk_proc:COUNT[1]~2 $end
$var wire 1 `# Display_driver|clk_proc:COUNT[2]~1_combout $end
$var wire 1 a# Display_driver|clk_proc:COUNT[2]~q $end
$var wire 1 b# Display_driver|clk_proc:COUNT[2]~2 $end
$var wire 1 c# Display_driver|clk_proc:COUNT[3]~1_combout $end
$var wire 1 d# Display_driver|clk_proc:COUNT[3]~q $end
$var wire 1 e# Display_driver|clk_proc:COUNT[3]~2 $end
$var wire 1 f# Display_driver|clk_proc:COUNT[4]~1_combout $end
$var wire 1 g# Display_driver|clk_proc:COUNT[4]~q $end
$var wire 1 h# Display_driver|clk_proc:COUNT[4]~2 $end
$var wire 1 i# Display_driver|clk_proc:COUNT[5]~1_combout $end
$var wire 1 j# Display_driver|clk_proc:COUNT[5]~q $end
$var wire 1 k# Display_driver|clk_proc:COUNT[5]~2 $end
$var wire 1 l# Display_driver|clk_proc:COUNT[6]~1_combout $end
$var wire 1 m# Display_driver|clk_proc:COUNT[6]~q $end
$var wire 1 n# Display_driver|clk_proc:COUNT[6]~2 $end
$var wire 1 o# Display_driver|clk_proc:COUNT[7]~1_combout $end
$var wire 1 p# Display_driver|clk_proc:COUNT[7]~q $end
$var wire 1 q# Display_driver|clk_proc:COUNT[7]~2 $end
$var wire 1 r# Display_driver|clk_proc:COUNT[8]~1_combout $end
$var wire 1 s# Display_driver|clk_proc:COUNT[8]~q $end
$var wire 1 t# Display_driver|clk_proc:COUNT[8]~2 $end
$var wire 1 u# Display_driver|clk_proc:COUNT[9]~1_combout $end
$var wire 1 v# Display_driver|clk_proc:COUNT[9]~q $end
$var wire 1 w# Display_driver|clk_proc:COUNT[9]~2 $end
$var wire 1 x# Display_driver|clk_proc:COUNT[10]~1_combout $end
$var wire 1 y# Display_driver|clk_proc:COUNT[10]~q $end
$var wire 1 z# state_machine|north_south[4]~1_combout $end
$var wire 1 {# state_machine|north_south[4]~2_combout $end
$var wire 1 |# state_machine|north_south[4]~3_combout $end
$var wire 1 }# state_machine|east_west[1]~0_combout $end
$var wire 1 ~# right_input[0]~2_combout $end
$var wire 1 !$ right_input[0]~3_combout $end
$var wire 1 "$ right_input[0]~4_combout $end
$var wire 1 #$ right_input[0]~5_combout $end
$var wire 1 $$ right_input[1]~0_combout $end
$var wire 1 %$ state_machine|state_number[1]~13_combout $end
$var wire 1 &$ state_machine|state_number[1]~11_combout $end
$var wire 1 '$ right_input[1]~1_combout $end
$var wire 1 ($ Display_driver|DOUT_TEMP[6]~0_combout $end
$var wire 1 )$ state_machine|north_south[3]~4_combout $end
$var wire 1 *$ left_input[0]~2_combout $end
$var wire 1 +$ left_input[0]~3_combout $end
$var wire 1 ,$ Display_driver|DOUT_TEMP[6]~1_combout $end
$var wire 1 -$ left_input[2]~0_combout $end
$var wire 1 .$ state_machine|state_number[3]~18_combout $end
$var wire 1 /$ left_input[2]~1_combout $end
$var wire 1 0$ Display_driver|DOUT_TEMP[6]~2_combout $end
$var wire 1 1$ GEN1|full_cycle~0_combout $end
$var wire 1 2$ GEN1|full_cycle~feeder_combout $end
$var wire 1 3$ GEN1|full_cycle~q $end
$var wire 1 4$ state_machine|state_number[0]~4_combout $end
$var wire 1 5$ state_machine|state_number[0]~5_combout $end
$var wire 1 6$ state_machine|state_number[0]~6_combout $end
$var wire 1 7$ state_machine|state_number[0]~7_combout $end
$var wire 1 8$ state_machine|state_number[1]~8_combout $end
$var wire 1 9$ state_machine|state_number[1]~10_combout $end
$var wire 1 :$ state_machine|state_number[1]~14_combout $end
$var wire 1 ;$ state_machine|state_number[2]~15_combout $end
$var wire 1 <$ state_machine|state_number[2]~16_combout $end
$var wire 1 =$ state_machine|state_number[3]~17_combout $end
$var wire 1 >$ Display_driver|DOUT[3]~1_combout $end
$var wire 1 ?$ Display_driver|DOUT[0]~0_combout $end
$var wire 1 @$ Display_driver|DOUT[0]~2_combout $end
$var wire 1 A$ Display_driver|DOUT[3]~3_combout $end
$var wire 1 B$ Display_driver|DOUT[3]~4_combout $end
$var wire 1 C$ GEN1|bin_counter [31] $end
$var wire 1 D$ GEN1|bin_counter [30] $end
$var wire 1 E$ GEN1|bin_counter [29] $end
$var wire 1 F$ GEN1|bin_counter [28] $end
$var wire 1 G$ GEN1|bin_counter [27] $end
$var wire 1 H$ GEN1|bin_counter [26] $end
$var wire 1 I$ GEN1|bin_counter [25] $end
$var wire 1 J$ GEN1|bin_counter [24] $end
$var wire 1 K$ GEN1|bin_counter [23] $end
$var wire 1 L$ GEN1|bin_counter [22] $end
$var wire 1 M$ GEN1|bin_counter [21] $end
$var wire 1 N$ GEN1|bin_counter [20] $end
$var wire 1 O$ GEN1|bin_counter [19] $end
$var wire 1 P$ GEN1|bin_counter [18] $end
$var wire 1 Q$ GEN1|bin_counter [17] $end
$var wire 1 R$ GEN1|bin_counter [16] $end
$var wire 1 S$ GEN1|bin_counter [15] $end
$var wire 1 T$ GEN1|bin_counter [14] $end
$var wire 1 U$ GEN1|bin_counter [13] $end
$var wire 1 V$ GEN1|bin_counter [12] $end
$var wire 1 W$ GEN1|bin_counter [11] $end
$var wire 1 X$ GEN1|bin_counter [10] $end
$var wire 1 Y$ GEN1|bin_counter [9] $end
$var wire 1 Z$ GEN1|bin_counter [8] $end
$var wire 1 [$ GEN1|bin_counter [7] $end
$var wire 1 \$ GEN1|bin_counter [6] $end
$var wire 1 ]$ GEN1|bin_counter [5] $end
$var wire 1 ^$ GEN1|bin_counter [4] $end
$var wire 1 _$ GEN1|bin_counter [3] $end
$var wire 1 `$ GEN1|bin_counter [2] $end
$var wire 1 a$ GEN1|bin_counter [1] $end
$var wire 1 b$ GEN1|bin_counter [0] $end
$var wire 1 c$ GEN2|bin_counter [31] $end
$var wire 1 d$ GEN2|bin_counter [30] $end
$var wire 1 e$ GEN2|bin_counter [29] $end
$var wire 1 f$ GEN2|bin_counter [28] $end
$var wire 1 g$ GEN2|bin_counter [27] $end
$var wire 1 h$ GEN2|bin_counter [26] $end
$var wire 1 i$ GEN2|bin_counter [25] $end
$var wire 1 j$ GEN2|bin_counter [24] $end
$var wire 1 k$ GEN2|bin_counter [23] $end
$var wire 1 l$ GEN2|bin_counter [22] $end
$var wire 1 m$ GEN2|bin_counter [21] $end
$var wire 1 n$ GEN2|bin_counter [20] $end
$var wire 1 o$ GEN2|bin_counter [19] $end
$var wire 1 p$ GEN2|bin_counter [18] $end
$var wire 1 q$ GEN2|bin_counter [17] $end
$var wire 1 r$ GEN2|bin_counter [16] $end
$var wire 1 s$ GEN2|bin_counter [15] $end
$var wire 1 t$ GEN2|bin_counter [14] $end
$var wire 1 u$ GEN2|bin_counter [13] $end
$var wire 1 v$ GEN2|bin_counter [12] $end
$var wire 1 w$ GEN2|bin_counter [11] $end
$var wire 1 x$ GEN2|bin_counter [10] $end
$var wire 1 y$ GEN2|bin_counter [9] $end
$var wire 1 z$ GEN2|bin_counter [8] $end
$var wire 1 {$ GEN2|bin_counter [7] $end
$var wire 1 |$ GEN2|bin_counter [6] $end
$var wire 1 }$ GEN2|bin_counter [5] $end
$var wire 1 ~$ GEN2|bin_counter [4] $end
$var wire 1 !% GEN2|bin_counter [3] $end
$var wire 1 "% GEN2|bin_counter [2] $end
$var wire 1 #% GEN2|bin_counter [1] $end
$var wire 1 $% GEN2|bin_counter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx00 "
1#
bx00 $
1z#
0{#
1|#
0}#
0~#
1!$
0"$
0#$
0$$
1%$
1&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
14$
15$
06$
07$
18$
09$
0:$
1;$
0<$
0=$
1>$
0?$
1@$
0A$
0B$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
z$%
z#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
15
04
03
02
01
00
0/
06
17
x8
19
1:
1;
x<
x=
x>
x?
x@
xA
xB
xC
0D
zE
zF
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
1[
1\
1]
1^
0_
0`
1a
0b
1c
0d
0e
0f
0g
0h
1i
0j
0k
0l
1m
0n
1o
1p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
1K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
1\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
1e!
1f!
0g!
0h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
1w!
0x!
1y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
1#"
1$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
0@"
1A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
0U"
1V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
1c"
1d"
1e"
0f"
1g"
0h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
0t"
1u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
1&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
02#
03#
04#
05#
06#
17#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
1Q#
0R#
0S#
0T#
0U#
1V#
0W#
0X#
1Y#
0Z#
1[#
0\#
0]#
0^#
0_#
0`#
0a#
1b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
1n#
0o#
0p#
0q#
0r#
0s#
1t#
0u#
0v#
0w#
0x#
0y#
$end
#20000
1!
1X
1Y
1\#
12#
1t!
1b$
0w!
0]
1Z
1]#
0[#
13#
0^
0[
1_
#40000
0!
0X
0Y
#60000
1!
1X
1Y
1^#
0\#
14#
1u!
1a$
0b$
1x!
1`
1^
1w!
1]
0Z
1[#
15#
1v!
0y!
0a
0x!
0`
0^
0_
1[
1z!
1y!
1a
1b
1_
0z!
0b
#80000
0!
0X
0Y
#100000
1!
1X
1Y
1\#
1b$
1_#
0w!
1O!
0]
1Z
0]#
0[#
1x!
1|"
1c!
1`
1^
1`#
0[
0y!
0a
0_
1z!
1b
#120000
0!
0X
0Y
#140000
1!
1X
1Y
1a#
0^#
0\#
1"%
1`$
0a$
0b$
0b#
0_#
0{!
1y!
1g!
0c
1a
0x!
0O!
0`
0^
1w!
1]
0Z
0`#
1[#
1b#
1~!
1|!
0z!
1f
1d
1{!
0y!
0|"
0c!
1c
0a
1^
1c#
1`#
0b
1_
1[
0#"
1!"
1}!
0i
1g
0~!
0|!
1z!
0f
0d
0c#
1e
1b
0_
0$"
1""
1l
1j
1#"
0!"
0}!
1i
0g
1h
0e
1%"
0m
1$"
0""
0l
0j
1k
0h
0%"
1m
1n
0k
0n
#160000
0!
0X
0Y
#180000
1!
1X
1Y
1\#
1b$
0w!
0]
1Z
1]#
0[#
0^
0[
1_
#200000
0!
0X
0Y
#220000
1!
1X
1Y
1^#
0\#
1a$
0b$
1x!
1`
1^
1w!
1]
0Z
1[#
0{!
1y!
0c
1a
0x!
0`
0^
0_
1[
1~!
1|!
0z!
1f
1d
1{!
0y!
1c
0a
0b
1_
0#"
1!"
1}!
0i
1g
0~!
0|!
1z!
0f
0d
1e
1b
0$"
1""
1l
1j
1#"
0!"
0}!
1i
0g
1h
0e
1%"
0m
1$"
0""
0l
0j
1k
0h
0%"
1m
1n
0k
0n
#240000
0!
0X
0Y
#260000
1!
1X
1Y
1\#
1b$
1_#
0w!
1O!
0]
1Z
0]#
0[#
0b#
1x!
1|"
1c!
1`
1^
0`#
0[
0{!
1y!
0c
1a
1c#
0_
1~!
1|!
0z!
1f
1d
0b
0#"
1!"
1}!
0i
1g
1e
0$"
1""
1l
1j
1h
1%"
0m
1k
1n
#280000
0!
0X
0Y
#300000
1!
1X
1Y
1d#
0a#
0^#
0\#
1}$
1~$
1!%
0"%
1\$
1]$
1^$
1_$
0`$
0a$
0b$
1e#
1b#
0_#
1&"
1$"
1#"
0!"
0~!
0|!
1{!
0y!
0o
1m
0g!
0l
0j
1i
0g
0f
0d
1c
0a
0x!
0O!
0`
0^
1w!
1]
0Z
0c#
1`#
1[#
0e#
0)"
1'"
0%"
0&"
0$"
0""
1!"
0}!
1|!
1z!
0p
1o
0m
1j
1g
1d
1y!
0|"
0c!
1a
1^
1f#
1c#
0`#
0n
0k
0h
0e
1b
1_
1[
1,"
1*"
1("
1)"
0'"
1%"
1""
1}!
1p
0z!
0f#
1q
1n
1k
1h
1e
0b
0_
0/"
1-"
1+"
0,"
0*"
0("
0q
12"
10"
1."
1/"
0-"
0+"
05"
13"
11"
02"
00"
0."
18"
16"
14"
15"
03"
01"
0;"
19"
17"
08"
06"
04"
1>"
1<"
1:"
1;"
09"
07"
0A"
1?"
1="
0>"
0<"
0:"
1D"
1B"
1@"
1A"
0?"
0="
0G"
1E"
1C"
0D"
0B"
0@"
1J"
1H"
1F"
1G"
0E"
0C"
0M"
1K"
1I"
0J"
0H"
0F"
1P"
1N"
1L"
1M"
0K"
0I"
0S"
1Q"
1O"
0P"
0N"
0L"
1W"
1T"
1R"
1S"
0Q"
0O"
0Z"
1X"
1U"
0W"
0T"
0R"
1]"
1["
1Y"
1Z"
0X"
0U"
0`"
1^"
1\"
0]"
0["
0Y"
1i"
1a"
1_"
1`"
0^"
0\"
0l"
1j"
1b"
0i"
0a"
0_"
1o"
1m"
1l"
0j"
0b"
1k"
0r"
1p"
0o"
0m"
1n"
0k"
1v"
1s"
1r"
0p"
1q"
0n"
0y"
1w"
0v"
0s"
1t"
0q"
1z"
1y"
0w"
1x"
0t"
0z"
1{"
0x"
0{"
#320000
0!
0X
0Y
#340000
1!
1X
1Y
1\#
1b$
0w!
0]
1Z
1]#
0[#
0^
0[
1_
#360000
0!
0X
0Y
#380000
1!
1X
1Y
1^#
0\#
1a$
0b$
1x!
1`
1^
1w!
1]
0Z
1[#
0y!
0a
0x!
0`
0^
0_
1[
1z!
1y!
1a
1b
1_
0z!
0b
#400000
0!
0X
0Y
#420000
1!
1X
1Y
1\#
1b$
1_#
0w!
1O!
0]
1Z
0]#
0[#
1x!
1|"
1c!
1`
1^
1`#
0[
0y!
0a
0_
1z!
1b
#440000
0!
0X
0Y
#460000
1!
1X
1Y
1a#
0^#
0\#
1"%
1`$
0a$
0b$
0b#
0_#
0{!
1y!
0c
1a
0x!
0O!
0`
0^
1w!
1]
0Z
0`#
1[#
1e#
1b#
0|!
0z!
0d
1{!
0y!
0|"
0c!
1c
0a
1^
0c#
1`#
0b
1_
1[
0e#
0}!
1|!
1z!
1d
1f#
1c#
0e
1b
0_
1}!
0f#
1e
#480000
0!
0X
0Y
#500000
1!
1X
1Y
1\#
1b$
0w!
0]
1Z
1]#
0[#
0^
0[
1_
#520000
0!
0X
0Y
#540000
1!
1X
1Y
1^#
0\#
1a$
0b$
1x!
1`
1^
1w!
1]
0Z
1[#
0{!
1y!
0c
1a
0x!
0`
0^
0_
1[
0|!
0z!
0d
1{!
0y!
1c
0a
0b
1_
0}!
1|!
1z!
1d
0e
1b
1}!
1e
#560000
0!
0X
0Y
#580000
1!
1X
1Y
1\#
1b$
1_#
0w!
1O!
0]
1Z
0]#
0[#
0b#
1x!
1|"
1c!
1`
1^
0`#
0[
1e#
0{!
1y!
0c
1a
0c#
0_
0|!
0z!
0d
1f#
0b
0}!
0e
#600000
0!
0X
0Y
#620000
1!
1X
1Y
1g#
0d#
0a#
0^#
0\#
0!%
0"%
0_$
0`$
0a$
0b$
0h#
0e#
1b#
0_#
1~!
1|!
1{!
0y!
1f
1d
1c
0a
0x!
0O!
0`
0^
1w!
1]
0Z
0f#
1c#
1`#
1[#
1h#
0!"
1}!
0~!
0|!
1z!
0g
0f
0d
1y!
0|"
0c!
1a
1^
1i#
1f#
0c#
0`#
1e
1b
1_
1[
0""
1!"
0}!
1g
0z!
0i#
0h
0e
0b
0_
1""
1h
#640000
0!
0X
0Y
#660000
1!
1X
1Y
1\#
1b$
0w!
0]
1Z
1]#
0[#
0^
0[
1_
#680000
0!
0X
0Y
#700000
1!
1X
1Y
1^#
0\#
1a$
0b$
1x!
1`
1^
1w!
1]
0Z
1[#
0y!
0a
0x!
0`
0^
0_
1[
1z!
1y!
1a
1b
1_
0z!
0b
#720000
0!
0X
0Y
#740000
1!
1X
1Y
1\#
1b$
1_#
0w!
1O!
0]
1Z
0]#
0[#
1x!
1|"
1c!
1`
1^
1`#
0[
0y!
0a
0_
1z!
1b
#760000
0!
0X
0Y
#780000
1!
1X
1Y
1a#
0^#
0\#
1"%
1`$
0a$
0b$
0b#
0_#
0{!
1y!
0c
1a
0x!
0O!
0`
0^
1w!
1]
0Z
0`#
1[#
1b#
1~!
1|!
0z!
1f
1d
1{!
0y!
0|"
0c!
1c
0a
1^
1c#
1`#
0b
1_
1[
0!"
1}!
0g
0~!
0|!
1z!
0f
0d
0c#
1e
1b
0_
0""
1!"
0}!
1g
0h
0e
1""
1h
#800000
0!
0X
0Y
#820000
1!
1X
1Y
1\#
1b$
0w!
0]
1Z
1]#
0[#
0^
0[
1_
#840000
0!
0X
0Y
#860000
1!
1X
1Y
1^#
0\#
1a$
0b$
1x!
1`
1^
1w!
1]
0Z
1[#
0{!
1y!
0c
1a
0x!
0`
0^
0_
1[
1~!
1|!
0z!
1f
1d
1{!
0y!
1c
0a
0b
1_
0!"
1}!
0g
0~!
0|!
1z!
0f
0d
1e
1b
0""
1!"
0}!
1g
0h
0e
1""
1h
#880000
0!
0X
0Y
#900000
1!
1X
1Y
1\#
1b$
1_#
0w!
1O!
0]
1Z
0]#
0[#
0b#
1x!
1|"
1c!
1`
1^
0`#
0[
0{!
1y!
0c
1a
1c#
0_
1~!
1|!
0z!
1f
1d
0b
0!"
1}!
0g
1e
0""
0h
#920000
0!
0X
0Y
#940000
1!
1X
1Y
1d#
0a#
0^#
0\#
0~$
1!%
0"%
0^$
1_$
0`$
0a$
0b$
1e#
1b#
0_#
0#"
1!"
0~!
0|!
1{!
0y!
0i
1g
0f
0d
1c
0a
0x!
0O!
0`
0^
1w!
1]
0Z
0c#
1`#
1[#
0h#
0e#
1&"
1$"
1""
1#"
0!"
0}!
1|!
1z!
0j
1i
0g
1d
1y!
0|"
0c!
1a
1^
0f#
1c#
0`#
1h
0e
1b
1_
1[
1h#
0)"
1'"
0%"
0&"
0$"
0""
1}!
1j
0z!
1i#
1f#
0k
0h
1e
0b
0_
1,"
1*"
1("
1)"
0'"
1%"
0i#
1k
0/"
1-"
1+"
0,"
0*"
0("
12"
10"
1."
1/"
0-"
0+"
05"
13"
11"
02"
00"
0."
18"
16"
14"
15"
03"
01"
0;"
19"
17"
08"
06"
04"
1>"
1<"
1:"
1;"
09"
07"
0A"
1?"
1="
0>"
0<"
0:"
1D"
1B"
1@"
1A"
0?"
0="
0G"
1E"
1C"
0D"
0B"
0@"
1J"
1H"
1F"
1G"
0E"
0C"
0M"
1K"
1I"
0J"
0H"
0F"
1P"
1N"
1L"
1M"
0K"
0I"
0S"
1Q"
1O"
0P"
0N"
0L"
1W"
1T"
1R"
1S"
0Q"
0O"
0Z"
1X"
1U"
0W"
0T"
0R"
1]"
1["
1Y"
1Z"
0X"
0U"
0`"
1^"
1\"
0]"
0["
0Y"
1i"
1a"
1_"
1`"
0^"
0\"
0l"
1j"
1b"
0i"
0a"
0_"
1o"
1m"
1l"
0j"
0b"
1k"
0r"
1p"
0o"
0m"
1n"
0k"
1v"
1s"
1r"
0p"
1q"
0n"
0y"
1w"
0v"
0s"
1t"
0q"
1z"
1y"
0w"
1x"
0t"
0z"
1{"
0x"
0{"
#960000
0!
0X
0Y
#980000
1!
1X
1Y
1\#
1b$
0w!
0]
1Z
1]#
0[#
0^
0[
1_
#1000000
