Analysis & Synthesis report for lab7part1
Tue Dec 05 15:59:43 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fill2|DE1_SoC_Audio_Example:aud|PS
 11. State Machine - |fill2|DE1_SoC_Audio_Example:aud|avconf:avc|mSetup_ST
 12. State Machine - |fill2|PS2_Demo:inputsfromKB|current_state
 13. State Machine - |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver
 14. State Machine - |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 15. State Machine - |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated
 23. Source assignments for project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated
 24. Source assignments for project:p2|memory:m1|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated
 25. Source assignments for project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated
 26. Source assignments for project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated
 27. Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 28. Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 29. Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 30. Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA
 32. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 36. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 37. Parameter Settings for User Entity Instance: PS2_Demo:inputsfromKB|PS2_Controller:PS2
 38. Parameter Settings for User Entity Instance: PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 39. Parameter Settings for User Entity Instance: project:p2|memory:m0|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: project:p2|memory:m1|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: project:p2|control:c0|part2:p
 42. Parameter Settings for User Entity Instance: project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: project:p2|data:d0|loading:L0|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 45. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 46. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 47. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 48. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 49. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 51. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 52. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 53. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 54. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 55. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|avconf:avc
 57. Parameter Settings for Inferred Entity Instance: project:p2|hexlength:hexy0|lpm_divide:Div0
 58. Parameter Settings for Inferred Entity Instance: project:p2|hexlength:hexy0|lpm_divide:Mod0
 59. Parameter Settings for Inferred Entity Instance: project:p2|hexlength:hexy0|lpm_divide:Div1
 60. Parameter Settings for Inferred Entity Instance: project:p2|hexlength:hexy0|lpm_divide:Mod1
 61. altsyncram Parameter Settings by Entity Instance
 62. altpll Parameter Settings by Entity Instance
 63. scfifo Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"
 65. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 66. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 67. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 68. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller"
 69. Port Connectivity Checks: "DE1_SoC_Audio_Example:aud"
 70. Port Connectivity Checks: "project:p2|data:d0|loading:L0"
 71. Port Connectivity Checks: "project:p2|control:c0|part2:p"
 72. Port Connectivity Checks: "project:p2|control:c0"
 73. Port Connectivity Checks: "project:p2"
 74. Port Connectivity Checks: "kbDecoder:kd"
 75. Port Connectivity Checks: "PS2_Demo:inputsfromKB|PS2_Controller:PS2"
 76. Port Connectivity Checks: "PS2_Demo:inputsfromKB"
 77. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages
 81. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 05 15:59:43 2023       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; lab7part1                                   ;
; Top-level Entity Name           ; fill2                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 730                                         ;
; Total pins                      ; 113                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 90,368                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; fill2              ; lab7part1          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; kbDecoder.v                                        ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v                                        ;         ;
; Altera_UP_PS2_Data_In.v                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Data_In.v                            ;         ;
; Altera_UP_PS2_Command_Out.v                        ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Command_Out.v                        ;         ;
; PS2_Controller.v                                   ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v                                   ;         ;
; fill2.v                                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v                                            ;         ;
; vga_pll.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v                                          ;         ;
; vga_controller.v                                   ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/vga_controller.v                                   ;         ;
; vga_address_translator.v                           ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/vga_address_translator.v                           ;         ;
; vga_adapter.v                                      ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v                                      ;         ;
; part2.v                                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v                                            ;         ;
; loading.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v                                          ;         ;
; test.v                                             ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/test.v                                             ;         ;
; DE1_SoC_Audio_Example.v                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v                            ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v                ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v                                    ;         ;
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v                            ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal180.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                      ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_ndm1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf                             ;         ;
; loading.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/ECE241/Lab7 - project/loading.mif                                        ;         ;
; db/decode_7la.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_7la.tdf                                  ;         ;
; db/decode_01a.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_01a.tdf                                  ;         ;
; db/mux_ifb.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/mux_ifb.tdf                                     ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/altpll_80u.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf                                  ;         ;
; db/altsyncram_aem1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_aem1.tdf                             ;         ;
; db/altsyncram_mlf1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf                             ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                          ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                       ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                        ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                        ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                        ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                        ;         ;
; db/scfifo_7ba1.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/scfifo_7ba1.tdf                                 ;         ;
; db/a_dpfifo_q2a1.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf                               ;         ;
; db/altsyncram_n3i1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_n3i1.tdf                             ;         ;
; db/cmpr_6l8.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_i2b.tdf                                    ;         ;
; db/audio_clock_altpll.v                            ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/audio_clock_altpll.v                            ;         ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                      ;         ;
; abs_divider.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                     ;         ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;         ;
; db/lpm_divide_5am.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/lpm_divide_5am.tdf                              ;         ;
; db/sign_div_unsign_bkh.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/sign_div_unsign_bkh.tdf                         ;         ;
; db/alt_u_div_sse.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/alt_u_div_sse.tdf                               ;         ;
; db/lpm_divide_82m.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/lpm_divide_82m.tdf                              ;         ;
+----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 774            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1343           ;
;     -- 7 input functions                    ; 13             ;
;     -- 6 input functions                    ; 180            ;
;     -- 5 input functions                    ; 193            ;
;     -- 4 input functions                    ; 169            ;
;     -- <=3 input functions                  ; 788            ;
;                                             ;                ;
; Dedicated logic registers                   ; 730            ;
;                                             ;                ;
; I/O pins                                    ; 113            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 90368          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 797            ;
; Total fan-out                               ; 10161          ;
; Average fan-out                             ; 4.13           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                               ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |fill2                                                           ; 1343 (1)            ; 730 (0)                   ; 90368             ; 0          ; 113  ; 0            ; |fill2                                                                                                                                                                                                                                                            ; fill2                           ; work         ;
;    |DE1_SoC_Audio_Example:aud|                                   ; 479 (122)           ; 350 (53)                  ; 16384             ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud                                                                                                                                                                                                                                  ; DE1_SoC_Audio_Example           ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 264 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 108 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 149 (55)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |avconf:avc|                                               ; 93 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |fill2|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;    |PS2_Demo:inputsfromKB|                                       ; 110 (6)             ; 101 (11)                  ; 0                 ; 0          ; 0    ; 0            ; |fill2|PS2_Demo:inputsfromKB                                                                                                                                                                                                                                      ; PS2_Demo                        ; work         ;
;       |PS2_Controller:PS2|                                       ; 104 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2                                                                                                                                                                                                                   ; PS2_Controller                  ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|             ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                         ; Altera_UP_PS2_Command_Out       ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                     ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                                 ; Altera_UP_PS2_Data_In           ; work         ;
;    |kbDecoder:kd|                                                ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|kbDecoder:kd                                                                                                                                                                                                                                               ; kbDecoder                       ; work         ;
;    |project:p2|                                                  ; 673 (0)             ; 249 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |fill2|project:p2                                                                                                                                                                                                                                                 ; project                         ; work         ;
;       |control:c0|                                               ; 354 (354)           ; 205 (205)                 ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|control:c0                                                                                                                                                                                                                                      ; control                         ; work         ;
;       |data:d0|                                                  ; 87 (87)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|data:d0                                                                                                                                                                                                                                         ; data                            ; work         ;
;       |hexlength:hexy0|                                          ; 232 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0                                                                                                                                                                                                                                 ; hexlength                       ; work         ;
;          |hex_decoder:h1|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|hex_decoder:h1                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;          |hex_decoder:h2|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|hex_decoder:h2                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;          |hex_decoder:h3|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|hex_decoder:h3                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;          |hex_decoder:h4|                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|hex_decoder:h4                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;          |lpm_divide:Div0|                                       ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Div0                                                                                                                                                                                                                 ; lpm_divide                      ; work         ;
;             |lpm_divide_5am:auto_generated|                      ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                                                                                                                                                   ; lpm_divide_5am                  ; work         ;
;                |sign_div_unsign_bkh:divider|                     ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                       ; sign_div_unsign_bkh             ; work         ;
;                   |alt_u_div_sse:divider|                        ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                 ; alt_u_div_sse                   ; work         ;
;          |lpm_divide:Div1|                                       ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Div1                                                                                                                                                                                                                 ; lpm_divide                      ; work         ;
;             |lpm_divide_5am:auto_generated|                      ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Div1|lpm_divide_5am:auto_generated                                                                                                                                                                                   ; lpm_divide_5am                  ; work         ;
;                |sign_div_unsign_bkh:divider|                     ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                       ; sign_div_unsign_bkh             ; work         ;
;                   |alt_u_div_sse:divider|                        ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                 ; alt_u_div_sse                   ; work         ;
;          |lpm_divide:Mod0|                                       ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Mod0                                                                                                                                                                                                                 ; lpm_divide                      ; work         ;
;             |lpm_divide_82m:auto_generated|                      ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                                                                                                                                                   ; lpm_divide_82m                  ; work         ;
;                |sign_div_unsign_bkh:divider|                     ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                       ; sign_div_unsign_bkh             ; work         ;
;                   |alt_u_div_sse:divider|                        ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                 ; alt_u_div_sse                   ; work         ;
;          |lpm_divide:Mod1|                                       ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Mod1                                                                                                                                                                                                                 ; lpm_divide                      ; work         ;
;             |lpm_divide_82m:auto_generated|                      ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Mod1|lpm_divide_82m:auto_generated                                                                                                                                                                                   ; lpm_divide_82m                  ; work         ;
;                |sign_div_unsign_bkh:divider|                     ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                       ; sign_div_unsign_bkh             ; work         ;
;                   |alt_u_div_sse:divider|                        ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|hexlength:hexy0|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                 ; alt_u_div_sse                   ; work         ;
;       |memory:m0|                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m0                                                                                                                                                                                                                                       ; memory                          ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m0|altsyncram:altsyncram_component                                                                                                                                                                                                       ; altsyncram                      ; work         ;
;             |altsyncram_aem1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated                                                                                                                                                                        ; altsyncram_aem1                 ; work         ;
;       |memory:m1|                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m1                                                                                                                                                                                                                                       ; memory                          ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m1|altsyncram:altsyncram_component                                                                                                                                                                                                       ; altsyncram                      ; work         ;
;             |altsyncram_aem1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m1|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated                                                                                                                                                                        ; altsyncram_aem1                 ; work         ;
;    |vga_adapter:VGA|                                             ; 63 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA                                                                                                                                                                                                                                            ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                   ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                                     ; altsyncram                      ; work         ;
;          |altsyncram_ndm1:auto_generated|                        ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated                                                                                                                                                                                      ; altsyncram_ndm1                 ; work         ;
;             |decode_01a:rden_decode_b|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated|decode_01a:rden_decode_b                                                                                                                                                             ; decode_01a                      ; work         ;
;             |decode_7la:decode2|                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated|decode_7la:decode2                                                                                                                                                                   ; decode_7la                      ; work         ;
;             |mux_ifb:mux3|                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated|mux_ifb:mux3                                                                                                                                                                         ; mux_ifb                         ; work         ;
;       |vga_address_translator:user_input_translator|             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                                               ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                                  ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                                     ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                              ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                                      ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                            ; altpll_80u                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None        ;
; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None        ;
; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None        ;
; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None        ;
; project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192  ; None        ;
; project:p2|memory:m1|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192  ; None        ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; loading.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |fill2|project:p2|control:c0|part2:p|loading:on ; loading.v       ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |fill2|project:p2|data:d0|loading:L0            ; loading.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |fill2|DE1_SoC_Audio_Example:aud|PS        ;
+-----------+--------+--------+--------+---------+-----------+
; Name      ; PS.SF3 ; PS.SF2 ; PS.SF1 ; PS.Send ; PS.Sstart ;
+-----------+--------+--------+--------+---------+-----------+
; PS.Sstart ; 0      ; 0      ; 0      ; 0       ; 0         ;
; PS.Send   ; 0      ; 0      ; 0      ; 1       ; 1         ;
; PS.SF1    ; 0      ; 0      ; 1      ; 0       ; 1         ;
; PS.SF2    ; 0      ; 1      ; 0      ; 0       ; 1         ;
; PS.SF3    ; 1      ; 0      ; 0      ; 0       ; 1         ;
+-----------+--------+--------+--------+---------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |fill2|DE1_SoC_Audio_Example:aud|avconf:avc|mSetup_ST ;
+----------------+----------------+----------------+--------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001     ;
+----------------+----------------+----------------+--------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                  ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                  ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                  ;
+----------------+----------------+----------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill2|PS2_Demo:inputsfromKB|current_state                                                                   ;
+--------------------------+-----------------------+-------------------------+--------------------------+----------------------+
; Name                     ; current_state.S_RESET ; current_state.S_RELEASE ; current_state.S_PRESSING ; current_state.S_WAIT ;
+--------------------------+-----------------------+-------------------------+--------------------------+----------------------+
; current_state.S_WAIT     ; 0                     ; 0                       ; 0                        ; 0                    ;
; current_state.S_PRESSING ; 0                     ; 0                       ; 1                        ; 1                    ;
; current_state.S_RELEASE  ; 0                     ; 1                       ; 0                        ; 1                    ;
; current_state.S_RESET    ; 1                     ; 0                       ; 0                        ; 1                    ;
+--------------------------+-----------------------+-------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                            ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                       ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+----------------------------------------------------+----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal  ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------+------------------------+
; kbDecoder:kd|iBDirection[1]                        ; kbDecoder:kd|WideOr1 ; yes                    ;
; kbDecoder:kd|iADirection[1]                        ; kbDecoder:kd|WideOr0 ; yes                    ;
; kbDecoder:kd|iBDirection[0]                        ; kbDecoder:kd|WideOr1 ; yes                    ;
; kbDecoder:kd|iADirection[0]                        ; kbDecoder:kd|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                      ;                        ;
+----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; DE1_SoC_Audio_Example:aud|pitch[0,3]                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; project:p2|control:c0|iLoading                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; project:p2|control:c0|PS[5,6]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; project:p2|control:c0|part2:p|address[0..14]                                                                                        ; Stuck at GND due to stuck port clock                                                                          ;
; project:p2|data:d0|address[0..14]                                                                                                   ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                                                   ;
; DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_DATA[16,17,19,23]                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; project:p2|control:c0|Baddress[9]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[9]                                                                 ;
; project:p2|control:c0|Baddress[8]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[8]                                                                 ;
; project:p2|control:c0|Baddress[7]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[7]                                                                 ;
; project:p2|control:c0|Baddress[6]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[6]                                                                 ;
; project:p2|control:c0|Baddress[5]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[5]                                                                 ;
; project:p2|control:c0|Baddress[4]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[4]                                                                 ;
; project:p2|control:c0|Baddress[3]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[3]                                                                 ;
; project:p2|control:c0|Baddress[2]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[2]                                                                 ;
; project:p2|control:c0|Baddress[1]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[1]                                                                 ;
; project:p2|control:c0|Baddress[0]                                                                                                   ; Merged with project:p2|control:c0|Aaddress[0]                                                                 ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                    ; Merged with DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD[18]                                     ;
; DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_DATA[20,21]                                                                               ; Merged with DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_DATA[18]                                                ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; DE1_SoC_Audio_Example:aud|PS~2                                                                                                      ; Lost fanout                                                                                                   ;
; DE1_SoC_Audio_Example:aud|PS~3                                                                                                      ; Lost fanout                                                                                                   ;
; DE1_SoC_Audio_Example:aud|PS~4                                                                                                      ; Lost fanout                                                                                                   ;
; DE1_SoC_Audio_Example:aud|PS~5                                                                                                      ; Lost fanout                                                                                                   ;
; DE1_SoC_Audio_Example:aud|avconf:avc|mSetup_ST~9                                                                                    ; Lost fanout                                                                                                   ;
; DE1_SoC_Audio_Example:aud|avconf:avc|mSetup_ST~10                                                                                   ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|current_state~2                                                                                               ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|current_state~3                                                                                               ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|current_state~4                                                                                               ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|current_state~5                                                                                               ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|current_state~6                                                                                               ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|current_state.S_PRESSING                                                                                      ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                                        ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                                        ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                                   ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 101                                                                                             ;                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                              ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                                    ; due to stuck port data_in ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_DATA[23]                                 ; Stuck at GND              ; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD[23]                                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_DATA[19]                                 ; Stuck at GND              ; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD[19]                                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_DATA[17]                                 ; Stuck at GND              ; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD[17]                                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; DE1_SoC_Audio_Example:aud|avconf:avc|mI2C_DATA[16]                                 ; Stuck at GND              ; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD[16]                                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                                                     ;
; PS2_Demo:inputsfromKB|current_state~2                                              ; Lost Fanouts              ; PS2_Demo:inputsfromKB|current_state.S_PRESSING                                                                                      ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 730   ;
; Number of registers using Synchronous Clear  ; 449   ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 529   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SCLK          ; 3       ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 18      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 21      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 21      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 17      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 23      ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|END           ; 6       ;
; DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9                               ;         ;
+----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[4]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |fill2|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fill2|project:p2|data:d0|counter[1]                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6]                                                                     ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |fill2|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4]                                                                             ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |fill2|DE1_SoC_Audio_Example:aud|counter[18]                                                                                                                                              ;
; 32:1               ; 10 bits   ; 210 LEs       ; 10 LEs               ; 200 LEs                ; Yes        ; |fill2|project:p2|control:c0|Aaddress[8]                                                                                                                                                  ;
; 32:1               ; 3 bits    ; 63 LEs        ; 24 LEs               ; 39 LEs                 ; Yes        ; |fill2|project:p2|control:c0|mode[1]                                                                                                                                                      ;
; 32:1               ; 26 bits   ; 546 LEs       ; 0 LEs                ; 546 LEs                ; Yes        ; |fill2|project:p2|control:c0|waitcounter[8]                                                                                                                                               ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |fill2|DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |fill2|project:p2|data:d0|oX[7]                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fill2|project:p2|data:d0|modeselect[2]                                                                                                                                                   ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Aheady[0]                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Aheadx[7]                                                                                                                                                    ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; Yes        ; |fill2|project:p2|control:c0|foodx[1]                                                                                                                                                     ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Bheady[0]                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Bheadx[2]                                                                                                                                                    ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |fill2|project:p2|control:c0|randx[0]                                                                                                                                                     ;
; 33:1               ; 7 bits    ; 154 LEs       ; 7 LEs                ; 147 LEs                ; Yes        ; |fill2|project:p2|control:c0|randy[3]                                                                                                                                                     ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |fill2|project:p2|data:d0|oY[6]                                                                                                                                                           ;
; 10:1               ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |fill2|project:p2|control:c0|oX[4]                                                                                                                                                        ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Alength[3]                                                                                                                                                   ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Adata[7]                                                                                                                                                     ;
; 34:1               ; 8 bits    ; 176 LEs       ; 8 LEs                ; 168 LEs                ; Yes        ; |fill2|project:p2|control:c0|Afoodoffset[7]                                                                                                                                               ;
; 19:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Blength[3]                                                                                                                                                   ;
; 34:1               ; 8 bits    ; 176 LEs       ; 8 LEs                ; 168 LEs                ; Yes        ; |fill2|project:p2|control:c0|Bfoodoffset[6]                                                                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |fill2|project:p2|data:d0|offsetY[0]                                                                                                                                                      ;
; 20:1               ; 8 bits    ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |fill2|project:p2|control:c0|Bdata[5]                                                                                                                                                     ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |fill2|project:p2|control:c0|incy[6]                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fill2|project:p2|data:d0|offsetX[0]                                                                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fill2|project:p2|data:d0|oColor[1]                                                                                                                                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |fill2|project:p2|control:c0|incx[7]                                                                                                                                                      ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |fill2|project:p2|control:c0|oColor[2]                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fill2|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated|mux_ifb:mux3|result_node[2]                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |fill2|project:p2|data:d0|Add7                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for project:p2|memory:m1|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-------------+----------------------+
; Parameter Name          ; Value       ; Type                 ;
+-------------------------+-------------+----------------------+
; BITS_PER_COLOUR_CHANNEL ; 1           ; Signed Integer       ;
; MONOCHROME              ; FALSE       ; String               ;
; RESOLUTION              ; 160x120     ; String               ;
; BACKGROUND_IMAGE        ; loading.mif ; String               ;
+-------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; loading.mif          ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ndm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:inputsfromKB|PS2_Controller:PS2 ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                             ;
+------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                      ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                      ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                     ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                      ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                      ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                     ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                      ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                      ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                     ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                     ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                     ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                     ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                     ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                     ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                     ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                     ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project:p2|memory:m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_aem1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project:p2|memory:m1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_aem1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project:p2|control:c0|part2:p ;
+-----------------+----------+-----------------------------------------------+
; Parameter Name  ; Value    ; Type                                          ;
+-----------------+----------+-----------------------------------------------+
; X_SCREEN_PIXELS ; 10100000 ; Unsigned Binary                               ;
; Y_SCREEN_PIXELS ; 1111000  ; Unsigned Binary                               ;
+-----------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 3                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; loading.mif          ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_mlf1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project:p2|data:d0|loading:L0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; loading.mif          ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_mlf1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                      ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                     ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                       ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                          ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                                     ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                                  ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                                  ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                                  ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                                  ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                                  ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                                  ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                                  ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                                  ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                                  ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                                  ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                                  ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                                  ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                                  ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                           ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                                  ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                                  ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                                  ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                                  ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                                  ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                           ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                                  ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                                  ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                  ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                                  ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                                  ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                                  ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                                  ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                                  ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                                  ;
; VCO_MIN                       ; 0                             ; Untyped                                                                                  ;
; VCO_MAX                       ; 0                             ; Untyped                                                                                  ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                                  ;
; PFD_MIN                       ; 0                             ; Untyped                                                                                  ;
; PFD_MAX                       ; 0                             ; Untyped                                                                                  ;
; M_INITIAL                     ; 0                             ; Untyped                                                                                  ;
; M                             ; 0                             ; Untyped                                                                                  ;
; N                             ; 1                             ; Untyped                                                                                  ;
; M2                            ; 1                             ; Untyped                                                                                  ;
; N2                            ; 1                             ; Untyped                                                                                  ;
; SS                            ; 1                             ; Untyped                                                                                  ;
; C0_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C1_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C2_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C3_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C4_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C5_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C6_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C7_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C8_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C9_HIGH                       ; 0                             ; Untyped                                                                                  ;
; C0_LOW                        ; 0                             ; Untyped                                                                                  ;
; C1_LOW                        ; 0                             ; Untyped                                                                                  ;
; C2_LOW                        ; 0                             ; Untyped                                                                                  ;
; C3_LOW                        ; 0                             ; Untyped                                                                                  ;
; C4_LOW                        ; 0                             ; Untyped                                                                                  ;
; C5_LOW                        ; 0                             ; Untyped                                                                                  ;
; C6_LOW                        ; 0                             ; Untyped                                                                                  ;
; C7_LOW                        ; 0                             ; Untyped                                                                                  ;
; C8_LOW                        ; 0                             ; Untyped                                                                                  ;
; C9_LOW                        ; 0                             ; Untyped                                                                                  ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                                  ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; C0_PH                         ; 0                             ; Untyped                                                                                  ;
; C1_PH                         ; 0                             ; Untyped                                                                                  ;
; C2_PH                         ; 0                             ; Untyped                                                                                  ;
; C3_PH                         ; 0                             ; Untyped                                                                                  ;
; C4_PH                         ; 0                             ; Untyped                                                                                  ;
; C5_PH                         ; 0                             ; Untyped                                                                                  ;
; C6_PH                         ; 0                             ; Untyped                                                                                  ;
; C7_PH                         ; 0                             ; Untyped                                                                                  ;
; C8_PH                         ; 0                             ; Untyped                                                                                  ;
; C9_PH                         ; 0                             ; Untyped                                                                                  ;
; L0_HIGH                       ; 1                             ; Untyped                                                                                  ;
; L1_HIGH                       ; 1                             ; Untyped                                                                                  ;
; G0_HIGH                       ; 1                             ; Untyped                                                                                  ;
; G1_HIGH                       ; 1                             ; Untyped                                                                                  ;
; G2_HIGH                       ; 1                             ; Untyped                                                                                  ;
; G3_HIGH                       ; 1                             ; Untyped                                                                                  ;
; E0_HIGH                       ; 1                             ; Untyped                                                                                  ;
; E1_HIGH                       ; 1                             ; Untyped                                                                                  ;
; E2_HIGH                       ; 1                             ; Untyped                                                                                  ;
; E3_HIGH                       ; 1                             ; Untyped                                                                                  ;
; L0_LOW                        ; 1                             ; Untyped                                                                                  ;
; L1_LOW                        ; 1                             ; Untyped                                                                                  ;
; G0_LOW                        ; 1                             ; Untyped                                                                                  ;
; G1_LOW                        ; 1                             ; Untyped                                                                                  ;
; G2_LOW                        ; 1                             ; Untyped                                                                                  ;
; G3_LOW                        ; 1                             ; Untyped                                                                                  ;
; E0_LOW                        ; 1                             ; Untyped                                                                                  ;
; E1_LOW                        ; 1                             ; Untyped                                                                                  ;
; E2_LOW                        ; 1                             ; Untyped                                                                                  ;
; E3_LOW                        ; 1                             ; Untyped                                                                                  ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                                  ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                                  ;
; L0_PH                         ; 0                             ; Untyped                                                                                  ;
; L1_PH                         ; 0                             ; Untyped                                                                                  ;
; G0_PH                         ; 0                             ; Untyped                                                                                  ;
; G1_PH                         ; 0                             ; Untyped                                                                                  ;
; G2_PH                         ; 0                             ; Untyped                                                                                  ;
; G3_PH                         ; 0                             ; Untyped                                                                                  ;
; E0_PH                         ; 0                             ; Untyped                                                                                  ;
; E1_PH                         ; 0                             ; Untyped                                                                                  ;
; E2_PH                         ; 0                             ; Untyped                                                                                  ;
; E3_PH                         ; 0                             ; Untyped                                                                                  ;
; M_PH                          ; 0                             ; Untyped                                                                                  ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                                  ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                                  ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                                  ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                                  ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                                  ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                                  ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                                  ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                                  ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                                  ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                                  ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                                  ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                                  ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                                  ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                                  ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                                  ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                                  ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                                  ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                                  ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                                  ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                                  ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                                  ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                                  ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                                  ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                                  ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                           ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_Audio_Example:aud|avconf:avc ;
+-----------------+-----------+-----------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                ;
+-----------------+-----------+-----------------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                      ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                                     ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                                     ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                                     ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                                     ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                     ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                     ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                     ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                     ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                     ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                     ;
; CLK_Freq        ; 50000000  ; Signed Integer                                      ;
; I2C_Freq        ; 20000     ; Signed Integer                                      ;
; LUT_SIZE        ; 50        ; Signed Integer                                      ;
; SET_LIN_L       ; 0         ; Signed Integer                                      ;
; SET_LIN_R       ; 1         ; Signed Integer                                      ;
; SET_HEAD_L      ; 2         ; Signed Integer                                      ;
; SET_HEAD_R      ; 3         ; Signed Integer                                      ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                      ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                      ;
; POWER_ON        ; 6         ; Signed Integer                                      ;
; SET_FORMAT      ; 7         ; Signed Integer                                      ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                      ;
; SET_ACTIVE      ; 9         ; Signed Integer                                      ;
; SET_VIDEO       ; 10        ; Signed Integer                                      ;
+-----------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: project:p2|hexlength:hexy0|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: project:p2|hexlength:hexy0|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: project:p2|hexlength:hexy0|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: project:p2|hexlength:hexy0|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                        ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 3                                                                        ;
;     -- NUMWORDS_B                         ; 19200                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; project:p2|memory:m0|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; project:p2|memory:m1|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                   ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; project:p2|data:d0|loading:L0|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 3                                                                        ;
;     -- NUMWORDS_A                         ; 19200                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                   ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                       ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                           ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                       ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                           ;
; Entity Instance               ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                  ;
; Entity Instance            ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                 ;
; Entity Instance            ; DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                             ;
; locked ; Output ; Info     ; Explicitly unconnected                                                             ;
+--------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"    ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                               ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+-----------------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+---------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                     ;
+------------------------+-------+----------+---------------------------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected                      ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected                      ;
+------------------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_Audio_Example:aud"                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW   ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (4 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project:p2|data:d0|loading:L0"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project:p2|control:c0|part2:p"                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; oX      ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "oX[7..1]" have no fanouts      ;
; oX      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; oY      ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "oY[6..1]" have no fanouts      ;
; oY      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; oColour ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "oColour[2..1]" have no fanouts ;
; oColour ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; oPlot   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; oDone   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project:p2|control:c0"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; incx     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; incy     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Aheadx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Aheady   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Bheadx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Bheady   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; PS       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; NS       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Acurrent ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Bcurrent ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; foodx    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; foody    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; randx    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; randy    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; write    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project:p2"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oDone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbDecoder:kd"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; left  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; up    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; down  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; w     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; space ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:inputsfromKB|PS2_Controller:PS2"                                                                                                                             ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:inputsfromKB"                                                                                                                              ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; KEY          ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "KEY[3..1]" will be connected to GND. ;
; last_data_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 730                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 106                         ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 340                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 61                          ;
;     SCLR              ; 65                          ;
;     SLD               ; 3                           ;
;     plain             ; 88                          ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 1344                        ;
;     arith             ; 537                         ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 318                         ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 61                          ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 723                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 99                          ;
;         4 data inputs ; 107                         ;
;         5 data inputs ; 193                         ;
;         6 data inputs ; 180                         ;
;     shared            ; 71                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 113                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 153                         ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 2.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 05 15:59:32 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7part1 -c lab7part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file background_ram.v
    Info (12023): Found entity 1: Background_ram File: C:/intelFPGA_lite/ECE241/Lab7 - project/Background_ram.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file kbdecoder.v
    Info (12023): Found entity 1: kbDecoder File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 2
    Info (12023): Found entity 2: PS2_Demo File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory_block_with_adder File: C:/intelFPGA_lite/ECE241/Lab7 - project/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imagebuffer.v
    Info (12023): Found entity 1: imagebuffer File: C:/intelFPGA_lite/ECE241/Lab7 - project/imagebuffer.v Line: 1
Warning (12019): Can't analyze file -- file home.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file done.v
    Info (12023): Found entity 1: done File: C:/intelFPGA_lite/ECE241/Lab7 - project/done.v Line: 1
Warning (10090): Verilog HDL syntax warning at db.v(249): extra block comment delimiter characters /* within block comment File: C:/intelFPGA_lite/ECE241/Lab7 - project/db.v Line: 249
Info (12021): Found 1 design units, including 1 entities, in source file db.v
    Info (12023): Found entity 1: db File: C:/intelFPGA_lite/ECE241/Lab7 - project/db.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v Line: 9
Warning (10238): Verilog Module Declaration warning at fill2.v(44): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "fill2" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 44
Info (12021): Found 2 design units, including 2 entities, in source file fill2.v
    Info (12023): Found entity 1: fill2 File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 1
    Info (12023): Found entity 2: load_background File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 234
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 78
Warning (10229): Verilog HDL Expression warning at part2.v(724): truncated literal to match 3 bits File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 724
Info (12021): Found 6 design units, including 6 entities, in source file part2.v
    Info (12023): Found entity 1: project File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 8
    Info (12023): Found entity 2: control File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 123
    Info (12023): Found entity 3: data File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 600
    Info (12023): Found entity 4: hexlength File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 819
    Info (12023): Found entity 5: hex_decoder File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 842
    Info (12023): Found entity 6: memory File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 902
Info (12021): Found 1 design units, including 1 entities, in source file part1.v
    Info (12023): Found entity 1: part1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/part1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file kd.v
    Info (12023): Found entity 1: KeyDecoder File: C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file start.v
    Info (12023): Found entity 1: start File: C:/intelFPGA_lite/ECE241/Lab7 - project/start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db2.v
    Info (12023): Found entity 1: db2 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file loading.v
    Info (12023): Found entity 1: loading File: C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v Line: 39
Warning (12019): Can't analyze file -- file output_files/kbDecoder.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file loadingbackground.v
    Info (12023): Found entity 1: loadingbackground File: C:/intelFPGA_lite/ECE241/Lab7 - project/loadingbackground.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: part2 File: C:/intelFPGA_lite/ECE241/Lab7 - project/test.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_audio_example.v
    Info (12023): Found entity 1: DE1_SoC_Audio_Example File: C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at db.v(75): created implicit net for "image_write_address" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at fill2.v(187): created implicit net for "done" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 187
Warning (10236): Verilog HDL Implicit Net warning at part2.v(171): created implicit net for "resetn" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 171
Warning (10236): Verilog HDL Implicit Net warning at part2.v(172): created implicit net for "CLOCK_50" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 172
Warning (10236): Verilog HDL Implicit Net warning at part2.v(173): created implicit net for "x" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at part2.v(174): created implicit net for "y" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 174
Warning (10236): Verilog HDL Implicit Net warning at part2.v(175): created implicit net for "colour" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 175
Warning (10236): Verilog HDL Implicit Net warning at part2.v(177): created implicit net for "done" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at KD.v(135): created implicit net for "CLOCK_50" File: C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at test.v(26): created implicit net for "write_enable" File: C:/intelFPGA_lite/ECE241/Lab7 - project/test.v Line: 26
Info (12127): Elaborating entity "fill2" for the top level hierarchy
Warning (10034): Output port "LEDR" at fill2.v(116) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 116
Warning (10034): Output port "received_data" at fill2.v(117) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
Warning (10034): Output port "write" at fill2.v(118) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 118
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 109
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "loading.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ndm1.tdf
    Info (12023): Found entity 1: altsyncram_ndm1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ndm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated|decode_7la:decode2" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated|decode_01a:rden_decode_b" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ndm1:auto_generated|mux_ifb:mux3" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_ndm1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 262
Info (12128): Elaborating entity "PS2_Demo" for hierarchy "PS2_Demo:inputsfromKB" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at kbDecoder.v(96): object "pressingSig" assigned a value but never read File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 96
Warning (10270): Verilog HDL Case Statement warning at kbDecoder.v(121): incomplete case statement has no default case item File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 121
Info (10264): Verilog HDL Case Statement information at kbDecoder.v(121): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 121
Warning (10034): Output port "last_data_en" at kbDecoder.v(71) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 71
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Demo:inputsfromKB|PS2_Controller:PS2" File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 164
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v Line: 247
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v Line: 267
Info (12128): Elaborating entity "kbDecoder" for hierarchy "kbDecoder:kd" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 138
Warning (10270): Verilog HDL Case Statement warning at kbDecoder.v(18): incomplete case statement has no default case item File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable "iADirection", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable "iBDirection", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable "w", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at kbDecoder.v(11): inferring latch(es) for variable "s", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Warning (10034): Output port "start" at kbDecoder.v(7) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 7
Info (10041): Inferred latch for "s" at kbDecoder.v(11) File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Info (10041): Inferred latch for "a" at kbDecoder.v(11) File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Info (10041): Inferred latch for "w" at kbDecoder.v(11) File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Info (10041): Inferred latch for "iBDirection[0]" at kbDecoder.v(11) File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Info (10041): Inferred latch for "iBDirection[1]" at kbDecoder.v(11) File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Info (10041): Inferred latch for "d" at kbDecoder.v(11) File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Info (10041): Inferred latch for "iADirection[0]" at kbDecoder.v(11) File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Info (10041): Inferred latch for "iADirection[1]" at kbDecoder.v(11) File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
Info (12128): Elaborating entity "project" for hierarchy "project:p2" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 193
Info (12128): Elaborating entity "memory" for hierarchy "project:p2|memory:m0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "project:p2|memory:m0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 948
Info (12130): Elaborated megafunction instantiation "project:p2|memory:m0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 948
Info (12133): Instantiated megafunction "project:p2|memory:m0|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 948
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aem1.tdf
    Info (12023): Found entity 1: altsyncram_aem1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_aem1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aem1" for hierarchy "project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "control" for hierarchy "project:p2|control:c0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at part2.v(153): object "write_enable" assigned a value but never read File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 153
Warning (10272): Verilog HDL Case Statement warning at part2.v(305): case item expression covers a value already covered by a previous case item File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 305
Warning (10230): Verilog HDL assignment warning at part2.v(383): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 383
Warning (10230): Verilog HDL assignment warning at part2.v(384): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 384
Warning (10230): Verilog HDL assignment warning at part2.v(390): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 390
Warning (10230): Verilog HDL assignment warning at part2.v(391): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 391
Warning (10230): Verilog HDL assignment warning at part2.v(392): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 392
Warning (10230): Verilog HDL assignment warning at part2.v(395): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 395
Warning (10230): Verilog HDL assignment warning at part2.v(396): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 396
Warning (10230): Verilog HDL assignment warning at part2.v(397): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 397
Warning (10230): Verilog HDL assignment warning at part2.v(398): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 398
Warning (10230): Verilog HDL assignment warning at part2.v(401): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 401
Warning (10230): Verilog HDL assignment warning at part2.v(402): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 402
Warning (10230): Verilog HDL assignment warning at part2.v(403): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 403
Warning (10230): Verilog HDL assignment warning at part2.v(404): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 404
Warning (10230): Verilog HDL assignment warning at part2.v(412): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 412
Warning (10230): Verilog HDL assignment warning at part2.v(413): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 413
Warning (10230): Verilog HDL assignment warning at part2.v(419): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 419
Warning (10230): Verilog HDL assignment warning at part2.v(420): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 420
Warning (10230): Verilog HDL assignment warning at part2.v(426): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 426
Warning (10230): Verilog HDL assignment warning at part2.v(427): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 427
Warning (10230): Verilog HDL assignment warning at part2.v(434): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 434
Warning (10230): Verilog HDL assignment warning at part2.v(435): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 435
Warning (10230): Verilog HDL assignment warning at part2.v(439): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 439
Warning (10230): Verilog HDL assignment warning at part2.v(443): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 443
Warning (10230): Verilog HDL assignment warning at part2.v(461): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 461
Warning (10230): Verilog HDL assignment warning at part2.v(467): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 467
Warning (10230): Verilog HDL assignment warning at part2.v(499): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 499
Warning (10230): Verilog HDL assignment warning at part2.v(501): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 501
Warning (10230): Verilog HDL assignment warning at part2.v(504): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 504
Warning (10230): Verilog HDL assignment warning at part2.v(508): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 508
Warning (10230): Verilog HDL assignment warning at part2.v(552): truncated value with size 32 to match size of target (26) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 552
Warning (10272): Verilog HDL Case Statement warning at part2.v(573): case item expression covers a value already covered by a previous case item File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 573
Info (12128): Elaborating entity "part2" for hierarchy "project:p2|control:c0|part2:p" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 179
Warning (10036): Verilog HDL or VHDL warning at test.v(26): object "write_enable" assigned a value but never read File: C:/intelFPGA_lite/ECE241/Lab7 - project/test.v Line: 26
Warning (10230): Verilog HDL assignment warning at test.v(60): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/test.v Line: 60
Warning (10034): Output port "oPlot" at test.v(17) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/test.v Line: 17
Info (12128): Elaborating entity "loading" for hierarchy "project:p2|control:c0|part2:p|loading:on" File: C:/intelFPGA_lite/ECE241/Lab7 - project/test.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v Line: 81
Info (12130): Elaborated megafunction instantiation "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v Line: 81
Info (12133): Instantiated megafunction "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "loading.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mlf1.tdf
    Info (12023): Found entity 1: altsyncram_mlf1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_mlf1" for hierarchy "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "data" for hierarchy "project:p2|data:d0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 117
Warning (10230): Verilog HDL assignment warning at part2.v(640): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 640
Warning (10230): Verilog HDL assignment warning at part2.v(649): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 649
Warning (10230): Verilog HDL assignment warning at part2.v(668): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 668
Warning (10230): Verilog HDL assignment warning at part2.v(669): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 669
Warning (10230): Verilog HDL assignment warning at part2.v(673): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 673
Warning (10230): Verilog HDL assignment warning at part2.v(676): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 676
Warning (10230): Verilog HDL assignment warning at part2.v(680): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 680
Warning (10230): Verilog HDL assignment warning at part2.v(700): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 700
Warning (10230): Verilog HDL assignment warning at part2.v(704): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 704
Warning (10230): Verilog HDL assignment warning at part2.v(718): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 718
Warning (10230): Verilog HDL assignment warning at part2.v(719): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 719
Warning (10230): Verilog HDL assignment warning at part2.v(726): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 726
Warning (10230): Verilog HDL assignment warning at part2.v(729): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 729
Warning (10230): Verilog HDL assignment warning at part2.v(733): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 733
Warning (10230): Verilog HDL assignment warning at part2.v(784): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 784
Warning (10230): Verilog HDL assignment warning at part2.v(787): truncated value with size 32 to match size of target (15) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 787
Warning (10230): Verilog HDL assignment warning at part2.v(790): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 790
Warning (10230): Verilog HDL assignment warning at part2.v(794): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 794
Info (12128): Elaborating entity "hexlength" for hierarchy "project:p2|hexlength:hexy0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 118
Warning (10230): Verilog HDL assignment warning at part2.v(827): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 827
Warning (10230): Verilog HDL assignment warning at part2.v(828): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 828
Warning (10230): Verilog HDL assignment warning at part2.v(829): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 829
Warning (10230): Verilog HDL assignment warning at part2.v(830): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 830
Info (12128): Elaborating entity "hex_decoder" for hierarchy "project:p2|hexlength:hexy0|hex_decoder:h1" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 833
Info (12128): Elaborating entity "DE1_SoC_Audio_Example" for hierarchy "DE1_SoC_Audio_Example:aud" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 216
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(128): truncated value with size 32 to match size of target (26) File: C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v Line: 128
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(133): truncated value with size 32 to match size of target (26) File: C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v Line: 133
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(138): truncated value with size 32 to match size of target (26) File: C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v Line: 138
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(168): truncated value with size 32 to match size of target (19) File: C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v Line: 168
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller" File: C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v Line: 220
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "DE1_SoC_Audio_Example:aud|avconf:avc" File: C:/intelFPGA_lite/ECE241/Lab7 - project/DE1_SoC_Audio_Example.v Line: 227
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/I2C_Controller.v Line: 91
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 42
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a1" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 64
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a2" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 86
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a3" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 108
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a4" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 130
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a5" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 152
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a6" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 174
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a7" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 196
        Warning (14320): Synthesized away node "project:p2|data:d0|loading:L0|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a8" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 218
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 42
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a1" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 64
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a2" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 86
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a3" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 108
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a4" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 130
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a5" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 152
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a6" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 174
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a7" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 196
        Warning (14320): Synthesized away node "project:p2|control:c0|part2:p|loading:on|altsyncram:altsyncram_component|altsyncram_mlf1:auto_generated|ram_block1a8" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_mlf1.tdf Line: 218
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE1_SoC_Audio_Example:aud|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/ECE241/Lab7 - project/avconf/avconf.v Line: 131
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "project:p2|hexlength:hexy0|Div0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 827
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "project:p2|hexlength:hexy0|Mod0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 828
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "project:p2|hexlength:hexy0|Div1" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 829
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "project:p2|hexlength:hexy0|Mod1" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 830
Info (12130): Elaborated megafunction instantiation "project:p2|hexlength:hexy0|lpm_divide:Div0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 827
Info (12133): Instantiated megafunction "project:p2|hexlength:hexy0|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 827
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/lpm_divide_5am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "project:p2|hexlength:hexy0|lpm_divide:Mod0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 828
Info (12133): Instantiated megafunction "project:p2|hexlength:hexy0|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 828
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/lpm_divide_82m.tdf Line: 24
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch kbDecoder:kd|iBDirection[1] has unsafe behavior File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PS2_Demo:inputsfromKB|last_data_received[7] File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 134
Warning (13012): Latch kbDecoder:kd|iADirection[1] has unsafe behavior File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PS2_Demo:inputsfromKB|last_data_received[7] File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 134
Warning (13012): Latch kbDecoder:kd|iBDirection[0] has unsafe behavior File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PS2_Demo:inputsfromKB|last_data_received[7] File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 134
Warning (13012): Latch kbDecoder:kd|iADirection[0] has unsafe behavior File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PS2_Demo:inputsfromKB|last_data_received[7] File: C:/intelFPGA_lite/ECE241/Lab7 - project/kbDecoder.v Line: 134
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 73
    Warning (13410): Pin "write" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 118
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 116
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 116
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 116
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 116
    Warning (13410): Pin "received_data[0]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
    Warning (13410): Pin "received_data[1]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
    Warning (13410): Pin "received_data[2]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
    Warning (13410): Pin "received_data[3]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
    Warning (13410): Pin "received_data[4]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
    Warning (13410): Pin "received_data[5]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
    Warning (13410): Pin "received_data[6]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
    Warning (13410): Pin "received_data[7]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 117
Info (286030): Timing-Driven Synthesis is running
Info (17049): 46 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/ECE241/Lab7 - project/output_files/lab7part1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_Audio_Example:aud|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 66
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
Info (21057): Implemented 1721 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 91 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 1453 logic cells
    Info (21064): Implemented 153 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Tue Dec 05 15:59:43 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/ECE241/Lab7 - project/output_files/lab7part1.map.smsg.


