# 32-bit_Floating_Point_Adder
A collaboration for an academic Vivado project. 
This repository is used for the development of a complete system in context of an academic project.
The system is written in VHDL language and has been developed with the use of Vivado Suit.
Collaborators: 1. BlueSpirit48
               2. gratom8

Project Theme: Floating Point Adder 32-bit, using IEEE754 Standard
