set pins { u_pcie_ocp_pipe_txbuf_mem_0__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKR u_pcie_ocp_pipe_txbuf_mem_0__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKW u_pcie_ocp_pipe_rxbuf_mem_2__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKW u_pcie_ocp_pipe_rxbuf_mem_2__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKR u_plink_u_plink_core_u_txfifo/u_afifo_0__u0_u_mem/TS6N45GSA16X32M2F_instance_0/CLKR u_plink_u_plink_core_rx_afifo_3__u_rxfifo/u_afifo_0__u0_u_mem/TS6N45GSA32X32M2F_instance_0/CLKW u_pcie_ocp_pipe_rxbuf_mem_0__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKR u_pcie_ocp_pipe_rxbuf_mem_0__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKW u_plink_u_plink_core_rx_afifo_2__u_rxfifo/u_afifo_0__u0_u_mem/TS6N45GSA32X32M2F_instance_0/CLKW u_pcie_ocp_pipe_rxbuf_mem_1__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKW u_pcie_ocp_pipe_rxbuf_mem_3__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKR u_pcie_ocp_pipe_rxbuf_mem_3__u_mem_u_mem/TS6N45GSA256X64M2S_instance_0/CLKW u_plink_u_plink_core_u_txfifo/u_afifo_1__u0_u_mem/TS6N45GSA16X32M2F_instance_0/CLKR u_plink_u_plink_core_u_txfifo/u_afifo_2__u0_u_mem/TS6N45GSA16X32M2F_instance_0/CLKR u_plink_u_plink_core_rx_afifo_0__u_rxfifo/u_afifo_0__u0_u_mem/TS6N45GSA32X32M2F_instance_0/CLKW u_plink_u_plink_core_rx_afifo_1__u_rxfifo/u_afifo_0__u0_u_mem/TS6N45GSA32X32M2F_instance_0/CLKW }

#set pins {u_pcie_ocp_pipe_rxbuf_mem_1__u_mem_u_mem/U681/I1 u_pcie_ocp_pipe_rxbuf_mem_3__u_mem_u_mem/U681/I1 u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx2_inport_fifo_u_inport_fifo_u_mcmd_fifo_r_word_counter_reg_1_/CP u_pcie_front_u_localbus_rx_5to1_u_mcmd_xbarsel_u_tx3_inport_fifo_u_inport_fifo_u_mcmd_fifo_r_write_pointer_reg_0_/CP u_pcie_front_u_txdma_u_dst_fifo_u_outport_fifo_u_inport_fifo_u_mcmd_fifo_r_word_counter_reg_1_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/wrusedw_r_reg_3_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_50_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_1_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_22_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_23_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_35_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/wraddr_rr_reg_3_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_19_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_10_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_srdad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_16_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/rdaddr_sync_rr_reg_2_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_55_/CP u_plink_u_plink_core_u_txfifo/u_afifo_0__u0_u_mem/TS6N45GSA16X32M2F_instance_0/CLKW u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_17_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_22_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_23_/CP u_pcie_front_u_txdma_u_data_if_u0_cache_u_mem/TS6N45GSA256X64M2S_instance_0/CLKW u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_7_/CP u_pcie_ocp_pipe_pipe_p2a_axi_cdc_s_inst_p2a_axi_cdc_swrad/AXi_CDC_USED_d1_to_d0_vecsync/dcram/wrdata_r_reg_10_/CP u_plink_u_plink_core_rx_afifo_3__u_rxfifo/u_afifo_0__u0_u_mem/TS6N45GSA32X32M2F_instance_0/CLKR u_plink_u_plink_core_rx_afifo_2__u_rxfifo/u_afifo_0__u0_u_mem/TS6N45GSA32X32M2F_instance_0/CLKR u_plink_u_plink_core_rx_afifo_0__u_rxfifo/u_afifo_0__u0_u_mem/TS6N45GSA32X32M2F_instance_0/CLKR u_plink_u_plink_core_rx_afifo_1__u_rxfifo/u_afifo_0__u0_u_mem/TS6N45GSA32X32M2F_instance_0/CLKR u_plink_u_plink_core_u_txfifo/u_afifo_2__u0_u_mem/TS6N45GSA16X32M2F_instance_0/CLKW u_plink_u_plink_core_u_txfifo/u_afifo_1__u0_u_mem/TS6N45GSA16X32M2F_instance_0/CLKW}

set driver_cells ""
foreach pin $pins {
	set driver_pin [get_drivers $pin]
	set driver_cell [get_cells -of $driver_pin]
	set driver_cells [add_to_collection $driver_cells $driver_cell]
	change_link $driver_cell CKMUX2D4BWP12T
}
h_collection [get_cells $driver_cells]
