$date
	Sat Oct 22 22:40:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#903024
b10110 !
1"
#903026
b10110 &
b10110 %
1$
#903027
0"
#903030
b1011 &
b1011 %
#903034
b100010 &
b100010 %
#903038
b10001 &
b10001 %
#903042
b110100 &
b110100 %
#903046
b11010 &
b11010 %
#903050
b1101 &
b1101 %
#903054
b101000 &
b101000 %
#903058
b10100 &
b10100 %
#903062
b1010 &
b1010 %
#903066
b101 &
b101 %
#903070
b10000 &
b10000 %
#903074
b1000 &
b1000 %
#903078
b100 &
b100 %
#903082
b10 &
b10 %
#903086
b1 &
1#
b1 %
#903090
b0 &
b0 %
0#
0$
#1876237
b10000 !
1"
#1876238
b10000 &
b10000 %
1$
#1876239
0"
#1876242
b1000 &
b1000 %
#1876246
b100 &
b100 %
#1876250
b10 &
b10 %
#1876254
b1 &
1#
b1 %
#1876258
b0 &
b0 %
0#
0$
#2842745
b10001 !
1"
#2842746
b10001 &
b10001 %
1$
#2842747
0"
#2842750
b110100 &
b110100 %
#2842754
b11010 &
b11010 %
#2842758
b1101 &
b1101 %
#2842762
b101000 &
b101000 %
#2842766
b10100 &
b10100 %
#2842770
b1010 &
b1010 %
#2842774
b101 &
b101 %
#2842778
b10000 &
b10000 %
#2842782
b1000 &
b1000 %
#2842786
b100 &
b100 %
#2842790
b10 &
b10 %
#2842794
b1 &
b1 %
1#
#2842798
b0 &
0#
b0 %
0$
#4500012
