{"vcs1":{"timestamp_begin":1740041556.544835994, "rt":3.49, "ut":3.27, "st":0.16}}
{"vcselab":{"timestamp_begin":1740041560.112326154, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740041560.428401268, "rt":0.22, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740041556.242874070}
{"VCS_COMP_START_TIME": 1740041556.242874070}
{"VCS_COMP_END_TIME": 1740041560.720066344}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287688}}
{"vcselab": {"peak_mem": 150344}}
