/*
Rohan Krishna Ramkhumar, rxr353
Sydney Tenaglia, snt21

Modified convsign to convert 2's complement to signed binary
*/
module convunsign(
						input [11:0] in,
						output [11:0] output
						);

reg [11:0] outtmp;
reg [11:0] tmp;
assign out = outtmp;

always 
	begin
		if (in[11] == 12'b100000000000)
			tmp = 12'b100000000001;
		else
			tmp = ~in;
		
		outtmp = tmp + 12'b100000000000;
	end
endmodule