Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/VHDL/project/tb_digital_clock_isim_beh.exe -prj C:/VHDL/project/tb_digital_clock_beh.prj work.tb_digital_clock 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/VHDL/project/bcd_7segment.vhd" into library work
Parsing VHDL file "C:/VHDL/project/sSegDisplay.vhd" into library work
Parsing VHDL file "C:/VHDL/project/main.vhd" into library work
Parsing VHDL file "C:/VHDL/project/digital_clock_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clk_div [clk_div_default]
Compiling architecture behavioral of entity bcd_7segment [bcd_7segment_default]
Compiling architecture behavioral of entity sSegDisplay [ssegdisplay_default]
Compiling architecture behavioral of entity digital_clock [digital_clock_default]
Compiling architecture behavior of entity tb_digital_clock
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/VHDL/project/tb_digital_clock_isim_beh.exe
Fuse Memory Usage: 36896 KB
Fuse CPU Usage: 499 ms
