Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Mon May 29 17:20:21 2017
| Host             : mecha-3 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file lab2_wrapper_power_routed.rpt -pb lab2_wrapper_power_summary_routed.pb -rpx lab2_wrapper_power_routed.rpx
| Design           : lab2_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.836 |
| Dynamic (W)              | 1.700 |
| Device Static (W)        | 0.136 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.8  |
| Junction Temperature (C) | 46.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |       11 |       --- |             --- |
| Slice Logic             |     0.002 |     4800 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1395 |     17600 |            7.93 |
|   Register              |    <0.001 |     2338 |     35200 |            6.64 |
|   CARRY4                |    <0.001 |      183 |      4400 |            4.16 |
|   F7/F8 Muxes           |    <0.001 |       97 |     17600 |            0.55 |
|   LUT as Shift Register |    <0.001 |      199 |      6000 |            3.32 |
|   Others                |     0.000 |      316 |       --- |             --- |
|   BUFG                  |     0.000 |        3 |        32 |            9.38 |
| Signals                 |     0.003 |     3673 |       --- |             --- |
| Block RAM               |     0.001 |      1.5 |        60 |            2.50 |
| MMCM                    |     0.122 |        1 |         2 |           50.00 |
| DSPs                    |    <0.001 |        6 |        80 |            7.50 |
| I/O                     |     0.007 |       29 |       100 |           29.00 |
| PS7                     |     1.556 |        1 |       --- |             --- |
| Static Power            |     0.136 |          |           |                 |
| Total                   |     1.836 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.022 |       0.015 |      0.008 |
| Vccaux    |       1.800 |     0.080 |       0.068 |      0.012 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.032 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+-------------------------------------------------------------------+-----------------+
| Clock                 | Domain                                                            | Constraint (ns) |
+-----------------------+-------------------------------------------------------------------+-----------------+
| Clk125                | Clk125                                                            |             8.0 |
| clk125mhz_clk_wiz_0   | lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0    |             8.0 |
| clk125mhz_clk_wiz_0_1 | lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0    |             8.0 |
| clk_fpga_0            | lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkfbout_clk_wiz_0    | lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkfbout_clk_wiz_0     |            40.0 |
| clkfbout_clk_wiz_0_1  | lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkfbout_clk_wiz_0     |            40.0 |
| spiclk_clk_wiz_0      | lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0       |            52.1 |
| spiclk_clk_wiz_0_1    | lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0       |            52.1 |
| sys_clk_pin           | Clk125                                                            |             8.0 |
+-----------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------+-----------+
| Name                                                           | Power (W) |
+----------------------------------------------------------------+-----------+
| lab2_wrapper                                                   |     1.700 |
|   clp_data_tri_iobuf_0                                         |    <0.001 |
|   clp_data_tri_iobuf_1                                         |    <0.001 |
|   clp_data_tri_iobuf_2                                         |    <0.001 |
|   clp_data_tri_iobuf_3                                         |    <0.001 |
|   clp_data_tri_iobuf_4                                         |    <0.001 |
|   clp_data_tri_iobuf_5                                         |    <0.001 |
|   clp_data_tri_iobuf_6                                         |    <0.001 |
|   clp_data_tri_iobuf_7                                         |    <0.001 |
|   lab2_i                                                       |     1.693 |
|     CIC                                                        |     0.002 |
|       CIC_0                                                    |    <0.001 |
|         U0                                                     |    <0.001 |
|           comb_filter_1                                        |    <0.001 |
|           comb_filter_2                                        |    <0.001 |
|           comb_filter_3                                        |    <0.001 |
|           integrator_1                                         |     0.000 |
|           integrator_2                                         |     0.000 |
|           integrator_3                                         |     0.000 |
|       CIC_1                                                    |    <0.001 |
|         U0                                                     |    <0.001 |
|           comb_filter_1                                        |    <0.001 |
|           comb_filter_2                                        |    <0.001 |
|           comb_filter_3                                        |    <0.001 |
|           integrator_1                                         |     0.000 |
|           integrator_2                                         |     0.000 |
|           integrator_3                                         |     0.000 |
|     DDS                                                        |     0.123 |
|       DDSclocking_0                                            |     0.122 |
|         U0                                                     |     0.122 |
|           clock_wiz                                            |     0.122 |
|             inst                                               |     0.122 |
|       dds_compiler_0                                           |     0.000 |
|         U0                                                     |     0.000 |
|           i_synth                                              |     0.000 |
|             i_dds                                              |     0.000 |
|               I_PHASEGEN.i_conventional_accum.i_accum          |     0.000 |
|                 i_fabric.i_common.i_phase_acc                  |     0.000 |
|                 i_fabric.i_one_channel.i_accum                 |     0.000 |
|               I_SINCOS.i_std_rom.i_rom                         |     0.000 |
|                 i_rtl.i_quarter_table.i_addr_reg_c             |     0.000 |
|                 i_rtl.i_quarter_table.i_rom_reg_a              |     0.000 |
|                 i_rtl.i_quarter_table.i_rom_reg_b              |     0.000 |
|                 i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a |     0.000 |
|                 i_rtl.i_quarter_table.i_trivial_map.i_op_reg_b |     0.000 |
|             i_has_nd_rdy_pipe.valid_phase_read_del             |     0.000 |
|       s_axis_mm2s_0                                            |    <0.001 |
|         U0                                                     |    <0.001 |
|           s_axis_mm2s_v1_0_S00_AXI_inst                        |    <0.001 |
|     FIR                                                        |     0.004 |
|       FIR_0                                                    |     0.002 |
|         U0                                                     |     0.002 |
|           const_block                                          |    <0.001 |
|             U0                                                 |    <0.001 |
|               inst_blk_mem_gen                                 |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                   valid.cstr                                   |    <0.001 |
|                     ramloop[0].ram.r                           |    <0.001 |
|                       prim_init.ram                            |    <0.001 |
|           x_in_block                                           |    <0.001 |
|       FIR_1                                                    |     0.002 |
|         U0                                                     |     0.002 |
|           const_block                                          |    <0.001 |
|             U0                                                 |    <0.001 |
|               inst_blk_mem_gen                                 |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                   valid.cstr                                   |    <0.001 |
|                     ramloop[0].ram.r                           |    <0.001 |
|                       prim_init.ram                            |    <0.001 |
|           x_in_block                                           |    <0.001 |
|     I                                                          |     0.000 |
|     I1                                                         |     0.000 |
|     Processor                                                  |     1.562 |
|       processing_system7_0                                     |     1.557 |
|         inst                                                   |     1.557 |
|       processing_system7_0_axi_periph                          |     0.005 |
|         s00_couplers                                           |     0.004 |
|           auto_pc                                              |     0.004 |
|             inst                                               |     0.004 |
|               gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|                 RD.ar_channel_0                                |    <0.001 |
|                   ar_cmd_fsm_0                                 |    <0.001 |
|                   cmd_translator_0                             |    <0.001 |
|                     incr_cmd_0                                 |    <0.001 |
|                     wrap_cmd_0                                 |    <0.001 |
|                 RD.r_channel_0                                 |    <0.001 |
|                   rd_data_fifo_0                               |    <0.001 |
|                   transaction_fifo_0                           |    <0.001 |
|                 SI_REG                                         |     0.002 |
|                   ar_pipe                                      |    <0.001 |
|                   aw_pipe                                      |    <0.001 |
|                   b_pipe                                       |    <0.001 |
|                   r_pipe                                       |    <0.001 |
|                 WR.aw_channel_0                                |    <0.001 |
|                   aw_cmd_fsm_0                                 |    <0.001 |
|                   cmd_translator_0                             |    <0.001 |
|                     incr_cmd_0                                 |    <0.001 |
|                     wrap_cmd_0                                 |    <0.001 |
|                 WR.b_channel_0                                 |    <0.001 |
|                   bid_fifo_0                                   |    <0.001 |
|                   bresp_fifo_0                                 |    <0.001 |
|         xbar                                                   |    <0.001 |
|           inst                                                 |    <0.001 |
|             gen_sasd.crossbar_sasd_0                           |    <0.001 |
|               addr_arbiter_inst                                |    <0.001 |
|               gen_decerr.decerr_slave_inst                     |    <0.001 |
|               reg_slice_r                                      |    <0.001 |
|               splitter_ar                                      |    <0.001 |
|               splitter_aw                                      |    <0.001 |
|       rst_processing_system7_0_100M                            |    <0.001 |
|         U0                                                     |    <0.001 |
|           EXT_LPF                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|           SEQ                                                  |    <0.001 |
|             SEQ_COUNTER                                        |    <0.001 |
|     Q                                                          |     0.000 |
|     Q1                                                         |     0.000 |
|     axi_gpio_0                                                 |    <0.001 |
|       U0                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                   |    <0.001 |
|             I_DECODER                                          |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                     |    <0.001 |
|         gpio_core_1                                            |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                              |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                              |    <0.001 |
|     axi_gpio_clp                                               |    <0.001 |
|       U0                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                   |    <0.001 |
|             I_DECODER                                          |    <0.001 |
|         gpio_core_1                                            |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                              |    <0.001 |
|     cmpy_0                                                     |    <0.001 |
|       U0                                                       |    <0.001 |
|     demodulator_0                                              |     0.000 |
|       U0                                                       |     0.000 |
|     downsampler                                                |    <0.001 |
|       downsampler_0                                            |    <0.001 |
|         U0                                                     |    <0.001 |
|       downsampler_1                                            |    <0.001 |
|         U0                                                     |    <0.001 |
|     pmod_ad1_0                                                 |    <0.001 |
|       U0                                                       |    <0.001 |
|     pmod_da2_0                                                 |    <0.001 |
|       U0                                                       |    <0.001 |
|     shifter_0                                                  |     0.000 |
|     shifter_1                                                  |     0.000 |
|     xlconcat_0                                                 |     0.000 |
|     xlconcat_1                                                 |     0.000 |
+----------------------------------------------------------------+-----------+


