// Seed: 3847647108
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input logic id_9,
    output id_10,
    input logic id_11,
    input id_12,
    input logic id_13,
    input id_14,
    output logic id_15,
    output id_16,
    input id_17,
    input id_18,
    input logic id_19,
    input logic id_20,
    output logic id_21
);
  assign id_4[1] = 1'b0;
endmodule
