// Seed: 1801917401
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1 * id_1 - (id_2);
endmodule
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    inout wor id_3,
    inout wor id_4,
    output uwire id_5
    , id_16,
    output tri1 id_6,
    input wire id_7,
    output wire id_8,
    output tri1 id_9,
    output wire id_10,
    input uwire module_1,
    output tri0 id_12,
    input supply1 id_13,
    output wor id_14
);
  real [-1  &  -1 'b0 : ""] id_17;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
  assign modCall_1.id_3 = 0;
endmodule
