TimeQuest Timing Analyzer report for lab5_pong
Fri Nov 07 09:58:33 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Recovery: 'CLOCK_50'
 16. Slow Model Removal: 'CLOCK_50'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'CLOCK_50'
 29. Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Recovery: 'CLOCK_50'
 33. Fast Model Removal: 'CLOCK_50'
 34. Fast Model Minimum Pulse Width: 'CLOCK_50'
 35. Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; lab5_pong                                          ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; CLOCK_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_50 }                                 ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; vga_u0|mypll|altpll_component|pll|inclk[0] ; { vga_u0|mypll|altpll_component|pll|clk[0] } ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 135.83 MHz ; 135.83 MHz      ; CLOCK_50                                 ;      ;
; 148.3 MHz  ; 148.3 MHz       ; vga_u0|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 6.321  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 33.257 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; CLOCK_50                                 ; 0.391 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+------------------------------------------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 7.411 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.477 ; 0.000         ;
+----------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                   ;
+-------+--------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.321 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.012      ; 3.727      ;
; 6.321 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.012      ; 3.727      ;
; 6.321 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.012      ; 3.727      ;
; 6.321 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.012      ; 3.727      ;
; 6.321 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.012      ; 3.727      ;
; 6.321 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.012      ; 3.727      ;
; 6.321 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.012      ; 3.727      ;
; 6.333 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 3.667      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[16]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[17]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[18]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[19]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[20]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.439 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[23]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 3.556      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[4]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[6]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[8]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.645 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 3.346      ;
; 6.767 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.030      ; 3.299      ;
; 6.767 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.030      ; 3.299      ;
; 6.767 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.030      ; 3.299      ;
; 6.767 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.030      ; 3.299      ;
; 6.767 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.030      ; 3.299      ;
; 6.767 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.030      ; 3.299      ;
; 6.767 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.030      ; 3.299      ;
; 6.848 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 3.201      ;
; 6.848 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 3.201      ;
; 6.848 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 3.201      ;
; 6.848 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 3.201      ;
; 6.848 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 3.201      ;
; 6.848 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 3.201      ;
; 6.848 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.013      ; 3.201      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[7]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[10]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.899 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[15]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 3.086      ;
; 6.910 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.021      ; 3.147      ;
; 6.910 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.021      ; 3.147      ;
; 6.910 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.021      ; 3.147      ;
; 6.910 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.021      ; 3.147      ;
; 6.910 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.021      ; 3.147      ;
; 6.910 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.021      ; 3.147      ;
; 6.910 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.021      ; 3.147      ;
; 7.045 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.soft_reset_state                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.025      ; 3.016      ;
; 7.045 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.winner_state                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.025      ; 3.016      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[15]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[20]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.158 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.842      ;
; 7.376 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.037      ; 2.697      ;
; 7.376 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.037      ; 2.697      ;
; 7.376 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.037      ; 2.697      ;
; 7.376 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.037      ; 2.697      ;
; 7.376 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[2]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.037      ; 2.697      ;
; 7.376 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.037      ; 2.697      ;
; 7.376 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.037      ; 2.697      ;
; 7.376 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[0]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.037      ; 2.697      ;
; 7.452 ; lab5_fsm:U0|reset_connect                        ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.548      ;
; 7.570 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.430      ;
; 7.689 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.score_state                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.025      ; 2.372      ;
; 7.828 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.reset_state                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.025      ; 2.233      ;
; 7.928 ; CLOCK_50                                         ; lab5_datapath:U1|DrawScreen:screen|plot                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 2.677      ; 4.785      ;
; 8.004 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.006     ; 2.026      ;
; 8.004 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.006     ; 2.026      ;
; 8.004 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.006     ; 2.026      ;
; 8.004 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.006     ; 2.026      ;
; 8.004 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.006     ; 2.026      ;
; 8.004 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.006     ; 2.026      ;
; 8.004 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.006     ; 2.026      ;
; 8.004 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.006     ; 2.026      ;
; 8.265 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|idle_connect                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.025      ; 1.796      ;
; 8.275 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.play_state                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.025      ; 1.786      ;
; 8.277 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.idle_state                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.025      ; 1.784      ;
+-------+--------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.257 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.780      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.267 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 6.775      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.286 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 6.737      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.377 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.661      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.380 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.073      ; 6.658      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.387 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.656      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.390 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.078      ; 6.653      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.406 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.618      ;
; 33.409 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.615      ;
; 33.409 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.615      ;
; 33.409 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.615      ;
; 33.409 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 6.615      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[3]                 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[4]                 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[5]                 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[6]                 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_fsm:U0|NEXT_STATE.play_state                             ; lab5_fsm:U0|NEXT_STATE.play_state                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_datapath:U1|collision_detect:Collision|score_p1          ; lab5_datapath:U1|collision_detect:Collision|score_p1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_fsm:U0|NEXT_STATE.score_state                            ; lab5_fsm:U0|NEXT_STATE.score_state                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_fsm:U0|idle_connect                                      ; lab5_fsm:U0|idle_connect                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_direction[0]  ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_direction[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_datapath:U1|collision_detect:Collision|score_p2          ; lab5_datapath:U1|collision_detect:Collision|score_p2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_fsm:U0|NEXT_STATE.idle_state                             ; lab5_fsm:U0|NEXT_STATE.idle_state                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_fsm:U0|P1_score_count_temp[1]                            ; lab5_fsm:U0|P1_score_count_temp[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_fsm:U0|P1_score_count_temp[3]                            ; lab5_fsm:U0|P1_score_count_temp[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_fsm:U0|NEXT_STATE.reset_state                            ; lab5_fsm:U0|NEXT_STATE.reset_state                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_fsm:U0|reset_connect                                     ; lab5_fsm:U0|reset_connect                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock              ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.526 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[7]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.533 ; lab5_fsm:U0|P2_score_count_temp[2]                            ; lab5_fsm:U0|P2_score_count[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.537 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[1]                 ; lab5_datapath:U1|DrawScreen:screen|x[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]            ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; lab5_datapath:U1|player_move:P1_forward|player_y[6]           ; lab5_datapath:U1|player_move:P1_forward|player_y[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[2]                 ; lab5_datapath:U1|DrawScreen:screen|x[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.546 ; lab5_fsm:U0|NEXT_STATE.idle_state                             ; lab5_fsm:U0|NEXT_STATE.play_state                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; lab5_fsm:U0|NEXT_STATE.reset_state                            ; lab5_fsm:U0|reset_connect                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; lab5_fsm:U0|NEXT_STATE.score_state                            ; lab5_fsm:U0|NEXT_STATE.soft_reset_state                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.814      ;
; 0.551 ; lab5_datapath:U1|player_move:P2_forward|player_y[6]           ; lab5_datapath:U1|player_move:P2_forward|player_y[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.551 ; lab5_fsm:U0|NEXT_STATE.score_state                            ; lab5_fsm:U0|NEXT_STATE.winner_state                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.551 ; lab5_fsm:U0|NEXT_STATE.score_state                            ; lab5_fsm:U0|idle_connect                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.558 ; lab5_fsm:U0|NEXT_STATE.play_state                             ; lab5_fsm:U0|NEXT_STATE.score_state                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.824      ;
; 0.560 ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; lab5_datapath:U1|collision_detect:Collision|p2_goalie_boundary[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.564 ; lab5_datapath:U1|player_move:P1_forward|y_coord[4]            ; lab5_datapath:U1|collision_detect:Collision|p1_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.569 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; lab5_datapath:U1|collision_detect:Collision|puck_boundary          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.835      ;
; 0.571 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.837      ;
; 0.641 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[4]                 ; lab5_datapath:U1|DrawScreen:screen|x[4]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.642 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[3]                 ; lab5_datapath:U1|DrawScreen:screen|x[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.643 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[0]                 ; lab5_datapath:U1|DrawScreen:screen|x[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.671 ; lab5_fsm:U0|P2_score_count_temp[3]                            ; lab5_fsm:U0|P2_score_count[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.680 ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]            ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.683 ; lab5_datapath:U1|player_move:P1_forward|player_y[3]           ; lab5_datapath:U1|collision_detect:Collision|p1_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.686 ; lab5_datapath:U1|player_move:P2_goalie|y_coord[4]             ; lab5_datapath:U1|collision_detect:Collision|p2_goalie_boundary[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.952      ;
; 0.687 ; lab5_fsm:U0|P2_score_count_temp[0]                            ; lab5_fsm:U0|P2_score_count[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.953      ;
; 0.702 ; lab5_datapath:U1|player_move:P2_forward|y_coord[2]            ; lab5_datapath:U1|collision_detect:Collision|p2_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.968      ;
; 0.746 ; lab5_fsm:U0|button_state                                      ; lab5_fsm:U0|nextStep_pulse                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.012      ;
; 0.762 ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]            ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.028      ;
; 0.768 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.034      ;
; 0.775 ; lab5_datapath:U1|player_move:P1_forward|player_y[0]           ; lab5_datapath:U1|player_move:P1_forward|player_y[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.041      ;
; 0.797 ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; lab5_datapath:U1|collision_detect:Collision|p2_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.801 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[5]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; lab5_fsm:U0|NEXT_STATE.soft_reset_state                       ; lab5_fsm:U0|reset_connect                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; lab5_datapath:U1|player_move:P1_forward|y_coord[2]            ; lab5_datapath:U1|collision_detect:Collision|p1_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; lab5_fsm:U0|NEXT_STATE.soft_reset_state                       ; lab5_fsm:U0|NEXT_STATE.reset_state                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]            ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[0]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[3]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.815 ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]            ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.816 ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; lab5_datapath:U1|player_move:P2_forward|player_y[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.822 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.822 ; lab5_fsm:U0|NEXT_STATE.idle_state                             ; lab5_fsm:U0|idle_connect                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.823 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.089      ;
; 0.824 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.090      ;
; 0.826 ; lab5_datapath:U1|player_move:P2_forward|player_y[0]           ; lab5_datapath:U1|player_move:P2_forward|player_y[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.092      ;
; 0.830 ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.830 ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]             ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.835 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3] ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5] ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[6]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[4]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.653 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.795 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.799 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.806 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.076      ;
; 0.835 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.851 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.102      ;
; 0.920 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.186      ;
; 0.973 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.263      ;
; 0.976 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.266      ;
; 0.989 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.255      ;
; 1.034 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.061 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.329      ;
; 1.066 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.317      ;
; 1.081 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.347      ;
; 1.106 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.374      ;
; 1.132 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.395      ;
; 1.145 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.408      ;
; 1.178 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.023      ; 1.467      ;
; 1.178 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.182 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.448      ;
; 1.189 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.191 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.481      ;
; 1.221 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.222 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.488      ;
; 1.230 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.512      ;
; 1.236 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.534      ;
; 1.237 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.527      ;
; 1.241 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.539      ;
; 1.246 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.544      ;
; 1.247 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.557      ;
; 1.249 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.250 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.557      ;
; 1.253 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.257 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.567      ;
; 1.260 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.550      ;
; 1.260 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.268 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.566      ;
; 1.269 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.576      ;
; 1.276 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.586      ;
; 1.278 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.541      ;
; 1.279 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.584      ;
; 1.280 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.561      ;
; 1.281 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.579      ;
; 1.287 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.550      ;
; 1.288 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.578      ;
; 1.289 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.579      ;
; 1.292 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.590      ;
; 1.293 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.559      ;
; 1.307 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.570      ;
; 1.312 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.575      ;
; 1.320 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.324 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.605      ;
; 1.324 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.590      ;
; 1.328 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.609      ;
; 1.328 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.609      ;
; 1.329 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.610      ;
; 1.330 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.330 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.611      ;
; 1.330 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.611      ;
; 1.331 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.338 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.636      ;
; 1.341 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.622      ;
; 1.341 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.639      ;
; 1.356 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.666      ;
; 1.361 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.666      ;
; 1.363 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.629      ;
; 1.372 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.638      ;
; 1.375 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.682      ;
; 1.391 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.397 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.649      ;
; 1.399 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.651      ;
; 1.402 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.668      ;
; 1.434 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.700      ;
; 1.450 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.701      ;
; 1.458 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.751      ;
; 1.466 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.732      ;
; 1.473 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.739      ;
; 1.486 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.779      ;
; 1.494 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.792      ;
; 1.505 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.810      ;
; 1.511 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.821      ;
; 1.512 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.819      ;
; 1.529 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.836      ;
; 1.533 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.799      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                          ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[15]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[20]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.411  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 2.589      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[16]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[17]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[18]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[19]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[20]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.420  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[23]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 2.575      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[7]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[10]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.684  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[15]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.051     ; 2.301      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[4]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[6]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[8]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 7.689  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.045     ; 2.302      ;
; 17.712 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.309      ;
; 17.712 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.309      ;
; 17.712 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.309      ;
; 17.712 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.309      ;
; 17.712 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.309      ;
; 17.712 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.309      ;
; 17.712 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 2.309      ;
; 17.733 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.279      ;
; 17.733 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.279      ;
; 17.733 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.279      ;
; 17.733 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.279      ;
; 17.733 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.279      ;
; 17.733 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.279      ;
; 17.733 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.279      ;
; 17.949 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.949 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.949 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.949 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.949 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.949 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.949 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.949 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.045      ;
; 17.960 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.053      ;
; 17.960 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.053      ;
; 17.960 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.053      ;
; 17.960 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.053      ;
; 17.960 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.053      ;
; 17.960 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.053      ;
; 17.960 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 2.053      ;
; 18.254 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.776      ;
; 18.254 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.776      ;
; 18.254 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.776      ;
; 18.254 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.776      ;
; 18.254 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.776      ;
; 18.254 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.776      ;
; 18.254 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.776      ;
; 18.293 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.744      ;
; 18.293 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.744      ;
; 18.293 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.744      ;
; 18.293 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.744      ;
; 18.293 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.744      ;
; 18.293 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.744      ;
; 18.293 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.744      ;
; 18.293 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.744      ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.477  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.744      ;
; 1.477  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.744      ;
; 1.477  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.744      ;
; 1.477  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.744      ;
; 1.477  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.744      ;
; 1.477  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.744      ;
; 1.477  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.744      ;
; 1.477  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.744      ;
; 1.516  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.776      ;
; 1.516  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.776      ;
; 1.516  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.776      ;
; 1.516  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.776      ;
; 1.516  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.776      ;
; 1.516  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.776      ;
; 1.516  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.776      ;
; 1.810  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.053      ;
; 1.810  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.053      ;
; 1.810  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.053      ;
; 1.810  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.053      ;
; 1.810  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.053      ;
; 1.810  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.053      ;
; 1.810  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.023     ; 2.053      ;
; 1.821  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.045      ;
; 1.821  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.045      ;
; 1.821  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.045      ;
; 1.821  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.045      ;
; 1.821  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.045      ;
; 1.821  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.045      ;
; 1.821  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.045      ;
; 1.821  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.042     ; 2.045      ;
; 2.037  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.279      ;
; 2.037  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.279      ;
; 2.037  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.279      ;
; 2.037  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.279      ;
; 2.037  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.279      ;
; 2.037  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.279      ;
; 2.037  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.279      ;
; 2.058  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.309      ;
; 2.058  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.309      ;
; 2.058  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.309      ;
; 2.058  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.309      ;
; 2.058  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.309      ;
; 2.058  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.309      ;
; 2.058  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.309      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[4]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[6]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[8]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.081 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.045     ; 2.302      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[7]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[10]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.086 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[15]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.051     ; 2.301      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[16]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[17]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[18]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[19]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[20]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.350 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[23]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 2.575      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[15]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[20]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
; 12.359 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 2.589      ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLOCK_50  ; CLOCK_50   ; 2.072  ; 2.072  ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 5.359  ; 5.359  ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 5.359  ; 5.359  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.481 ; 10.481 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 5.267  ; 5.267  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 5.579  ; 5.579  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 10.481 ; 10.481 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 10.104 ; 10.104 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 3.917  ; 3.917  ; Fall       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.917  ; 3.917  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLOCK_50  ; CLOCK_50   ; -1.842 ; -1.842 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; -4.558 ; -4.558 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -4.558 ; -4.558 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.936 ; -0.936 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -1.127 ; -1.127 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.936 ; -0.936 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -5.591 ; -5.591 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -5.537 ; -5.537 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; -3.686 ; -3.686 ; Fall       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.686 ; -3.686 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; CLOCK_50                                 ;
;  HEX0[0]  ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; CLOCK_50                                 ;
;  HEX0[1]  ; CLOCK_50   ; 7.465 ; 7.465 ; Rise       ; CLOCK_50                                 ;
;  HEX0[2]  ; CLOCK_50   ; 7.480 ; 7.480 ; Rise       ; CLOCK_50                                 ;
;  HEX0[3]  ; CLOCK_50   ; 7.248 ; 7.248 ; Rise       ; CLOCK_50                                 ;
;  HEX0[4]  ; CLOCK_50   ; 7.239 ; 7.239 ; Rise       ; CLOCK_50                                 ;
;  HEX0[5]  ; CLOCK_50   ; 7.226 ; 7.226 ; Rise       ; CLOCK_50                                 ;
;  HEX0[6]  ; CLOCK_50   ; 7.231 ; 7.231 ; Rise       ; CLOCK_50                                 ;
; HEX7[*]   ; CLOCK_50   ; 7.534 ; 7.534 ; Rise       ; CLOCK_50                                 ;
;  HEX7[0]  ; CLOCK_50   ; 7.246 ; 7.246 ; Rise       ; CLOCK_50                                 ;
;  HEX7[1]  ; CLOCK_50   ; 7.244 ; 7.244 ; Rise       ; CLOCK_50                                 ;
;  HEX7[2]  ; CLOCK_50   ; 7.225 ; 7.225 ; Rise       ; CLOCK_50                                 ;
;  HEX7[3]  ; CLOCK_50   ; 7.217 ; 7.217 ; Rise       ; CLOCK_50                                 ;
;  HEX7[4]  ; CLOCK_50   ; 7.235 ; 7.235 ; Rise       ; CLOCK_50                                 ;
;  HEX7[5]  ; CLOCK_50   ; 7.419 ; 7.419 ; Rise       ; CLOCK_50                                 ;
;  HEX7[6]  ; CLOCK_50   ; 7.534 ; 7.534 ; Rise       ; CLOCK_50                                 ;
; LEDR[*]   ; CLOCK_50   ; 7.744 ; 7.744 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 6.596 ; 6.596 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 6.594 ; 6.594 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 6.384 ; 6.384 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 6.385 ; 6.385 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 6.376 ; 6.376 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 6.376 ; 6.376 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 7.744 ; 7.744 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 6.554 ; 6.554 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 6.337 ; 6.337 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 6.346 ; 6.346 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 6.344 ; 6.344 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 6.592 ; 6.592 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 6.598 ; 6.598 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 9.327 ; 9.327 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.267 ; 9.267 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.257 ; 9.257 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.327 ; 9.327 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.317 ; 9.317 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.301 ; 9.301 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.301 ; 9.301 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.291 ; 9.291 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.291 ; 9.291 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.582 ; 4.582 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.053 ; 9.053 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.825 ; 8.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.825 ; 8.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.835 ; 8.835 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.835 ; 8.835 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.021 ; 9.021 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.041 ; 9.041 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.053 ; 9.053 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.053 ; 9.053 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.591 ; 4.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.842 ; 8.842 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.842 ; 8.842 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.826 ; 8.826 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.826 ; 8.826 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.836 ; 8.836 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.588 ; 8.588 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.598 ; 8.598 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.578 ; 8.578 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.578 ; 8.578 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; CLOCK_50                                 ;
;  HEX0[0]  ; CLOCK_50   ; 7.355 ; 7.355 ; Rise       ; CLOCK_50                                 ;
;  HEX0[1]  ; CLOCK_50   ; 7.331 ; 7.331 ; Rise       ; CLOCK_50                                 ;
;  HEX0[2]  ; CLOCK_50   ; 7.334 ; 7.334 ; Rise       ; CLOCK_50                                 ;
;  HEX0[3]  ; CLOCK_50   ; 7.101 ; 7.101 ; Rise       ; CLOCK_50                                 ;
;  HEX0[4]  ; CLOCK_50   ; 7.105 ; 7.105 ; Rise       ; CLOCK_50                                 ;
;  HEX0[5]  ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; CLOCK_50                                 ;
;  HEX0[6]  ; CLOCK_50   ; 7.092 ; 7.092 ; Rise       ; CLOCK_50                                 ;
; HEX7[*]   ; CLOCK_50   ; 6.345 ; 6.345 ; Rise       ; CLOCK_50                                 ;
;  HEX7[0]  ; CLOCK_50   ; 6.506 ; 6.506 ; Rise       ; CLOCK_50                                 ;
;  HEX7[1]  ; CLOCK_50   ; 6.345 ; 6.345 ; Rise       ; CLOCK_50                                 ;
;  HEX7[2]  ; CLOCK_50   ; 6.480 ; 6.480 ; Rise       ; CLOCK_50                                 ;
;  HEX7[3]  ; CLOCK_50   ; 6.472 ; 6.472 ; Rise       ; CLOCK_50                                 ;
;  HEX7[4]  ; CLOCK_50   ; 6.487 ; 6.487 ; Rise       ; CLOCK_50                                 ;
;  HEX7[5]  ; CLOCK_50   ; 6.674 ; 6.674 ; Rise       ; CLOCK_50                                 ;
;  HEX7[6]  ; CLOCK_50   ; 6.632 ; 6.632 ; Rise       ; CLOCK_50                                 ;
; LEDR[*]   ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 6.596 ; 6.596 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 6.594 ; 6.594 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 6.384 ; 6.384 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 6.385 ; 6.385 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 6.376 ; 6.376 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 6.376 ; 6.376 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 7.744 ; 7.744 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 6.554 ; 6.554 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 6.337 ; 6.337 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 6.346 ; 6.346 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 6.344 ; 6.344 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 6.592 ; 6.592 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 6.598 ; 6.598 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 5.548 ; 5.548 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.548 ; 5.548 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.548 ; 5.548 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.782 ; 5.782 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.772 ; 5.772 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.842 ; 5.842 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.832 ; 5.832 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.816 ; 5.816 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.816 ; 5.816 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.806 ; 5.806 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.806 ; 5.806 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.582 ; 4.582 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.343 ; 5.343 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.343 ; 5.343 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.343 ; 5.343 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.346 ; 5.346 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.346 ; 5.346 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.356 ; 5.356 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.356 ; 5.356 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.542 ; 5.542 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.562 ; 5.562 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.574 ; 5.574 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.574 ; 5.574 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.591 ; 4.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.830 ; 4.830 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.094 ; 5.094 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.074 ; 5.074 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.074 ; 5.074 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.078 ; 5.078 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.078 ; 5.078 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.088 ; 5.088 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.840 ; 4.840 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.850 ; 4.850 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.830 ; 4.830 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.830 ; 4.830 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 8.268  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 36.981 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; CLOCK_50                                 ; 0.215 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+------------------------------------------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 8.671 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.789 ; 0.000         ;
+----------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                   ;
+-------+--------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.268 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.775      ;
; 8.268 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.775      ;
; 8.268 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.775      ;
; 8.268 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.775      ;
; 8.268 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.775      ;
; 8.268 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.775      ;
; 8.268 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.775      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[16]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[17]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[18]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[19]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[20]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.277 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[23]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.719      ;
; 8.326 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.673      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[4]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[6]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[8]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.372 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.619      ;
; 8.456 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.027      ; 1.603      ;
; 8.456 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.027      ; 1.603      ;
; 8.456 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.027      ; 1.603      ;
; 8.456 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.027      ; 1.603      ;
; 8.456 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.027      ; 1.603      ;
; 8.456 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.027      ; 1.603      ;
; 8.456 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.027      ; 1.603      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[7]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[10]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.476 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[15]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.512      ;
; 8.504 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.539      ;
; 8.504 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.539      ;
; 8.504 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.539      ;
; 8.504 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.539      ;
; 8.504 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.539      ;
; 8.504 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.539      ;
; 8.504 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P1_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.011      ; 1.539      ;
; 8.532 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.019      ; 1.519      ;
; 8.532 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.019      ; 1.519      ;
; 8.532 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.019      ; 1.519      ;
; 8.532 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.019      ; 1.519      ;
; 8.532 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.019      ; 1.519      ;
; 8.532 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.019      ; 1.519      ;
; 8.532 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|player_move:P2_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.019      ; 1.519      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[15]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[20]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.605 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.394      ;
; 8.610 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.soft_reset_state                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.023      ; 1.445      ;
; 8.610 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.winner_state                           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.023      ; 1.445      ;
; 8.722 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.033      ; 1.343      ;
; 8.722 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.033      ; 1.343      ;
; 8.722 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.033      ; 1.343      ;
; 8.722 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.033      ; 1.343      ;
; 8.722 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[2]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.033      ; 1.343      ;
; 8.722 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.033      ; 1.343      ;
; 8.722 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.033      ; 1.343      ;
; 8.722 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[0]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.033      ; 1.343      ;
; 8.808 ; lab5_fsm:U0|reset_connect                        ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.191      ;
; 8.875 ; lab5_fsm:U0|idle_connect                         ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.124      ;
; 8.973 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.score_state                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.023      ; 1.082      ;
; 9.008 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.004     ; 1.020      ;
; 9.008 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.004     ; 1.020      ;
; 9.008 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.004     ; 1.020      ;
; 9.008 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.004     ; 1.020      ;
; 9.008 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.004     ; 1.020      ;
; 9.008 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.004     ; 1.020      ;
; 9.008 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.004     ; 1.020      ;
; 9.008 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.004     ; 1.020      ;
; 9.031 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.reset_state                            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.023      ; 1.024      ;
; 9.209 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|idle_connect                                      ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.023      ; 0.846      ;
; 9.210 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.idle_state                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.023      ; 0.845      ;
; 9.211 ; lab5_fsm:U0|nextStep_pulse                       ; lab5_fsm:U0|NEXT_STATE.play_state                             ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.023      ; 0.844      ;
; 9.258 ; CLOCK_50                                         ; lab5_datapath:U1|DrawScreen:screen|plot                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 1.651      ; 2.425      ;
+-------+--------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.981 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.095      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 36.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.088      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.011 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.052      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.035 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.041      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.038 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 3.038      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.047 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.034      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.050 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.082      ; 3.031      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.065 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.998      ;
; 37.068 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.995      ;
; 37.068 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.995      ;
; 37.068 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.995      ;
; 37.068 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 2.995      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[3]                 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[4]                 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[5]                 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[6]                 ; lab5_datapath:U1|DrawScreen:screen|y_temp0[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_fsm:U0|NEXT_STATE.play_state                             ; lab5_fsm:U0|NEXT_STATE.play_state                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_datapath:U1|collision_detect:Collision|score_p1          ; lab5_datapath:U1|collision_detect:Collision|score_p1               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_fsm:U0|NEXT_STATE.score_state                            ; lab5_fsm:U0|NEXT_STATE.score_state                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_fsm:U0|idle_connect                                      ; lab5_fsm:U0|idle_connect                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_direction[0]  ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_direction[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_datapath:U1|collision_detect:Collision|score_p2          ; lab5_datapath:U1|collision_detect:Collision|score_p2               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_fsm:U0|NEXT_STATE.idle_state                             ; lab5_fsm:U0|NEXT_STATE.idle_state                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_fsm:U0|P1_score_count_temp[1]                            ; lab5_fsm:U0|P1_score_count_temp[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_fsm:U0|P1_score_count_temp[3]                            ; lab5_fsm:U0|P1_score_count_temp[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_fsm:U0|NEXT_STATE.reset_state                            ; lab5_fsm:U0|NEXT_STATE.reset_state                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_fsm:U0|reset_connect                                     ; lab5_fsm:U0|reset_connect                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock              ; lab5_datapath:U1|changeSpeed:DiffClock|slowclock                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[7]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.245 ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]            ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; lab5_datapath:U1|player_move:P1_forward|player_y[6]           ; lab5_datapath:U1|player_move:P1_forward|player_y[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[2]                 ; lab5_datapath:U1|DrawScreen:screen|x[2]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[1]                 ; lab5_datapath:U1|DrawScreen:screen|x[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; lab5_fsm:U0|P2_score_count_temp[2]                            ; lab5_fsm:U0|P2_score_count[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.254 ; lab5_datapath:U1|player_move:P2_forward|player_y[6]           ; lab5_datapath:U1|player_move:P2_forward|player_y[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; lab5_fsm:U0|NEXT_STATE.score_state                            ; lab5_fsm:U0|NEXT_STATE.soft_reset_state                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; lab5_fsm:U0|NEXT_STATE.idle_state                             ; lab5_fsm:U0|NEXT_STATE.play_state                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; lab5_fsm:U0|NEXT_STATE.reset_state                            ; lab5_fsm:U0|reset_connect                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; lab5_fsm:U0|NEXT_STATE.score_state                            ; lab5_fsm:U0|NEXT_STATE.winner_state                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; lab5_fsm:U0|NEXT_STATE.score_state                            ; lab5_fsm:U0|idle_connect                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; lab5_fsm:U0|NEXT_STATE.play_state                             ; lab5_fsm:U0|NEXT_STATE.score_state                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; lab5_datapath:U1|collision_detect:Collision|p2_goalie_boundary[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; lab5_datapath:U1|player_move:P1_forward|y_coord[4]            ; lab5_datapath:U1|collision_detect:Collision|p1_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; lab5_datapath:U1|collision_detect:Collision|puck_boundary          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.305 ; lab5_fsm:U0|P2_score_count_temp[3]                            ; lab5_fsm:U0|P2_score_count[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.457      ;
; 0.319 ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]            ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.324 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[3]                 ; lab5_datapath:U1|DrawScreen:screen|x[3]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; lab5_fsm:U0|P2_score_count_temp[0]                            ; lab5_fsm:U0|P2_score_count[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[4]                 ; lab5_datapath:U1|DrawScreen:screen|x[4]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[0]                 ; lab5_datapath:U1|DrawScreen:screen|x[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.332 ; lab5_datapath:U1|player_move:P2_goalie|y_coord[4]             ; lab5_datapath:U1|collision_detect:Collision|p2_goalie_boundary[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; lab5_datapath:U1|player_move:P1_forward|player_y[3]           ; lab5_datapath:U1|collision_detect:Collision|p1_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.341 ; lab5_datapath:U1|player_move:P2_forward|y_coord[2]            ; lab5_datapath:U1|collision_detect:Collision|p2_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.493      ;
; 0.355 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[5]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]            ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; lab5_fsm:U0|button_state                                      ; lab5_fsm:U0|nextStep_pulse                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[0]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[3]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]            ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lab5_datapath:U1|player_move:P1_forward|player_y[0]           ; lab5_datapath:U1|player_move:P1_forward|player_y[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; lab5_datapath:U1|player_move:P2_forward|player_y[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3] ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5] ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]               ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[6]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[4]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]             ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; lab5_datapath:U1|changeSpeed:DiffClock|count[20]              ; lab5_datapath:U1|changeSpeed:DiffClock|count[20]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]            ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[16]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[16]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[1]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[2]                 ; lab5_datapath:U1|DrawScreen:screen|x_temp0[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]      ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; lab5_fsm:U0|NEXT_STATE.soft_reset_state                       ; lab5_fsm:U0|reset_connect                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]            ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; lab5_datapath:U1|collision_detect:Collision|p2_forward_boundary[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]           ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.322 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.474      ;
; 0.355 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.398 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.535      ;
; 0.400 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.553      ;
; 0.404 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.556      ;
; 0.427 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.430 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.630      ;
; 0.444 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.596      ;
; 0.467 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.667      ;
; 0.488 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.625      ;
; 0.493 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.502 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.655      ;
; 0.509 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.517 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.667      ;
; 0.517 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.669      ;
; 0.521 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.721      ;
; 0.524 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.674      ;
; 0.528 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.681      ;
; 0.528 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.536 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.538 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.745      ;
; 0.542 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.733      ;
; 0.546 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.746      ;
; 0.546 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.548 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.766      ;
; 0.548 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.756      ;
; 0.550 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.767      ;
; 0.551 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.759      ;
; 0.554 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.772      ;
; 0.557 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.764      ;
; 0.561 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.563 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.780      ;
; 0.563 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.778      ;
; 0.565 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.783      ;
; 0.565 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.023      ; 0.741      ;
; 0.569 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.761      ;
; 0.572 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.780      ;
; 0.575 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.576 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.577 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.785      ;
; 0.579 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.581 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.748      ;
; 0.582 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.585 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.752      ;
; 0.585 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.752      ;
; 0.585 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.752      ;
; 0.586 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.753      ;
; 0.586 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.753      ;
; 0.598 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.748      ;
; 0.598 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.601 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.751      ;
; 0.603 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.812      ;
; 0.613 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.821      ;
; 0.614 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.805      ;
; 0.614 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.765      ;
; 0.616 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.766      ;
; 0.622 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.840      ;
; 0.623 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.836      ;
; 0.635 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.636 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.853      ;
; 0.638 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.648 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~porta_address_reg3 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.850      ;
; 0.649 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.786      ;
; 0.654 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.861      ;
; 0.660 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.663 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.876      ;
; 0.664 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.668 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.669 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.887      ;
; 0.670 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 0.807      ;
; 0.670 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.671 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.873      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                          ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[15]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[20]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.671  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.033     ; 1.328      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[16]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[17]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[18]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[19]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[20]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.678  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[23]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.036     ; 1.318      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[7]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]            ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[10]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[15]           ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.044     ; 1.200      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[4]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[6]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[8]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 8.788  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]               ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.041     ; 1.203      ;
; 18.807 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.211      ;
; 18.807 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.211      ;
; 18.807 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.211      ;
; 18.807 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.211      ;
; 18.807 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.211      ;
; 18.807 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.211      ;
; 18.807 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 1.211      ;
; 18.828 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.182      ;
; 18.828 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.182      ;
; 18.828 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.182      ;
; 18.828 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.182      ;
; 18.828 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.182      ;
; 18.828 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.182      ;
; 18.828 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.182      ;
; 18.914 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.081      ;
; 18.914 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.081      ;
; 18.914 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.081      ;
; 18.914 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.081      ;
; 18.914 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.081      ;
; 18.914 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.081      ;
; 18.914 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.081      ;
; 18.914 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.081      ;
; 18.926 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.084      ;
; 18.926 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.084      ;
; 18.926 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.084      ;
; 18.926 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.084      ;
; 18.926 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.084      ;
; 18.926 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.084      ;
; 18.926 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.084      ;
; 19.078 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 0.948      ;
; 19.078 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 0.948      ;
; 19.078 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 0.948      ;
; 19.078 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 0.948      ;
; 19.078 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 0.948      ;
; 19.078 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 0.948      ;
; 19.078 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 0.948      ;
; 19.091 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.941      ;
; 19.091 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.941      ;
; 19.091 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.941      ;
; 19.091 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.941      ;
; 19.091 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.941      ;
; 19.091 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.941      ;
; 19.091 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.941      ;
; 19.091 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.941      ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.789  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.789  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.789  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord_temp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.789  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.789  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.789  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.789  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.789  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_coord[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.802  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.948      ;
; 0.802  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.948      ;
; 0.802  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.948      ;
; 0.802  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.948      ;
; 0.802  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.948      ;
; 0.802  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.948      ;
; 0.802  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:Pl_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.948      ;
; 0.954  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.084      ;
; 0.954  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.084      ;
; 0.954  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.084      ;
; 0.954  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.084      ;
; 0.954  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.084      ;
; 0.954  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.084      ;
; 0.954  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P1_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.084      ;
; 0.966  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_x_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.081      ;
; 0.966  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_vector[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.081      ;
; 0.966  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.081      ;
; 0.966  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.081      ;
; 0.966  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.081      ;
; 0.966  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord_temp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.081      ;
; 0.966  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.081      ;
; 0.966  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|puck_move:Puck_Movement|puck_y_coord[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.081      ;
; 1.052  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.182      ;
; 1.052  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.182      ;
; 1.052  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.182      ;
; 1.052  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.182      ;
; 1.052  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.182      ;
; 1.052  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|y_coord[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.182      ;
; 1.052  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_goalie|player_y[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.022     ; 1.182      ;
; 1.073  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.211      ;
; 1.073  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.211      ;
; 1.073  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.211      ;
; 1.073  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.211      ;
; 1.073  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.211      ;
; 1.073  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|y_coord[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.211      ;
; 1.073  ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|player_move:P2_forward|player_y[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.014     ; 1.211      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[1]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[2]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[3]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[4]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[5]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[6]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[7]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[8]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[9]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[10]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[11]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[12]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[15]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.044     ; 1.200      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[3]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[4]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[5]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[6]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[7]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[8]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[9]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[10]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[11]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.092 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[0]               ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.041     ; 1.203      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[13]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[14]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[16]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[17]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[18]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[19]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[20]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[21]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[22]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.202 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[23]           ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.036     ; 1.318      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count_to[2]            ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[12]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[13]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[14]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[15]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[16]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[17]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[18]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[19]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[20]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[21]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[22]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
; 11.209 ; lab5_fsm:U0|reset_connect ; lab5_datapath:U1|changeSpeed:DiffClock|count[23]              ; CLOCK_50     ; CLOCK_50    ; -10.000      ; -0.033     ; 1.328      ;
+--------+---------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLOCK_50  ; CLOCK_50   ; 0.742 ; 0.742 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 2.992 ; 2.992 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 5.068 ; 5.068 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.996 ; 1.996 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.117 ; 2.117 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 5.068 ; 5.068 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 4.896 ; 4.896 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 2.172 ; 2.172 ; Fall       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 2.172 ; 2.172 ; Fall       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLOCK_50  ; CLOCK_50   ; -0.622 ; -0.622 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; -2.535 ; -2.535 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -2.535 ; -2.535 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.144 ; -0.144 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.254 ; -0.254 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.144 ; -0.144 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.965 ; -2.965 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.918 ; -2.918 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; -2.032 ; -2.032 ; Fall       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.032 ; -2.032 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 4.168 ; 4.168 ; Rise       ; CLOCK_50                                 ;
;  HEX0[0]  ; CLOCK_50   ; 4.168 ; 4.168 ; Rise       ; CLOCK_50                                 ;
;  HEX0[1]  ; CLOCK_50   ; 4.142 ; 4.142 ; Rise       ; CLOCK_50                                 ;
;  HEX0[2]  ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; CLOCK_50                                 ;
;  HEX0[3]  ; CLOCK_50   ; 4.057 ; 4.057 ; Rise       ; CLOCK_50                                 ;
;  HEX0[4]  ; CLOCK_50   ; 4.054 ; 4.054 ; Rise       ; CLOCK_50                                 ;
;  HEX0[5]  ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; CLOCK_50                                 ;
;  HEX0[6]  ; CLOCK_50   ; 4.045 ; 4.045 ; Rise       ; CLOCK_50                                 ;
; HEX7[*]   ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                                 ;
;  HEX7[0]  ; CLOCK_50   ; 3.972 ; 3.972 ; Rise       ; CLOCK_50                                 ;
;  HEX7[1]  ; CLOCK_50   ; 3.972 ; 3.972 ; Rise       ; CLOCK_50                                 ;
;  HEX7[2]  ; CLOCK_50   ; 3.949 ; 3.949 ; Rise       ; CLOCK_50                                 ;
;  HEX7[3]  ; CLOCK_50   ; 3.945 ; 3.945 ; Rise       ; CLOCK_50                                 ;
;  HEX7[4]  ; CLOCK_50   ; 3.950 ; 3.950 ; Rise       ; CLOCK_50                                 ;
;  HEX7[5]  ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50                                 ;
;  HEX7[6]  ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                                 ;
; LEDR[*]   ; CLOCK_50   ; 4.267 ; 4.267 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 3.769 ; 3.769 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 3.768 ; 3.768 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 3.652 ; 3.652 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 3.652 ; 3.652 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 3.672 ; 3.672 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 3.671 ; 3.671 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 3.662 ; 3.662 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 4.267 ; 4.267 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 3.720 ; 3.720 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 3.635 ; 3.635 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 3.634 ; 3.634 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 3.753 ; 3.753 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 3.758 ; 3.758 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.290 ; 4.290 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.290 ; 4.290 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.394 ; 4.394 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.384 ; 4.384 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.444 ; 4.444 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.427 ; 4.427 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.427 ; 4.427 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.326 ; 2.326 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.273 ; 4.273 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.293 ; 4.293 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.336 ; 2.336 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.219 ; 4.219 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.219 ; 4.219 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.199 ; 4.199 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.199 ; 4.199 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.215 ; 4.215 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.091 ; 4.091 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.081 ; 4.081 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.213 ; 2.213 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50                                 ;
;  HEX0[0]  ; CLOCK_50   ; 4.118 ; 4.118 ; Rise       ; CLOCK_50                                 ;
;  HEX0[1]  ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; CLOCK_50                                 ;
;  HEX0[2]  ; CLOCK_50   ; 4.098 ; 4.098 ; Rise       ; CLOCK_50                                 ;
;  HEX0[3]  ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50                                 ;
;  HEX0[4]  ; CLOCK_50   ; 3.999 ; 3.999 ; Rise       ; CLOCK_50                                 ;
;  HEX0[5]  ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50                                 ;
;  HEX0[6]  ; CLOCK_50   ; 3.988 ; 3.988 ; Rise       ; CLOCK_50                                 ;
; HEX7[*]   ; CLOCK_50   ; 3.607 ; 3.607 ; Rise       ; CLOCK_50                                 ;
;  HEX7[0]  ; CLOCK_50   ; 3.651 ; 3.651 ; Rise       ; CLOCK_50                                 ;
;  HEX7[1]  ; CLOCK_50   ; 3.607 ; 3.607 ; Rise       ; CLOCK_50                                 ;
;  HEX7[2]  ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  HEX7[3]  ; CLOCK_50   ; 3.619 ; 3.619 ; Rise       ; CLOCK_50                                 ;
;  HEX7[4]  ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  HEX7[5]  ; CLOCK_50   ; 3.728 ; 3.728 ; Rise       ; CLOCK_50                                 ;
;  HEX7[6]  ; CLOCK_50   ; 3.734 ; 3.734 ; Rise       ; CLOCK_50                                 ;
; LEDR[*]   ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 3.769 ; 3.769 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 3.768 ; 3.768 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 3.652 ; 3.652 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 3.652 ; 3.652 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 3.672 ; 3.672 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 3.671 ; 3.671 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 3.662 ; 3.662 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 4.267 ; 4.267 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 3.720 ; 3.720 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 3.635 ; 3.635 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 3.634 ; 3.634 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 3.753 ; 3.753 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 3.758 ; 3.758 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.825 ; 2.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.815 ; 2.815 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.885 ; 2.885 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.875 ; 2.875 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.848 ; 2.848 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.848 ; 2.848 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.326 ; 2.326 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.708 ; 2.708 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.728 ; 2.728 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.336 ; 2.336 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.575 ; 2.575 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.555 ; 2.555 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.555 ; 2.555 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.561 ; 2.561 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.561 ; 2.561 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.447 ; 2.447 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.457 ; 2.457 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.213 ; 2.213 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                          ; 6.321  ; 0.215 ; 7.411    ; 0.789   ; 7.620               ;
;  CLOCK_50                                 ; 6.321  ; 0.215 ; 7.411    ; 0.789   ; 7.620               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 33.257 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLOCK_50  ; CLOCK_50   ; 2.072  ; 2.072  ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 5.359  ; 5.359  ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 5.359  ; 5.359  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.481 ; 10.481 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 5.267  ; 5.267  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 5.579  ; 5.579  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 10.481 ; 10.481 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 10.104 ; 10.104 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; 3.917  ; 3.917  ; Fall       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.917  ; 3.917  ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLOCK_50  ; CLOCK_50   ; -0.622 ; -0.622 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; -2.535 ; -2.535 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -2.535 ; -2.535 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.144 ; -0.144 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.254 ; -0.254 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.144 ; -0.144 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.965 ; -2.965 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.918 ; -2.918 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; CLOCK_50   ; -2.032 ; -2.032 ; Fall       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.032 ; -2.032 ; Fall       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; CLOCK_50                                 ;
;  HEX0[0]  ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; CLOCK_50                                 ;
;  HEX0[1]  ; CLOCK_50   ; 7.465 ; 7.465 ; Rise       ; CLOCK_50                                 ;
;  HEX0[2]  ; CLOCK_50   ; 7.480 ; 7.480 ; Rise       ; CLOCK_50                                 ;
;  HEX0[3]  ; CLOCK_50   ; 7.248 ; 7.248 ; Rise       ; CLOCK_50                                 ;
;  HEX0[4]  ; CLOCK_50   ; 7.239 ; 7.239 ; Rise       ; CLOCK_50                                 ;
;  HEX0[5]  ; CLOCK_50   ; 7.226 ; 7.226 ; Rise       ; CLOCK_50                                 ;
;  HEX0[6]  ; CLOCK_50   ; 7.231 ; 7.231 ; Rise       ; CLOCK_50                                 ;
; HEX7[*]   ; CLOCK_50   ; 7.534 ; 7.534 ; Rise       ; CLOCK_50                                 ;
;  HEX7[0]  ; CLOCK_50   ; 7.246 ; 7.246 ; Rise       ; CLOCK_50                                 ;
;  HEX7[1]  ; CLOCK_50   ; 7.244 ; 7.244 ; Rise       ; CLOCK_50                                 ;
;  HEX7[2]  ; CLOCK_50   ; 7.225 ; 7.225 ; Rise       ; CLOCK_50                                 ;
;  HEX7[3]  ; CLOCK_50   ; 7.217 ; 7.217 ; Rise       ; CLOCK_50                                 ;
;  HEX7[4]  ; CLOCK_50   ; 7.235 ; 7.235 ; Rise       ; CLOCK_50                                 ;
;  HEX7[5]  ; CLOCK_50   ; 7.419 ; 7.419 ; Rise       ; CLOCK_50                                 ;
;  HEX7[6]  ; CLOCK_50   ; 7.534 ; 7.534 ; Rise       ; CLOCK_50                                 ;
; LEDR[*]   ; CLOCK_50   ; 7.744 ; 7.744 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 6.596 ; 6.596 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 6.594 ; 6.594 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 6.366 ; 6.366 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 6.384 ; 6.384 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 6.385 ; 6.385 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 6.376 ; 6.376 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 6.376 ; 6.376 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 7.744 ; 7.744 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 6.554 ; 6.554 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 6.337 ; 6.337 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 6.336 ; 6.336 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 6.346 ; 6.346 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 6.344 ; 6.344 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 6.592 ; 6.592 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 6.598 ; 6.598 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 9.327 ; 9.327 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.033 ; 9.033 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.267 ; 9.267 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.257 ; 9.257 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.327 ; 9.327 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.317 ; 9.317 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.301 ; 9.301 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.301 ; 9.301 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.291 ; 9.291 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.291 ; 9.291 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 4.582 ; 4.582 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.053 ; 9.053 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 8.825 ; 8.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 8.825 ; 8.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 8.835 ; 8.835 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 8.835 ; 8.835 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.021 ; 9.021 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.041 ; 9.041 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.053 ; 9.053 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.053 ; 9.053 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.591 ; 4.591 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 8.842 ; 8.842 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 8.842 ; 8.842 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 8.822 ; 8.822 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 8.826 ; 8.826 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 8.826 ; 8.826 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 8.836 ; 8.836 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 8.588 ; 8.588 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 8.598 ; 8.598 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 8.578 ; 8.578 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 8.578 ; 8.578 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.336 ; 4.336 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50                                 ;
;  HEX0[0]  ; CLOCK_50   ; 4.118 ; 4.118 ; Rise       ; CLOCK_50                                 ;
;  HEX0[1]  ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; CLOCK_50                                 ;
;  HEX0[2]  ; CLOCK_50   ; 4.098 ; 4.098 ; Rise       ; CLOCK_50                                 ;
;  HEX0[3]  ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50                                 ;
;  HEX0[4]  ; CLOCK_50   ; 3.999 ; 3.999 ; Rise       ; CLOCK_50                                 ;
;  HEX0[5]  ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50                                 ;
;  HEX0[6]  ; CLOCK_50   ; 3.988 ; 3.988 ; Rise       ; CLOCK_50                                 ;
; HEX7[*]   ; CLOCK_50   ; 3.607 ; 3.607 ; Rise       ; CLOCK_50                                 ;
;  HEX7[0]  ; CLOCK_50   ; 3.651 ; 3.651 ; Rise       ; CLOCK_50                                 ;
;  HEX7[1]  ; CLOCK_50   ; 3.607 ; 3.607 ; Rise       ; CLOCK_50                                 ;
;  HEX7[2]  ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  HEX7[3]  ; CLOCK_50   ; 3.619 ; 3.619 ; Rise       ; CLOCK_50                                 ;
;  HEX7[4]  ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  HEX7[5]  ; CLOCK_50   ; 3.728 ; 3.728 ; Rise       ; CLOCK_50                                 ;
;  HEX7[6]  ; CLOCK_50   ; 3.734 ; 3.734 ; Rise       ; CLOCK_50                                 ;
; LEDR[*]   ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 3.769 ; 3.769 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 3.768 ; 3.768 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 3.652 ; 3.652 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 3.652 ; 3.652 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 3.672 ; 3.672 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 3.671 ; 3.671 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 3.662 ; 3.662 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 4.267 ; 4.267 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 3.720 ; 3.720 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 3.625 ; 3.625 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 3.635 ; 3.635 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 3.634 ; 3.634 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 3.753 ; 3.753 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 3.758 ; 3.758 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 3.754 ; 3.754 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.825 ; 2.825 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.815 ; 2.815 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.885 ; 2.885 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.875 ; 2.875 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.848 ; 2.848 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.848 ; 2.848 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.326 ; 2.326 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.639 ; 2.639 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.649 ; 2.649 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.708 ; 2.708 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.728 ; 2.728 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.336 ; 2.336 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.575 ; 2.575 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.555 ; 2.555 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.555 ; 2.555 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.561 ; 2.561 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.561 ; 2.561 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.571 ; 2.571 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.447 ; 2.447 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.457 ; 2.457 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.437 ; 2.437 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.213 ; 2.213 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 44088    ; 53       ; 48       ; 6413     ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 44088    ; 53       ; 48       ; 6413     ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 44       ; 0        ; 46       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 44       ; 0        ; 46       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 96    ; 96   ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 738   ; 738  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Nov 07 09:58:31 2014
Info: Command: quartus_sta lab5_pong -c lab5_pong
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5_pong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {vga_u0|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {vga_u0|mypll|altpll_component|pll|clk[0]} {vga_u0|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.321         0.000 CLOCK_50 
    Info (332119):    33.257         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 7.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.411         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.477
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.477         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.268
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.268         0.000 CLOCK_50 
    Info (332119):    36.981         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 8.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.671         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.789
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.789         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 413 megabytes
    Info: Processing ended: Fri Nov 07 09:58:33 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


