{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1753627783130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753627783131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 27 18:19:42 2025 " "Processing started: Sun Jul 27 18:19:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753627783131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1753627783131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1753627783131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1753627783527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC processor.v(5) " "Verilog HDL Declaration information at processor.v(5): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1753627783563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.v 1 1 " "Using design file processor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783563 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1753627783565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 processor.v(98) " "Verilog HDL assignment warning at processor.v(98): truncated value with size 32 to match size of target (16)" {  } { { "processor.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753627783566 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "cu.v 1 1 " "Using design file cu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu " "Elaborating entity \"CU\" for hierarchy \"CU:cu\"" {  } { { "processor.v" "cu" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753627783583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check cu.v(8) " "Verilog HDL or VHDL warning at cu.v(8): object \"check\" assigned a value but never read" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1753627783583 "|processor|CU:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cu.v(30) " "Verilog HDL assignment warning at cu.v(30): truncated value with size 32 to match size of target (6)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753627783583 "|processor|CU:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate cu.v(37) " "Verilog HDL Always Construct warning at cu.v(37): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1753627783585 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.DIVWB cu.v(37) " "Inferred latch for \"nstate.DIVWB\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.DIVALU cu.v(37) " "Inferred latch for \"nstate.DIVALU\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.MULWB cu.v(37) " "Inferred latch for \"nstate.MULWB\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.MULALU cu.v(37) " "Inferred latch for \"nstate.MULALU\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.STOREMEM cu.v(37) " "Inferred latch for \"nstate.STOREMEM\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.STOREALU cu.v(37) " "Inferred latch for \"nstate.STOREALU\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOADWB cu.v(37) " "Inferred latch for \"nstate.LOADWB\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOADMEM cu.v(37) " "Inferred latch for \"nstate.LOADMEM\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOADALU cu.v(37) " "Inferred latch for \"nstate.LOADALU\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.SUBWB cu.v(37) " "Inferred latch for \"nstate.SUBWB\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.SUBALU cu.v(37) " "Inferred latch for \"nstate.SUBALU\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.ADDWB cu.v(37) " "Inferred latch for \"nstate.ADDWB\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783586 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.ADDALU cu.v(37) " "Inferred latch for \"nstate.ADDALU\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783587 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.DEC cu.v(37) " "Inferred latch for \"nstate.DEC\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783587 "|processor|CU:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.IF cu.v(37) " "Inferred latch for \"nstate.IF\" at cu.v(37)" {  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783587 "|processor|CU:cu"}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.v 1 1 " "Using design file registerfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerfile.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "processor.v" "regFile" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753627783599 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "registerfile.v(23) " "Verilog HDL warning at registerfile.v(23): ignoring unsupported system task" {  } { { "registerfile.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/registerfile.v" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1753627783600 "|processor|registerFile:regFile"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "processor.v" "alu" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753627783617 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divA alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): inferring latch(es) for variable \"divA\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1753627783618 "|processor|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "divB alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): inferring latch(es) for variable \"divB\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1753627783618 "|processor|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1753627783618 "|processor|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplier alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): inferring latch(es) for variable \"multiplier\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1753627783618 "|processor|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicand alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): inferring latch(es) for variable \"multiplicand\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1753627783618 "|processor|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry alu.v(50) " "Verilog HDL Always Construct warning at alu.v(50): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1753627783618 "|processor|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu.v(90) " "Verilog HDL assignment warning at alu.v(90): truncated value with size 32 to match size of target (5)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753627783619 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu.v(50) " "Inferred latch for \"carry\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783619 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[0\] alu.v(50) " "Inferred latch for \"multiplicand\[0\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783619 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[1\] alu.v(50) " "Inferred latch for \"multiplicand\[1\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783619 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[2\] alu.v(50) " "Inferred latch for \"multiplicand\[2\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783619 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[3\] alu.v(50) " "Inferred latch for \"multiplicand\[3\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783619 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[4\] alu.v(50) " "Inferred latch for \"multiplicand\[4\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[5\] alu.v(50) " "Inferred latch for \"multiplicand\[5\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[6\] alu.v(50) " "Inferred latch for \"multiplicand\[6\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[7\] alu.v(50) " "Inferred latch for \"multiplicand\[7\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[8\] alu.v(50) " "Inferred latch for \"multiplicand\[8\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[9\] alu.v(50) " "Inferred latch for \"multiplicand\[9\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[10\] alu.v(50) " "Inferred latch for \"multiplicand\[10\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[11\] alu.v(50) " "Inferred latch for \"multiplicand\[11\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[12\] alu.v(50) " "Inferred latch for \"multiplicand\[12\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[13\] alu.v(50) " "Inferred latch for \"multiplicand\[13\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[14\] alu.v(50) " "Inferred latch for \"multiplicand\[14\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicand\[15\] alu.v(50) " "Inferred latch for \"multiplicand\[15\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[0\] alu.v(50) " "Inferred latch for \"multiplier\[0\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[1\] alu.v(50) " "Inferred latch for \"multiplier\[1\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[2\] alu.v(50) " "Inferred latch for \"multiplier\[2\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[3\] alu.v(50) " "Inferred latch for \"multiplier\[3\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[4\] alu.v(50) " "Inferred latch for \"multiplier\[4\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[5\] alu.v(50) " "Inferred latch for \"multiplier\[5\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[6\] alu.v(50) " "Inferred latch for \"multiplier\[6\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[7\] alu.v(50) " "Inferred latch for \"multiplier\[7\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[8\] alu.v(50) " "Inferred latch for \"multiplier\[8\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[9\] alu.v(50) " "Inferred latch for \"multiplier\[9\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[10\] alu.v(50) " "Inferred latch for \"multiplier\[10\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[11\] alu.v(50) " "Inferred latch for \"multiplier\[11\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[12\] alu.v(50) " "Inferred latch for \"multiplier\[12\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[13\] alu.v(50) " "Inferred latch for \"multiplier\[13\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[14\] alu.v(50) " "Inferred latch for \"multiplier\[14\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783620 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplier\[15\] alu.v(50) " "Inferred latch for \"multiplier\[15\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start alu.v(50) " "Inferred latch for \"start\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[0\] alu.v(50) " "Inferred latch for \"divB\[0\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[1\] alu.v(50) " "Inferred latch for \"divB\[1\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[2\] alu.v(50) " "Inferred latch for \"divB\[2\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[3\] alu.v(50) " "Inferred latch for \"divB\[3\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[4\] alu.v(50) " "Inferred latch for \"divB\[4\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[5\] alu.v(50) " "Inferred latch for \"divB\[5\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[6\] alu.v(50) " "Inferred latch for \"divB\[6\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[7\] alu.v(50) " "Inferred latch for \"divB\[7\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[8\] alu.v(50) " "Inferred latch for \"divB\[8\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[9\] alu.v(50) " "Inferred latch for \"divB\[9\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[10\] alu.v(50) " "Inferred latch for \"divB\[10\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[11\] alu.v(50) " "Inferred latch for \"divB\[11\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[12\] alu.v(50) " "Inferred latch for \"divB\[12\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[13\] alu.v(50) " "Inferred latch for \"divB\[13\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[14\] alu.v(50) " "Inferred latch for \"divB\[14\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divB\[15\] alu.v(50) " "Inferred latch for \"divB\[15\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[0\] alu.v(50) " "Inferred latch for \"divA\[0\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783621 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[1\] alu.v(50) " "Inferred latch for \"divA\[1\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[2\] alu.v(50) " "Inferred latch for \"divA\[2\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[3\] alu.v(50) " "Inferred latch for \"divA\[3\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[4\] alu.v(50) " "Inferred latch for \"divA\[4\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[5\] alu.v(50) " "Inferred latch for \"divA\[5\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[6\] alu.v(50) " "Inferred latch for \"divA\[6\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[7\] alu.v(50) " "Inferred latch for \"divA\[7\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[8\] alu.v(50) " "Inferred latch for \"divA\[8\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[9\] alu.v(50) " "Inferred latch for \"divA\[9\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[10\] alu.v(50) " "Inferred latch for \"divA\[10\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[11\] alu.v(50) " "Inferred latch for \"divA\[11\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[12\] alu.v(50) " "Inferred latch for \"divA\[12\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[13\] alu.v(50) " "Inferred latch for \"divA\[13\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[14\] alu.v(50) " "Inferred latch for \"divA\[14\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divA\[15\] alu.v(50) " "Inferred latch for \"divA\[15\]\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753627783622 "|processor|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "csa.v 1 1 " "Using design file csa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "csa.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/csa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA ALU:alu\|CSA:ADDER " "Elaborating entity \"CSA\" for hierarchy \"ALU:alu\|CSA:ADDER\"" {  } { { "alu.v" "ADDER" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753627783636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mul.v 1 1 " "Using design file mul.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "mul.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:alu\|MUL:aasd " "Elaborating entity \"MUL\" for hierarchy \"ALU:alu\|MUL:aasd\"" {  } { { "alu.v" "aasd" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753627783650 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftaddmul.v 1 1 " "Using design file shiftaddmul.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shiftaddmul " "Found entity 1: shiftaddmul" {  } { { "shiftaddmul.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/shiftaddmul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783663 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftaddmul ALU:alu\|MUL:aasd\|shiftaddmul:abaaadad " "Elaborating entity \"shiftaddmul\" for hierarchy \"ALU:alu\|MUL:aasd\|shiftaddmul:abaaadad\"" {  } { { "mul.v" "abaaadad" { Text "C:/Users/Asus/Desktop/DSD/syn/mul.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753627783663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 shiftaddmul.v(22) " "Verilog HDL assignment warning at shiftaddmul.v(22): truncated value with size 17 to match size of target (16)" {  } { { "shiftaddmul.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/shiftaddmul.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753627783664 "|processor|ALU:alu|MUL:aasd|shiftaddmul:abaaadad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shiftaddmul.v(25) " "Verilog HDL assignment warning at shiftaddmul.v(25): truncated value with size 32 to match size of target (4)" {  } { { "shiftaddmul.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/shiftaddmul.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753627783664 "|processor|ALU:alu|MUL:aasd|shiftaddmul:abaaadad"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(11) " "Verilog HDL information at div.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/div.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1753627783680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div.v 1 1 " "Using design file div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "div.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV ALU:alu\|DIV:dividerModule " "Elaborating entity \"DIV\" for hierarchy \"ALU:alu\|DIV:dividerModule\"" {  } { { "alu.v" "dividerModule" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753627783681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 div.v(30) " "Verilog HDL assignment warning at div.v(30): truncated value with size 32 to match size of target (5)" {  } { { "div.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/div.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753627783682 "|processor|ALU:alu|DIV:dividerModule"}
{ "Warning" "WSGN_SEARCH_FILE" "memory.v 1 1 " "Using design file memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753627783696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753627783696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "processor.v" "mem" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753627783697 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|Cin " "Net \"ALU:alu\|Cin\" is missing source, defaulting to GND" {  } { { "alu.v" "Cin" { Text "C:/Users/Asus/Desktop/DSD/syn/alu.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1753627783848 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1753627783848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu\|nstate.MULALU_462 " "Latch CU:cu\|nstate.MULALU_462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal instruction\[13\]" {  } { { "processor.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753627785871 ""}  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753627785871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:cu\|nstate.DIVALU_424 " "Latch CU:cu\|nstate.DIVALU_424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal instruction\[13\]" {  } { { "processor.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/processor.v" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753627785871 ""}  } { { "cu.v" "" { Text "C:/Users/Asus/Desktop/DSD/syn/cu.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753627785871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1753627786830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1753627787512 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Asus/Desktop/DSD/syn/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/Asus/Desktop/DSD/syn/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1753627787581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1753627787749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753627787749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3787 " "Implemented 3787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1753627787944 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1753627787944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3769 " "Implemented 3769 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1753627787944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1753627787944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753627787967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 27 18:19:47 2025 " "Processing ended: Sun Jul 27 18:19:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753627787967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753627787967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753627787967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753627787967 ""}
