enum RF233Register {
    MIN           = 0x01,
    TRX_STATUS    = 0x01,
    TRX_STATE     = 0x02,
    TRX_CTRL_0    = 0x03,
    TRX_CTRL_1    = 0x04,
    PHY_TX_PWR    = 0x05,
    PHY_RSSI      = 0x06,
    PHY_ED_LEVEL  = 0x07,
    PHY_CC_CCA    = 0x08,
    CCA_THRES     = 0x09,
    RX_CTRL       = 0x0A,
    SFD_VALUE     = 0x0B,
    TRX_CTRL_2    = 0x0C,
    ANT_DIV       = 0x0D,
    IRQ_MASK      = 0x0E,
    IRQ_STATUS    = 0x0F,
    VCTRL         = 0x10,
    BATMON        = 0x11,
    XOSC_CTRL     = 0x12,
    CC_CTRL_0     = 0x13,
    CC_CTRL_1     = 0x14,
    RX_SYN        = 0x15,
    TRX_RPC       = 0x16,
    XAH_CTRL_1    = 0x17,
    FTN_CTRL      = 0x18,
    XAH_CTRL_2    = 0x19,
    PLL_CF        = 0x1A,
    PLL_DCU       = 0x1B,
    PART_NUM      = 0x1C,
    VERSION_NUM   = 0x1D,
    MAN_ID_0      = 0x1E,
    MAN_ID_1      = 0x1F,
    SHORT_ADDR_0  = 0x20,
    SHORT_ADDR_1  = 0x21,
    PAN_ID_0      = 0x22,
    PAN_ID_1      = 0x23,
    IEEE_ADDR_0   = 0x24,
    IEEE_ADDR_1   = 0x25,
    IEEE_ADDR_2   = 0x26,
    IEEE_ADDR_3   = 0x27,
    IEEE_ADDR_4   = 0x28,
    IEEE_ADDR_5   = 0x29,
    IEEE_ADDR_6   = 0x2A,
    IEEE_ADDR_7   = 0x2B,
    XAH_CTRL_0    = 0x2C,
    CSMA_SEED_0   = 0x2D,
    CSMA_SEED_1   = 0x2E,
    CSMA_BE       = 0x2F,
    TST_CTRL_DIGI = 0x36,
    PHY_TX_TIME   = 0x3B,
    TST_AGC       = 0x3C,
    TST_SDM       = 0x3D,
    MAX           = 0x3D,
}
pub enum RF233Fields {
    TRX_CTRL_1_DIG34_RXTX_INDICATOR = 1 << 7,
    TRX_CTRL_1_SPI_CMD_TRX_STATUS   = 1 << 2,
    TRX_CTRL_1_AUTO_CRC             = 1 << 5,
    PHY_TX_PWR_4                    = 0x00,
    PHY_CC_CCA_MODE_CS_OR_ED        = 0 << 5,
    PHY_CC_CCA_MODE_ED              = 1 << 5,
    PHY_CC_CCA_MODE_CS              = 2 << 5,
    PHY_CC_CCA_MODE_CS_AND_ED       = 3 << 5,
    TRX_CTRL_2_RX_SAFE_MODE         = 1 << 7,
    TRX_CTRL_2_DATA_RATE_250        = 0,
    IRQ_TRXBUF_ACCESS_VIOLATION     = 1 << 6,
    IRQ_TRX_DONE                    = 1 << 3,
    IRQ_PLL_LOCK                    = 0,
    XAH_CTRL_1_AACK_PROM_MODE       = 1 << 1,
}

pub enum RF233Conf {
    TRX_CTRL_1   = TRX_CTRL_1_DIG34_RXTX_INDICATOR | TRX_CTRL_1_SPI_CMD_TRX_STATUS | TRX_CTRL_1_AUTO_CRC,
    TRX_CTRL_2   = TRX_CTRL_2_RX_SAFE_MODE | TRX_CTRL_2_DATA_RATE_250,
    PHY_CCA_CA   = 26 | PHY_CC_CCA_MODE_CS_OR_ED,
    PHY_TX_PWR   = PHY_TX_PWR_4,
    IRQ_MASK     = IRQ_TRXBUF_ACCESS_VIOLATION | IRQ_TRX_DONE | IRQ_PLL_LOCK,
    XAH_CTRL_1   = XAH_CTRL_1_AACK_PROM_MODE,
    XAH_CTRL_0   = 0,
    PAN_ID_0     = 0x22,
    PAN_ID_1     = 0x22,
    IEEE_ADDR_0  = 0x11,
    IEEE_ADDR_1  = 0x22,
    IEEE_ADDR_2  = 0x33,
    IEEE_ADDR_3  = 0x44,
    IEEE_ADDR_4  = 0x55,
    IEEE_ADDR_5  = 0x66,
    IEEE_ADDR_6  = 0x77,
    IEEE_ADDR_7  = 0x88,
    SHORT_ADDR_0 = 0x11,
    SHORT_ADDR_1 = 0x22,
    TRX_RPC      = 0xFF,
    TRX_PLL_ON   = 0x09,
    TRX_RX_ON    = 0x06,
}
