git clone --depth 1 --no-tags https://github.com/sdacosta13/COMP12111_p11469sd.git f:/verilog_sva_gh_scraper/data/full_repos/536158182
git clone --depth 1 --no-tags https://github.com/Janavind/MPW_7_Updated.git f:/verilog_sva_gh_scraper/data/full_repos/536159225
git clone --depth 1 --no-tags https://github.com/pint4520/basic.git f:/verilog_sva_gh_scraper/data/full_repos/533605678
git clone --depth 1 --no-tags https://github.com/Einthan/FPGA-Information-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/533464191
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp1.git f:/verilog_sva_gh_scraper/data/full_repos/533610683
git clone --depth 1 --no-tags https://github.com/GeorgieYan/UART_RT.git f:/verilog_sva_gh_scraper/data/full_repos/534033549
git clone --depth 1 --no-tags https://github.com/aimehta/otainfo_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/534017403
git clone --depth 1 --no-tags https://github.com/superboy999/HSEM.git f:/verilog_sva_gh_scraper/data/full_repos/534539742
git clone --depth 1 --no-tags https://github.com/AttackYeti/SuperDuperFastComputer.git f:/verilog_sva_gh_scraper/data/full_repos/534108109
git clone --depth 1 --no-tags https://github.com/mateenfaisal/Mytest.git f:/verilog_sva_gh_scraper/data/full_repos/534375605
git clone --depth 1 --no-tags https://github.com/skyp0714/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/535071467
git clone --depth 1 --no-tags https://github.com/OlegMishin/A500-FastRAM-8Mb.git f:/verilog_sva_gh_scraper/data/full_repos/534991923
git clone --depth 1 --no-tags https://github.com/navyasri02/32-Bit-Floating-Point-Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/534899318
git clone --depth 1 --no-tags https://github.com/binoy01/design_ann.git f:/verilog_sva_gh_scraper/data/full_repos/536028929
git clone --depth 1 --no-tags https://github.com/ChiRuiChen/Face_detect_RTL_22913.git f:/verilog_sva_gh_scraper/data/full_repos/535998170
git clone --depth 1 --no-tags https://github.com/yashashjain/DVLSI_ASIC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/537127583
git clone --depth 1 --no-tags https://github.com/sami154/Equivalence_Check_with_Synopsys_Formality.git f:/verilog_sva_gh_scraper/data/full_repos/536403507
git clone --depth 1 --no-tags https://github.com/Celao3-0/grupo-cessar.git f:/verilog_sva_gh_scraper/data/full_repos/536788863
git clone --depth 1 --no-tags https://github.com/Abhinav-B-19/Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/537009472
git clone --depth 1 --no-tags https://github.com/prabaldutta/tinytapeout_adi.git f:/verilog_sva_gh_scraper/data/full_repos/531533542
git clone --depth 1 --no-tags https://github.com/cpldcpu/TinyTapeout_TrainLED.git f:/verilog_sva_gh_scraper/data/full_repos/531676153
git clone --depth 1 --no-tags https://github.com/ad143142/university_project.git f:/verilog_sva_gh_scraper/data/full_repos/531423614
git clone --depth 1 --no-tags https://github.com/pav-code/FPGA-Image-Decompressor.git f:/verilog_sva_gh_scraper/data/full_repos/532133780
git clone --depth 1 --no-tags https://github.com/jeongjiseung/amba-bus-study.git f:/verilog_sva_gh_scraper/data/full_repos/532562624
git clone --depth 1 --no-tags https://github.com/kayoooooo/FOPL-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/532367227
git clone --depth 1 --no-tags https://github.com/thanavignesh/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/532448006
git clone --depth 1 --no-tags https://github.com/KKMOfficial/logic_circuits_shiftAndAdd_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/535164921
git clone --depth 1 --no-tags https://github.com/Qarqamel/sqrt_project.git f:/verilog_sva_gh_scraper/data/full_repos/535635570
git clone --depth 1 --no-tags https://github.com/lukestock/ELEC5566M-Unit3-el17ls-main.git f:/verilog_sva_gh_scraper/data/full_repos/535658311
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/531862185
git clone --depth 1 --no-tags https://github.com/skerr92/tinytapeout-4-bit-alu.git f:/verilog_sva_gh_scraper/data/full_repos/534437969
git clone --depth 1 --no-tags https://github.com/GovardhanLR/CNN-ON-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/533848440
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_msi.git f:/verilog_sva_gh_scraper/data/full_repos/533645226
git clone --depth 1 --no-tags https://github.com/keshav12roy/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/536166556
git clone --depth 1 --no-tags https://github.com/ma7moud80/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/536227890
git clone --depth 1 --no-tags https://github.com/Mohsinjabbar/Git.git f:/verilog_sva_gh_scraper/data/full_repos/536011196
git clone --depth 1 --no-tags https://github.com/matsu0731/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/535460781
git clone --depth 1 --no-tags https://github.com/WaleedAly2006/delete.git f:/verilog_sva_gh_scraper/data/full_repos/535609444
git clone --depth 1 --no-tags https://github.com/Mohammed-afnan/BINARY2BCD.git f:/verilog_sva_gh_scraper/data/full_repos/535326791
git clone --depth 1 --no-tags https://github.com/gandhisiripuram/16-BIT-SINGLE-CYCLE-MICROPROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/536697405
git clone --depth 1 --no-tags https://github.com/msaligane/tinyopenfasoc.git f:/verilog_sva_gh_scraper/data/full_repos/533344637
git clone --depth 1 --no-tags https://github.com/jainsoumil2/caravel_reram_crossbar.git f:/verilog_sva_gh_scraper/data/full_repos/533612436
git clone --depth 1 --no-tags https://github.com/ClaudioBarros/zepto-processor-v.git f:/verilog_sva_gh_scraper/data/full_repos/534346543
git clone --depth 1 --no-tags https://github.com/YejialiangTHU/comMod.git f:/verilog_sva_gh_scraper/data/full_repos/534566744
git clone --depth 1 --no-tags https://github.com/q550530/Verilog-train.git f:/verilog_sva_gh_scraper/data/full_repos/537829428
git clone --depth 1 --no-tags https://github.com/HayLahav/FPGA--I-O-interfaces-verilog--Vivado-.git f:/verilog_sva_gh_scraper/data/full_repos/537893333
git clone --depth 1 --no-tags https://github.com/kenryu621/SP-22-CECS-341-Lab-5.git f:/verilog_sva_gh_scraper/data/full_repos/537733760
git clone --depth 1 --no-tags https://github.com/BarbarosInak/Digital-System-Design-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/531507260
git clone --depth 1 --no-tags https://github.com/omarzalah/MIPS-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/531520136
git clone --depth 1 --no-tags https://github.com/mehmetsakiraslan/Matrix-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/532241731
git clone --depth 1 --no-tags https://github.com/MertBuyulu/Digital-Logic-Team-Project-FA-22.git f:/verilog_sva_gh_scraper/data/full_repos/532066840
git clone --depth 1 --no-tags https://github.com/Final-year-project-23-QCA/fyp_23_qca.git f:/verilog_sva_gh_scraper/data/full_repos/532961595
git clone --depth 1 --no-tags https://github.com/aitesam961/16-Bit-Memory-TinyTapeout.git f:/verilog_sva_gh_scraper/data/full_repos/532771735
git clone --depth 1 --no-tags https://github.com/KKMOfficial/logic_circuits_8bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/535165955
git clone --depth 1 --no-tags https://github.com/Wren6991/Hazard1.git f:/verilog_sva_gh_scraper/data/full_repos/535047203
git clone --depth 1 --no-tags https://github.com/mun777/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/534076984
git clone --depth 1 --no-tags https://github.com/chithambaramoorthii/test_mpw7_digital.git f:/verilog_sva_gh_scraper/data/full_repos/534368765
git clone --depth 1 --no-tags https://github.com/benturakash/alarmClockDesign.git f:/verilog_sva_gh_scraper/data/full_repos/534880796
git clone --depth 1 --no-tags https://github.com/ppeyso/fhi.git f:/verilog_sva_gh_scraper/data/full_repos/535217678
git clone --depth 1 --no-tags https://github.com/youngpines/r2rdac_tinytapeout_demo.git f:/verilog_sva_gh_scraper/data/full_repos/531373508
git clone --depth 1 --no-tags https://github.com/harryxni/test.git f:/verilog_sva_gh_scraper/data/full_repos/531704763
git clone --depth 1 --no-tags https://github.com/luiz-lvj/EEA25-lab.git f:/verilog_sva_gh_scraper/data/full_repos/531610520
git clone --depth 1 --no-tags https://github.com/DuaneSand/primefact2.git f:/verilog_sva_gh_scraper/data/full_repos/531653188
git clone --depth 1 --no-tags https://github.com/sirejdua/6bit-cellular-automata-tinytapeout.git f:/verilog_sva_gh_scraper/data/full_repos/531691619
git clone --depth 1 --no-tags https://github.com/ffrsser/Intelligent-Computing-System.git f:/verilog_sva_gh_scraper/data/full_repos/531497085
git clone --depth 1 --no-tags https://github.com/ollyoid/tiny-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/537566163
git clone --depth 1 --no-tags https://github.com/DarshanDattaNaik/Capture_the_Bug_Hackathon.git f:/verilog_sva_gh_scraper/data/full_repos/536561740
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/536414240
git clone --depth 1 --no-tags https://github.com/iuliairm5/FPGA_Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/536712686
git clone --depth 1 --no-tags https://github.com/tabrown3/fake-psx.git f:/verilog_sva_gh_scraper/data/full_repos/532704349
git clone --depth 1 --no-tags https://github.com/omar21hossam/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/533044226
git clone --depth 1 --no-tags https://github.com/lhn3149/EE-621-Design-of-Computer-System.git f:/verilog_sva_gh_scraper/data/full_repos/537323781
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp3.git f:/verilog_sva_gh_scraper/data/full_repos/536795087
git clone --depth 1 --no-tags https://github.com/BruhMadev/16-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/537064674
git clone --depth 1 --no-tags https://github.com/YousefSherif/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/536816225
git clone --depth 1 --no-tags https://github.com/chen-rz/Multiple-cycle-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/536959884
git clone --depth 1 --no-tags https://github.com/pranav-sirnapalli/3bit_up_down_counter.git f:/verilog_sva_gh_scraper/data/full_repos/537370101
git clone --depth 1 --no-tags https://github.com/sami154/Test_Coverage_with_SystemVerilog_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/536397669
git clone --depth 1 --no-tags https://github.com/ParasVekariya/caravel_iiitb_sd.git f:/verilog_sva_gh_scraper/data/full_repos/535798221
git clone --depth 1 --no-tags https://github.com/nstimpso/m3_lab.git f:/verilog_sva_gh_scraper/data/full_repos/536317979
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp3.git f:/verilog_sva_gh_scraper/data/full_repos/535926773
git clone --depth 1 --no-tags https://github.com/Mohamed5620/synchronizers.git f:/verilog_sva_gh_scraper/data/full_repos/536523547
git clone --depth 1 --no-tags https://github.com/AiratNazmiev/DREC-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/536543883
git clone --depth 1 --no-tags https://github.com/BhavikJoshi/FPGuitarHero.git f:/verilog_sva_gh_scraper/data/full_repos/536711060
git clone --depth 1 --no-tags https://github.com/binoy01/chipignite.git f:/verilog_sva_gh_scraper/data/full_repos/537485800
git clone --depth 1 --no-tags https://github.com/Perumaltuty/Task-and-Function.git f:/verilog_sva_gh_scraper/data/full_repos/537708323
git clone --depth 1 --no-tags https://github.com/shefketbylykbashi/16bit-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/531880655
git clone --depth 1 --no-tags https://github.com/FranciscoDias98/hw_alfa_pc.git f:/verilog_sva_gh_scraper/data/full_repos/532850100
git clone --depth 1 --no-tags https://github.com/Ahmed-nour1/Temsah-Diploma.git f:/verilog_sva_gh_scraper/data/full_repos/533848423
git clone --depth 1 --no-tags https://github.com/Adil8442/tiny_tapeout_test.git f:/verilog_sva_gh_scraper/data/full_repos/531571024
git clone --depth 1 --no-tags https://github.com/ParkDongho/BNA.git f:/verilog_sva_gh_scraper/data/full_repos/531341619
git clone --depth 1 --no-tags https://github.com/mazczc/FPGAProject.git f:/verilog_sva_gh_scraper/data/full_repos/531462221
git clone --depth 1 --no-tags https://github.com/vkvasan/My_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/531449111
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec03-pymtl.git f:/verilog_sva_gh_scraper/data/full_repos/534660461
git clone --depth 1 --no-tags https://github.com/YimingLi-Billy/SoCET-Formal-Verification-Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/537202185
git clone --depth 1 --no-tags https://github.com/V-19/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/536194498
git clone --depth 1 --no-tags https://github.com/aitesam961/32-Bit-RAM-ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/536202079
git clone --depth 1 --no-tags https://github.com/sanampudig/caravel_iiitb_pwm_gen.git f:/verilog_sva_gh_scraper/data/full_repos/534146066
git clone --depth 1 --no-tags https://github.com/675658/8bitcpu.git f:/verilog_sva_gh_scraper/data/full_repos/537271696
git clone --depth 1 --no-tags https://github.com/ppeyso/df_rom.git f:/verilog_sva_gh_scraper/data/full_repos/535204357
