{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697026590073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697026590073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 20:16:30 2023 " "Processing started: Wed Oct 11 20:16:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697026590073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697026590073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAtest1 -c FPGAtest1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAtest1 -c FPGAtest1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697026590073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697026590213 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "FPGAtest1 FPGAtest1.v(1) " "Verilog Module Declaration warning at FPGAtest1.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"FPGAtest1\"" {  } { { "FPGAtest1/FPGAtest1.v" "" { Text "C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697026590229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgatest1/fpgatest1.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgatest1/fpgatest1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAtest1 " "Found entity 1: FPGAtest1" {  } { { "FPGAtest1/FPGAtest1.v" "" { Text "C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697026590229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697026590229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgatest1/fpgatest1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgatest1/fpgatest1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAtest1_tb " "Found entity 1: FPGAtest1_tb" {  } { { "FPGAtest1/FPGAtest1_tb.v" "" { Text "C:/Users/Administrator/Desktop/FPGAtest/FPGAtest1/FPGAtest1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697026590229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697026590229 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGAtest1/FPGAtest1_tb1,v.v " "Can't analyze file -- file FPGAtest1/FPGAtest1_tb1,v.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1697026590229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgatest2/counter16.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgatest2/counter16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter16 " "Found entity 1: Counter16" {  } { { "FPGAtest2/Counter16.v" "" { Text "C:/Users/Administrator/Desktop/FPGAtest/FPGAtest2/Counter16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697026590229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697026590229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgatest2/counter16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgatest2/counter16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter16_tb " "Found entity 1: Counter16_tb" {  } { { "FPGAtest2/Counter16_tb.v" "" { Text "C:/Users/Administrator/Desktop/FPGAtest/FPGAtest2/Counter16_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697026590245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697026590245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAtest1 " "Elaborating entity \"FPGAtest1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697026590245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1697026590495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697026590620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697026590620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697026590620 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697026590620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1697026590620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697026590620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697026590635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 20:16:30 2023 " "Processing ended: Wed Oct 11 20:16:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697026590635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697026590635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697026590635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697026590635 ""}
