SYS =
{
	"AT S1E1R" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"AT S1E1W" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "001" } ],
	"AT S1E0R" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "010" } ],
	"AT S1E0W" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "011" } ],
	"AT S1E1RP" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"AT S1E1WP" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "001" } ],
	"AT S1E2R" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"AT S1E2W" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "001" } ],
	"AT S12E1R" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "100" } ],
	"AT S12E1W" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "101" } ],
	"AT S12E0R" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "110" } ],
	"AT S12E0W" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "111" } ],
	"AT S1E3R" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"AT S1E3W" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "001" } ],
	"BRB IALL" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"BRB INJ" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"CFP RCTX" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "100" } ],
	"CPP RCTX" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "111" } ],
	"DC IVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"DC ISW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "010" } ],
	"DC IGVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "011" } ],
	"DC IGSW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "100" } ],
	"DC IGDVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"DC IGDSW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "110" } ],
	"DC CSW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "010" } ],
	"DC CGSW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "100" } ],
	"DC CGDSW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "110" } ],
	"DC CISW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "010" } ],
	"DC CIGSW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "100" } ],
	"DC CIGDSW" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "110" } ],
	"DC ZVA" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"DC GVA" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"DC GZVA" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"DC CVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "001" } ],
	"DC CGVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "011" } ],
	"DC CGDVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "101" } ],
	"DC CVAU" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "001" } ],
	"DC CVAP" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "001" } ],
	"DC CGVAP" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"DC CGDVAP" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "101" } ],
	"DC CVADP" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "001" } ],
	"DC CGVADP" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"DC CGDVADP" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "101" } ],
	"DC CIVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "001" } ],
	"DC CIGVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "011" } ],
	"DC CIGDVAC" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "101" } ],
	"DC CIPAE" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "000" } ],
	"DC CIGDPAE" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "111" } ],
	"DC CIPAPA" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "001" } ],
	"DC CIGDPAPA" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "101" } ],
	"DVP RCTX" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"IC IALLUIS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"IC IALLU" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"IC IVAU" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TTBR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TTBR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"PAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"RCWSMASK_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"RCWMASK_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"TTBR0_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR1_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"VTTBR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"TTBR0_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR1_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"S3_<op1>_C<Cn>_C<Cm>_<op2>" : [ { "mask" : "11", "value" : "11" }, { "mask" : "000", "value" : "000" }, { "mask" : "1011", "value" : "1011" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "000", "value" : "000" } ],
	"TLBI VMALLE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ASIDE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"TLBI VAAE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "011" } ],
	"TLBI VALE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VAALE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVAAE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"TLBI RVALE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAALE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "111" } ],
	"TLBI VMALLE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ASIDE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"TLBI VAAE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "011" } ],
	"TLBI VALE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VAALE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVAAE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "011" } ],
	"TLBI RVALE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAALE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVAAE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "011" } ],
	"TLBI RVALE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAALE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "111" } ],
	"TLBI VMALLE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ASIDE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "010" } ],
	"TLBI VAAE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "011" } ],
	"TLBI VALE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VAALE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "111" } ],
	"TLBI VMALLE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ASIDE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"TLBI VAAE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "011" } ],
	"TLBI VALE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VAALE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVAAE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"TLBI RVALE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAALE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "111" } ],
	"TLBI VMALLE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ASIDE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"TLBI VAAE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "011" } ],
	"TLBI VALE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VAALE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVAAE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "011" } ],
	"TLBI RVALE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAALE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVAAE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "011" } ],
	"TLBI RVALE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAALE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "111" } ],
	"TLBI VMALLE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ASIDE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "010" } ],
	"TLBI VAAE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "011" } ],
	"TLBI VALE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VAALE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "111" } ],
	"TLBI IPAS2E1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RIPAS2E1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TLBI IPAS2LE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RIPAS2LE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"TLBI ALLE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ALLE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"TLBI VALE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VMALLS12E1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "110" } ],
	"TLBI RVAE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ALLE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "100" } ],
	"TLBI VALE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VMALLS12E1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "110" } ],
	"TLBI IPAS2E1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"TLBI IPAS2E1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RIPAS2E1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"TLBI RIPAS2E1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"TLBI IPAS2LE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"TLBI IPAS2LE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RIPAS2LE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "110" } ],
	"TLBI RIPAS2LE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ALLE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "100" } ],
	"TLBI VALE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VMALLS12E1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "110" } ],
	"TLBI IPAS2E1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RIPAS2E1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TLBI IPAS2LE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RIPAS2LE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"TLBI ALLE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ALLE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"TLBI VALE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VMALLS12E1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "110" } ],
	"TLBI RVAE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ALLE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "100" } ],
	"TLBI VALE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VMALLS12E1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "110" } ],
	"TLBI IPAS2E1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"TLBI IPAS2E1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RIPAS2E1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"TLBI RIPAS2E1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"TLBI IPAS2LE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"TLBI IPAS2LE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RIPAS2LE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "110" } ],
	"TLBI RIPAS2LE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBI ALLE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "100" } ],
	"TLBI VALE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBI VMALLS12E1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "110" } ],
	"TLBI ALLE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBI PAALLOS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"TLBI VALE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBI VALE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RPAOS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"TLBI RPALOS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "111" } ],
	"TLBI RVAE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBI PAALL" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "100" } ],
	"TLBI VALE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBI VALE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBI VALE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBI RVAE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBI RVALE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBI ALLE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "000" } ],
	"TLBI VAE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBI VALE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VAAE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP VALE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAALE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP RVAE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVAAE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP RVALE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAALE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP VAE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VAAE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP VALE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAALE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP RVAE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVAAE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP RVALE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAALE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP RVAE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVAAE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP RVALE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAALE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP VAE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VAAE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP VALE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAALE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP VAE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VAAE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP VALE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAALE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP RVAE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVAAE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP RVALE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAALE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP VAE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VAAE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP VALE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAALE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP RVAE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVAAE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP RVALE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAALE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP RVAE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVAAE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP RVALE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAALE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP VAE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VAAE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP VALE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAALE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP IPAS2E1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RIPAS2E1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TLBIP IPAS2LE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RIPAS2LE1IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"TLBIP VAE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE2IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP IPAS2E1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"TLBIP IPAS2E1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RIPAS2E1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"TLBIP RIPAS2E1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP IPAS2LE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"TLBIP IPAS2LE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RIPAS2LE1" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "110" } ],
	"TLBIP RIPAS2LE1OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP RVAE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE2OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE2" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP IPAS2E1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RIPAS2E1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TLBIP IPAS2LE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RIPAS2LE1ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"TLBIP VAE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE2ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP IPAS2E1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"TLBIP IPAS2E1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RIPAS2E1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"TLBIP RIPAS2E1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"TLBIP IPAS2LE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"TLBIP IPAS2LE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RIPAS2LE1NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "110" } ],
	"TLBIP RIPAS2LE1OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "111" } ],
	"TLBIP RVAE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE2OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE2NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE3IS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE3OS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE3" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE3ISNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE3OSNXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP RVAE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP RVALE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"TLBIP VAE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"TLBIP VALE3NXS" : [ { "mask" : "11", "value" : "01" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "101" } ]
}

MRSMSR =
{
	"OSDTRRX_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"MDCCINT_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"MDSCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"OSDTRTX_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"MDSELR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"OSECCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "010" } ],
	"DBGBVR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "100" } ],
	"DBGBVR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "100" } ],
	"DBGBCR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"DBGBCR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"DBGWVR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"DBGWVR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"DBGWCR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"DBGWCR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"MDRAR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"OSLAR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "100" } ],
	"OSLSR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"OSDLR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "100" } ],
	"DBGPRCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"DBGCLAIMSET_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "110" } ],
	"DBGCLAIMCLR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "110" } ],
	"DBGAUTHSTATUS_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "110" } ],
	"SPMCGCR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "110", "value" : "000" } ],
	"SPMACCESSR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"SPMACCESSR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"SPMACCESSR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"SPMACCESSR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"SPMIIDR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "100" } ],
	"SPMDEVARCH_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "101" } ],
	"SPMDEVAFF_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "110" } ],
	"SPMCFGR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "111" } ],
	"SPMINTENSET_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "001" } ],
	"SPMINTENCLR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "010" } ],
	"PMCCNTSVR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "111" } ],
	"PMEVCNTSVR<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1100", "value" : "1000" }, { "mask" : "000", "value" : "000" } ],
	"PMICNTSVR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "000" } ],
	"TRCTRACEIDR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TRCVICTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TRCIDR8" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"TRCIMSPEC0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"TRCPRGCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"TRCQCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"TRCVIIECTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"TRCIDR9" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "110" } ],
	"TRCITEEDCR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TRCVISSCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"TRCIDR10" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"TRCSTATR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"TRCVIPCSSCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"TRCIDR11" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "110" } ],
	"TRCSEQEVR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1100", "value" : "0000" }, { "mask" : "111", "value" : "100" } ],
	"TRCCNTRLDVR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1100", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"TRCCONFIGR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR12" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "110" } ],
	"TRCIDR13" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "110" } ],
	"TRCAUXCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"TRCSEQRSTEVR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "100" } ],
	"TRCSEQSTR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "100" } ],
	"TRCCNTCTLR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1100", "value" : "0100" }, { "mask" : "111", "value" : "101" } ],
	"TRCIMSPEC<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1000", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"TRCEVENTCTL0R" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "111" } ],
	"TRCEVENTCTL1R" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "111" } ],
	"TRCRSR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR2" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "111" } ],
	"TRCSTALLCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR3" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "111" } ],
	"TRCEXTINSELR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1100", "value" : "1000" }, { "mask" : "111", "value" : "100" } ],
	"TRCCNTVR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1100", "value" : "1000" }, { "mask" : "111", "value" : "101" } ],
	"TRCTSCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR4" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"TRCSYNCPR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR5" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "111" } ],
	"TRCCCCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR6" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "111" } ],
	"TRCBBCTLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1111" }, { "mask" : "111", "value" : "000" } ],
	"TRCIDR7" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "1111" }, { "mask" : "111", "value" : "111" } ],
	"TRCOSLSR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"TRCSSCCR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1000", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TRCSSPCICR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1000", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"TRCSSCSR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1000", "value" : "1000" }, { "mask" : "111", "value" : "010" } ],
	"TRCRSCTLR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "110", "value" : "000" } ],
	"TRCACVR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "000", "value" : "000" }, { "mask" : "110", "value" : "000" } ],
	"TRCACATR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "000", "value" : "000" }, { "mask" : "110", "value" : "010" } ],
	"TRCCIDCCTLR0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TRCCIDCCTLR1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"TRCVMIDCCTLR0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"TRCVMIDCCTLR1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"TRCCIDCVR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "000", "value" : "000" }, { "mask" : "111", "value" : "000" } ],
	"TRCVMIDCVR<m>" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "000", "value" : "000" }, { "mask" : "111", "value" : "001" } ],
	"TRCDEVID" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "111" } ],
	"TRCCLAIMSET" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "110" } ],
	"TRCCLAIMCLR" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "110" } ],
	"TRCAUTHSTATUS" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "110" } ],
	"TRCDEVARCH" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "1111" }, { "mask" : "111", "value" : "110" } ],
	"BRBINF<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "0", "value" : "0" } ],
	"BRBSRC<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "0", "value" : "0" } ],
	"BRBTGT<m>_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "0", "value" : "0" } ],
	"BRBCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"BRBCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"BRBCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"BRBCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"BRBFCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"BRBTS_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"BRBINFINJ_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"BRBSRCINJ_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"BRBTGTINJ_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"BRBIDR0_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"MDCCSR_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"DBGDTR_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"DBGDTRRX_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"DBGDTRTX_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"SPMCR_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "000" } ],
	"SPMCNTENSET_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "001" } ],
	"SPMCNTENCLR_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "010" } ],
	"SPMOVSCLR_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"SPMSELR_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "101" } ],
	"SPMOVSSET_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "011" } ],
	"SPMEVCNTR<m>_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1110", "value" : "0000" }, { "mask" : "000", "value" : "000" } ],
	"SPMEVTYPER<m>_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1110", "value" : "0010" }, { "mask" : "000", "value" : "000" } ],
	"SPMEVFILTR<m>_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1110", "value" : "0100" }, { "mask" : "000", "value" : "000" } ],
	"SPMEVFILT2R<m>_EL0" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1110", "value" : "0110" }, { "mask" : "000", "value" : "000" } ],
	"DBGVCR32_EL2" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "000" } ],
	"BRBCR_EL2" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SPMACCESSR_EL2" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"BRBCR_EL12" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SPMACCESSR_EL12" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"SPMACCESSR_EL3" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"SPMROOTCR_EL3" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "111" } ],
	"SPMSCR_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "111" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "111" } ],
	"MIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"MIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"MIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"MIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"MPIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"MPIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"MPIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"MPIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"REVIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"ID_PFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"ID_PFR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"ID_DFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"ID_AFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "011" } ],
	"ID_MMFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"ID_MMFR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"ID_MMFR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "110" } ],
	"ID_MMFR3_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "111" } ],
	"ID_ISAR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ID_ISAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"ID_ISAR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"ID_ISAR3_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"ID_ISAR4_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"ID_ISAR5_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"ID_MMFR4_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"ID_ISAR6_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "111" } ],
	"MVFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"MVFR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"MVFR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"ID_PFR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "100" } ],
	"ID_DFR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "101" } ],
	"ID_MMFR5_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "110" } ],
	"ID_AA64PFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"ID_AA64PFR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"ID_AA64PFR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"ID_AA64ZFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"ID_AA64SMFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "101" } ],
	"ID_AA64DFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"ID_AA64DFR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"ID_AA64AFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "100" } ],
	"ID_AA64AFR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "101" } ],
	"ID_AA64ISAR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"ID_AA64ISAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"ID_AA64ISAR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "010" } ],
	"ID_AA64MMFR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "000" } ],
	"ID_AA64MMFR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "001" } ],
	"ID_AA64MMFR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "010" } ],
	"ID_AA64MMFR3_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "011" } ],
	"ID_AA64MMFR4_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "111", "value" : "100" } ],
	"SCTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SCTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SCTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SCTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"ACTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"CPACR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"CPACR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"CPACR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"CPACR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"SCTLR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"SCTLR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"SCTLR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"SCTLR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"RGSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"GCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"ZCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ZCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ZCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ZCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"TRFCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TRFCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TRFCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TRFCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TRCITECR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"TRCITECR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"TRCITECR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"TRCITECR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"SMPRI_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"SMCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"SMCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"SMCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"SMCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"TTBR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TTBR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TTBR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TTBR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TCR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"TCR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"TCR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"TCR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"APIAKeyLo_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"APIAKeyHi_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"APIBKeyLo_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"APIBKeyHi_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "011" } ],
	"APDAKeyLo_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"APDAKeyHi_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"APDBKeyLo_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"APDBKeyHi_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"APGAKeyLo_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"APGAKeyHi_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"GCSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"GCSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"GCSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"GCSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"GCSPR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"GCSPR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"GCSPR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"GCSPR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"GCSCRE0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "010" } ],
	"SPSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SPSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SPSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SPSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"ELR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"ELR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"ELR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"ELR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"SP_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"SPSel" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"CurrentEL" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"PAN" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"UAO" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"ALLINT" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"PM" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"ICC_PMR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"ICC_PMR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"ICC_PMR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"ICC_PMR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"AFSR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"AFSR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"AFSR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"AFSR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"AFSR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"AFSR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"AFSR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"AFSR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"ESR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ESR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ESR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ESR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ERRIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"ERRSELR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"ERXGSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"ERXFR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"ERXCTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"ERXSTATUS_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"ERXADDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"ERXPFGF_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"ERXPFGCTL_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "101" } ],
	"ERXPFGCDN_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "110" } ],
	"ERXMISC0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"ERXMISC1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"ERXMISC2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "010" } ],
	"ERXMISC3_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "011" } ],
	"TFSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"TFSRE0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"FAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"PFAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"PFAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"PAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "0111" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"PMSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"PMSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"PMSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"PMSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"PMSNEVFR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "001" } ],
	"PMSICR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "010" } ],
	"PMSIRR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "011" } ],
	"PMSFCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "100" } ],
	"PMSEVFR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "101" } ],
	"PMSLATFR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "110" } ],
	"PMSIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "111" } ],
	"PMBLIMITR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "000" } ],
	"PMBPTR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "001" } ],
	"PMBSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "011" } ],
	"PMSDSFR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "100" } ],
	"PMBIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "111" } ],
	"TRBLIMITR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "000" } ],
	"TRBPTR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "001" } ],
	"TRBBASER_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "010" } ],
	"TRBSR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "011" } ],
	"TRBMAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "100" } ],
	"TRBMPAM_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "101" } ],
	"TRBTRG_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "110" } ],
	"TRBIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "111" } ],
	"PMSSCR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "011" } ],
	"PMINTENSET_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "001" } ],
	"PMINTENCLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "010" } ],
	"PMUACR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "100" } ],
	"PMECR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "101" } ],
	"PMMIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "110" } ],
	"PMIAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "111" } ],
	"MAIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"MAIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"MAIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"MAIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"MAIR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"MAIR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"MAIR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"MAIR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"PIRE0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"PIRE0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"PIRE0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"PIRE0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"PIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"PIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"PIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"PIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"POR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"POR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"POR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"POR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"S2POR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"AMAIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"AMAIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"AMAIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"AMAIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"AMAIR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"AMAIR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"AMAIR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"AMAIR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"LORSA_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"LOREA_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"LORN_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"LORC_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"MPAMIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "100" } ],
	"LORID_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "111" } ],
	"MPAM1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"MPAM1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"MPAM1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"MPAM1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"MPAM0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"MPAMSM_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "011" } ],
	"VBAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"VBAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"VBAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"VBAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"RVBAR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"RMR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"ISR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"DISR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"DISR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"DISR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"DISR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"ICC_IAR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"ICC_IAR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"ICC_IAR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"ICC_IAR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"ICC_EOIR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "001" } ],
	"ICC_EOIR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "001" } ],
	"ICC_EOIR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "001" } ],
	"ICC_EOIR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "001" } ],
	"ICC_HPPIR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "010" } ],
	"ICC_HPPIR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "010" } ],
	"ICC_HPPIR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "010" } ],
	"ICC_HPPIR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "010" } ],
	"ICC_BPR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "011" } ],
	"ICC_AP0R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "100", "value" : "100" } ],
	"ICC_AP0R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "100", "value" : "100" } ],
	"ICC_AP0R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "100", "value" : "100" } ],
	"ICC_AP0R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "100", "value" : "100" } ],
	"ICC_AP1R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_AP1R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_AP1R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_AP1R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_AP1R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_AP1R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_AP1R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_AP1R<m>_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_NMIAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "101" } ],
	"ICC_NMIAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "101" } ],
	"ICC_NMIAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "101" } ],
	"ICC_NMIAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "101" } ],
	"ICC_DIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "001" } ],
	"ICC_DIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "001" } ],
	"ICC_DIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "001" } ],
	"ICC_DIR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "001" } ],
	"ICC_RPR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "011" } ],
	"ICC_RPR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "011" } ],
	"ICC_RPR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "011" } ],
	"ICC_RPR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "011" } ],
	"ICC_SGI1R_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "101" } ],
	"ICC_ASGI1R_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "110" } ],
	"ICC_SGI0R_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "111" } ],
	"ICC_IAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "000" } ],
	"ICC_IAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "000" } ],
	"ICC_IAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "000" } ],
	"ICC_IAR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "000" } ],
	"ICC_EOIR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "001" } ],
	"ICC_EOIR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "001" } ],
	"ICC_EOIR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "001" } ],
	"ICC_EOIR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "001" } ],
	"ICC_HPPIR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "010" } ],
	"ICC_HPPIR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "010" } ],
	"ICC_HPPIR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "010" } ],
	"ICC_HPPIR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "010" } ],
	"ICC_BPR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"ICC_BPR1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"ICC_CTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_CTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_CTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_CTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_CTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_CTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_CTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_CTLR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_SRE_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "101" } ],
	"ICC_SRE_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "101" } ],
	"ICC_SRE_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "101" } ],
	"ICC_IGRPEN0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "110" } ],
	"ICC_IGRPEN0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "110" } ],
	"ICC_IGRPEN0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "110" } ],
	"ICC_IGRPEN0_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "110" } ],
	"ICC_IGRPEN1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"ICC_IGRPEN1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"ICC_IGRPEN1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"ICC_IGRPEN1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"ICC_IGRPEN1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"ICC_IGRPEN1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"ICC_IGRPEN1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"ICC_IGRPEN1_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"CONTEXTIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"CONTEXTIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"CONTEXTIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"CONTEXTIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"RCWSMASK_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"TPIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "100" } ],
	"ACCDATA_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"RCWMASK_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"SCXTNUM_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"SCXTNUM_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"SCXTNUM_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"SCXTNUM_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"CNTKCTL_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"CNTKCTL_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"CNTKCTL_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"CNTKCTL_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "000" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"CCSIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"CLIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"CCSIDR2_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"GMID_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "100" } ],
	"SMIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"AIDR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"CSSELR_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"CTR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"DCZID_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"RNDR" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"RNDRRS" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"GCSPR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"NZCV" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"DAIF" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"SVCR" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"DIT" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"SSBS" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"TCO" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "111" } ],
	"FPCR" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"FPSR" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"DSPSR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"DLR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"PMICNTR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"PMICFILTR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"PMCR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "000" } ],
	"PMCNTENSET_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "001" } ],
	"PMCNTENCLR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "010" } ],
	"PMOVSCLR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "011" } ],
	"PMSWINC_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"PMSELR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "101" } ],
	"PMCEID0_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "110" } ],
	"PMCEID1_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"PMCCNTR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "000" } ],
	"PMXEVTYPER_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "001" } ],
	"PMXEVTYPER_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "001" } ],
	"PMXEVCNTR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "010" } ],
	"PMZR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "111", "value" : "100" } ],
	"PMUSERENR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "000" } ],
	"PMOVSSET_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "111", "value" : "011" } ],
	"POR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"TPIDR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TPIDRRO_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"TPIDR2_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"SCXTNUM_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"AMCR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"AMCFGR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"AMCGCR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"AMUSERENR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"AMCNTENCLR0_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"AMCNTENSET0_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"AMCG1IDR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"AMCNTENCLR1_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"AMCNTENSET1_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"AMEVCNTR0<m>_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1110", "value" : "0100" }, { "mask" : "000", "value" : "000" } ],
	"AMEVTYPER0<m>_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1110", "value" : "0110" }, { "mask" : "000", "value" : "000" } ],
	"AMEVCNTR1<m>_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1110", "value" : "1100" }, { "mask" : "000", "value" : "000" } ],
	"AMEVTYPER1<m>_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1110", "value" : "1110" }, { "mask" : "000", "value" : "000" } ],
	"CNTFRQ_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"CNTPCT_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"CNTVCT_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"CNTPCTSS_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"CNTVCTSS_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"CNTP_TVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"CNTP_TVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"CNTP_TVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTP_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_TVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"CNTV_TVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"CNTV_TVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CTL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_CVAL_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"PMEVCNTR<m>_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1100", "value" : "1000" }, { "mask" : "000", "value" : "000" } ],
	"PMCCFILTR_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "1111" }, { "mask" : "111", "value" : "111" } ],
	"PMEVTYPER<m>_EL0" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "011" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1100", "value" : "1100" }, { "mask" : "000", "value" : "000" } ],
	"VPIDR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"VPIDR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"VMPIDR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"VMPIDR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"SCTLR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"ACTLR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"SCTLR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"HCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"MDCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"CPTR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"HSTR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "011" } ],
	"HFGRTR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"HFGWTR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"HFGITR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "110" } ],
	"HACR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "111" } ],
	"ZCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"TRFCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"HCRX_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"TRCITECR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"SMPRIMAP_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"SMCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"SDER32_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TTBR0_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR1_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TCR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"VTTBR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"VTCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"VNCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"GCSCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"GCSPR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"VSTTBR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"VSTCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "010" } ],
	"DACR32_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"HDFGRTR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"HDFGWTR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"HFGRTR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"HFGWTR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "011" } ],
	"HDFGRTR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"HDFGWTR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "101" } ],
	"HAFGRTR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "110" } ],
	"HFGITR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "111" } ],
	"SPSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SPSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SPSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"SPSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"ELR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"ELR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"ELR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"ELR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"SP_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"SPSR_irq" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"SPSR_abt" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"SPSR_und" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"SPSR_fiq" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "011" } ],
	"IFSR32_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"AFSR0_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"AFSR1_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"ESR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ESR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ESR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"ESR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"VSESR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"FPEXC32_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"HPFAR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "100" } ],
	"PFAR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"PMSCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"MAIR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"MAIR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"PIRE0_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"PIR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"POR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"S2PIR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "101" } ],
	"AMAIR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"AMAIR2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"MPAMHCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"MPAMVPMV_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"MPAM2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"MPAMVPM0_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"MPAMVPM1_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "001" } ],
	"MPAMVPM2_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "010" } ],
	"MPAMVPM3_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "011" } ],
	"MPAMVPM4_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "100" } ],
	"MPAMVPM5_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "101" } ],
	"MPAMVPM6_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "110" } ],
	"MPAMVPM7_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "111" } ],
	"MECID_P0_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "000" } ],
	"MECID_A0_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "001" } ],
	"MECID_P1_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "010" } ],
	"MECID_A1_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "011" } ],
	"MECIDR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "111", "value" : "111" } ],
	"VMECID_P_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"VMECID_A_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "001" } ],
	"VBAR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"RVBAR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"RMR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"VDISR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"ICH_AP0R<m>_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1000" }, { "mask" : "100", "value" : "000" } ],
	"ICH_AP1R<m>_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "100", "value" : "000" } ],
	"ICC_SRE_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "101" } ],
	"ICH_HCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "000" } ],
	"ICH_VTR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "001" } ],
	"ICH_MISR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "010" } ],
	"ICH_EISR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "011" } ],
	"ICH_ELRSR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "101" } ],
	"ICH_VMCR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1011" }, { "mask" : "111", "value" : "111" } ],
	"ICH_LR<m>_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1110", "value" : "1100" }, { "mask" : "000", "value" : "000" } ],
	"CONTEXTIDR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TPIDR_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"SCXTNUM_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"AMEVCNTVOFF0<m>_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1110", "value" : "1000" }, { "mask" : "000", "value" : "000" } ],
	"AMEVCNTVOFF1<m>_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1110", "value" : "1010" }, { "mask" : "000", "value" : "000" } ],
	"CNTVOFF_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"CNTPOFF_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "110" } ],
	"CNTHCTL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"CNTHP_TVAL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"CNTHP_CTL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTHP_CVAL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTHV_TVAL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"CNTHV_CTL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTHV_CVAL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"CNTHVS_TVAL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "000" } ],
	"CNTHVS_CTL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "001" } ],
	"CNTHVS_CVAL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "111", "value" : "010" } ],
	"CNTHPS_TVAL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"CNTHPS_CTL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"CNTHPS_CVAL_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "100" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "010" } ],
	"SCTLR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"CPACR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"SCTLR2_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"ZCR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"TRFCR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"TRCITECR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"SMCR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"TTBR0_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TTBR1_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"TCR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"TCR2_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"GCSCR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"GCSPR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"SPSR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"ELR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"AFSR0_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"AFSR1_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"ESR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"PFAR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"PMSCR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "1111", "value" : "1001" }, { "mask" : "111", "value" : "000" } ],
	"MAIR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"MAIR2_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"PIRE0_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"PIR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"POR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"AMAIR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"AMAIR2_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"MPAM1_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"VBAR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"CONTEXTIDR_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"SCXTNUM_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"CNTKCTL_EL12" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"CNTP_TVAL_EL02" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"CNTP_CTL_EL02" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTP_CVAL_EL02" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"CNTV_TVAL_EL02" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"CNTV_CTL_EL02" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"CNTV_CVAL_EL02" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "101" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "010" } ],
	"SCTLR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"ACTLR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"SCTLR2_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "011" } ],
	"SCR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"SDER32_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"CPTR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "010" } ],
	"ZCR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"SMCR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "110" } ],
	"MDCR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"TTBR0_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TCR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"GPTBR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "100" } ],
	"GPCCR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "110" } ],
	"GCSCR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"GCSPR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "001" } ],
	"SPSR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"ELR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"SP_EL2" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0100" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"AFSR0_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "000" } ],
	"AFSR1_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"ESR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"TFSR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "111", "value" : "000" } ],
	"FAR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"MFAR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "0110" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "101" } ],
	"MAIR2_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "111", "value" : "001" } ],
	"MAIR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"PIR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"POR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "100" } ],
	"AMAIR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "000" } ],
	"AMAIR2_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0011" }, { "mask" : "111", "value" : "001" } ],
	"MPAM3_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "0101" }, { "mask" : "111", "value" : "000" } ],
	"MECID_RL_A_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "1111", "value" : "1010" }, { "mask" : "111", "value" : "001" } ],
	"VBAR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"RVBAR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "001" } ],
	"RMR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"ICC_CTLR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "100" } ],
	"ICC_SRE_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "101" } ],
	"ICC_IGRPEN1_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "1111", "value" : "1100" }, { "mask" : "111", "value" : "111" } ],
	"TPIDR_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "010" } ],
	"SCXTNUM_EL3" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "110" }, { "mask" : "1111", "value" : "1101" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "111" } ],
	"CNTPS_TVAL_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"CNTPS_CTL_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "001" } ],
	"CNTPS_CVAL_EL1" : [ { "mask" : "11", "value" : "11" }, { "mask" : "111", "value" : "111" }, { "mask" : "1111", "value" : "1110" }, { "mask" : "1111", "value" : "0010" }, { "mask" : "111", "value" : "010" } ],
	"S3_<op1>_C<Cn>_C<Cm>_<op2>" : [ { "mask" : "11", "value" : "11" }, { "mask" : "000", "value" : "000" }, { "mask" : "1011", "value" : "1011" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "000", "value" : "000" } ],
	"ALLINT" : [ { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "001" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "1110", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"PM" : [ { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "001" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "1110", "value" : "0010" }, { "mask" : "111", "value" : "000" } ],
	"SVCRSM" : [ { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "011" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "1110", "value" : "0010" }, { "mask" : "111", "value" : "011" } ],
	"SVCRZA" : [ { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "011" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "1110", "value" : "0100" }, { "mask" : "111", "value" : "011" } ],
	"SVCRSMZA" : [ { "mask" : "0000", "value" : "0000" }, { "mask" : "111", "value" : "011" }, { "mask" : "0000", "value" : "0000" }, { "mask" : "1110", "value" : "0110" }, { "mask" : "111", "value" : "011" } ],
	"TEECR32_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "010" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ],
	"TEEHBR32_EL1" : [ { "mask" : "11", "value" : "10" }, { "mask" : "111", "value" : "010" }, { "mask" : "1111", "value" : "0001" }, { "mask" : "1111", "value" : "0000" }, { "mask" : "111", "value" : "000" } ]
}

MSR_IMM =
{
	"DAIFSet" : 30,
	"DAIFClr" : 31,
	"DIT" : 26,
	"PAN" : 4,
	"SPSel" : 5,
	"SSBS" : 25,
	"TCO" : 28,
	"UAO" : 3
}

HINTS =
{
	"ACCDATA_EL1" : "Holds the lower 32 bits of the data that is stored by an ST64BV0, Single-copy\natomic 64-byte EL0 store instruction.",
	"ACTLR_EL1" : "Provides implementation defined configuration and control options for execution\nat EL1 and EL0.\nArm recommends the contents of this register have no effect on the PE when\nHCR_EL2.{E2H, TGE} is {1, 1}, and instead the configuration and control\nfields are provided by the ACTLR_EL2 register. This avoids the need for\nsoftware to manage the contents of these register when switching between\na Guest OS and a Host OS.",
	"ACTLR_EL2" : "Provides implementation defined configuration and control options for EL2.\nArm recommends the contents of this register are updated to apply to EL0\nwhen HCR_EL2.{E2H, TGE} is {1, 1}, gaining configuration and control fields\nfrom the ACTLR_EL1. This avoids the need for software to manage the contents\nof these register when switching between a Guest OS and a Host OS.",
	"ACTLR_EL3" : "Provides implementation defined configuration and control options for EL3.",
	"AFSR0_EL1" : "Provides additional implementation defined fault status information for\nexceptions taken to EL1.",
	"AFSR0_EL2" : "Provides additional implementation defined fault status information for\nexceptions taken to EL2.",
	"AFSR0_EL3" : "Provides additional implementation defined fault status information for\nexceptions taken to EL3.",
	"AFSR1_EL1" : "Provides additional implementation defined fault status information for\nexceptions taken to EL1.",
	"AFSR1_EL2" : "Provides additional implementation defined fault status information for\nexceptions taken to EL2.",
	"AFSR1_EL3" : "Provides additional implementation defined fault status information for\nexceptions taken to EL3.",
	"AIDR_EL1" : "Provides implementation defined identification information.\nThe value of this register must be interpreted in conjunction with the value\nof MIDR_EL1.",
	"ALLINT" : "Allows access to the all interrupt mask bit.",
	"AMAIR2_EL1" : "Provides implementation defined memory attributes for the memory regions\nspecified by MAIR2_EL1.",
	"AMAIR2_EL2" : "Provides implementation defined memory attributes for the memory regions\nspecified by MAIR2_EL2.",
	"AMAIR2_EL3" : "Provides implementation defined memory attributes for the memory regions\nspecified by MAIR2_EL3.",
	"AMAIR_EL1" : "Provides implementation defined memory attributes for the memory regions\nspecified by MAIR_EL1.",
	"AMAIR_EL2" : "Provides implementation defined memory attributes for the memory regions\nspecified by MAIR_EL2.",
	"AMAIR_EL3" : "Provides implementation defined memory attributes for the memory regions\nspecified by MAIR_EL3.",
	"AMCFGR_EL0" : "Global configuration register for the activity monitors.\nProvides information on supported features, the number of counter groups\nimplemented, the total number of activity monitor event counters implemented,\nand the size of the counters. AMCFGR_EL0 is applicable to both the architected\nand the auxiliary counter groups.",
	"AMCG1IDR_EL0" : "Defines which auxiliary counters are implemented, and which of them have\na corresponding virtual offset register, AMEVCNTVOFF1<n>_EL2 implemented.",
	"AMCGCR_EL0" : "Provides information on the number of activity monitor event counters implemented\nwithin each counter group.",
	"AMCNTENCLR0_EL0" : "Disable control bits for the architected activity monitors event counters,\nAMEVCNTR0<n>_EL0.",
	"AMCNTENCLR1_EL0" : "Disable control bits for the auxiliary activity monitors event counters,\nAMEVCNTR1<n>_EL0.",
	"AMCNTENSET0_EL0" : "Enable control bits for the architected activity monitors event counters,\nAMEVCNTR0<n>_EL0.",
	"AMCNTENSET1_EL0" : "Enable control bits for the auxiliary activity monitors event counters,\nAMEVCNTR1<n>_EL0.",
	"AMCR_EL0" : "Global control register for the activity monitors implementation. AMCR_EL0\nis applicable to both the architected and the auxiliary counter groups.",
	"AMUSERENR_EL0" : "Global user enable register for the activity monitors. Enables or disables\nEL0 access to the activity monitors. AMUSERENR_EL0 is applicable to both\nthe architected and the auxiliary counter groups.",
	"APDAKeyHi_EL1" : "Holds bits[127:64] of key A used for authentication of data pointer values.\nThe term APDAKey_EL1 is used to describe the concatenation of APDAKeyHi_EL1:\nAPDAKeyLo_EL1.",
	"APDAKeyLo_EL1" : "Holds bits[63:0] of key A used for authentication of data pointer values.\nThe term APDAKey_EL1 is used to describe the concatenation of APDAKeyHi_EL1:\nAPDAKeyLo_EL1.",
	"APDBKeyHi_EL1" : "Holds bits[127:64] of key B used for authentication of data pointer values.\nThe term APDBKey_EL1 is used to describe the concatenation of APDBKeyHi_EL1:\nAPDBKeyLo_EL1.",
	"APDBKeyLo_EL1" : "Holds bits[63:0] of key B used for authentication of data pointer values.\nThe term APDBKey_EL1 is used to describe the concatenation of APDBKeyHi_EL1:\nAPDBKeyLo_EL1.",
	"APGAKeyHi_EL1" : "Holds bits[127:64] of key used for generic pointer authentication code.\nThe term APGAKey_EL1 is used to describe the concatenation of APGAKeyHi_EL1:\nAPGAKeyLo_EL1.",
	"APGAKeyLo_EL1" : "Holds bits[63:0] of key used for generic pointer authentication code.\nThe term APGAKey_EL1 is used to describe the concatenation of APGAKeyHi_EL1:\nAPGAKeyLo_EL1.",
	"APIAKeyHi_EL1" : "Holds bits[127:64] of key A used for authentication of instruction pointer\nvalues.\nThe term APIAKey_EL1 is used to describe the concatenation of APIAKeyHi_EL1:\nAPIAKeyLo_EL1.",
	"APIAKeyLo_EL1" : "Holds bits[63:0] of key A used for authentication of instruction pointer\nvalues.\nThe term APIAKey_EL1 is used to describe the concatenation of APIAKeyHi_EL1:\nAPIAKeyLo_EL1.",
	"APIBKeyHi_EL1" : "Holds bits[127:64] of key B used for authentication of instruction pointer\nvalues.\nThe term APIBKey_EL1 is used to describe the concatenation of APIBKeyHi_EL1:\nAPIBKeyLo_EL1.",
	"APIBKeyLo_EL1" : "Holds bits[63:0] of key B used for authentication of instruction pointer\nvalues.\nThe term APIBKey_EL1 is used to describe the concatenation of APIBKeyHi_EL1:\nAPIBKeyLo_EL1.",
	"S12E0R" : "Performs stage 1 and 2 address translations from EL0, with permissions as\nif reading from the given virtual address from EL0, using the following\ntranslation regime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S12E0W" : "Performs stage 1 and 2 address translations from EL0, with permissions as\nif writing to the given virtual address from EL0, using the following translation\nregime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S12E1R" : "Performs stage 1 and 2 address translation, with permissions as if reading\nfrom the given virtual address from EL1, or from EL2 if the Effective value\nof HCR_EL2.{E2H, TGE} is {1, 1}, using the following translation regime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S12E1W" : "Performs stage 1 and 2 address translation, with permissions as if writing\nto the given virtual address from EL1, or from EL2 if the Effective value\nof HCR_EL2.{E2H, TGE} is {1, 1}, using the following translation regime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E0R" : "Performs stage 1 address translation from EL0, with permissions as if reading\nfrom the given virtual address from EL0, using the following translation\nregime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E0W" : "Performs stage 1 address translation from EL0, with permissions as if writing\nto the given virtual address from EL0, using the following translation\nregime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E1R" : "Performs stage 1 address translation, with permissions as if reading from\nthe given virtual address from EL1, or from EL2 if the Effective value\nof HCR_EL2.{E2H, TGE} is {1, 1}, using the following translation regime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E1RP" : "Performs a stage 1 address translation, where the value of PSTATE.PAN determines\nif a read from a location will generate a Permission fault for a privileged\naccess, using the following translation regime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E1W" : "Performs stage 1 address translation, with permissions as if writing to\nthe given virtual address from EL1, or from EL2 if the Effective value\nof HCR_EL2.{E2H, TGE} is {1, 1}, using the following translation regime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E1WP" : "Performs a stage 1 address translation, where the value of PSTATE.PAN determines\nif a write to a location will generate a Permission fault for a privileged\naccess, using the following translation regime:\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E2R" : "Performs stage 1 address translation as defined for EL2, with permissions\nas if reading from the given virtual address.\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E2W" : "Performs stage 1 address translation as defined for EL2, with permissions\nas if writing to the given virtual address.\nWhen FEAT_RME is implemented, if the Effective value of SCR_EL3.{NSE, NS}\nis a reserved value, this instruction is UNDEFINED at EL3.",
	"S1E3R" : "Performs stage 1 address translation as defined for EL3, with permissions\nas if reading from the given virtual address.",
	"S1E3W" : "Performs stage 1 address translation as defined for EL3, with permissions\nas if writing to the given virtual address.",
	"IALL" : "Invalidates all Branch records in the Branch Record Buffer.",
	"INJ" : "Injects the Branch Record held in BRBINFINJ_EL1, BRBSRCINJ_EL1, and BRBTGTINJ_EL1\ninto the Branch Record Buffer.",
	"BRBCR_EL1" : "Controls the Branch Record Buffer.",
	"BRBCR_EL2" : "Controls the Branch Record Buffer.",
	"BRBFCR_EL1" : "Functional controls for the Branch Record Buffer.",
	"BRBIDR0_EL1" : "Indicates the features of the branch buffer unit.",
	"BRBINFINJ_EL1" : "The information of a Branch record for injection.",
	"BRBSRCINJ_EL1" : "The source address of a Branch record for injection.",
	"BRBTGTINJ_EL1" : "The target address of a Branch record for injection.",
	"BRBTS_EL1" : "Captures the Timestamp value on a BRBE freeze event.",
	"CCSIDR2_EL1" : "Provides the information about the architecture of the currently selected\ncache from bits[63:32] of CCSIDR_EL1.",
	"CCSIDR_EL1" : "Provides information about the architecture of the currently selected cache.",
	"RCTX" : "Data Value Prediction Restriction by Context applies to all Data Value Prediction\nResources that predict execution based on information gathered within the\ntarget execution context or contexts.\nThe prediction of the PSTATE.{N,Z,C,V} values is not considered a data value\nfor this purpose.\nData value predictions determined by the actions of code in the target execution\ncontext or contexts appearing in program order before the instruction cannot\nexploitatively control speculative execution occurring after the instruction\nis complete and synchronized.\nThis instruction is guaranteed to be complete following a DSB that covers\nboth read and write behavior on the same PE as executed the original restriction\ninstruction, and a subsequent context synchronization event is required\nto ensure that the effect of the completion of the instructions is synchronized\nto the current execution.\nThis instruction does not require the invalidation of prediction structures\nso long as the behavior described for completion of this instruction is\nmet by the implementation.\nOn some implementations the instruction is likely to take a significant\nnumber of cycles to execute. This instruction is expected to be used very\nrarely, such as on the roll-over of an ASID or VMID, but should not be\nused on every context switch.",
	"CLIDR_EL1" : "Identifies the type of cache, or caches, that are implemented at each level\nand can be managed using the architected cache maintenance instructions\nthat operate by set/way, up to a maximum of seven levels. Also identifies\nthe Level of Coherence (LoC) and Level of Unification (LoU) for the cache\nhierarchy.",
	"CNTFRQ_EL0" : "This register is provided so that software can discover the frequency of\nthe system counter. It must be programmed with this value as part of system\ninitialization. The value of the register is not interpreted by hardware.",
	"CNTHCTL_EL2" : "Controls the generation of an event stream from the physical counter, and\naccess from EL1 to the physical counter and the EL1 physical timer.",
	"CNTHPS_CTL_EL2" : "Control register for the Secure EL2 physical timer.",
	"CNTHPS_CVAL_EL2" : "Holds the compare value for the Secure EL2 physical timer.",
	"CNTHPS_TVAL_EL2" : "Holds the timer value for the Secure EL2 physical timer.",
	"CNTHP_CTL_EL2" : "Control register for the EL2 physical timer.",
	"CNTHP_CVAL_EL2" : "Holds the compare value for the EL2 physical timer.",
	"CNTHP_TVAL_EL2" : "Holds the timer value for the EL2 physical timer.",
	"CNTHVS_CTL_EL2" : "Control register for the Secure EL2 virtual timer.",
	"CNTHVS_CVAL_EL2" : "Holds the compare value for the Secure EL2 virtual timer.",
	"CNTHVS_TVAL_EL2" : "Holds the timer value for the Secure EL2 virtual timer.",
	"CNTHV_CTL_EL2" : "Control register for the EL2 virtual timer.",
	"CNTHV_CVAL_EL2" : "Holds the compare value for the EL2 virtual timer.",
	"CNTHV_TVAL_EL2" : "Holds the timer value for the EL2 virtual timer.",
	"CNTKCTL_EL1" : "When  is implemented and HCR_EL2.{E2H, TGE} is {1, 1}, this register does\nnot cause any event stream from the virtual counter to be generated, and\ndoes not control access to the counters and timers. The access to counters\nand timers at EL0 is controlled by CNTHCTL_EL2.\nWhen  is not implemented, or when HCR_EL2.{E2H, TGE} is not {1, 1}, this\nregister controls the generation of an event stream from the virtual counter,\nand access from EL0 to the physical counter, virtual counter, EL1 physical\ntimers, and the virtual timer.",
	"CNTPCTSS_EL0" : "Holds the self-synchronized view of the 64-bit physical count value.",
	"CNTPCT_EL0" : "Holds the 64-bit physical count value.",
	"CNTPOFF_EL2" : "Holds the 64-bit physical offset. This is the offset for the AArch64 physical\ntimers and counters when Enhanced Counter Virtualization is enabled.",
	"CNTPS_CTL_EL1" : "Control register for the secure physical timer, usually accessible at EL3\nbut configurably accessible at EL1 in Secure state.",
	"CNTPS_CVAL_EL1" : "Holds the compare value for the secure physical timer, usually accessible\nat EL3 but configurably accessible at EL1 in Secure state.",
	"CNTPS_TVAL_EL1" : "Holds the timer value for the secure physical timer, usually accessible\nat EL3 but configurably accessible at EL1 in Secure state.",
	"CNTP_CTL_EL0" : "Control register for the EL1 physical timer.",
	"CNTP_CVAL_EL0" : "Holds the compare value for the EL1 physical timer.",
	"CNTP_TVAL_EL0" : "Holds the timer value for the EL1 physical timer.",
	"CNTVCTSS_EL0" : "Holds the 64-bit virtual count value. The virtual count value is equal to\nthe physical count value visible in CNTPCT_EL0 minus the virtual offset\nvisible in CNTVOFF_EL2.",
	"CNTVCT_EL0" : "Holds the 64-bit virtual count value. The virtual count value is equal to\nthe physical count value minus the virtual offset visible in CNTVOFF_EL2.",
	"CNTVOFF_EL2" : "Holds the 64-bit virtual offset. This is the offset between the physical\ncount value visible in CNTPCT_EL0 and the virtual count value visible in\nCNTVCT_EL0.",
	"CNTV_CTL_EL0" : "Control register for the virtual timer.",
	"CNTV_CVAL_EL0" : "Holds the compare value for the virtual timer.",
	"CNTV_TVAL_EL0" : "Holds the timer value for the EL1 virtual timer.",
	"CONTEXTIDR_EL1" : "Identifies the current Process Identifier.\nThe value of the whole of this register is called the Context ID and is\nused by:\nThe significance of this register is for debug and trace use only.",
	"CONTEXTIDR_EL2" : "Identifies the current Process Identifier for EL2.\nThe value of the whole of this register is called the Context ID and is\nused by:\nThe significance of this register is for debug and trace use only.",
	"CPACR_EL1" : "Controls access to trace,  SME, Streaming SVE,  SVE,  and Advanced SIMD\nand floating-point functionality.",
	"CPTR_EL2" : "Controls trapping to EL2 of accesses to CPACR, CPACR_EL1, trace, Activity\nMonitor,  SME, Streaming SVE,  SVE,  and Advanced SIMD and floating-point\nfunctionality.",
	"CPTR_EL3" : "Controls trapping to EL3 of accesses to CPACR, CPACR_EL1, HCPTR, CPTR_EL2,\ntrace, Activity Monitor,  SME, Streaming SVE,  SVE,  and Advanced SIMD\nand floating-point functionality.",
	"CSSELR_EL1" : "Selects the current Cache Size ID Register, CCSIDR_EL1, by specifying the\nrequired cache level and the cache type (either instruction or data cache).",
	"CTR_EL0" : "Provides information about the architecture of the caches.",
	"CurrentEL" : "Holds the current Exception level.",
	"DACR32_EL2" : "Allows access to the AArch32 DACR register from AArch64 state only. Its\nvalue has no effect on execution in AArch64 state.",
	"DAIF" : "Allows access to the interrupt mask bits.",
	"DBGAUTHSTATUS_EL1" : "Provides information about the state of the implementation defined authentication\ninterface for debug.",
	"DBGCLAIMCLR_EL1" : "Used by software to read the values of the CLAIM tag bits, and to clear\nCLAIM tag bits to 0.\nThe architecture does not define any functionality for the CLAIM tag bits.\nCLAIM tags are typically used for communication between the debugger and\ntarget software.\nUsed in conjunction with the DBGCLAIMSET_EL1 register.",
	"DBGCLAIMSET_EL1" : "Used by software to set the CLAIM tag bits to 1.\nThe architecture does not define any functionality for the CLAIM tag bits.\nCLAIM tags are typically used for communication between the debugger and\ntarget software.\nUsed in conjunction with the DBGCLAIMCLR_EL1 register.",
	"DBGDTRRX_EL0" : "Transfers data from an external debugger to the PE. For example, it is used\nby a debugger transferring commands and data to a debug target. See DBGDTR_EL0\nfor additional architectural mappings. It is a component of the Debug Communications\nChannel.",
	"DBGDTRTX_EL0" : "Transfers data from the PE to an external debugger. For example, it is used\nby a debug target to transfer data to the debugger. See DBGDTR_EL0 for\nadditional architectural mappings. It is a component of the Debug Communication\nChannel.",
	"DBGDTR_EL0" : "Transfers 64 bits of data between the PE and an external debugger. Can transfer\nboth ways using only a single register.",
	"DBGPRCR_EL1" : "Controls behavior of the PE on powerdown request.",
	"DBGVCR32_EL2" : "Allows access to the AArch32 register DBGVCR from AArch64 state only. Its\nvalue has no effect on execution in AArch64 state.",
	"CGDSW" : "Clean data and Allocation Tags in data cache by set/way.",
	"CGDVAC" : "Clean data and Allocation Tags in data cache by address to Point of Coherency.",
	"CGDVADP" : "Clean Allocation Tags and data in data cache by address to Point of Deep\nPersistence.\nIf the memory system does not identify a Point of Deep Persistence, then\nthis instruction behaves as a DC CGDVAP.",
	"CGDVAP" : "Clean data and Allocation Tags in data cache by address to Point of Persistence.\nIf the memory system does not identify a Point of Persistence, then this\ninstruction behaves as a DC CGDVAC.",
	"CGSW" : "Clean Allocation Tags in data cache by set/way.",
	"CGVAC" : "Clean Allocation Tags in data cache by address to Point of Coherency.",
	"CGVADP" : "Clean Allocation tags by address to Point of Deep Persistence.\nIf the memory system does not identify a Point of Deep Persistence, then\nthis instruction behaves as a DC CGVAP.",
	"CGVAP" : "Clean Allocation Tags in data cache by address to Point of Persistence.\nIf the memory system does not identify a Point of Persistence, then this\ninstruction behaves as a DC CGVAC.",
	"CIGDPAE" : "Clean and invalidate of data and allocation tags by PA to PoE.",
	"CIGDPAPA" : "Clean and Invalidate data and Allocation Tags in data cache by physical\naddress to the Point of Physical Aliasing.\nThis instruction cleans and invalidates all copies of the Location specified\nin the Xt argument, irrespective of any MECID associated with the Location.\nMemory accesses resulting from the Clean operation use the MECID associated\nwith the cache entry.",
	"CIGDSW" : "Clean and Invalidate data and Allocation Tags in data cache by set/way.",
	"CIGDVAC" : "Clean and Invalidate data and Allocation Tags in data cache by address to\nPoint of Coherency.",
	"CIGSW" : "Clean and Invalidate Allocation Tags in data cache by set/way.",
	"CIGVAC" : "Clean and Invalidate Allocation Tags in data cache by address to Point of\nCoherency.",
	"CIPAE" : "Data or unified Cache line Clean and Invalidate by PA to PoE.",
	"CIPAPA" : "Clean and Invalidate data cache by physical address to the Point of Physical\nAliasing.\nThis instruction cleans and invalidates all copies of the Location specified\nin the Xt argument, irrespective of any MECID associated with the Location.\nMemory accesses resulting from the Clean operation use the MECID associated\nwith the cache entry.",
	"CISW" : "Clean and Invalidate data cache by set/way.",
	"CIVAC" : "Clean and Invalidate data cache by address to Point of Coherency.",
	"CSW" : "Clean data cache by set/way.",
	"CVAC" : "Clean data cache by address to Point of Coherency.",
	"CVADP" : "Clean data cache by address to Point of Deep Persistence.\nIf the memory system does not identify a Point of Deep Persistence, then\nthis instruction behaves as a DC CVAP.",
	"CVAP" : "Clean data cache by address to Point of Persistence.\nIf the memory system does not identify a Point of Persistence, then this\ninstruction behaves as a DC CVAC.",
	"CVAU" : "Clean data cache by address to Point of Unification.",
	"GVA" : "Write a value to the Allocation Tags of a naturally aligned block of N bytes,\nwhere the size of N is identified in DCZID_EL0. The Allocation Tag used\nis determined by the input address.",
	"GZVA" : "Zero data and write a value to the Allocation Tags of a naturally aligned\nblock of N bytes, where the size of N is identified in DCZID_EL0.  The\nAllocation Tag used is determined by the input address.",
	"IGDSW" : "Invalidate data and Allocation Tags in data cache by set/way.",
	"IGDVAC" : "Invalidate data and Allocation Tags in data cache by address to Point of\nCoherency.",
	"IGSW" : "Invalidate Allocation Tags in data cache by set/way.",
	"IGVAC" : "Invalidate Allocation Tags in data cache by address to Point of Coherency.",
	"ISW" : "Invalidate data cache by set/way.\nWhen  is implemented, this instruction might invalidate Allocation Tags\nfrom caches. When it invalidates Allocation Tags from caches, it also cleans\nthem.",
	"IVAC" : "Invalidate data cache by address to Point of Coherency.\nWhen  is implemented, this instruction might invalidate Allocation Tags\nfrom caches. When it invalidates Allocation Tags from caches, it also cleans\nthem.",
	"ZVA" : "Zero data cache by address. Zeroes a naturally aligned block of N bytes,\nwhere the size of N is identified in DCZID_EL0.",
	"DCZID_EL0" : "Indicates the block size that is written with byte values of 0 by the DC\nZVA (Data Cache Zero by Address) System instruction.\nIf  is implemented, this register also indicates the granularity at which\nthe DC GVA and DC GZVA instructions write.",
	"DISR_EL1" : "Records that an SError interrupt has been consumed by an ESB instruction.",
	"DIT" : "Allows access to the Data Independent Timing bit.",
	"DLR_EL0" : "In Debug state, holds the address to restart from.",
	"DSPSR_EL0" : "Holds the saved process state for Debug state. On entering Debug state,\nPSTATE information is written to this register. On exiting Debug state,\nvalues are copied from this register to PSTATE.",
	"ELR_EL1" : "When taking an exception to EL1, holds the address to return to.",
	"ELR_EL2" : "When taking an exception to EL2, holds the address to return to.",
	"ELR_EL3" : "When taking an exception to EL3, holds the address to return to.",
	"ERRIDR_EL1" : "Defines the highest numbered index of the error records that can be accessed\nthrough the Error Record System registers.",
	"ERRSELR_EL1" : "Selects an error record to be accessed through the Error Record System registers.",
	"ERXADDR_EL1" : "Accesses ERR<n>ADDR for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXCTLR_EL1" : "Accesses ERR<n>CTLR for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXFR_EL1" : "Accesses ERR<n>FR for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXGSR_EL1" : "Shows the status for the records in a group of error records.\nAccesses ERRGSR for the group of error records <n> selected by ERRSELR_EL1.SEL[15:6].",
	"ERXMISC0_EL1" : "Accesses ERR<n>MISC0 for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXMISC1_EL1" : "Accesses ERR<n>MISC1 for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXMISC2_EL1" : "Accesses ERR<n>MISC2 for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXMISC3_EL1" : "Accesses ERR<n>MISC3 for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXPFGCDN_EL1" : "Accesses ERR<n>PFGCDN for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXPFGCTL_EL1" : "Accesses ERR<n>PFGCTL for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXPFGF_EL1" : "Accesses ERR<n>PFGF for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ERXSTATUS_EL1" : "Accesses ERR<n>STATUS for the error record <n> selected by ERRSELR_EL1.SEL.",
	"ESR_EL1" : "Holds syndrome information for an exception taken to EL1.",
	"ESR_EL2" : "Holds syndrome information for an exception taken to EL2.",
	"ESR_EL3" : "Holds syndrome information for an exception taken to EL3.",
	"FAR_EL1" : "Holds the faulting Virtual Address for all synchronous Instruction Abort\nexceptions, Data Abort exceptions, PC alignment fault exceptions and Watchpoint\nexceptions that are taken to EL1.",
	"FAR_EL2" : "Holds the faulting Virtual Address for all synchronous Instruction Abort\nexceptions, Data Abort exceptions, PC alignment fault exceptions and Watchpoint\nexceptions that are taken to EL2.",
	"FAR_EL3" : "Holds the faulting Virtual Address for all synchronous Instruction Abort\nexceptions, Data Abort exceptions and PC alignment fault exceptions that\nare taken to EL3.",
	"FPCR" : "Controls floating-point behavior.",
	"FPEXC32_EL2" : "Allows access to the AArch32 register FPEXC from AArch64 state only. Its\nvalue has no effect on execution in AArch64 state.",
	"FPSR" : "Provides floating-point system status information.",
	"GCR_EL1" : "Tag Control Register.",
	"GCSCRE0_EL1" : "Controls the Guarded control stack at EL0.",
	"GCSCR_EL1" : "Controls the Guarded control stack at EL1.",
	"GCSCR_EL2" : "Controls the Guarded control stack at EL2.",
	"GCSCR_EL3" : "Controls the Guarded control stack at EL3.",
	"GCSPOPCX" : "Loads an exception return record from the location indicated by the current\nGuarded control stack pointer register, compares the values loaded with\nthe current ELR_ELx, SPSR_ELx, and LR, and increments the current Guarded\ncontrol stack pointer register by the size of a Guarded control stack exception\nreturn record.",
	"GCSPOPM" : "Loads the 64-bit doubleword that is pointed to by the current Guarded control\nstack pointer, writes it to the destination register, and increments the\ncurrent Guarded control stack pointer register by the size of a Guarded\ncontrol stack procedure return record.",
	"GCSPOPX" : "Loads an exception return record from the location indicated by the current\nGuarded control stack pointer register, checks that the record is a Guarded\ncontrol stack exception return record, and increments the current Guarded\ncontrol stack pointer register by the size of a Guarded control stack exception\nreturn record.",
	"GCSPR_EL0" : "Contains the Guarded control stack pointer at EL0.",
	"GCSPR_EL1" : "Contains the Guarded control stack pointer at EL1.",
	"GCSPR_EL2" : "Contains the Guarded control stack pointer at EL2.",
	"GCSPR_EL3" : "Contains the Guarded control stack pointer at EL3.",
	"GCSPUSHM" : "Decrements the current Guarded control stack pointer register by the size\nof a Guarded control stack procedure return record and stores an entry\nto the Guarded control stack.",
	"GCSPUSHX" : "Decrements the current Guarded control stack pointer register by the size\nof a Guarded control stack exception return record and stores a Guarded\ncontrol stack exception return record to the Guarded control stack.",
	"GCSSS1" : "Validates that the stack being switched to contains a Valid cap entry, stores\nan In-progress cap entry on to the stack that is getting switched to and\nsets the current Guarded control stack pointer to the stack that is getting\nswitched to.",
	"GCSSS2" : "Validates that the most recent entry of the Guarded control stack that is\ngetting switched to contains an In-progress cap entry, stores a Valid cap\nentry to the Guarded control stack that is getting switched from, and sets\nXt to the address of that Valid cap entry.",
	"GMID_EL1" : "Indicates the block size that is accessed by the LDGM and STGM System instructions.",
	"GPCCR_EL3" : "The control register for Granule Protection Checks.",
	"GPTBR_EL3" : "The control register for Granule Protection Table base address.",
	"HACR_EL2" : "Controls trapping to EL2 of implementation defined aspects of EL1 or EL0\noperation.\nArm recommends that the values in this register do not cause unnecessary\ntraps to EL2 when HCR_EL2.{E2H, TGE} == {1, 1}.",
	"HAFGRTR_EL2" : "Provides controls for traps of MRS reads of Activity Monitors System registers.",
	"HCRX_EL2" : "Provides configuration controls for virtualization, including defining whether\nvarious operations are trapped to EL2.",
	"HCR_EL2" : "Provides configuration controls for virtualization, including defining whether\nvarious operations are trapped to EL2.",
	"HDFGRTR2_EL2" : "Provides controls for traps of MRS and MRC reads of debug, trace, PMU, and\nStatistical Profiling System registers.",
	"HDFGRTR_EL2" : "Provides controls for traps of MRS and MRC reads of debug, trace, PMU, and\nStatistical Profiling System registers.",
	"HDFGWTR2_EL2" : "Provides controls for traps of MSR and MCR writes of debug, trace, PMU,\nand Statistical Profiling System registers.",
	"HDFGWTR_EL2" : "Provides controls for traps of MSR and MCR writes of debug, trace, PMU,\nand Statistical Profiling System registers.",
	"HFGITR2_EL2" : "Provides instruction trap controls.",
	"HFGITR_EL2" : "Provides instruction trap controls.",
	"HFGRTR2_EL2" : "Provides controls for traps of MRS and MRC reads of System registers.",
	"HFGRTR_EL2" : "Provides controls for traps of MRS and MRC reads of System registers.",
	"HFGWTR2_EL2" : "Provides controls for traps of MSR and MCR writes of System registers.",
	"HFGWTR_EL2" : "Provides controls for traps of MSR and MCR writes of System registers.",
	"HPFAR_EL2" : "Holds the faulting IPA for some aborts on a stage 2 translation taken to\nEL2.",
	"HSTR_EL2" : "Controls trapping to EL2 of EL1 or lower AArch32 accesses to the System\nregister in the coproc == 0b1111 encoding space, by the CRn value used\nto access the register using MCR or MRC instruction. When the register\nis accessible using an MCRR or MRRC instruction, this is the CRm value\nused to access the register.",
	"IALLU" : "Invalidate all instruction caches of the PE executing the instruction to\nthe Point of Unification.",
	"IALLUIS" : "Invalidate all instruction caches in the Inner Shareable domain of the PE\nexecuting the instruction to the Point of Unification.",
	"IVAU" : "Invalidate instruction cache by address to Point of Unification.",
	"ICC_ASGI1R_EL1" : "Generates Group 1 SGIs for the Security state that is not the current Security\nstate.",
	"ICC_BPR0_EL1" : "Defines the point at which the priority value fields split into two parts,\nthe group priority field and the subpriority field. The group priority\nfield determines Group 0 interrupt preemption.",
	"ICC_BPR1_EL1" : "Defines the point at which the priority value fields split into two parts,\nthe group priority field and the subpriority field. The group priority\nfield determines Group 1 interrupt preemption.",
	"ICC_CTLR_EL1" : "Controls aspects of the behavior of the GIC CPU interface and provides information\nabout the features implemented.",
	"ICC_CTLR_EL3" : "Controls aspects of the behavior of the GIC CPU interface and provides information\nabout the features implemented.",
	"ICC_DIR_EL1" : "When interrupt priority drop is separated from interrupt deactivation, a\nwrite to this register deactivates the specified interrupt.",
	"ICC_EOIR0_EL1" : "A PE writes to this register to inform the CPU interface that it has completed\nthe processing of the specified Group 0 interrupt.",
	"ICC_EOIR1_EL1" : "A PE writes to this register to inform the CPU interface that it has completed\nthe processing of the specified Group 1 interrupt.",
	"ICC_HPPIR0_EL1" : "Indicates the highest priority pending Group 0 interrupt on the CPU interface.",
	"ICC_HPPIR1_EL1" : "Indicates the highest priority pending Group 1 interrupt on the CPU interface.",
	"ICC_IAR0_EL1" : "The PE reads this register to obtain the INTID of the signaled Group 0 interrupt.\nThis read acts as an acknowledge for the interrupt.",
	"ICC_IAR1_EL1" : "The PE reads this register to obtain the INTID of the signaled Group 1 interrupt.\nThis read acts as an acknowledge for the interrupt.",
	"ICC_IGRPEN0_EL1" : "Controls whether Group 0 interrupts are enabled or not.",
	"ICC_IGRPEN1_EL1" : "Controls whether Group 1 interrupts are enabled for the current Security\nstate.",
	"ICC_IGRPEN1_EL3" : "Controls whether Group 1 interrupts are enabled or not.",
	"ICC_NMIAR1_EL1" : "The PE reads this register to obtain the INTID of the signaled Group 1 non-maskable\ninterrupt. This read acts as an acknowledge for the interrupt.",
	"ICC_PMR_EL1" : "Provides an interrupt priority filter. Only interrupts with a higher priority\nthan the value in this register are signaled to the PE.\nWrites to this register must be high performance and must ensure that no\ninterrupt of lower priority than the written value occurs after the write,\nwithout requiring an ISB or an exception boundary.",
	"ICC_RPR_EL1" : "Indicates the Running priority of the CPU interface.",
	"ICC_SGI0R_EL1" : "Generates Secure Group 0 SGIs.",
	"ICC_SGI1R_EL1" : "Generates Group 1 SGIs for the current Security state.",
	"ICC_SRE_EL1" : "Controls whether the System register interface or the memory-mapped interface\nto the GIC CPU interface is used for EL1.",
	"ICC_SRE_EL2" : "Controls whether the System register interface or the memory-mapped interface\nto the GIC CPU interface is used for EL2.",
	"ICC_SRE_EL3" : "Controls whether the System register interface or the memory-mapped interface\nto the GIC CPU interface is used for EL3.",
	"ICH_EISR_EL2" : "Indicates which List registers have outstanding EOI maintenance interrupts.",
	"ICH_ELRSR_EL2" : "These registers can be used to locate a usable List register when the hypervisor\nis delivering an interrupt to a VM.",
	"ICH_HCR_EL2" : "Controls the environment for VMs.",
	"ICH_MISR_EL2" : "Indicates which maintenance interrupts are asserted.",
	"ICH_VMCR_EL2" : "Enables the hypervisor to save and restore the virtual machine view of the\nGIC state.",
	"ICH_VTR_EL2" : "Reports supported GIC virtualization features.",
	"ICV_BPR0_EL1" : "Defines the point at which the priority value fields split into two parts,\nthe group priority field and the subpriority field. The group priority\nfield determines virtual Group 0 interrupt preemption.",
	"ICV_BPR1_EL1" : "Defines the point at which the priority value fields split into two parts,\nthe group priority field and the subpriority field. The group priority\nfield determines virtual Group 1 interrupt preemption.",
	"ICV_CTLR_EL1" : "Controls aspects of the behavior of the GIC virtual CPU interface and provides\ninformation about the features implemented.",
	"ICV_DIR_EL1" : "When interrupt priority drop is separated from interrupt deactivation, a\nwrite to this register deactivates the specified virtual interrupt.",
	"ICV_EOIR0_EL1" : "A PE writes to this register to inform the CPU interface that it has completed\nthe processing of the specified virtual Group 0 interrupt.",
	"ICV_EOIR1_EL1" : "A PE writes to this register to inform the CPU interface that it has completed\nthe processing of the specified virtual Group 1 interrupt.",
	"ICV_HPPIR0_EL1" : "Indicates the highest priority pending virtual Group 0 interrupt on the\nvirtual CPU interface.",
	"ICV_HPPIR1_EL1" : "Indicates the highest priority pending virtual Group 1 interrupt on the\nvirtual CPU interface.",
	"ICV_IAR0_EL1" : "The PE reads this register to obtain the INTID of the signaled virtual Group\n0 interrupt. This read acts as an acknowledge for the interrupt.",
	"ICV_IAR1_EL1" : "The PE reads this register to obtain the INTID of the signaled virtual Group\n1 interrupt. This read acts as an acknowledge for the interrupt.",
	"ICV_IGRPEN0_EL1" : "Controls whether virtual Group 0 interrupts are enabled or not.",
	"ICV_IGRPEN1_EL1" : "Controls whether virtual Group 1 interrupts are enabled for the current\nSecurity state.",
	"ICV_NMIAR1_EL1" : "The PE reads this register to obtain the INTID of the signaled virtual Group\n1 interrupt. This read acts as an acknowledge for the interrupt.",
	"ICV_PMR_EL1" : "Provides a virtual interrupt priority filter. Only virtual interrupts with\na higher priority than the value in this register are signaled to the PE.",
	"ICV_RPR_EL1" : "Indicates the Running priority of the virtual CPU interface.",
	"ID_AA64AFR0_EL1" : "Provides information about the implementation defined features of the PE\nin AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64AFR1_EL1" : "Reserved for future expansion of information about the implementation defined\nfeatures of the PE in AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64DFR0_EL1" : "Provides top level information about the debug system in AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64DFR1_EL1" : "Provides top level information about the debug system in AArch64.",
	"ID_AA64ISAR0_EL1" : "Provides information about the instructions implemented in AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64ISAR1_EL1" : "Provides information about the features and instructions implemented in\nAArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64ISAR2_EL1" : "Provides information about the features and instructions implemented in\nAArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64MMFR0_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64MMFR1_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64MMFR2_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64MMFR3_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch64 state.",
	"ID_AA64MMFR4_EL1" : "Provides additional information about implemented memory model and memory\nmanagement support in AArch64.",
	"ID_AA64PFR0_EL1" : "Provides additional information about implemented PE features in AArch64\nstate.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64PFR1_EL1" : "Reserved for future expansion of information about implemented PE features\nin AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64PFR2_EL1" : "Reserved for future expansion of information about implemented PE features\nin AArch64 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AA64SMFR0_EL1" : "Provides information about the implemented features of the AArch64 Scalable\nMatrix Extension.\nThe fields in this register do not follow the standard ID scheme. See .",
	"ID_AA64ZFR0_EL1" : "Provides additional information about the implemented features of the AArch64\nScalable Vector Extension instruction set, when one or more of FEAT_SVE\nand FEAT_SME is implemented.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_AFR0_EL1" : "Provides information about the implementation defined features of the PE\nin AArch32 state.\nMust be interpreted with the Main ID Register, MIDR_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_DFR0_EL1" : "Provides top level information about the debug system in AArch32 state.\nMust be interpreted with the Main ID Register, MIDR_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_DFR1_EL1" : "Provides top level information about the debug system in AArch32.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_ISAR0_EL1" : "Provides information about the instruction sets implemented by the PE in\nAArch32 state.\nMust be interpreted with ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1,\nand ID_ISAR5_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_ISAR1_EL1" : "Provides information about the instruction sets implemented by the PE in\nAArch32 state.\nMust be interpreted with ID_ISAR0_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1,\nand ID_ISAR5_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_ISAR2_EL1" : "Provides information about the instruction sets implemented by the PE in\nAArch32 state.\nMust be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR3_EL1, ID_ISAR4_EL1,\nand ID_ISAR5_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_ISAR3_EL1" : "Provides information about the instruction sets implemented by the PE in\nAArch32 state.\nMust be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR4_EL1,\nand ID_ISAR5_EL1. \nFor general information about the interpretation of the ID registers see\n.",
	"ID_ISAR4_EL1" : "Provides information about the instruction sets implemented by the PE in\nAArch32 state.\nMust be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1,\nand ID_ISAR5_EL1.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_ISAR5_EL1" : "Provides information about the instruction sets implemented by the PE in\nAArch32 state.\nMust be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1,\nand ID_ISAR4_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_ISAR6_EL1" : "Provides information about the instruction sets implemented by the PE in\nAArch32 state.\nMust be interpreted with ID_ISAR0_EL1, ID_ISAR1_EL1, ID_ISAR2_EL1, ID_ISAR3_EL1,\nID_ISAR4_EL1 and ID_ISAR5_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_MMFR0_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch32 state.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_MMFR1_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch32 state.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_MMFR2_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch32 state.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_MMFR3_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch32 state.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_MMFR4_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch32 state.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_MMFR5_EL1" : "Provides information about the implemented memory model and memory management\nsupport in AArch32 state.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_PFR0_EL1" : "Gives top-level information about the instruction sets supported by the\nPE in AArch32 state.\nMust be interpreted with ID_PFR1_EL1.\nFor general information about the interpretation of the ID registers, see\n.",
	"ID_PFR1_EL1" : "Gives information about the AArch32 programmers' model.\nMust be interpreted with ID_PFR0_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"ID_PFR2_EL1" : "Gives information about the AArch32 programmers' model.\nMust be interpreted with ID_PFR0_EL1 and ID_PFR1_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"IFSR32_EL2" : "Allows access to the AArch32 IFSR register from AArch64 state only. Its\nvalue has no effect on execution in AArch64 state.",
	"ISR_EL1" : "Shows the pending status of the IRQ, FIQ, or SError interrupt.\nWhen executing at EL2, EL3 or Secure EL1 when SCR_EL3.EEL2 == 0b0, this\nshows the pending status of the physical IRQ, FIQ, or SError interrupts.\nWhen executing at either Non-secure EL1 or at Secure EL1 when SCR_EL3.EEL2\n== 0b1:",
	"LORC_EL1" : "Enables and disables LORegions, and selects the current LORegion descriptor.",
	"LOREA_EL1" : "Holds the physical address of the end of the LORegion described in the current\nLORegion descriptor selected by LORC_EL1.DS.",
	"LORID_EL1" : "Indicates the number of LORegions and LORegion descriptors supported by\nthe PE.",
	"LORN_EL1" : "Holds the number of the LORegion described in the current LORegion descriptor\nselected by LORC_EL1.DS.",
	"LORSA_EL1" : "Indicates whether the current LORegion descriptor selected by LORC_EL1.DS\nis enabled, and holds the physical address of the start of the LORegion.",
	"MAIR2_EL1" : "Provides the memory attribute encodings corresponding to the possible AttrIndx\nvalues in a VMSAv8-64 or VMSAv9-128 translation table entry for stage 1\ntranslations at EL1.",
	"MAIR2_EL2" : "Provides the memory attribute encodings corresponding to the possible AttrIndx\nvalues in a VMSAv8-64 or VMSAv9-128 translation table entry for stage 1\ntranslations at EL1.",
	"MAIR2_EL3" : "Provides the memory attribute encodings corresponding to the possible AttrIndx\nvalues in a VMSAv8-64 or VMSAv9-128 translation table entry for stage 1\ntranslations at EL1.",
	"MAIR_EL1" : "Provides the memory attribute encodings corresponding to the possible AttrIndx\nvalues in a Long-descriptor format translation table entry for stage 1\ntranslations at EL1.",
	"MAIR_EL2" : "Provides the memory attribute encodings corresponding to the possible AttrIndx\nvalues in a Long-descriptor format translation table entry for stage 1\ntranslations at EL2.",
	"MAIR_EL3" : "Provides the memory attribute encodings corresponding to the possible AttrIndx\nvalues in a Long-descriptor format translation table entry for stage 1\ntranslations at EL3.",
	"MDCCINT_EL1" : "Enables interrupt requests to be signaled based on the DCC status flags.",
	"MDCCSR_EL0" : "Read-only register containing control status flags for the DCC.",
	"MDCR_EL2" : "Provides EL2 configuration options for self-hosted debug and the Performance\nMonitors Extension.",
	"MDCR_EL3" : "Provides EL3 configuration options for self-hosted debug and the Performance\nMonitors Extension.",
	"MDRAR_EL1" : "Defines the base physical address of a 4KB-aligned memory-mapped debug component,\nusually a ROM table that locates and describes the memory-mapped debug\ncomponents in the system. Armv8 deprecates any use of this register.",
	"MDSCR_EL1" : "Main control register for the debug implementation.",
	"MDSELR_EL1" : "Selects the current breakpoints or watchpoints accessed by System register\ninstructions.",
	"MECIDR_EL2" : "MEC identification register. Describes the supported MECID width by this\nPE.",
	"MECID_A0_EL2" : "Alternate MECID for EL2 and EL2&0 accesses translated by TTBR0_EL2.",
	"MECID_A1_EL2" : "Alternate MECID for EL2&0 accesses translated by TTBR1_EL2.",
	"MECID_P0_EL2" : "Primary MECID for EL2 and EL2&0 accesses translated by TTBR0_EL2.",
	"MECID_P1_EL2" : "Primary MECID for EL2&0 accesses translated by TTBR1_EL2.",
	"MECID_RL_A_EL3" : "Realm PA space Alternate MECID for EL3 stage 1 translation regime.",
	"MFAR_EL3" : "Records the faulting physical address for a Granule Protection Check, synchronous\nExternal Abort, or SError exception taken to EL3.",
	"MIDR_EL1" : "Provides identification information for the PE, including an implementer\ncode for the device and a device ID number.",
	"MPAM0_EL1" : "Holds information to generate MPAM labels for memory requests when executing\nat EL0. When EL2 is implemented and enabled in the current Security state,\nthe MPAM virtualization option is present, MPAMHCR_EL2.GSTAPP_PLK == 1\nand HCR_EL2.TGE == 0, MPAM1_EL1 is used instead of MPAM0_EL1 to generate\nMPAM information to label memory requests.\nIf EL2 is implemented and enabled in the current Security state, and HCR_EL2.E2H\n== 0 or HCR_EL2.TGE == 0, the MPAM virtualization option is present and\nMPAMHCR_EL2.EL0_VPMEN == 1, then MPAM PARTIDs in MPAM0_EL1 are virtual\nand mapped into physical PARTIDs for the current Security state.",
	"MPAM1_EL1" : "Holds information to generate MPAM labels for memory requests when executing\nat EL1.\nWhen EL2 is implemented and enabled in the current Security state, the MPAM\nvirtualization option is present, MPAMHCR_EL2.GSTAPP_PLK == 1 and HCR_EL2.TGE\n== 0, MPAM1_EL1 is used instead of MPAM0_EL1 to generate MPAM labels for\nmemory requests when executing at EL0.\nMPAM1_EL1 is an alias for MPAM2_EL2 when executing at EL2 with HCR_EL2.E2H\n== 1.\nMPAM1_EL12 is an alias for MPAM1_EL1 when executing at EL2 or EL3 with HCR_EL2.E2H\n== 1.\nIf EL2 is implemented and enabled in the current Security state, the MPAM\nvirtualization option is present and MPAMHCR_EL2.EL1_VPMEN == 1, MPAM PARTIDs\nin MPAM1_EL1 are virtual and mapped into physical PARTIDs for the current\nSecurity state. This mapping of MPAM1_EL1 virtual PARTIDs to physical PARTIDs\nwhen EL1_VPMEN is 1 also applies when MPAM1_EL1 is used at EL0 due to MPAMHCR_EL2.GSTAPP_PLK.",
	"MPAM2_EL2" : "Holds information to generate MPAM labels for memory requests when executing\nat EL2.",
	"MPAM3_EL3" : "Holds information to generate MPAM labels for memory requests when executing\nat EL3.",
	"MPAMHCR_EL2" : "Controls the PARTID virtualization features of MPAM. It controls the mapping\nof virtual PARTIDs into physical PARTIDs in MPAM0_EL1 when EL0_VPMEN ==\n1 and in MPAM1_EL1 when EL1_VPMEN == 1.",
	"MPAMIDR_EL1" : "Indicates the presence and maximum PARTID and PMG values supported in the\nimplementation. It also indicates whether the implementation supports MPAM\nvirtualization.",
	"MPAMSM_EL1" : "Holds information to generate MPAM labels for memory requests that are:\nIf an implementation uses a shared SMCU, then the MPAM labels in this register\nhave precedence over the labels in MPAM0_EL1, MPAM1_EL1, MPAM2_EL2, and\nMPAM3_EL3.\nIf an implementation includes an SMCU that is not shared with other PEs,\nthen it is implementation defined whether the MPAM labels in this register\nhave precedence over the labels in MPAM0_EL1, MPAM1_EL1, MPAM2_EL2, and\nMPAM3_EL3.\nThe MPAM labels in this register are only used if MPAM1_EL1.MPAMEN is 1.\n\nFor memory requests issued from EL0, the MPAM PARTID in this register is\nvirtual and mapped into a physical PARTID when all of the following are\ntrue:\nFor memory requests issued from EL1, the MPAM PARTID in this register is\nvirtual and mapped into a physical PARTID when all of the following are\ntrue:",
	"MPAMVPM0_EL2" : "MPAMVPM0_EL2 provides mappings from virtual PARTIDs 0 - 3 to physical PARTIDs.\nMPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM<n>_EL2\nregister. VPMR_MAX can be as large as 7 (8 registers) or 32 virtual PARTIDs.\nIf MPAMIDR_EL1.VPMR_MAX == 0, there is only a single MPAMVPM<n>_EL2 register,\nMPAMVPM0_EL2.\nVirtual PARTID mapping is enabled by MPAMHCR_EL2.EL1_VPMEN for PARTIDs in\nMPAM1_EL1 and by MPAMHCR_EL2.EL0_VPMEN for PARTIDs in MPAM0_EL1.\nA virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only\nwhen the MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.",
	"MPAMVPM1_EL2" : "MPAMVPM1_EL2 provides mappings from virtual PARTIDs 4 - 7 to physical PARTIDs.\nMPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM0_EL2\nto MPAMVPM7_EL2 registers. VPMR_MAX can be as large as 7 (8 registers)\nor 32 virtual PARTIDs. If MPAMIDR_EL1.VPMR_MAX == 0, there is only a single\nMPAMVPM<n>_EL2 register, MPAMVPM0_EL2.\nVirtual PARTID mapping is enabled by MPAMHCR_EL2.EL1_VPMEN for PARTIDs in\nMPAM1_EL1 and by MPAMHCR_EL2.EL0_VPMEN for PARTIDs in MPAM0_EL1.\nA virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only\nwhen the MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.",
	"MPAMVPM2_EL2" : "MPAMVPM2_EL2 provides mappings from virtual PARTIDs 8 - 11 to physical PARTIDs.\nMPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM0_EL2\nto MPAMVPM7_EL2 registers. VPMR_MAX can be as large as 7 (8 registers)\nor 32 virtual PARTIDs. If MPAMIDR_EL1.VPMR_MAX == 0, there is only a single\nMPAMVPM<n>_EL2 register, MPAMVPM0_EL2.\nVirtual PARTID mapping is enabled by MPAMHCR_EL2.EL1_VPMEN for PARTIDs in\nMPAM1_EL1 and by MPAMHCR_EL2.EL0_VPMEN for PARTIDs in MPAM0_EL1.\nA virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only\nwhen the MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.",
	"MPAMVPM3_EL2" : "MPAMVPM3_EL2 provides mappings from virtual PARTIDs 12 - 15 to physical\nPARTIDs.\nMPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM<n>_EL2\nregisters. VPMR_MAX can be as large as 7 (8 registers) or 32 virtual PARTIDs.\nIf MPAMIDR_EL1.VPMR_MAX == 0, there is only a single MPAMVPM<n>_EL2 register,\nMPAMVPM0_EL2.\nVirtual PARTID mapping is enabled by MPAMHCR_EL2.EL1_VPMEN for PARTIDs in\nMPAM1_EL1 and by MPAMHCR_EL2.EL0_VPMEN for PARTIDs in MPAM0_EL1.\nA virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only\nwhen the MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.",
	"MPAMVPM4_EL2" : "MPAMVPM4_EL2 provides mappings from virtual PARTIDs 16 - 19 to physical\nPARTIDs.\nMPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM<n>_EL2\nregisters. VPMR_MAX can be as large as 7 (8 registers) or 32 virtual PARTIDs.\nIf MPAMIDR_EL1.VPMR_MAX == 0, there is only a single MPAMVPM<n>_EL2 register,\nMPAMVPM0_EL2.\nVirtual PARTID mapping is enabled by MPAMHCR_EL2.EL1_VPMEN for PARTIDs in\nMPAM1_EL1 and by MPAMHCR_EL2.EL0_VPMEN for PARTIDs in MPAM0_EL1.\nA virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only\nwhen the MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.",
	"MPAMVPM5_EL2" : "MPAMVPM5_EL2 provides mappings from virtual PARTIDs 20 - 23 to physical\nPARTIDs.\nMPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM<n>_EL2\nregisters. VPMR_MAX can be as large as 7 (8 registers) or 32 virtual PARTIDs.\nIf MPAMIDR_EL1.VPMR_MAX == 0, there is only a single MPAMVPM<n>_EL2 register,\nMPAMVPM0_EL2.\nVirtual PARTID mapping is enabled by MPAMHCR_EL2.EL1_VPMEN for PARTIDs in\nMPAM1_EL1 and by MPAMHCR_EL2.EL0_VPMEN for PARTIDs in MPAM0_EL1.\nA virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only\nwhen the MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.",
	"MPAMVPM6_EL2" : "MPAMVPM6_EL2 provides mappings from virtual PARTIDs 24 - 27 to physical\nPARTIDs.\nMPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM<n>_EL2\nregisters. VPMR_MAX can be as large as 7 (8 registers) or 32 virtual PARTIDs.\nIf MPAMIDR_EL1.VPMR_MAX == 0, there is only a single MPAMVPM<n>_EL2 register,\nMPAMVPM0_EL2.\nVirtual PARTID mapping is enabled by MPAMHCR_EL2.EL1_VPMEN for PARTIDs in\nMPAM1_EL1 and by MPAMHCR_EL2.EL0_VPMEN for PARTIDs in MPAM0_EL1.\nA virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only\nwhen the MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.",
	"MPAMVPM7_EL2" : "MPAMVPM7_EL2 provides mappings from virtual PARTIDs 28 - 31 to physical\nPARTIDs.\nMPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM<n>_EL2\nregisters. VPMR_MAX can be as large as 7 (8 registers) or 32 virtual PARTIDs.\nIf MPAMIDR_EL1.VPMR_MAX == 0, there is only a single MPAMVPM<n>_EL2 register,\nMPAMVPM0_EL2.\nVirtual PARTID mapping is enabled by MPAMHCR_EL2.EL1_VPMEN for PARTIDs in\nMPAM1_EL1 and by MPAMHCR_EL2.EL0_VPMEN for MPAM0_EL1.\nA virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only\nwhen the MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.",
	"MPAMVPMV_EL2" : "Valid bits for virtual PARTID mapping entries. Each bit m corresponds to\nvirtual PARTID mapping entry m in the MPAMVPM<n>_EL2 registers where n\n= m >> 2.",
	"MPIDR_EL1" : "In a multiprocessor system, provides an additional PE identification mechanism\nfor scheduling purposes.",
	"MVFR0_EL1" : "Describes the features provided by the AArch32 Advanced SIMD and Floating-point\nimplementation.\nMust be interpreted with MVFR1_EL1 and MVFR2_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"MVFR1_EL1" : "Describes the features provided by the AArch32 Advanced SIMD and Floating-point\nimplementation.\nMust be interpreted with MVFR0_EL1 and MVFR2_EL1.\nFor general information about the interpretation of the ID registers see\n.",
	"MVFR2_EL1" : "Describes the features provided by the AArch32 Advanced SIMD and Floating-point\nimplementation.\nMust be interpreted with MVFR0_EL1 and MVFR1_EL1.\nFor general information about the interpretation of the ID registers, see\n.",
	"NZCV" : "Allows access to the condition flags.",
	"OSDLR_EL1" : "Used to control the OS Double Lock.",
	"OSDTRRX_EL1" : "Used for save and restore of DBGDTRRX_EL0. It is a component of the Debug\nCommunications Channel.",
	"OSDTRTX_EL1" : "Used for save/restore of DBGDTRTX_EL0. It is a component of the Debug Communications\nChannel.",
	"OSECCR_EL1" : "Provides a mechanism for an operating system to access the contents of EDECCR\nthat are otherwise invisible to software, so it can save/restore the contents\nof EDECCR over powerdown on behalf of the external debugger.",
	"OSLAR_EL1" : "Used to lock or unlock the OS Lock.",
	"OSLSR_EL1" : "Provides the status of the OS Lock.",
	"PAN" : "Allows access to the Privileged Access Never bit.",
	"PAR_EL1" : "Returns the output address (OA) from an Address translation instruction\nthat executed successfully, or fault information if the instruction did\nnot execute successfully.",
	"PFAR_EL1" : "Records the faulting physical address for a synchronous External Abort,\nor SError exception taken to EL1.",
	"PFAR_EL2" : "Records the faulting physical address for a synchronous External Abort,\nor SError exception taken to EL2.",
	"PIRE0_EL1" : "Stage 1 Permission Indirection Register for unprivileged access of the EL1&0\ntranslation regime.",
	"PIRE0_EL2" : "Stage 1 Permission Indirection Register for unprivileged access of the EL2&0\ntranslation regime.",
	"PIR_EL1" : "Stage 1 Permission Indirection Register for privileged access of the EL1&0\ntranslation regime.",
	"PIR_EL2" : "Stage 1 Permission Indirection Register for privileged access of the EL2\nor EL2&0 translation regime.",
	"PIR_EL3" : "Stage 1 Permission Indirection Register for privileged access of the EL3\ntranslation regime.",
	"PM" : "Allows access to the PMU exception Mask bit.",
	"PMBIDR_EL1" : "Provides information to software as to whether the buffer can be programmed\nat the current Exception level.",
	"PMBLIMITR_EL1" : "Defines the upper limit for the profiling buffer, and enables the profiling\nbuffer",
	"PMBPTR_EL1" : "Defines the current write pointer for the profiling buffer.",
	"PMBSR_EL1" : "Provides syndrome information to software when the buffer is disabled because\nthe management interrupt has been raised.",
	"PMCCFILTR_EL0" : "Determines the modes in which the Cycle Counter, PMCCNTR_EL0, increments.",
	"PMCCNTR_EL0" : "Holds the value of the processor Cycle Counter, CCNT, that counts processor\nclock cycles. See  for more information.\nPMCCFILTR_EL0 determines the modes and states in which the PMCCNTR_EL0 can\nincrement.",
	"PMCCNTSVR_EL1" : "Captures the PMU Cycle counter, PMCCNTR_EL0.",
	"PMCEID0_EL0" : "Defines which Common architectural events and Common microarchitectural\nevents are implemented, or counted, using PMU events in the ranges 0x0000\nto 0x001F and 0x4000 to 0x401F.\nFor more information about the Common events and the use of the PMCEID<n>_EL0\nregisters see .",
	"PMCEID1_EL0" : "Defines which Common architectural events and Common microarchitectural\nevents are implemented, or counted, using PMU events in the ranges 0x0020\nto 0x003F and 0x4020 to 0x403F.\nFor more information about the Common events and the use of the PMCEID<n>_EL0\nregisters see .",
	"PMCNTENCLR_EL0" : "Disables the Cycle Count Register, PMCCNTR_EL0, and any implemented event\ncounters PMEVCNTR<n>_EL0. Reading this register shows which counters are\nenabled.",
	"PMCNTENSET_EL0" : "Enables the Cycle Count Register, PMCCNTR_EL0, and any implemented event\ncounters PMEVCNTR<n>_EL0. Reading this register shows which counters are\nenabled.",
	"PMCR_EL0" : "Provides details of the Performance Monitors implementation, including the\nnumber of counters implemented, and configures and controls the counters.",
	"PMECR_EL1" : "Provides EL1 configuration options for the Performance Monitors.",
	"PMIAR_EL1" : "Captures the address of the instruction generating a PMU exception.",
	"PMICFILTR_EL0" : "Configures the Instruction Counter.",
	"PMICNTR_EL0" : "If event counting is not prohibited and the instruction counter is enabled,\nthe counter increments for each architecturally-executed instruction, according\nto the configuration specified by PMICFILTR_EL0.",
	"PMICNTSVR_EL1" : "Captures the PMU Instruction counter, PMICNTR_EL0.",
	"PMINTENCLR_EL1" : "Disables the generation of interrupt requests or, when FEAT_EBEP is implemented,\nPMU exceptions on overflows from the instruction counter, PMICNTR_EL0,\nthe cycle counter, PMCCNTR_EL0, and the event counters PMEVCNTR<n>_EL0.\nReading the register shows which overflow interrupt requests or PMU exceptions\nare enabled.",
	"PMINTENSET_EL1" : "Enables the generation of interrupt requests or, when FEAT_EBEP is implemented,\nPMU exceptions on overflows from the instruction counter, PMICNTR_EL0,\nthe cycle counter, PMCCNTR_EL0, and the event counters PMEVCNTR<n>_EL0.\nReading the register shows which overflow interrupt requests or PMU exceptions\nare enabled.",
	"PMMIR_EL1" : "Describes Performance Monitors parameters specific to the implementation\nto software.",
	"PMOVSCLR_EL0" : "Contains the state of the overflow bit for the Cycle Count Register, PMCCNTR_EL0,\nand each of the implemented event counters PMEVCNTR<n>_EL0. Writing to\nthis register clears these bits.",
	"PMOVSSET_EL0" : "Sets the state of the overflow bit for the Cycle Count Register, PMCCNTR_EL0,\nand each of the implemented event counters PMEVCNTR<n>_EL0.",
	"PMSCR_EL1" : "Provides EL1 controls for Statistical Profiling.",
	"PMSCR_EL2" : "Provides EL2 controls for Statistical Profiling.",
	"PMSDSFR_EL1" : "Controls sample filtering by Data Source.",
	"PMSELR_EL0" : "Selects the current event counter PMEVCNTR<n>_EL1 or the cycle counter PMCCNTR.\nUsed in conjunction with PMXEVTYPER_EL0 to determine the event that increments\na selected counter, and the modes and states in which the selected counter\nincrements.\nUsed in conjunction with PMXEVCNTR_EL0 to determine the value of a selected\ncounter.",
	"PMSEVFR_EL1" : "Controls sample filtering by events. The overall filter is the logical AND\nof these filters. For example, if PMSEVFR_EL1.E[3] and PMSEVFR_EL1.E[5]\nare both set to 1, only samples that have both event 3 (Level 1 unified\nor data cache refill) and event 5 (TLB walk) set to 1 are recorded.",
	"PMSFCR_EL1" : "Controls sample filtering. The filter is the logical AND of the FL, FT and\nFE bits. For example, if FE == 1 and FT == 1 only samples including the\nselected operation types and the selected events will be recorded",
	"PMSICR_EL1" : "Software must write zero to PMSICR_EL1 before enabling sample profiling\nfor a sampling session. Software must then treat PMSICR_EL1 as an opaque,\n64-bit, read/write register used for context switches only.",
	"PMSIDR_EL1" : "Describes the Statistical Profiling implementation to software",
	"PMSIRR_EL1" : "Defines the interval between samples.",
	"PMSLATFR_EL1" : "Controls sample filtering by latency",
	"PMSNEVFR_EL1" : "Controls sample filtering by events. The overall inverted filter is the\nlogical OR of these filters. For example, if PMSNEVFR_EL1.E[3] and PMSNEVFR_EL1.E[5]\nare both set to 1, samples that have either event 3 (Level 1 unified or\ndata cache refill) or event 5 (TLB walk) set to 1 are not recorded.",
	"PMSSCR_EL1" : "Holds status information about the captured counters and provides a mechanism\nfor software to initiate a sample.",
	"PMSWINC_EL0" : "Increments a counter that is configured to count the Software increment\nevent, event 0x00. For more information, see .",
	"PMUACR_EL1" : "Enables or disables EL0 access to specfic Performance Monitors.",
	"PMUSERENR_EL0" : "Enables or disables EL0 access to the Performance Monitors.",
	"PMXEVCNTR_EL0" : "Reads or writes the value of the selected event counter, PMEVCNTR<n>_EL0.\nPMSELR_EL0.SEL determines which event counter is selected.",
	"PMXEVTYPER_EL0" : "When PMSELR_EL0.SEL selects an event counter, this accesses a PMEVTYPER<n>_EL0\nregister. When PMSELR_EL0.SEL selects the cycle counter, this accesses\nPMCCFILTR_EL0.",
	"PMZR_EL0" : "Zero the set of counters specified by the mask written to PMZR_EL0.",
	"POR_EL0" : "Stage 1 Permission Overlay Register for unprivileged access of EL1&0 or\nEL2&0 translation regime.",
	"POR_EL1" : "Stage 1 Permission Overlay Register for privileged access of the EL1&0 translation\nregime.",
	"POR_EL2" : "Stage 1 Permission Overlay Register for privileged access of the EL2 or\nEL2&0 translation regime.",
	"POR_EL3" : "Stage 1 Permission Overlay Register for privileged access of the EL3 translation\nregime.",
	"RCWMASK_EL1" : "Contains the mask used by RCW instructions.",
	"RCWSMASK_EL1" : "Contains the software mask used by RCWS instructions.",
	"" : "",
	"REVIDR_EL1" : "Provides implementation-specific minor revision information.",
	"RGSR_EL1" : "Random Allocation Tag Seed Register.",
	"RMR_EL1" : "When this register is implemented:",
	"RMR_EL2" : "When this register is implemented:",
	"RMR_EL3" : "If EL3 is the implemented and this register is implemented:",
	"RNDR" : "Random Number. Returns a 64-bit random number which is reseeded from the\nTrue Random Number source at an implementation defined rate.\nIf the hardware returns a genuine random number, PSTATE.NZCV is set to 0b0000.\nIf the instruction cannot return a genuine random number in a reasonable\nperiod of time, PSTATE.NZCV is set to 0b0100 and the data value returned\nis 0.",
	"RNDRRS" : "Reseeded Random Number. Returns a 64-bit random number which is reseeded\nfrom the True Random Number source immediately before the read of the random\nnumber.\nIf the hardware returns a genuine random number, PSTATE.NZCV is set to 0b0000.\nIf the instruction cannot return a genuine random number in a reasonable\nperiod of time, PSTATE.NZCV is set to 0b0100 and the data value returned\nis 0.\nWhen FEAT_RNG_TRAP is implemented and SCR_EL3.TRNDR is 1, reads of this\nregister are trapped to EL3.",
	"RVBAR_EL1" : "If EL1 is the highest Exception level implemented, contains the implementation\ndefined address that execution starts from after reset when executing in\nAArch64 state.",
	"RVBAR_EL2" : "If EL2 is the highest Exception level implemented, contains the implementation\ndefined address that execution starts from after reset when executing in\nAArch64 state.",
	"RVBAR_EL3" : "If EL3 is the highest Exception level implemented, contains the implementation\ndefined address that execution starts from after reset when executing in\nAArch64 state.",
	"S2PIR_EL2" : "Stage 2 Permission Indirection Register for EL1&0 translation regime.",
	"S2POR_EL1" : "Stage 2 Permission Overlay Register for EL1&0 translation regime.",
	"SCR_EL3" : "Defines the configuration of the current Security state. It specifies:",
	"SCTLR2_EL1" : "Provides top level control of the system, including its memory system, at\nEL1 and EL0.",
	"SCTLR2_EL2" : "Provides top level control of the system, including its memory system, at\nEL2.\nWhen  is implemented and the value of HCR_EL2.{E2H,TGE} is {1,1}, these\ncontrols also apply to execution at EL0.",
	"SCTLR2_EL3" : "Provides top level control of the system, including its memory system, at\nEL3.",
	"SCTLR_EL1" : "Provides top level control of the system, including its memory system, at\nEL1 and EL0.",
	"SCTLR_EL2" : "Provides top level control of the system, including its memory system, at\nEL2.\nWhen  is implemented, and the value of HCR_EL2.{E2H, TGE} is {1, 1}, these\ncontrols apply also to execution at EL0.",
	"SCTLR_EL3" : "Provides top level control of the system, including its memory system, at\nEL3.",
	"SCXTNUM_EL0" : "Provides a number that can be used to separate out different context numbers\nwith the EL0 exception level, for the purpose of protecting against side-channels\nusing branch prediction and similar resources.",
	"SCXTNUM_EL1" : "Provides a number that can be used to separate out different context numbers\nwith the EL1 exception level, for the purpose of protecting against side-channels\nusing branch prediction and similar resources.",
	"SCXTNUM_EL2" : "Provides a number that can be used to separate out different context numbers\nwith the EL2 exception level, for the purpose of protecting against side-channels\nusing branch prediction and similar resources.",
	"SCXTNUM_EL3" : "Provides a number that can be used to separate out different context numbers\nwith the EL3 exception level, for the purpose of protecting against side-channels\nusing branch prediction and similar resources.",
	"SDER32_EL2" : "Allows access to the AArch32 register SDER from Secure EL2 and EL3 only.",
	"SDER32_EL3" : "Allows access to the AArch32 register SDER from AArch64 state only. Its\nvalue has no effect on execution in AArch64 state.",
	"SMCR_EL1" : "This register controls aspects of Streaming SVE that are visible at Exception\nlevels EL1 and EL0.",
	"SMCR_EL2" : "This register controls aspects of Streaming SVE that are visible at Exception\nlevels EL2, EL1, and EL0.",
	"SMCR_EL3" : "This register controls aspects of Streaming SVE that are visible at all\nException levels.",
	"SMIDR_EL1" : "Provides additional identification mechanisms for scheduling purposes, for\na PE that supports Streaming SVE mode.",
	"SMPRIMAP_EL2" : "Maps the value in SMPRI_EL1 to a streaming execution priority value for\ninstructions executed at EL1 and EL0 in the same Security states as EL2.",
	"SMPRI_EL1" : "Configures the streaming execution priority for instructions executed on\na shared Streaming Mode Compute Unit (SMCU) when the PE is in Streaming\nSVE mode at any Exception Level.",
	"SPMACCESSR_EL1" : "Controls access to System PMUs from EL0.",
	"SPMACCESSR_EL2" : "Controls access to System PMUs from EL1 and EL0.",
	"SPMACCESSR_EL3" : "Controls access to System PMUs from EL2, EL1 and EL0.",
	"SPMCFGR_EL1" : "Describes the capabilities of System PMU <s>.",
	"SPMCNTENCLR_EL0" : "Disable event counters in System PMU <s>.",
	"SPMCNTENSET_EL0" : "Enables event counters in System PMU <s>.",
	"SPMCR_EL0" : "Main control register for System PMU <s>.",
	"SPMDEVAFF_EL1" : "For additional information, see the CoreSight Architecture Specification.\nFor a System PMU that has affinity with a single PE or a group of PEs, SPMDEVAFF_EL1\nis a copy of MPIDR_EL1 or part of MPIDR_EL1:\nFor example, if the group of PEs is a subset of the PEs at affinity level\n1 then all of the following are true:\nDepending on the implementation defined nature of the system, it might be\npossible that SPMDEVAFF_EL1 is read before system firmware has configured\nthe System PMU and/or the PE or group of PEs that the System PMU has affinity\nwith. When this is the case, SPMDEVAFF_EL1 reads as zero.",
	"SPMDEVARCH_EL1" : "Provides discovery information for System PMU <s>.",
	"SPMIIDR_EL1" : "Provides discovery information for System PMU <s>.",
	"SPMINTENCLR_EL1" : "Disables the generation of interrupt requests on overflows from event counters\nin System PMU <s>.",
	"SPMINTENSET_EL1" : "Enables the generation of interrupt requests on overflows from event counters\nin System PMU <s>.",
	"SPMOVSCLR_EL0" : "Clears the state of overflow bits for event counters in System PMU <s>.",
	"SPMOVSSET_EL0" : "Sets the state of overflow bits for event counters in System PMU <s>.",
	"SPMROOTCR_EL3" : "Controls observability of Root and Realm events by System PMU <s>.",
	"SPMSCR_EL1" : "Controls observability of Secure events by System PMU <s>, and optionally\ncontrols Secure attributes for message signaled interrupts and Non-secure\naccess to the performance monitor registers.",
	"SPMSELR_EL0" : "Selects the System PMU and event counter registers to access.",
	"SPSel" : "Allows the Stack Pointer to be selected between SP_EL0 and SP_ELx.",
	"SPSR_abt" : "Holds the saved process state when an exception is taken to Abort mode.",
	"SPSR_EL1" : "Holds the saved process state when an exception is taken to EL1.",
	"SPSR_EL2" : "Holds the saved process state when an exception is taken to EL2.",
	"SPSR_EL3" : "Holds the saved process state when an exception is taken to EL3.",
	"SPSR_fiq" : "Holds the saved process state when an exception is taken to FIQ mode.",
	"SPSR_irq" : "Holds the saved process state when an exception is taken to IRQ mode.",
	"SPSR_und" : "Holds the saved process state when an exception is taken to Undefined mode.",
	"SP_EL0" : "Holds the stack pointer associated with EL0. At higher Exception levels,\nthis is used as the current stack pointer when the value of SPSel.SP is\n0.",
	"SP_EL1" : "Holds the stack pointer associated with EL1. When executing at EL1, the\nvalue of SPSel.SP determines the current stack pointer:",
	"SP_EL2" : "Holds the stack pointer associated with EL2. When executing at EL2, the\nvalue of SPSel. SP determines the current stack pointer:",
	"SP_EL3" : "Holds the stack pointer associated with EL3. When executing at EL3, the\nvalue of SPSel.SP determines the current stack pointer:",
	"SSBS" : "Allows access to the Speculative Store Bypass Safe bit.",
	"SVCR" : "Controls Streaming SVE mode and SME behavior.",
	"TCO" : "When  is implemented, this register allows tag checks to be disabled globally.\nWhen  is not implemented, it is CONSTRAINED UNPREDICTABLE whether this register\nis RES0 or behaves as if  is implemented.",
	"TCR2_EL1" : "The control register for stage 1 of the EL1&0 translation regime.",
	"TCR2_EL2" : "The control register for stage 1 of the EL2&0 translation regime.",
	"TCR_EL1" : "The control register for stage 1 of the EL1&0 translation regime.",
	"TCR_EL2" : "The control register for stage 1 of the EL2, or EL2&0, translation regime:",
	"TCR_EL3" : "The control register for stage 1 of the EL3 translation regime.",
	"TFSRE0_EL1" : "Holds accumulated Tag Check Faults occurring in EL0 that are not taken precisely.",
	"TFSR_EL1" : "Holds accumulated Tag Check Faults occurring in EL1 that are not taken precisely.",
	"TFSR_EL2" : "Holds accumulated Tag Check Faults occurring in EL2 that are not taken precisely.",
	"TFSR_EL3" : "Holds accumulated Tag Check Faults occurring in EL3 that are not taken precisely.",
	"ALLE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 or stage 2 translation table entry, from any level\nof the translation table walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation applies to entries with any VMID.\nThe invalidation only applies to the PE that executes this System instruction.\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ALLE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 or stage 2 translation table entry, from any level\nof the translation table walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation applies to entries with any VMID.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ALLE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 or stage 2 translation table entry, from any level\nof the translation table walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation applies to entries with any VMID.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ALLE2" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation only applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ALLE2IS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ALLE2OS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ALLE3" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nThe entry would be required to translate an address using the EL3 translation\nregime.\nThe invalidation applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ALLE3IS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nThe entry would be required to translate an address using the EL3 translation\nregime.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ALLE3OS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nThe entry would be required to translate an address using the EL3 translation\nregime.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ASIDE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 translation table entry.\nThe entry would be used for the specified ASID, and either:\nIs from a level of lookup above the final level.\nIs a non-global entry from the final level of lookup.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate an address using the EL1&0 translation\nregime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ASIDE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 translation table entry.\nThe entry would be used for the specified ASID, and either:\nIs from a level of lookup above the final level.\nIs a non-global entry from the final level of lookup.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate an address using the EL1&0 translation\nregime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"ASIDE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 translation table entry.\nThe entry would be used for the specified ASID, and either:\nIs from a level of lookup above the final level.\nIs a non-global entry from the final level of lookup.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate an address using the EL1&0 translation\nregime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"IPAS2E1" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from any level\nof the translation table walk.\nOr the entry is a 64-bit stage 2 only translation table entry, from any\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to the PE that executes this System instruction.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"IPAS2E1IS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from any level\nof the translation table walk.\nOr the entry is a 64-bit stage 2 only translation table entry, from any\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"IPAS2E1OS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from any level\nof the translation table walk.\nOr the entry is a 64-bit stage 2 only translation table entry, from any\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"IPAS2LE1" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from the final\nlevel of the translation table walk.\nOr the entry is a 64-bit stage 2 only translation table entry, from the\nfinal level of the translation table walk, if TTL[3:2] is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to the PE that executes this System instruction.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"IPAS2LE1IS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from the final\nlevel of the translation table walk.\nOr the entry is a 64-bit stage 2 only translation table entry, from the\nfinal level of the translation table walk, if TTL[3:2] is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"IPAS2LE1OS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from the final\nlevel of the translation table walk.\nOr the entry is a 64-bit stage 2 only translation table entry, from the\nfinal level of the translation table walk, if TTL[3:2] is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"PAALL" : "Invalidates cached copies of GPT entries from TLBs. Details:\nThe invalidation applies to TLB entries containing GPT information that\nrelates to a physical address.\nThe invalidation applies to all TLB entries containing GPT information.\nThe invalidation affects only the TLBs for the PE executing the operation.\nThe full set of TLB maintenance instructions that invalidate cached GPT\nentries is: TLBI PAALL, TLBI PAALLOS, TLBI RPALOS, and TLBI RPAOS.\nThese instructions have the same ordering, observability, and completion\nbehavior as all other TLBI instructions.",
	"PAALLOS" : "Invalidates cached copies of GPT entries from TLBs. Details:\nThe invalidation applies to TLB entries containing GPT information that\nrelates to a physical address.\nThe invalidation applies to all TLB entries containing GPT information.\nThe invalidation affects all TLBs in the Outer Shareable domain.\nThe full set of TLB maintenance instructions that invalidate cached GPT\nentries is: TLBI PAALL, TLBI PAALLOS, TLBI RPALOS, and TLBI RPAOS.\nThese instructions have the same ordering, observability, and completion\nbehavior as all other TLBI instructions.",
	"RIPAS2E1" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from any level\nof the translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 2 only translation table entry, from any\nlevel of the translation table walk, if TTL is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RIPAS2E1IS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from any level\nof the translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 2 only translation table entry, from any\nlevel of the translation table walk, if TTL is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RIPAS2E1OS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from any level\nof the translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 2 only translation table entry, from any\nlevel of the translation table walk, if TTL is 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RIPAS2LE1" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from the leaf\nlevel of the translation table walk, indicated by the TTL hint.\nOr if FEAT_D128 is implemented, and the entry is a 64-bit stage 2 only translation\ntable entry, from the leaf level of the translation table walk, if TTL\nis 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation only applies to the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RIPAS2LE1IS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from the leaf\nlevel of the translation table walk, indicated by the TTL hint.\nOr if FEAT_D128 is implemented, and the entry is a 64-bit stage 2 only translation\ntable entry, from the leaf level of the translation table walk, if TTL\nis 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RIPAS2LE1OS" : "If EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 2 only translation table entry, from the leaf\nlevel of the translation table walk, indicated by the TTL hint.\nOr if FEAT_D128 is implemented, and the entry is a 64-bit stage 2 only translation\ntable entry, from the leaf level of the translation table walk, if TTL\nis 0b00.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe entry would be used with the current VMID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nThe invalidation is not required to apply to caching structures that combine\nstage 1 and stage 2 translation table entries.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RPALOS" : "Invalidates cached copies of GPT entries from TLBs. Details:\nThe invalidation applies to TLB entries containing GPT information that\nrelates to a physical address.\nThe invalidation affects all TLBs in the Outer Shareable domain.\nInvalidates TLB entries containing GPT information from the final level\nof the GPT walk that relates to the supplied physical address.\nInvalidations are range-based, invalidating TLB entries starting from the\naddress in BaseADDR, within the range as specified by SIZE.\nThe full set of TLB maintenance instructions that invalidate cached GPT\nentries is: TLBI PAALL, TLBI PAALLOS, TLBI RPALOS, and TLBI RPAOS.\nThese instructions have the same ordering, observability, and completion\nbehavior as all other TLBI instructions.",
	"RPAOS" : "Invalidates cached copies of GPT entries from TLBs. Details:\nThe invalidation applies to TLB entries containing GPT information that\nrelates to a physical address.\nThe invalidation affects all TLBs in the Outer Shareable domain.\nInvalidates TLB entries containing GPT information from all levels of the\nGPT walk that relates to the supplied physical address.\nInvalidations are range-based, invalidating TLB entries starting from the\naddress in BaseADDR, within the range as specified by SIZE.\nThe full set of TLB maintenance instructions that invalidate cached GPT\nentries is: TLBI PAALL, TLBI PAALLOS, TLBI RPALOS, and TLBI RPAOS.\nThese instructions have the same ordering, observability, and completion\nbehavior as all other TLBI instructions.",
	"RVAAE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, from any level\nof the translation table walk, if TTL is 0b00.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAAE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, from any level\nof the translation table walk, if TTL is 0b00.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAAE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, from any level\nof the translation table walk, if TTL is 0b00.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAALE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the leaf level\nof the translation table walk, indicated by the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, from the leaf\nlevel of the translation table walk, if TTL is 0b00.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAALE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the leaf level\nof the translation table walk, indicated by the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, from the leaf\nlevel of the translation table walk, if TTL is 0b00.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAALE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the leaf level\nof the translation table walk, indicated by the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, from the leaf\nlevel of the translation table walk, if TTL is 0b00.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange, and one of the following applies:\nThe entry is from a level of lookup above the final level and matches the\nspecified ASID.\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.",
	"RVAE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange, and one of the following applies:\nThe entry is from a level of lookup above the final level and matches the\nspecified ASID.\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.",
	"RVAE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange, and one of the following applies:\nThe entry is from a level of lookup above the final level and matches the\nspecified ASID.\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.",
	"RVAE2" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any VA   in the range determined by\nthe formula [BaseADDR <= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)]\nusing the EL2 or EL2&0 translation regime, as determined by the current\nvalue of the HCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from any level of the translation table\nwalk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is from a level of the translation table walk above the final\nlevel and matches the specified ASID.\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAE2IS" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any VA   in the range determined by\nthe formula [BaseADDR <= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)]\nusing the EL2 or EL2&0 translation regime, as determined by the current\nvalue of the HCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from any level of the translation table\nwalk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is from a level of the translation table walk above the final\nlevel and matches the specified ASID.\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAE2OS" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any VA   in the range determined by\nthe formula [BaseADDR <= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)]\nusing the EL2 or EL2&0 translation regime, as determined by the current\nvalue of the HCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from any level of the translation table\nwalk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is from a level of the translation table walk above the final\nlevel and matches the specified ASID.\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAE3" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is 64-bit a stage 1 translation table entry, from any level\nof the translation table walk, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange using the EL3 translation regime.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation applies to the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAE3IS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is 64-bit a stage 1 translation table entry, from any level\nof the translation table walk, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange using the EL3 translation regime.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVAE3OS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is 64-bit a stage 1 translation table entry, from any level\nof the translation table walk, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange using the EL3 translation regime.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange, and one of the following applies:\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nFor more information about the architectural requirements for this System\ninstruction, see .\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange, and one of the following applies:\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange, and one of the following applies:\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate any of the VAs in the specified\naddress range using the EL1&0 translation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE2" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any VA   in the range determined by\nthe formula [BaseADDR <= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)]\nusing the EL2 or EL2&0 translation regime, as determined by the current\nvalue of the HCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from the final level of the translation\ntable walk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE2IS" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any VA   in the range determined by\nthe formula [BaseADDR <= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)]\nusing the EL2 or EL2&0 translation regime, as determined by the current\nvalue of the HCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from the final level of the translation\ntable walk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE2OS" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk up to the level indicated in the TTL hint.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL is 0b00.\nThe entry would be used to translate any VA   in the range determined by\nthe formula [BaseADDR <= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)]\nusing the EL2 or EL2&0 translation regime, as determined by the current\nvalue of the HCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from the final level of the translation\ntable walk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE3" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk up to the level indicated in the TTL hint.\nOr the entry is 64-bit a stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange using the EL3 translation regime.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation applies to the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE3IS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk up to the level indicated in the TTL hint.\nOr the entry is 64-bit a stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange using the EL3 translation regime.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"RVALE3OS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk up to the level indicated in the TTL hint.\nOr the entry is 64-bit a stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL is 0b00.\nThe entry would be used to translate any of the VAs in the specified address\nrange using the EL3 translation regime.\nThe entry is within the address range determined by the formula [BaseADDR\n<= VA < BaseADDR + ((NUM +1)*2(5*SCALE +1) * Translation_Granule_Size)].\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nFor 128-bit translation table entry, the range of addresses invalidated\nis UNPREDICTABLE when Block or Page size corresponding to TTL and TG, for\nthe translation system is not aligned.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAAE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk.\nOr the entry is a 64-bit stage 1 translation table entry, from any level\nof the translation table walk, if TTL is 0b00.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAAE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk.\nOr the entry is a 64-bit stage 1 translation table entry, from any level\nof the translation table walk, if TTL[3:2] is 0b00.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFrom Armv8.4, when  a TLB maintenance instruction is generated to the Secure\nEL1&0 translation regime and is defined to pass a VMID argument, or would\nbe defined to pass a VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAAE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk.\nOr the entry is a 64-bit stage 1 translation table entry, from any level\nof the translation table walk, if TTL[3:2] is 0b00.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAALE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk.\nOr the entry is a 64-bit stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAALE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk.\nOr the entry is a 64-bit stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFrom Armv8.4, when  a TLB maintenance instruction is generated to the Secure\nEL1&0 translation regime and is defined to pass a VMID argument, or would\nbe defined to pass a VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAALE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk.\nOr the entry is a 64-bit stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 and EL2&0 translation regimes, the invalidation applies to\nboth global entries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be used to translate the specified VA, and one of the following\napplies:\nThe entry is from a level of lookup above the final level and matches the\nspecified ASID.\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be used to translate the specified VA, and one of the following\napplies:\nThe entry is from a level of lookup above the final level and matches the\nspecified ASID.\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFrom Armv8.4, when  a TLB maintenance instruction is generated to the Secure\nEL1&0 translation regime and is defined to pass a VMID argument, or would\nbe defined to pass a VMID argument if SCR_EL3.EEL2==1, then:\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be used to translate the specified VA, and one of the following\napplies:\nThe entry is from a level of lookup above the final level and matches the\nspecified ASID.\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE2" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be required to translate the specified VA  using the EL2\nor EL2&0 translation regime, as determined by the current value of the\nHCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from any level of the translation table\nwalk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is from a level of the translation table walk above the final\nlevel and matches the specified ASID.\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE2IS" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be required to translate the specified VA  using the EL2\nor EL2&0 translation regime, as determined by the current value of the\nHCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from any level of the translation table\nwalk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is from a level of the translation table walk above the final\nlevel and matches the specified ASID.\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE2OS" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be required to translate the specified VA  using the EL2\nor EL2&0 translation regime, as determined by the current value of the\nHCR_EL2.E2H bit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from any level of the translation table\nwalk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is from a level of the translation table walk above the final\nlevel and matches the specified ASID.\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE3" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk.\nOr the entry is 64-bit a stage 1 translation table entry, from any level\nof the translation table walk, if TTL[3:2] is 0b00.\nThe entry would be used to translate the specified VA using the EL3 translation\nregime.\nThe invalidation applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE3IS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk.\nOr the entry is 64-bit a stage 1 translation table entry, from any level\nof the translation table walk, if TTL[3:2] is 0b00.\nThe entry would be used to translate the specified VA using the EL3 translation\nregime.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VAE3OS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from any level of\nthe translation table walk.\nOr the entry is 64-bit a stage 1 translation table entry, from any level\nof the translation table walk, if TTL[3:2] is 0b00.\nThe entry would be used to translate the specified VA using the EL3 translation\nregime.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be used to translate the specified VA, and one of the following\napplies:\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be used to translate the specified VA, and one of the following\napplies:\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFrom Armv8.4, when  a TLB maintenance instruction is generated to the Secure\nEL1&0 translation regime and is defined to pass a VMID argument, or would\nbe defined to pass a VMID argument if SCR_EL3.EEL2==1, then:\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be used to translate the specified VA, and one of the following\napplies:\nThe entry is a global entry from the final level of lookup.\nThe entry is a non-global entry from the final level of lookup that matches\nthe specified ASID.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE2" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be used to translate the specified VA  using the EL2 or\nEL2&0 translation regime, as determined by the current value of the HCR_EL2.E2H\nbit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from the final level of the translation\ntable walk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE2IS" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 64-bit stage 1 translation table entry.\nOr if FEAT_D128 is implemented, and the entry is a 128-bit stage 1 translation\ntable entry, if TTL[3:2] is 0b00.\nThe entry would be used to translate the specified VA  using the EL2 or\nEL2&0 translation regime, as determined by the current value of the HCR_EL2.E2H\nbit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from the final level of the translation\ntable walk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE2OS" : "When EL2 is implemented and enabled in the current Security state, invalidates\ncached copies of translation table entries from TLBs that meet all the\nfollowing requirements:\nThe entry is a 128-bit stage 1 translation table entry.\nOr the entry is a 64-bit stage 1 translation table entry, if TTL[3:2] is\n0b00.\nThe entry would be used to translate the specified VA  using the EL2 or\nEL2&0 translation regime, as determined by the current value of the HCR_EL2.E2H\nbit, for the Security state.\nIf HCR_EL2.E2H == 0, the entry is from the final level of the translation\ntable walk.\nIf HCR_EL2.E2H == 1, one of the following applies:\nThe entry is a global entry from the final level of the translation table\nwalk.\nThe entry is a non-global entry from the final level of the translation\ntable walk that matches the specified ASID.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE3" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk.\nOr the entry is 64-bit a stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nThe entry would be used to translate the specified VA using the EL3 translation\nregime.\nThe invalidation applies to the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE3IS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk.\nOr the entry is 64-bit a stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nThe entry would be used to translate the specified VA using the EL3 translation\nregime.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VALE3OS" : "If EL3 is implemented, invalidates cached copies of translation table entries\nfrom TLBs that meet all the following requirements:\nThe entry is a 128-bit stage 1 translation table entry, from the final level\nof the translation table walk.\nOr the entry is 64-bit a stage 1 translation table entry, from the final\nlevel of the translation table walk, if TTL[3:2] is 0b00.\nThe entry would be used to translate the specified VA using the EL3 translation\nregime.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VMALLE1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to the PE that executes this System instruction.\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VMALLE1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFrom Armv8.4, when  a TLB maintenance instruction is generated to the Secure\nEL1&0 translation regime and is defined to pass a VMID argument, or would\nbe defined to pass a VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VMALLE1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 translation table entry, from any level of the translation\ntable walk.\nWhen EL2 is implemented and enabled in the current Security state:\nWhen EL2 is not implemented or is disabled in the current Security state,\nthe entry would be required to translate the specified VA using the EL1&0\ntranslation regime for the Security state.\nThe Security state is indicated by the value of  SCR_EL3.NS if  is not implemented,\nor SCR_EL3.{NSE, NS} if  is implemented.\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VMALLS12E1" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 or stage 2 translation table entry, from any level\nof the translation table walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation applies to the PE that executes this System instruction.\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VMALLS12E1IS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 or stage 2 translation table entry, from any level\nof the translation table walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation applies to all PEs in the same Inner Shareable shareability\ndomain as the PE that executes this System instruction.\nFrom Armv8.4, when  a TLB maintenance instruction is generated to the Secure\nEL1&0 translation regime and is defined to pass a VMID argument, or would\nbe defined to pass a VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"VMALLS12E1OS" : "Invalidates cached copies of translation table entries from TLBs that meet\nall the following requirements:\nThe entry is a stage 1 or stage 2 translation table entry, from any level\nof the translation table walk.\nIf  is implemented, one of the following applies:\nIf  is not implemented, one of the following applies:\nThe invalidation applies to all PEs in the same Outer Shareable shareability\ndomain as the PE that executes this System instruction.\nWhen  a TLB maintenance instruction is generated to the Secure EL1&0 translation\nregime and is defined to pass a VMID argument, or would be defined to pass\na VMID argument if SCR_EL3.EEL2==1, then:\nFor the EL1&0 translation regimes, the invalidation applies to both global\nentries and non-global entries with any ASID.\nIf  is implemented, the nXS variant of this System instruction is defined.\nBoth variants perform the same invalidation, but the TLBI System instruction\nwithout the nXS qualifier waits for all memory accesses using in-scope\nold translation information to complete before it is considered complete.\nThe TLBI System instruction with the nXS qualifier is considered complete\nwhen the subset of these memory accesses with XS attribute set to 0 are\ncomplete.",
	"TPIDR2_EL0" : "Provides a location where SME-aware software executing at EL0 can store\nthread identifying information, for context management purposes.\nThe PE makes no use of this register.",
	"TPIDRRO_EL0" : "Provides a location where software executing at EL1 or higher can store\nthread identifying information that is visible to software executing at\nEL0, for OS management purposes.\nThe PE makes no use of this register.",
	"TPIDR_EL0" : "Provides a location where software executing at EL0 can store thread identifying\ninformation, for OS management purposes.\nThe PE makes no use of this register.",
	"TPIDR_EL1" : "Provides a location where software executing at EL1 can store thread identifying\ninformation, for OS management purposes.\nThe PE makes no use of this register.",
	"TPIDR_EL2" : "Provides a location where software executing at EL2 can store thread identifying\ninformation, for OS management purposes.\nThe PE makes no use of this register.",
	"TPIDR_EL3" : "Provides a location where software executing at EL3 can store thread identifying\ninformation, for OS management purposes.\nThe PE makes no use of this register.",
	"TRBBASER_EL1" : "Defines the base address for the trace buffer.",
	"TRBIDR_EL1" : "Describes constraints on using the Trace Buffer Unit to software, including\nwhether the Trace Buffer Unit can be programmed at the current Exception\nlevel.",
	"TRBLIMITR_EL1" : "Defines the top address for the trace buffer, and controls the trace buffer\nmodes and enable.",
	"TRBMAR_EL1" : "Controls Trace Buffer Unit accesses to memory.\nIf the trace buffer pointers specify virtual addresses, the address properties\nare defined by the translation tables and this register is ignored.",
	"TRBMPAM_EL1" : "Defines the PARTID, PMG, and MPAM_SP values used by the trace buffer unit\nin external mode.",
	"TRBPTR_EL1" : "Defines the current write pointer for the trace buffer.",
	"TRBSR_EL1" : "Provides syndrome information to software for a trace buffer management\nevent.",
	"TRBTRG_EL1" : "Specifies the number of bytes of trace to capture following a Detected Trigger\nbefore a Trigger Event.",
	"TRCAUTHSTATUS" : "Provides information about the state of the implementation defined authentication\ninterface for debug.\nFor additional information, see the CoreSight Architecture Specification.",
	"TRCAUXCTLR" : "The function of this register is implementation defined.",
	"TRCBBCTLR" : "Controls the regions in the memory map where branch broadcasting is active.",
	"TRCCCCTLR" : "Set the threshold value for cycle counting.",
	"TRCCIDCCTLR0" : "Contains Context identifier mask values for the TRCCIDCVR<n> registers,\nfor n = 0 to 3.",
	"TRCCIDCCTLR1" : "Contains Context identifier mask values for the TRCCIDCVR<n> registers,\nfor n = 4 to 7.",
	"TRCCLAIMCLR" : "In conjunction with TRCCLAIMSET, provides Claim Tag bits that can be separately\nset and cleared to indicate whether functionality is in use by a debug\nagent.\nFor additional information, see the CoreSight Architecture Specification.",
	"TRCCLAIMSET" : "In conjunction with TRCCLAIMCLR, provides Claim Tag bits that can be separately\nset and cleared to indicate whether functionality is in use by a debug\nagent.\nFor additional information, see the CoreSight Architecture Specification.",
	"TRCCONFIGR" : "Controls the tracing options.",
	"TRCDEVARCH" : "Provides discovery information for the component.\nFor additional information, see the CoreSight Architecture Specification.",
	"TRCDEVID" : "Provides discovery information for the component.\nFor additional information, see the CoreSight Architecture Specification.",
	"TRCEVENTCTL0R" : "Controls the generation of ETEEvents.",
	"TRCEVENTCTL1R" : "Controls the behavior of the ETEEvents that TRCEVENTCTL0R selects.",
	"TRCIDR0" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR1" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR10" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR11" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR12" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR13" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR2" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR3" : "Returns the base architecture of the trace unit.",
	"TRCIDR4" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR5" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR6" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR7" : "Returns the tracing capabilities of the trace unit.",
	"TRCIDR8" : "Returns the maximum speculation depth of the instruction trace element stream.",
	"TRCIDR9" : "Returns the tracing capabilities of the trace unit.",
	"TRCIMSPEC0" : "TRCIMSPEC0 shows the presence of any implementation defined features, and\nprovides an interface to enable the features that are provided.",
	"TRCIT" : "Generates an instrumentation packet in the trace.",
	"TRCITECR_EL1" : "Provides EL1 controls for Trace Instrumentation.",
	"TRCITECR_EL2" : "Provides EL2 controls for Trace Instrumentation.",
	"TRCITEEDCR" : "Controls instrumentation trace filtering.",
	"TRCOSLSR" : "Returns the status of the Trace OS Lock.",
	"TRCPRGCTLR" : "Enables the trace unit.",
	"TRCQCTLR" : "Controls when Q elements are enabled.",
	"TRCRSR" : "Use this to set, or read, the status of the resources.",
	"TRCSEQRSTEVR" : "Moves the Sequencer to state 0 when a programmed resource event occurs.",
	"TRCSEQSTR" : "Use this to set, or read, the Sequencer state.",
	"TRCSTALLCTLR" : "Enables trace unit functionality that prevents trace unit buffer overflows.",
	"TRCSTATR" : "Returns the trace unit status.",
	"TRCSYNCPR" : "Controls how often trace protocol synchronization requests occur.",
	"TRCTRACEIDR" : "Sets the trace ID for instruction trace.",
	"TRCTSCTLR" : "Controls the insertion of global timestamps in the trace stream.",
	"TRCVICTLR" : "Controls instruction trace filtering.",
	"TRCVIIECTLR" : "Use this to select, or read, the Address Range Comparators for the ViewInst\ninclude/exclude function.",
	"TRCVIPCSSCTLR" : "Use this to select, or read, which PE Comparator Inputs can control the\nViewInst start/stop function.",
	"TRCVISSCTLR" : "Use this to select, or read, the Single Address Comparators for the ViewInst\nstart/stop function.",
	"TRCVMIDCCTLR0" : "Virtual Context Identifier Comparator mask values for the TRCVMIDCVR<n>\nregisters, where n=0-3.",
	"TRCVMIDCCTLR1" : "Virtual Context Identifier Comparator mask values for the TRCVMIDCVR<n>\nregisters, where n=4-7.",
	"TRFCR_EL1" : "Provides EL1 controls for Trace.",
	"TRFCR_EL2" : "Provides EL2 controls for Trace.",
	"TTBR0_EL1" : "Holds the base address of the translation table for the initial lookup for\nstage 1 of the translation of an address from the lower VA range in the\nEL1&0 translation regime, and other information for this translation regime.",
	"TTBR0_EL2" : "When HCR_EL2.E2H is 0, holds the base address of the translation table for\nthe initial lookup for stage 1 of an address translation in the EL2 translation\nregime, and other information for this translation regime.\nWhen HCR_EL2.E2H is 1, holds the base address of the translation table for\nthe initial lookup for stage 1 of the translation of an address from the\nlower VA range in the EL2&0 translation regime, and other information for\nthis translation regime.",
	"TTBR0_EL3" : "Holds the base address of the translation table for the initial lookup for\nstage 1 of an address translation in the EL3 translation regime, and other\ninformation for this translation regime.",
	"TTBR1_EL1" : "Holds the base address of the translation table for the initial lookup for\nstage 1 of the translation of an address from the higher VA range in the\nEL1&0 stage 1 translation regime, and other information for this translation\nregime.",
	"TTBR1_EL2" : "When HCR_EL2.E2H is 1, holds the base address of the translation table for\nthe initial lookup for stage 1 of the translation of an address from the\nhigher VA range in the EL2&0 translation regime, and other information\nfor this translation regime.\nWhen HCR_EL2.E2H is 0, the contents of this register are ignored by the\nPE, except for a direct read or write of the register.",
	"UAO" : "Allows access to the User Access Override bit.",
	"VBAR_EL1" : "Holds the vector base address for any exception that is taken to EL1.",
	"VBAR_EL2" : "Holds the vector base address for any exception that is taken to EL2.",
	"VBAR_EL3" : "Holds the vector base address for any exception that is taken to EL3.",
	"VDISR_EL2" : "Records that a virtual SError interrupt has been consumed by an ESB instruction\nexecuted at EL1.\nAn indirect write to VDISR_EL2 made by an ESB instruction does not require\nan explicit synchronization operation for the value written to be observed\nby a direct read of one of the following registers occurring in program\norder after the ESB instruction:",
	"VMECID_A_EL2" : "Alternate MECID for EL1&0 stage 2 translation regime.",
	"VMECID_P_EL2" : "Primary MECID for EL1&0 stage 2 translation regime.",
	"VMPIDR_EL2" : "Holds the value of the Virtualization Multiprocessor ID. This is the value\nreturned by EL1 reads of MPIDR_EL1.",
	"VNCR_EL2" : "When  is implemented, holds the base address that is used to define the\nmemory location that is accessed by transformed reads and writes of System\nregisters.",
	"VPIDR_EL2" : "Holds the value of the Virtualization Processor ID. This is the value returned\nby EL1 reads of MIDR_EL1.",
	"VSESR_EL2" : "Provides the syndrome value reported to software on taking a virtual SError\ninterrupt exception to EL1, or on executing an ESB instruction at EL1.\nWhen the virtual SError interrupt injected using HCR_EL2.VSE is taken to\nEL1 using AArch64, then the syndrome value is reported in ESR_EL1.\nWhen the virtual SError interrupt injected using HCR_EL2.VSE is taken to\nEL1 using AArch32, then the syndrome value is reported in DFSR.{AET, ExT}\nand the remainder of DFSR is set as defined by VMSAv8-32. For more information,\nsee .\nWhen the virtual SError interrupt injected using HCR_EL2.VSE is deferred\nby an ESB instruction, then the syndrome value is written to VDISR_EL2.",
	"VSTCR_EL2" : "The control register for stage 2 of the Secure EL1&0 translation regime.",
	"VSTTBR_EL2" : "The base register for stage 2 of the Secure EL1&0 translation regime. Holds\nthe base address of the translation table for the initial lookup for stage\n2 of an address translation in the Secure EL1&0 translation regime, and\nother information for this translation stage.",
	"VTCR_EL2" : "The control register for stage 2 of the EL1&0 translation regime.",
	"VTTBR_EL2" : "Holds the base address of the translation table for the initial lookup for\nstage 2 of an address translation in the EL1&0 translation regime, and\nother information for this translation regime.",
	"ZCR_EL1" : "This register controls aspects of SVE visible at Exception levels EL1 and\nEL0.",
	"ZCR_EL2" : "This register controls aspects of SVE visible at Exception levels EL2, EL1,\nand EL0.",
	"ZCR_EL3" : "This register controls aspects of SVE visible at all Exception levels.",
	"TEECR32_EL1" : "Allows access to the AArch32 register TEECR from AArch64 state only.\nIts value has no effect on execution in AArch64 state.\nThis register is part of the Legacy feature registers functional group",
	"TEEHBR32_EL1" : "Allows access to the AArch32 register TEEHBR from AArch64 state only.\nIts value has no effect on execution in AArch64 state.\nThis register is part of the Legacy feature registers functional group"
}

HINTS_REGEX =
{
	"AMEVCNTR0[0-9]{1,2}_EL0" : "Provides access to the architected activity monitor event counters.",
	"AMEVCNTR1[0-9]{1,2}_EL0" : "Provides access to the auxiliary activity monitor event counters.",
	"AMEVCNTVOFF0[0-9]{1,2}_EL2" : "Holds the 64-bit virtual offset for architected activity monitor events.",
	"AMEVCNTVOFF1[0-9]{1,2}_EL2" : "Holds the 64-bit virtual offset for auxiliary activity monitor events.",
	"AMEVTYPER0[0-9]{1,2}_EL0" : "Provides information on the events that an architected activity monitor\nevent counter AMEVCNTR0<n>_EL0 counts.",
	"AMEVTYPER1[0-9]{1,2}_EL0" : "Provides information on the events that an auxiliary activity monitor event\ncounter AMEVCNTR1<n>_EL0 counts.",
	"BRBINF[0-9]{1,2}_EL1" : "The information for Branch record n + (BRBFCR_EL1.BANK * 32).",
	"BRBSRC[0-9]{1,2}_EL1" : "The source address of Branch record n + (BRBFCR_EL1.BANK * 32).",
	"BRBTGT[0-9]{1,2}_EL1" : "The target address of Branch record n + (BRBFCR_EL1.BANK * 32).",
	"DBGBCR[0-9]{1,2}_EL1" : "Holds control information for a breakpoint. Forms breakpoint n together\nwith value register DBGBVR<n>_EL1.",
	"DBGBVR[0-9]{1,2}_EL1" : "Holds a virtual address, or a VMID and/or a context ID, for use in breakpoint\nmatching. Forms breakpoint n together with control register DBGBCR<n>_EL1.",
	"DBGWCR[0-9]{1,2}_EL1" : "Holds control information for a watchpoint. Forms watchpoint n together\nwith value register DBGWVR<n>_EL1.",
	"DBGWVR[0-9]{1,2}_EL1" : "Holds a data address value for use in watchpoint matching. Forms watchpoint\nn together with control register DBGWCR<n>_EL1.",
	"ICC_AP0R[0-9]{1,2}_EL1" : "Provides information about Group 0 active priorities.",
	"ICC_AP1R[0-9]{1,2}_EL1" : "Provides information about Group 1 active priorities.",
	"ICH_AP0R[0-9]{1,2}_EL2" : "Provides information about Group 0 virtual active priorities for EL2.",
	"ICH_AP1R[0-9]{1,2}_EL2" : "Provides information about Group 1 virtual active priorities for EL2.",
	"ICH_LR[0-9]{1,2}_EL2" : "Provides interrupt context information for the virtual CPU interface.",
	"ICV_AP0R[0-9]{1,2}_EL1" : "Provides information about virtual Group 0 active priorities.",
	"ICV_AP1R[0-9]{1,2}_EL1" : "Provides information about virtual Group 1 active priorities.",
	"PMEVCNTR[0-9]{1,2}_EL0" : "Holds event counter n, which counts events, where n is 0 to 30.",
	"PMEVCNTSVR[0-9]{1,2}_EL1" : "Captures the PMU Event counter <n>, PMEVCNTR<n>_EL0.",
	"PMEVTYPER[0-9]{1,2}_EL0" : "Configures event counter n, where n is 0 to 30.",
	"S1_[0-9]{1,2}_C[0-9]{1,2}_C[0-9]{1,2}_[0-9]{1,2}" : "This area of the System instruction encoding space is reserved for implementation\ndefined System instructions.",
	"S3_[0-9]{1,2}_C[0-9]{1,2}_C[0-9]{1,2}_[0-9]{1,2}" : "This area of the instruction set space is reserved for implementation defined\nregisters.",
	"SPMCGCR[0-9]{1,2}_EL1" : "Describes the configuration of counter groups in System PMU <s>.",
	"SPMEVCNTR[0-9]{1,2}_EL0" : "Event counter <n> in System PMU <s>, where n is 0 to 63.",
	"SPMEVFILT2R[0-9]{1,2}_EL0" : "With SPMEVTYPER<n>_EL0 and SPMEVFILTR<n>_EL0, configures when event counter\nSPMEVCNTR<n>_EL0 in System PMU <s> increments.\nThe contents of this register are implementation defined. For more information,\nsee SPMEVTYPER<n>_EL0.",
	"SPMEVFILTR[0-9]{1,2}_EL0" : "With SPMEVTYPER<n>_EL0 and SPMEVFILT2R<n>_EL0, configures when event counter\nSPMEVCNTR<n>_EL0 in System PMU <s> increments.\nThe contents of this register are implementation defined. For more information,\nsee SPMEVTYPER<n>_EL0.",
	"SPMEVTYPER[0-9]{1,2}_EL0" : "With SPMEVFILTR<n>_EL0 and SPMEVFILT2R<n>_EL0, configures when event counter\nSPMEVCNTR<n>_EL0 in System PMU <s> increments.\nThe contents of this register are implementation defined. An Event Type\nSelect Register typically contains:",
	"TRCACATR[0-9]{1,2}" : "Defines the type of access for the corresponding TRCACVR<n> Register. This\nregister configures the context type, Exception levels, alignment, masking\nthat is applied by the Address Comparator, and how the Address Comparator\nbehaves when it is one half of an Address Range Comparator.",
	"TRCACVR[0-9]{1,2}" : "Contains the address value.",
	"TRCCIDCVR[0-9]{1,2}" : "Contains a Context identifier value.",
	"TRCCNTCTLR[0-9]{1,2}" : "Controls the operation of Counter <n>.",
	"TRCCNTRLDVR[0-9]{1,2}" : "This sets or returns the reload count value for Counter <n>.",
	"TRCCNTVR[0-9]{1,2}" : "This sets or returns the value of Counter <n>.",
	"TRCEXTINSELR[0-9]{1,2}" : "Use this to set, or read, which External Inputs are resources to the trace\nunit.\nThe name TRCEXTINSELR is an alias of TRCEXTINSELR0.",
	"TRCIMSPEC[0-9]{1,2}" : "These registers might return information that is specific to an implementation,\nor enable features specific to an implementation to be programmed. The\nproduct Technical Reference Manual describes these registers.",
	"TRCRSCTLR[0-9]{1,2}" : "Controls the selection of the resources in the trace unit.",
	"TRCSEQEVR[0-9]{1,2}" : "Moves the Sequencer state:",
	"TRCSSCCR[0-9]{1,2}" : "Controls the corresponding Single-shot Comparator Control resource.",
	"TRCSSCSR[0-9]{1,2}" : "Returns the status of the corresponding Single-shot Comparator Control.",
	"TRCSSPCICR[0-9]{1,2}" : "Returns the status of the corresponding Single-shot Comparator Control.",
	"TRCVMIDCVR[0-9]{1,2}" : "Contains the Virtual Context Identifier Comparator value."
}

