#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10a0420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10a00a0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x10d53d0 .functor NOT 1, L_0x1110440, C4<0>, C4<0>, C4<0>;
L_0x1110220 .functor XOR 2, L_0x1110050, L_0x1110180, C4<00>, C4<00>;
L_0x1110330 .functor XOR 2, L_0x1110220, L_0x1110290, C4<00>, C4<00>;
v0x10fd480_0 .net *"_ivl_10", 1 0, L_0x1110290;  1 drivers
v0x10fd580_0 .net *"_ivl_12", 1 0, L_0x1110330;  1 drivers
v0x10fd660_0 .net *"_ivl_2", 1 0, L_0x110ffb0;  1 drivers
v0x10fd720_0 .net *"_ivl_4", 1 0, L_0x1110050;  1 drivers
v0x10fd800_0 .net *"_ivl_6", 1 0, L_0x1110180;  1 drivers
v0x10fd930_0 .net *"_ivl_8", 1 0, L_0x1110220;  1 drivers
v0x10fda10_0 .var "clk", 0 0;
v0x10fdab0_0 .net "f_dut", 0 0, L_0x110f1b0;  1 drivers
v0x10fdb50_0 .net "f_ref", 0 0, L_0x110e480;  1 drivers
v0x10fdbf0_0 .net "g_dut", 0 0, L_0x110fdc0;  1 drivers
v0x10fdc90_0 .net "g_ref", 0 0, L_0x10a3fa0;  1 drivers
v0x10fdd30_0 .net "resetn", 0 0, v0x10fa960_0;  1 drivers
v0x10fddd0_0 .var/2u "stats1", 223 0;
v0x10fde70_0 .var/2u "strobe", 0 0;
v0x10fdf10_0 .net "tb_match", 0 0, L_0x1110440;  1 drivers
v0x10fdfb0_0 .net "tb_mismatch", 0 0, L_0x10d53d0;  1 drivers
v0x10fe070_0 .net "x", 0 0, v0x10faa30_0;  1 drivers
v0x10fe220_0 .net "y", 0 0, v0x10fab30_0;  1 drivers
L_0x110ffb0 .concat [ 1 1 0 0], L_0x10a3fa0, L_0x110e480;
L_0x1110050 .concat [ 1 1 0 0], L_0x10a3fa0, L_0x110e480;
L_0x1110180 .concat [ 1 1 0 0], L_0x110fdc0, L_0x110f1b0;
L_0x1110290 .concat [ 1 1 0 0], L_0x10a3fa0, L_0x110e480;
L_0x1110440 .cmp/eeq 2, L_0x110ffb0, L_0x1110330;
S_0x10c17b0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x10a00a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x10c1990 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x10c19d0 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x10c1a10 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x10c1a50 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x10c1a90 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x10c1ad0 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x10c1b10 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x10c1b50 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x10c1b90 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x10a3dc0 .functor OR 1, L_0x110e750, L_0x110ea00, C4<0>, C4<0>;
L_0x10a3fa0 .functor OR 1, L_0x10a3dc0, L_0x110ecc0, C4<0>, C4<0>;
v0x10d55c0_0 .net *"_ivl_0", 31 0, L_0x10fe310;  1 drivers
L_0x7fec846030a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10d5660_0 .net *"_ivl_11", 27 0, L_0x7fec846030a8;  1 drivers
L_0x7fec846030f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x10a3e30_0 .net/2u *"_ivl_12", 31 0, L_0x7fec846030f0;  1 drivers
v0x10a4010_0 .net *"_ivl_14", 0 0, L_0x110e750;  1 drivers
v0x10f9530_0 .net *"_ivl_16", 31 0, L_0x110e8c0;  1 drivers
L_0x7fec84603138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10f9660_0 .net *"_ivl_19", 27 0, L_0x7fec84603138;  1 drivers
L_0x7fec84603180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x10f9740_0 .net/2u *"_ivl_20", 31 0, L_0x7fec84603180;  1 drivers
v0x10f9820_0 .net *"_ivl_22", 0 0, L_0x110ea00;  1 drivers
v0x10f98e0_0 .net *"_ivl_25", 0 0, L_0x10a3dc0;  1 drivers
v0x10f99a0_0 .net *"_ivl_26", 31 0, L_0x110ec20;  1 drivers
L_0x7fec846031c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10f9a80_0 .net *"_ivl_29", 27 0, L_0x7fec846031c8;  1 drivers
L_0x7fec84603018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10f9b60_0 .net *"_ivl_3", 27 0, L_0x7fec84603018;  1 drivers
L_0x7fec84603210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x10f9c40_0 .net/2u *"_ivl_30", 31 0, L_0x7fec84603210;  1 drivers
v0x10f9d20_0 .net *"_ivl_32", 0 0, L_0x110ecc0;  1 drivers
L_0x7fec84603060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x10f9de0_0 .net/2u *"_ivl_4", 31 0, L_0x7fec84603060;  1 drivers
v0x10f9ec0_0 .net *"_ivl_8", 31 0, L_0x110e610;  1 drivers
v0x10f9fa0_0 .net "clk", 0 0, v0x10fda10_0;  1 drivers
v0x10fa060_0 .net "f", 0 0, L_0x110e480;  alias, 1 drivers
v0x10fa120_0 .net "g", 0 0, L_0x10a3fa0;  alias, 1 drivers
v0x10fa1e0_0 .var "next", 3 0;
v0x10fa2c0_0 .net "resetn", 0 0, v0x10fa960_0;  alias, 1 drivers
v0x10fa380_0 .var "state", 3 0;
v0x10fa460_0 .net "x", 0 0, v0x10faa30_0;  alias, 1 drivers
v0x10fa520_0 .net "y", 0 0, v0x10fab30_0;  alias, 1 drivers
E_0x10b9960 .event anyedge, v0x10fa380_0, v0x10fa460_0, v0x10fa520_0;
E_0x10b9e10 .event posedge, v0x10f9fa0_0;
L_0x10fe310 .concat [ 4 28 0 0], v0x10fa380_0, L_0x7fec84603018;
L_0x110e480 .cmp/eq 32, L_0x10fe310, L_0x7fec84603060;
L_0x110e610 .concat [ 4 28 0 0], v0x10fa380_0, L_0x7fec846030a8;
L_0x110e750 .cmp/eq 32, L_0x110e610, L_0x7fec846030f0;
L_0x110e8c0 .concat [ 4 28 0 0], v0x10fa380_0, L_0x7fec84603138;
L_0x110ea00 .cmp/eq 32, L_0x110e8c0, L_0x7fec84603180;
L_0x110ec20 .concat [ 4 28 0 0], v0x10fa380_0, L_0x7fec846031c8;
L_0x110ecc0 .cmp/eq 32, L_0x110ec20, L_0x7fec84603210;
S_0x10fa6a0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x10a00a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x10fa870_0 .net "clk", 0 0, v0x10fda10_0;  alias, 1 drivers
v0x10fa960_0 .var "resetn", 0 0;
v0x10faa30_0 .var "x", 0 0;
v0x10fab30_0 .var "y", 0 0;
E_0x10b9700/0 .event negedge, v0x10f9fa0_0;
E_0x10b9700/1 .event posedge, v0x10f9fa0_0;
E_0x10b9700 .event/or E_0x10b9700/0, E_0x10b9700/1;
S_0x10fac30 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x10a00a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x10fae10 .param/l "A" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x10fae50 .param/l "B" 0 4 12, +C4<00000000000000000000000000000001>;
P_0x10fae90 .param/l "G1" 0 4 16, +C4<00000000000000000000000000000101>;
P_0x10faed0 .param/l "G2" 0 4 17, +C4<00000000000000000000000000000110>;
P_0x10faf10 .param/l "P0" 0 4 18, +C4<00000000000000000000000000000111>;
P_0x10faf50 .param/l "P1" 0 4 19, +C4<00000000000000000000000000001000>;
P_0x10faf90 .param/l "S0" 0 4 13, +C4<00000000000000000000000000000010>;
P_0x10fafd0 .param/l "S1" 0 4 14, +C4<00000000000000000000000000000011>;
P_0x10fb010 .param/l "S10" 0 4 15, +C4<00000000000000000000000000000100>;
L_0x10c2480 .functor OR 1, L_0x110f500, L_0x110f770, C4<0>, C4<0>;
L_0x10d5440 .functor OR 1, L_0x10c2480, L_0x110fbe0, C4<0>, C4<0>;
v0x10fb6c0_0 .net *"_ivl_0", 31 0, L_0x110ef40;  1 drivers
L_0x7fec84603330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10fb7a0_0 .net/2u *"_ivl_10", 0 0, L_0x7fec84603330;  1 drivers
v0x10fb880_0 .net *"_ivl_14", 31 0, L_0x110f390;  1 drivers
L_0x7fec84603378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10fb970_0 .net *"_ivl_17", 27 0, L_0x7fec84603378;  1 drivers
L_0x7fec846033c0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x10fba50_0 .net/2u *"_ivl_18", 31 0, L_0x7fec846033c0;  1 drivers
v0x10fbb80_0 .net *"_ivl_20", 0 0, L_0x110f500;  1 drivers
v0x10fbc40_0 .net *"_ivl_22", 31 0, L_0x110f640;  1 drivers
L_0x7fec84603408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10fbd20_0 .net *"_ivl_25", 27 0, L_0x7fec84603408;  1 drivers
L_0x7fec84603450 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x10fbe00_0 .net/2u *"_ivl_26", 31 0, L_0x7fec84603450;  1 drivers
v0x10fbee0_0 .net *"_ivl_28", 0 0, L_0x110f770;  1 drivers
L_0x7fec84603258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10fbfa0_0 .net *"_ivl_3", 27 0, L_0x7fec84603258;  1 drivers
v0x10fc080_0 .net *"_ivl_31", 0 0, L_0x10c2480;  1 drivers
v0x10fc140_0 .net *"_ivl_32", 31 0, L_0x110f950;  1 drivers
L_0x7fec84603498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10fc220_0 .net *"_ivl_35", 27 0, L_0x7fec84603498;  1 drivers
L_0x7fec846034e0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x10fc300_0 .net/2u *"_ivl_36", 31 0, L_0x7fec846034e0;  1 drivers
v0x10fc3e0_0 .net *"_ivl_38", 0 0, L_0x110fbe0;  1 drivers
L_0x7fec846032a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x10fc4a0_0 .net/2u *"_ivl_4", 31 0, L_0x7fec846032a0;  1 drivers
v0x10fc690_0 .net *"_ivl_41", 0 0, L_0x10d5440;  1 drivers
L_0x7fec84603528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x10fc750_0 .net/2u *"_ivl_42", 0 0, L_0x7fec84603528;  1 drivers
L_0x7fec84603570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10fc830_0 .net/2u *"_ivl_44", 0 0, L_0x7fec84603570;  1 drivers
v0x10fc910_0 .net *"_ivl_6", 0 0, L_0x110f0c0;  1 drivers
L_0x7fec846032e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x10fc9d0_0 .net/2u *"_ivl_8", 0 0, L_0x7fec846032e8;  1 drivers
v0x10fcab0_0 .net "clk", 0 0, v0x10fda10_0;  alias, 1 drivers
v0x10fcb50_0 .net "f", 0 0, L_0x110f1b0;  alias, 1 drivers
v0x10fcc10_0 .net "g", 0 0, L_0x110fdc0;  alias, 1 drivers
v0x10fccd0_0 .var "next_state", 3 0;
v0x10fcdb0_0 .net "resetn", 0 0, v0x10fa960_0;  alias, 1 drivers
v0x10fcea0_0 .var "state", 3 0;
v0x10fcf80_0 .net "x", 0 0, v0x10faa30_0;  alias, 1 drivers
v0x10fd070_0 .net "y", 0 0, v0x10fab30_0;  alias, 1 drivers
E_0x10dbaa0 .event anyedge, v0x10fcea0_0, v0x10fa460_0, v0x10fa520_0;
E_0x10fb660/0 .event negedge, v0x10fa2c0_0;
E_0x10fb660/1 .event posedge, v0x10f9fa0_0;
E_0x10fb660 .event/or E_0x10fb660/0, E_0x10fb660/1;
L_0x110ef40 .concat [ 4 28 0 0], v0x10fcea0_0, L_0x7fec84603258;
L_0x110f0c0 .cmp/eq 32, L_0x110ef40, L_0x7fec846032a0;
L_0x110f1b0 .functor MUXZ 1, L_0x7fec84603330, L_0x7fec846032e8, L_0x110f0c0, C4<>;
L_0x110f390 .concat [ 4 28 0 0], v0x10fcea0_0, L_0x7fec84603378;
L_0x110f500 .cmp/eq 32, L_0x110f390, L_0x7fec846033c0;
L_0x110f640 .concat [ 4 28 0 0], v0x10fcea0_0, L_0x7fec84603408;
L_0x110f770 .cmp/eq 32, L_0x110f640, L_0x7fec84603450;
L_0x110f950 .concat [ 4 28 0 0], v0x10fcea0_0, L_0x7fec84603498;
L_0x110fbe0 .cmp/eq 32, L_0x110f950, L_0x7fec846034e0;
L_0x110fdc0 .functor MUXZ 1, L_0x7fec84603570, L_0x7fec84603528, L_0x10d5440, C4<>;
S_0x10fd260 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x10a00a0;
 .timescale -12 -12;
E_0x10db780 .event anyedge, v0x10fde70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10fde70_0;
    %nor/r;
    %assign/vec4 v0x10fde70_0, 0;
    %wait E_0x10db780;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10fa6a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fa960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10faa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fab30_0, 0, 1;
    %wait E_0x10b9e10;
    %wait E_0x10b9e10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10fa960_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10b9700;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x10fa960_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x10fab30_0, 0;
    %assign/vec4 v0x10faa30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x10c17b0;
T_2 ;
    %wait E_0x10b9e10;
    %load/vec4 v0x10fa2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x10fa380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x10fa1e0_0;
    %assign/vec4 v0x10fa380_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x10c17b0;
T_3 ;
Ewait_0 .event/or E_0x10b9960, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x10fa380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x10fa460_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x10fa460_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x10fa460_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x10fa520_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x10fa520_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x10fa1e0_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x10fac30;
T_4 ;
    %wait E_0x10fb660;
    %load/vec4 v0x10fcdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x10fcea0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x10fccd0_0;
    %assign/vec4 v0x10fcea0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10fac30;
T_5 ;
    %wait E_0x10dbaa0;
    %load/vec4 v0x10fcea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x10fcf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
T_5.11 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x10fcf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
T_5.13 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x10fcf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
T_5.15 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x10fd070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
T_5.17 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x10fd070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
T_5.19 ;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x10fccd0_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x10a00a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fda10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fde70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x10a00a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x10fda10_0;
    %inv;
    %store/vec4 v0x10fda10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x10a00a0;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10fa870_0, v0x10fdfb0_0, v0x10fda10_0, v0x10fdd30_0, v0x10fe070_0, v0x10fe220_0, v0x10fdb50_0, v0x10fdab0_0, v0x10fdc90_0, v0x10fdbf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x10a00a0;
T_9 ;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x10a00a0;
T_10 ;
    %wait E_0x10b9700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10fddd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fddd0_0, 4, 32;
    %load/vec4 v0x10fdf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fddd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10fddd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fddd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x10fdb50_0;
    %load/vec4 v0x10fdb50_0;
    %load/vec4 v0x10fdab0_0;
    %xor;
    %load/vec4 v0x10fdb50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fddd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fddd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x10fdc90_0;
    %load/vec4 v0x10fdc90_0;
    %load/vec4 v0x10fdbf0_0;
    %xor;
    %load/vec4 v0x10fdc90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fddd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x10fddd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fddd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/2013_q2bfsm/iter0/response8/top_module.sv";
