Avci, U., Kumar, A., Liu, H., and Tiwari, S. 2004. Back-gated SOI technology: Power-adaptive logic and non-volatile memory using identical processing. In Proceedings of the 34th European Solid-State Device Research Conference. IEEE, Los Alamitos, CA.
Paul Beckett, A low-power reconfigurable logic array based on double-gate transistors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.115-123, February 2008[doi>10.1109/TVLSI.2007.912024]
Beckett, P. and Goldstein, S. C. 2005. Why area might reduce power in nanoscale CMOS. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'05). IEEE, Los Alamitos, CA, 2329--2332.
Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, p.141-150, January 01, 2002, Melbourne, Victoria, Australia
Vaughn Betz , Jonathan Rose, How Much Logic Should Go in an FPGA Logic Block?, IEEE Design & Test, v.15 n.1, p.10-15, January 1998[doi>10.1109/54.655177]
Azeez J. Bhavnagarwala , Blanca L. Austin , Keith A. Bowman , James D. Meindl, A minimum total power methodology for projecting limits on CMOS GSI, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.235-251, June 2000[doi>10.1109/92.845891]
Bowman, K. A., Austin, B. L., Eble, J. C., Tang, X., and Meindl, J. D. 1999. A physical alpha-power law MOSFET model. IEEE J. Solid-State Circuits 34, 10, 1410--1414.
R. P. Brent , H. T. Kung, The Area-Time Complexity of Binary Multiplication, Journal of the ACM (JACM), v.28 n.3, p.521-534, July 1981[doi>10.1145/322261.322269]
Chandrakasan, A. P. and Brodersen, R. W. 1995. Minimizing power consumption in digital CMOS circuits. Proc. IEEE 83, 498--523.
Chandrakasan, A. P., Sheng, S., and Brodersen, R. W. 1992. Low-power cmos digital design. IEEE J. Solid-State Circuits 27, 4, 473--484.
Chen, K., Hu, C., Fang, P., Lin, M. R., and Wollesen, D. L. 1997. Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects. IEEE Trans. Electron Devices 44, 11, 1951--1957.
Clark, L. T., Hoffman, E. J., Miller, J., Biyani, M., Luyun, L., Strazdus, S., Morrow, M., Velarde, K. E., and Yarch, M. A. 2001. An embedded 32b microprocessor core for low-power and high-performance applications. IEEE J. of Solid-State Circuits 36, 11, 1599--608.
N. J. Collier , J. R. A. Cleaver, Novel dual-gate HEMT utilising multiple split gates, Microelectronic Engineering, 41-42, p.457-460, Mar. 1998[doi>10.1016/S0167-9317(98)00106-3]
Hoang Q. Dao , Bart R. Zeydel , Vojin G. Oklobdija, Architectural Considerations for Energy Efficiency, Proceedings of the 2005 International Conference on Computer Design, p.13-16, October 02-05, 2005[doi>10.1109/ICCD.2005.26]
de Dinechin, F. 2000. The price of routing in FPGAs. J. Universal Comput. Sci. 6, 2, 227--239.
Andre DeHon, Reconfigurable Architectures for General-Purpose Computing, Massachusetts Institute of Technology, Cambridge, MA, 1996
M. Flynn, Area - Time - Power and Design effort: the basic tradeoffs in Application Specific Systems, Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, p.3, July 23-25, 2005
Michael J. Flynn , Patrick Hung, Microprocessor Design Issues: Thoughts on the Road Ahead, IEEE Micro, v.25 n.3, p.16-31, May 2005[doi>10.1109/MM.2005.56]
Fu, S. 2001. Cost performance optimization of microprocessors. Ph.D. Thesis, Computer Systems Laboratory, Department of Electrical Engineering, Stanford University.
Ieong, M., Jones, E., Kanarsky, T., Ren, Z., Dokumaci, O., Roy, R., Shi, L., Furukawa, T., Taur, Y., Miller, R., and Wong, H.-S. 2001. Experimental evaluation of carrier transport and device design for planar symmetric/asymmetric double-gate/ground-plane CMOSFETS. In Proceedings of International Electron Devices Meeting (IEDM'01). IEEE, Los Alamitos, CA, 6.1--6.4.
Ko, P. K., Huang, J., Liu, Z., and Hu, C. 1993. BSIM3 for analog and digital circuit simulation. In Proceedings of the IEEE Symposium on VLSI Technology CAD. IEEE, Los Alamitos, CA, 400--429.
Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, January 2002
Lundstrom, M. and Ren, Z. 2002. Essential physics of carrier transport in nanoscale mosfets. IEEE Trans. Electron Devices 49, 1, 133--141.
Munteanu, D. and Autran, J. L. 2003. Two-dimensional modeling of quantum ballistic transport in ultimate double-gate SOI devices. Solid-State Electr. 47, 1219--1225.
Ohtou, T., Nagumo, T., and Hiramoto, T. 2005. Short channel characteristics of variable body factor fully depleted silicon on insulator metal oxide semiconductor field effect transistors. Jpn. J. Appl. Phys. 44, 6A, 3885--3888.
Paul I PÃ©nzes , Alain J. Martin, Energy-delay efficiency of VLSI computations, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA[doi>10.1145/505306.505330]
Ptm. 2006. Predictive technology models. Nanoscale Integration and Modeling (NIMO) Group. http://www.eas.asu.edu/ptm/
Sridhar Rajagopal , Joseph R. Cavallaro , Scott Rixner, Design Space Exploration for Real-Time Embedded Stream Processors, IEEE Micro, v.24 n.4, p.54-66, July 2004[doi>10.1109/MM.2004.25]
Rose, J., Francis, R. J., Lewis, D., and Chow, P. 1990. Architectures of field-programmable gate arrays: The effect of logic functionality on area efficiency. IEEE J. Solid-State Circuits 25, 5, 1217--25.
Sakurai, T. and Newton, A. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circuits 25, 2, 584--594.
Semiconductor Industry Association. 2005. International Technology Roadmap for Semiconductors. http://public.itrs.net/Common/2005ITRS/Home2005.htm.
Atsushi Takahara , Toshiaki Miyazaki , Takahiro Murooka , Masaru Katayama , Kazuhiro Hayashi , Akihiro Tsutsui , Takaki Ichimori , Ken-nosuke Fukami, More wires and fewer LUTs: a design methodology for FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.12-19, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275113]
C. D. Thompson, Area-time complexity for VLSI, Proceedings of the eleventh annual ACM symposium on Theory of computing, p.81-88, April 30-May 02, 1979, Atlanta, Georgia, USA[doi>10.1145/800135.804401]
Jeffrey D Ullma, Computational Aspects of VLSI, W. H. Freeman & Co., New York, NY, 1984
VHDL-AMS. 1999. IEEE standard VHDL analog and mixed-signal extensions. IEEE Standard 1076.1-1999. IEEE, Los Alamitos, CA.
Yang, I. Y., Vieri, C., Chandrakasan, A., and Antoniadis, D. A. 1997. Back-gated CMOS on SOIAS for dynamic threshold voltage control. IEEE Trans. Electron Devices 44, 5, 822--831.
Victor Zyuban, Unified architecture level energy-efficiency metric, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA[doi>10.1145/505306.505313]
Victor Zyuban , Philip Strenski, Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566451]
