\hypertarget{group__GPIO__17XX__40XX}{}\section{C\+H\+IP\+: L\+P\+C17xx/40xx G\+P\+IO driver}
\label{group__GPIO__17XX__40XX}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+IO port (G\+P\+I\+O\+\_\+\+P\+O\+RT) for L\+P\+C175x\+\_\+6x, L\+P\+C177x\+\_\+8x and L\+P\+C407x\+\_\+8x. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__GPIO__17XX__40XX_gab4525a5821aedad3e12d4fcdfb760c69}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+I\+TS}~32
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga94367ee41db6fa49cfba6605324e8d07}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit to the low state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga260a25e615613c663745ed72203dd7a6}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO)
\begin{DoxyCompactList}\small\item\em De-\/\+Initialize G\+P\+IO block. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIO__17XX__40XX_gaa5b183d37e81118b37b30a71279c032b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get all G\+P\+IO pin states but mask via the M\+A\+SK register. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group__GPIO__17XX__40XX_ga5f36fe1a2c2b2eb958133c27cb65bee5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO direction for a single G\+P\+IO pin. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group__GPIO__17XX__40XX_ga9f0e35190f01c706564a88f1f88cf716}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get a G\+P\+IO pin state via the G\+P\+IO byte register. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIO__17XX__40XX_ga06f22d0dfeb6a06b8280df9bead0fc4b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO direction for a all G\+P\+IO pins. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIO__17XX__40XX_ga6b8d692c29a4d64326130bd237826a4b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO port mask value used for G\+P\+IO masked read and write. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIO__17XX__40XX_ga14c7161208fed3f7ac4e62953353ab9b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get all G\+P\+IO raw pin states (does not bypass masking on this chip!) \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_gaeaca39372c8ff9f288243a20dd2259ce}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO)
\begin{DoxyCompactList}\small\item\em Initialize G\+P\+IO block. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group__GPIO__17XX__40XX_ga8f436d49d7737db583aa4e71bc21937b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t bit)
\begin{DoxyCompactList}\small\item\em Read a G\+P\+IO direction (out or in) \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group__GPIO__17XX__40XX_ga74ca55b747c3a51c1ae3e47645da0c75}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Read a G\+P\+IO state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group__GPIO__17XX__40XX_gaadfa7274313165ae6dec004a125a1bcf}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num)
\begin{DoxyCompactList}\small\item\em Read current bit states for the selected port. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_gacc2acb3d50b47954b25ef0ac439993d8}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value, uint8\+\_\+t out)
\begin{DoxyCompactList}\small\item\em Set Direction for a G\+P\+IO port. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga45e5422fd37f991f4ff46cdc0090efb4}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Set all G\+P\+IO pin states, but mask via the M\+A\+SK register. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_gac384ba462a45291528e95945c3273772}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin, bool output)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga0c20af0c6b9cee61714643bef6614485}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin to an input. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_gadd0450341df62f7e13ee57cd249fe2a2}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin to an output. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga1447549f6e88a29b5589326f177d4a96}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set an individual G\+P\+IO output pin to the high state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga0e06760450b8e7a2c71920b06bcd6286}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set an individual G\+P\+IO output pin to the low state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga2d8db9f0a52f061d64e8cada713ae03e}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO pin state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga5437e5a8ae2ce7662b605f9961aad8f5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Toggle an individual G\+P\+IO output pin to the opposite state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga6ceffe51a34be90a077b22657b1f90f0}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask, bool out\+Set)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input or output. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga09e433572db2ec8a3e30e508ee5bcbd0}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_gaeeb23db039b2bf56ed96a9d6112fab69}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an output. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_gaee2115e847a281cf3da40209ce6336c8}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO port mask value for G\+P\+IO masked read and write. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga8a9b2dd9c70e835b718c2edc5b9701af}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Set selected G\+P\+IO output pins to the high state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga2f85c3b0c7a48d68a508a0f94f6e691e}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Set selected G\+P\+IO output pins to the low state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga095eb3a5396553fa88997b4cfd21e644}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Set all G\+P\+IO raw pin states (does not bypass masking on this chip!) \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga88bed30fb124192d45c7bed021636643}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit to the high state. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga4b726d64407e21f40d4fc23f16da04ab}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t bit, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO direction. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__GPIO__17XX__40XX_ga4ce4cce2499df5cee49a591ee5be6a48}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit} (\hyperlink{structLPC__GPIO__T}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t pin, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit state. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+I\+TS@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+I\+TS}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+I\+TS@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+I\+TS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+I\+TS}{GPIO_PORT_BITS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+\+B\+I\+TS~32}\hypertarget{group__GPIO__17XX__40XX_gab4525a5821aedad3e12d4fcdfb760c69}{}\label{group__GPIO__17XX__40XX_gab4525a5821aedad3e12d4fcdfb760c69}


Definition at line 44 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Function Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value)}{Chip_GPIO_ClearValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port\+Num, }
\item[{uint32\+\_\+t}]{bit\+Value}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga94367ee41db6fa49cfba6605324e8d07}{}\label{group__GPIO__17XX__40XX_ga94367ee41db6fa49cfba6605324e8d07}


Set a G\+P\+IO port/bit to the low state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port\+Num} & \+: port number \\
\hline
{\em bit\+Value} & \+: bit(s) in the port to set low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 436 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 0


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O)}{Chip_GPIO_DeInit(LPC_GPIO_T *pGPIO)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga260a25e615613c663745ed72203dd7a6}{}\label{group__GPIO__17XX__40XX_ga260a25e615613c663745ed72203dd7a6}


De-\/\+Initialize G\+P\+IO block. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 74 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 1




Here is the caller graph for this function\+:
% FIG 2


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port)}{Chip_GPIO_GetMaskedPortValue(LPC_GPIO_T *pGPIO, uint8_t port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_gaa5b183d37e81118b37b30a71279c032b}{}\label{group__GPIO__17XX__40XX_gaa5b183d37e81118b37b30a71279c032b}


Get all G\+P\+IO pin states but mask via the M\+A\+SK register. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Current (masked) state of all G\+P\+IO pins 
\end{DoxyReturn}


Definition at line 342 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 3


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+I\+R(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin)}{Chip_GPIO_GetPinDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga5f36fe1a2c2b2eb958133c27cb65bee5}{}\label{group__GPIO__17XX__40XX_ga5f36fe1a2c2b2eb958133c27cb65bee5}


Get G\+P\+IO direction for a single G\+P\+IO pin. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to get direction for \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true if the G\+P\+IO is an output, false if input 
\end{DoxyReturn}


Definition at line 202 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 4


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin)}{Chip_GPIO_GetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga9f0e35190f01c706564a88f1f88cf716}{}\label{group__GPIO__17XX__40XX_ga9f0e35190f01c706564a88f1f88cf716}


Get a G\+P\+IO pin state via the G\+P\+IO byte register. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to get state for \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true if the G\+P\+IO is high, false if low 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function replaces \hyperlink{group__GPIO__17XX__40XX_ga74ca55b747c3a51c1ae3e47645da0c75}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit()} 
\end{DoxyNote}


Definition at line 119 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 5


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+I\+R(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port)}{Chip_GPIO_GetPortDIR(LPC_GPIO_T *pGPIO, uint8_t port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga06f22d0dfeb6a06b8280df9bead0fc4b}{}\label{group__GPIO__17XX__40XX_ga06f22d0dfeb6a06b8280df9bead0fc4b}


Get G\+P\+IO direction for a all G\+P\+IO pins. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
a bitfield containing the input and output states for each pin 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
For pins 0..n, a high state in a bit corresponds to an output state for the same pin, while a low state corresponds to an input state. 
\end{DoxyNote}


Definition at line 291 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port)}{Chip_GPIO_GetPortMask(LPC_GPIO_T *pGPIO, uint8_t port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga6b8d692c29a4d64326130bd237826a4b}{}\label{group__GPIO__17XX__40XX_ga6b8d692c29a4d64326130bd237826a4b}


Get G\+P\+IO port mask value used for G\+P\+IO masked read and write. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: port Number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns value set with the \hyperlink{group__GPIO__17XX__40XX_gaee2115e847a281cf3da40209ce6336c8}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask()} function. 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
A high bit in the return value indicates that that G\+P\+IO pin for the port cannot be set using the masked write function. 
\end{DoxyNote}


Definition at line 319 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port)}{Chip_GPIO_GetPortValue(LPC_GPIO_T *pGPIO, uint8_t port)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga14c7161208fed3f7ac4e62953353ab9b}{}\label{group__GPIO__17XX__40XX_ga14c7161208fed3f7ac4e62953353ab9b}


Get all G\+P\+IO raw pin states (does not bypass masking on this chip!) 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Current (raw) state of all G\+P\+IO pins 
\end{DoxyReturn}


Definition at line 365 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 6


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O)}{Chip_GPIO_Init(LPC_GPIO_T *pGPIO)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_gaeaca39372c8ff9f288243a20dd2259ce}{}\label{group__GPIO__17XX__40XX_gaeaca39372c8ff9f288243a20dd2259ce}


Initialize G\+P\+IO block. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 64 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 7




Here is the caller graph for this function\+:
% FIG 8


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint32\+\_\+t port, uint8\+\_\+t bit)}{Chip_GPIO_ReadDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint32\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{bit}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga8f436d49d7737db583aa4e71bc21937b}{}\label{group__GPIO__17XX__40XX_ga8f436d49d7737db583aa4e71bc21937b}


Read a G\+P\+IO direction (out or in) 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to read \\
\hline
{\em bit} & \+: G\+P\+IO bit to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true of the G\+P\+IO is an output, false if input 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
It is recommended to use the \hyperlink{group__GPIO__17XX__40XX_ga5f36fe1a2c2b2eb958133c27cb65bee5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+I\+R()} function instead. 
\end{DoxyNote}


Definition at line 215 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 9


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint32\+\_\+t port, uint8\+\_\+t pin)}{Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint32\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga74ca55b747c3a51c1ae3e47645da0c75}{}\label{group__GPIO__17XX__40XX_ga74ca55b747c3a51c1ae3e47645da0c75}


Read a G\+P\+IO state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to read \\
\hline
{\em pin} & \+: G\+P\+IO pin to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true of the G\+P\+IO is high, false if low 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
It is recommended to use the \hyperlink{group__GPIO__17XX__40XX_ga9f0e35190f01c706564a88f1f88cf716}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State()} function instead. 
\end{DoxyNote}


Definition at line 132 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 10


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port\+Num)}{Chip_GPIO_ReadValue(LPC_GPIO_T *pGPIO, uint8_t portNum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port\+Num}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_gaadfa7274313165ae6dec004a125a1bcf}{}\label{group__GPIO__17XX__40XX_gaadfa7274313165ae6dec004a125a1bcf}


Read current bit states for the selected port. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port\+Num} & \+: port number to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Current value of G\+P\+IO port 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The current states of the bits for the port are read, regardless of whether the G\+P\+IO port bits are input or output. 
\end{DoxyNote}


Definition at line 478 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value, uint8\+\_\+t out)}{Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port\+Num, }
\item[{uint32\+\_\+t}]{bit\+Value, }
\item[{uint8\+\_\+t}]{out}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_gacc2acb3d50b47954b25ef0ac439993d8}{}\label{group__GPIO__17XX__40XX_gacc2acb3d50b47954b25ef0ac439993d8}


Set Direction for a G\+P\+IO port. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port\+Num} & \+: port Number \\
\hline
{\em bit\+Value} & \+: G\+P\+IO bit to set \\
\hline
{\em out} & \+: Direction value, 0 = input, !0 = output \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Bits set to \textquotesingle{}0\textquotesingle{} are not altered. It is recommended to use the \hyperlink{group__GPIO__17XX__40XX_ga6ceffe51a34be90a077b22657b1f90f0}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R()} function instead. 
\end{DoxyNote}


Definition at line 230 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 11


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint32\+\_\+t value)}{Chip_GPIO_SetMaskedPortValue(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t value)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{value}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga45e5422fd37f991f4ff46cdc0090efb4}{}\label{group__GPIO__17XX__40XX_ga45e5422fd37f991f4ff46cdc0090efb4}


Set all G\+P\+IO pin states, but mask via the M\+A\+SK register. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em value} & \+: Value to set all G\+P\+IO pin states (0..n) to \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 331 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 12


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin, bool output)}{Chip_GPIO_SetPinDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool output)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{bool}]{output}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_gac384ba462a45291528e95945c3273772}{}\label{group__GPIO__17XX__40XX_gac384ba462a45291528e95945c3273772}


Set G\+P\+IO direction for a single G\+P\+IO pin. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to set direction for \\
\hline
{\em output} & \+: true for output, false for input \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 169 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 13




Here is the caller graph for this function\+:
% FIG 14


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin)}{Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga0c20af0c6b9cee61714643bef6614485}{}\label{group__GPIO__17XX__40XX_ga0c20af0c6b9cee61714643bef6614485}


Set G\+P\+IO direction for a single G\+P\+IO pin to an input. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to set direction on as input \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 156 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 15


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin)}{Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_gadd0450341df62f7e13ee57cd249fe2a2}{}\label{group__GPIO__17XX__40XX_gadd0450341df62f7e13ee57cd249fe2a2}


Set G\+P\+IO direction for a single G\+P\+IO pin to an output. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where a pin is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to set direction on as output \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 144 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 16


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin)}{Chip_GPIO_SetPinOutHigh(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga1447549f6e88a29b5589326f177d4a96}{}\label{group__GPIO__17XX__40XX_ga1447549f6e88a29b5589326f177d4a96}


Set an individual G\+P\+IO output pin to the high state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip\textquotesingle{} \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin} & \+: pin number (0..n) to set high \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 408 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin)}{Chip_GPIO_SetPinOutLow(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga0e06760450b8e7a2c71920b06bcd6286}{}\label{group__GPIO__17XX__40XX_ga0e06760450b8e7a2c71920b06bcd6286}


Set an individual G\+P\+IO output pin to the low state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin} & \+: pin number (0..n) to set low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 450 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin, bool setting)}{Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{bool}]{setting}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga2d8db9f0a52f061d64e8cada713ae03e}{}\label{group__GPIO__17XX__40XX_ga2d8db9f0a52f061d64e8cada713ae03e}


Set a G\+P\+IO pin state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin} & \+: G\+P\+IO pin to set \\
\hline
{\em setting} & \+: true for high, false for low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function replaces \hyperlink{group__GPIO__17XX__40XX_ga4ce4cce2499df5cee49a591ee5be6a48}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit()} 
\end{DoxyNote}


Definition at line 88 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 17


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t pin)}{Chip_GPIO_SetPinToggle(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga5437e5a8ae2ce7662b605f9961aad8f5}{}\label{group__GPIO__17XX__40XX_ga5437e5a8ae2ce7662b605f9961aad8f5}


Toggle an individual G\+P\+IO output pin to the opposite state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where {\itshape pin} is located \\
\hline
{\em pin} & \+: pin number (0..n) to toggle \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 464 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 18




Here is the caller graph for this function\+:
% FIG 19


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask, bool out\+Set)}{Chip_GPIO_SetPortDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pinMask, bool outSet)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{pin\+Mask, }
\item[{bool}]{out\+Set}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga6ceffe51a34be90a077b22657b1f90f0}{}\label{group__GPIO__17XX__40XX_ga6ceffe51a34be90a077b22657b1f90f0}


Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input or output. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin\+Mask} & \+: G\+P\+IO pin mask to set direction on (bits 0..b for pins 0..n) \\
\hline
{\em out\+Set} & \+: Direction value, false = set as inputs, true = set as outputs \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Sets multiple G\+P\+IO pins to the input direction, each bit\textquotesingle{}s position that is high sets the corresponding pin number for that bit to an input. 
\end{DoxyNote}


Definition at line 273 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 20


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)}{Chip_GPIO_SetPortDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pinMask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{pin\+Mask}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga09e433572db2ec8a3e30e508ee5bcbd0}{}\label{group__GPIO__17XX__40XX_ga09e433572db2ec8a3e30e508ee5bcbd0}


Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin\+Mask} & \+: G\+P\+IO pin mask to set direction on as input (bits 0..b for pins 0..n) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Sets multiple G\+P\+IO pins to the input direction, each bit\textquotesingle{}s position that is high sets the corresponding pin number for that bit to an input. 
\end{DoxyNote}


Definition at line 258 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 21


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)}{Chip_GPIO_SetPortDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pinMask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{pin\+Mask}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_gaeeb23db039b2bf56ed96a9d6112fab69}{}\label{group__GPIO__17XX__40XX_gaeeb23db039b2bf56ed96a9d6112fab69}


Set G\+P\+IO direction for a all selected G\+P\+IO pins to an output. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pin\+Mask} & \+: G\+P\+IO pin mask to set direction on as output (bits 0..b for pins 0..n) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Sets multiple G\+P\+IO pins to the output direction, each bit\textquotesingle{}s position that is high sets the corresponding pin number for that bit to an output. 
\end{DoxyNote}


Definition at line 244 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 22


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint32\+\_\+t mask)}{Chip_GPIO_SetPortMask(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t mask)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{mask}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_gaee2115e847a281cf3da40209ce6336c8}{}\label{group__GPIO__17XX__40XX_gaee2115e847a281cf3da40209ce6336c8}


Set G\+P\+IO port mask value for G\+P\+IO masked read and write. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: port Number \\
\hline
{\em mask} & \+: Mask value for read and write (only low bits are enabled) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Controls which bits are set or unset when using the masked G\+P\+IO read and write functions. A low state indicates the pin is settable and readable via the masked write and read functions. 
\end{DoxyNote}


Definition at line 306 of file gpio\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint32\+\_\+t pins)}{Chip_GPIO_SetPortOutHigh(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{pins}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga8a9b2dd9c70e835b718c2edc5b9701af}{}\label{group__GPIO__17XX__40XX_ga8a9b2dd9c70e835b718c2edc5b9701af}


Set selected G\+P\+IO output pins to the high state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pins} & \+: pins (0..n) to set high \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 379 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 23


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint32\+\_\+t pins)}{Chip_GPIO_SetPortOutLow(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pins)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{pins}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga2f85c3b0c7a48d68a508a0f94f6e691e}{}\label{group__GPIO__17XX__40XX_ga2f85c3b0c7a48d68a508a0f94f6e691e}


Set selected G\+P\+IO output pins to the low state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em pins} & \+: pins (0..n) to set low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. 
\end{DoxyNote}


Definition at line 422 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 24


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint32\+\_\+t value)}{Chip_GPIO_SetPortValue(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t value)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint32\+\_\+t}]{value}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga095eb3a5396553fa88997b4cfd21e644}{}\label{group__GPIO__17XX__40XX_ga095eb3a5396553fa88997b4cfd21e644}


Set all G\+P\+IO raw pin states (does not bypass masking on this chip!) 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO Port number where pin is located \\
\hline
{\em value} & \+: Value to set all G\+P\+IO pin states (0..n) to \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 354 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 25


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value)}{Chip_GPIO_SetValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port\+Num, }
\item[{uint32\+\_\+t}]{bit\+Value}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga88bed30fb124192d45c7bed021636643}{}\label{group__GPIO__17XX__40XX_ga88bed30fb124192d45c7bed021636643}


Set a G\+P\+IO port/bit to the high state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port\+Num} & \+: port number \\
\hline
{\em bit\+Value} & \+: bit(s) in the port to set high \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Any bit set as a \textquotesingle{}0\textquotesingle{} will not have it\textquotesingle{}s state changed. This only applies to ports configured as an output. It is recommended to use the \hyperlink{group__GPIO__17XX__40XX_ga8a9b2dd9c70e835b718c2edc5b9701af}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High()} function instead. 
\end{DoxyNote}


Definition at line 394 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 26


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint8\+\_\+t port, uint8\+\_\+t bit, bool setting)}{Chip_GPIO_WriteDirBit(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t bit, bool setting)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{bit, }
\item[{bool}]{setting}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga4b726d64407e21f40d4fc23f16da04ab}{}\label{group__GPIO__17XX__40XX_ga4b726d64407e21f40d4fc23f16da04ab}


Set a G\+P\+IO direction. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to set \\
\hline
{\em bit} & \+: G\+P\+IO bit to set \\
\hline
{\em setting} & \+: true for output, false for input \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
It is recommended to use the \hyperlink{group__GPIO__17XX__40XX_gadd0450341df62f7e13ee57cd249fe2a2}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output()}, \hyperlink{group__GPIO__17XX__40XX_ga0c20af0c6b9cee61714643bef6614485}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input()} or \hyperlink{group__GPIO__17XX__40XX_gac384ba462a45291528e95945c3273772}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R()} functions instead of this function. 
\end{DoxyNote}


Definition at line 190 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 27


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}!Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit}}
\index{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit@{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit}!C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx G\+P\+I\+O driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit(\+L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+\+T $\ast$p\+G\+P\+I\+O, uint32\+\_\+t port, uint8\+\_\+t pin, bool setting)}{Chip_GPIO_WritePortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin, bool setting)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$}]{p\+G\+P\+IO, }
\item[{uint32\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{bool}]{setting}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__17XX__40XX_ga4ce4cce2499df5cee49a591ee5be6a48}{}\label{group__GPIO__17XX__40XX_ga4ce4cce2499df5cee49a591ee5be6a48}


Set a G\+P\+IO port/bit state. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+IO} & \+: The base of G\+P\+IO peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to set \\
\hline
{\em pin} & \+: G\+P\+IO pin to set \\
\hline
{\em setting} & \+: true for high, false for low \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 106 of file gpio\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 28


