# Round-Robin Arbiter (4-Input) â€“ Verilog Implementation

This repository contains the Verilog source code, testbench, and waveform analysis for a 4-input **Round-Robin Arbiter (Fixed Time Slice and Variable Time Slice)**. The design ensures fair arbitration among competing requests by granting access in a rotating priority order.

## ğŸ”§ Features

* **4 request inputs** (`REQ[3:0]`)
* **4 grant outputs** (`GNT[3:0]`)
* Clock and reset based FSM
* Implements fair round-robin arbitration logic
* Supports multiple simultaneous requests
* Fixed Time Slice and Variable Time Slice arbitration logic
* Testbenches and waveform analysis for both implementations

## ğŸ§  How It Works

The arbiter maintains a pointer to the last granted request. On every clock edge (when reset is low), it checks the request lines starting from the next request cyclically. The grant is given to the first asserted request in this order.

Example behavior with all requests active:

```
Cycle:      0   1   2   3   4
REQ:       1111 1111 1111 1111 1111
GNT:       0001 0010 0100 1000 0001
```

## ğŸ“ Repository Structure

```
.
â”œâ”€â”€ src/
â”‚   â””â”€â”€ design.v         # RTL Verilog code for fixed time slice
â”‚   â””â”€â”€ design_vts.v     # RTL Verilog code for variable time slice
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ tb.v      # Testbench code for fixed time slice
â”‚   â””â”€â”€ tb_vts.v  # Testbench code for variable time slice
â”œâ”€â”€ output/
â”‚   â””â”€â”€ waveform.png      # Sample waveform screenshot for fixed time slice
â”‚   â””â”€â”€ waveform 2.png    # Sample waveform screenshot for variable time slice
â”‚   â””â”€â”€ yosys circuit diagram 1.png    # Circuit diagram screenshot for fixed time slice
â”‚   â””â”€â”€ yosys circuit diagram.png      # Circuit diagram screenshot for variable time slice
â””â”€â”€ README.md             # This file
```

## ğŸ›  Tools Used

* [EDA Playground](https://www.edaplayground.com) â€“ Functional simulation (Icarus Verilog)
* [Yosys](https://yosyshq.net/yosys/) â€“ Synthesis and RTL analysis
* Aldec Riviera â€“ Waveform analysis

## ğŸš€ Getting Started

### Simulation (EDA Playground)

> You can view and simulate the design here:
> ğŸ”— [EDA Playground Link for Fixed Time Slices](https://www.edaplayground.com/x/9Jdd)
> ğŸ”— [EDA Playground Link for Variable Time Slices](https://www.edaplayground.com/x/GJFg)


## ğŸ“Œ License

This project is licensed under the MIT License â€” feel free to use, modify, and distribute.

## ğŸ¤ Contributing

Pull requests are welcome. For major changes, please open an issue first to discuss what you would like to change.

---

*Created with â¤ï¸ by Krishna Chaithanya Therala*
