#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* D3 */
D3__0__DM__MASK EQU 0x1C0
D3__0__DM__SHIFT EQU 6
D3__0__DR EQU CYREG_PRT1_DR
D3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
D3__0__HSIOM_MASK EQU 0x00000F00
D3__0__HSIOM_SHIFT EQU 8
D3__0__INTCFG EQU CYREG_PRT1_INTCFG
D3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
D3__0__MASK EQU 0x04
D3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
D3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
D3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
D3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
D3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
D3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
D3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
D3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
D3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
D3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
D3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
D3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
D3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
D3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
D3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
D3__0__PC EQU CYREG_PRT1_PC
D3__0__PC2 EQU CYREG_PRT1_PC2
D3__0__PORT EQU 1
D3__0__PS EQU CYREG_PRT1_PS
D3__0__SHIFT EQU 2
D3__DR EQU CYREG_PRT1_DR
D3__INTCFG EQU CYREG_PRT1_INTCFG
D3__INTSTAT EQU CYREG_PRT1_INTSTAT
D3__MASK EQU 0x04
D3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
D3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
D3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
D3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
D3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
D3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
D3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
D3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
D3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
D3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
D3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
D3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
D3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
D3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
D3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
D3__PC EQU CYREG_PRT1_PC
D3__PC2 EQU CYREG_PRT1_PC2
D3__PORT EQU 1
D3__PS EQU CYREG_PRT1_PS
D3__SHIFT EQU 2

/* D4 */
D4__0__DM__MASK EQU 0x38
D4__0__DM__SHIFT EQU 3
D4__0__DR EQU CYREG_PRT1_DR
D4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
D4__0__HSIOM_MASK EQU 0x000000F0
D4__0__HSIOM_SHIFT EQU 4
D4__0__INTCFG EQU CYREG_PRT1_INTCFG
D4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
D4__0__MASK EQU 0x02
D4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
D4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
D4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
D4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
D4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
D4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
D4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
D4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
D4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
D4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
D4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
D4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
D4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
D4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
D4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
D4__0__PC EQU CYREG_PRT1_PC
D4__0__PC2 EQU CYREG_PRT1_PC2
D4__0__PORT EQU 1
D4__0__PS EQU CYREG_PRT1_PS
D4__0__SHIFT EQU 1
D4__DR EQU CYREG_PRT1_DR
D4__INTCFG EQU CYREG_PRT1_INTCFG
D4__INTSTAT EQU CYREG_PRT1_INTSTAT
D4__MASK EQU 0x02
D4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
D4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
D4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
D4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
D4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
D4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
D4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
D4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
D4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
D4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
D4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
D4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
D4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
D4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
D4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
D4__PC EQU CYREG_PRT1_PC
D4__PC2 EQU CYREG_PRT1_PC2
D4__PORT EQU 1
D4__PS EQU CYREG_PRT1_PS
D4__SHIFT EQU 1

/* D5 */
D5__0__DM__MASK EQU 0x07
D5__0__DM__SHIFT EQU 0
D5__0__DR EQU CYREG_PRT1_DR
D5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
D5__0__HSIOM_MASK EQU 0x0000000F
D5__0__HSIOM_SHIFT EQU 0
D5__0__INTCFG EQU CYREG_PRT1_INTCFG
D5__0__INTSTAT EQU CYREG_PRT1_INTSTAT
D5__0__MASK EQU 0x01
D5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
D5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
D5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
D5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
D5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
D5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
D5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
D5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
D5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
D5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
D5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
D5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
D5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
D5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
D5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
D5__0__PC EQU CYREG_PRT1_PC
D5__0__PC2 EQU CYREG_PRT1_PC2
D5__0__PORT EQU 1
D5__0__PS EQU CYREG_PRT1_PS
D5__0__SHIFT EQU 0
D5__DR EQU CYREG_PRT1_DR
D5__INTCFG EQU CYREG_PRT1_INTCFG
D5__INTSTAT EQU CYREG_PRT1_INTSTAT
D5__MASK EQU 0x01
D5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
D5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
D5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
D5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
D5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
D5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
D5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
D5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
D5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
D5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
D5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
D5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
D5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
D5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
D5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
D5__PC EQU CYREG_PRT1_PC
D5__PC2 EQU CYREG_PRT1_PC2
D5__PORT EQU 1
D5__PS EQU CYREG_PRT1_PS
D5__SHIFT EQU 0

/* S0 */
S0__0__DM__MASK EQU 0x07
S0__0__DM__SHIFT EQU 0
S0__0__DR EQU CYREG_PRT2_DR
S0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
S0__0__HSIOM_MASK EQU 0x0000000F
S0__0__HSIOM_SHIFT EQU 0
S0__0__INTCFG EQU CYREG_PRT2_INTCFG
S0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
S0__0__MASK EQU 0x01
S0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
S0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
S0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
S0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
S0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
S0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
S0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
S0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
S0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
S0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
S0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
S0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
S0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
S0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
S0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
S0__0__PC EQU CYREG_PRT2_PC
S0__0__PC2 EQU CYREG_PRT2_PC2
S0__0__PORT EQU 2
S0__0__PS EQU CYREG_PRT2_PS
S0__0__SHIFT EQU 0
S0__DR EQU CYREG_PRT2_DR
S0__INTCFG EQU CYREG_PRT2_INTCFG
S0__INTSTAT EQU CYREG_PRT2_INTSTAT
S0__MASK EQU 0x01
S0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
S0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
S0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
S0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
S0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
S0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
S0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
S0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
S0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
S0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
S0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
S0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
S0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
S0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
S0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
S0__PC EQU CYREG_PRT2_PC
S0__PC2 EQU CYREG_PRT2_PC2
S0__PORT EQU 2
S0__PS EQU CYREG_PRT2_PS
S0__SHIFT EQU 0

/* S1 */
S1__0__DM__MASK EQU 0x38
S1__0__DM__SHIFT EQU 3
S1__0__DR EQU CYREG_PRT2_DR
S1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
S1__0__HSIOM_MASK EQU 0x000000F0
S1__0__HSIOM_SHIFT EQU 4
S1__0__INTCFG EQU CYREG_PRT2_INTCFG
S1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
S1__0__MASK EQU 0x02
S1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
S1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
S1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
S1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
S1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
S1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
S1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
S1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
S1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
S1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
S1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
S1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
S1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
S1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
S1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
S1__0__PC EQU CYREG_PRT2_PC
S1__0__PC2 EQU CYREG_PRT2_PC2
S1__0__PORT EQU 2
S1__0__PS EQU CYREG_PRT2_PS
S1__0__SHIFT EQU 1
S1__DR EQU CYREG_PRT2_DR
S1__INTCFG EQU CYREG_PRT2_INTCFG
S1__INTSTAT EQU CYREG_PRT2_INTSTAT
S1__MASK EQU 0x02
S1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
S1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
S1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
S1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
S1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
S1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
S1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
S1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
S1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
S1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
S1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
S1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
S1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
S1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
S1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
S1__PC EQU CYREG_PRT2_PC
S1__PC2 EQU CYREG_PRT2_PC2
S1__PORT EQU 2
S1__PS EQU CYREG_PRT2_PS
S1__SHIFT EQU 1

/* S2 */
S2__0__DM__MASK EQU 0x1C0
S2__0__DM__SHIFT EQU 6
S2__0__DR EQU CYREG_PRT2_DR
S2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
S2__0__HSIOM_MASK EQU 0x00000F00
S2__0__HSIOM_SHIFT EQU 8
S2__0__INTCFG EQU CYREG_PRT2_INTCFG
S2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
S2__0__MASK EQU 0x04
S2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
S2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
S2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
S2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
S2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
S2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
S2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
S2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
S2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
S2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
S2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
S2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
S2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
S2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
S2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
S2__0__PC EQU CYREG_PRT2_PC
S2__0__PC2 EQU CYREG_PRT2_PC2
S2__0__PORT EQU 2
S2__0__PS EQU CYREG_PRT2_PS
S2__0__SHIFT EQU 2
S2__DR EQU CYREG_PRT2_DR
S2__INTCFG EQU CYREG_PRT2_INTCFG
S2__INTSTAT EQU CYREG_PRT2_INTSTAT
S2__MASK EQU 0x04
S2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
S2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
S2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
S2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
S2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
S2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
S2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
S2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
S2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
S2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
S2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
S2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
S2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
S2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
S2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
S2__PC EQU CYREG_PRT2_PC
S2__PC2 EQU CYREG_PRT2_PC2
S2__PORT EQU 2
S2__PS EQU CYREG_PRT2_PS
S2__SHIFT EQU 2

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_intClock */
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pot */
Pot__0__DM__MASK EQU 0x38
Pot__0__DM__SHIFT EQU 3
Pot__0__DR EQU CYREG_PRT0_DR
Pot__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pot__0__HSIOM_MASK EQU 0x000000F0
Pot__0__HSIOM_SHIFT EQU 4
Pot__0__INTCFG EQU CYREG_PRT0_INTCFG
Pot__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pot__0__MASK EQU 0x02
Pot__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pot__0__OUT_SEL_SHIFT EQU 2
Pot__0__OUT_SEL_VAL EQU 1
Pot__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pot__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pot__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pot__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pot__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pot__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pot__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pot__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pot__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pot__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pot__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pot__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pot__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pot__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pot__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pot__0__PC EQU CYREG_PRT0_PC
Pot__0__PC2 EQU CYREG_PRT0_PC2
Pot__0__PORT EQU 0
Pot__0__PS EQU CYREG_PRT0_PS
Pot__0__SHIFT EQU 1
Pot__DR EQU CYREG_PRT0_DR
Pot__INTCFG EQU CYREG_PRT0_INTCFG
Pot__INTSTAT EQU CYREG_PRT0_INTSTAT
Pot__MASK EQU 0x02
Pot__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pot__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pot__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pot__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pot__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pot__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pot__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pot__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pot__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pot__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pot__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pot__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pot__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pot__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pot__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pot__PC EQU CYREG_PRT0_PC
Pot__PC2 EQU CYREG_PRT0_PC2
Pot__PORT EQU 0
Pot__PS EQU CYREG_PRT0_PS
Pot__SHIFT EQU 1

/* LED_GREEN */
LED_GREEN__0__DM__MASK EQU 0x7000
LED_GREEN__0__DM__SHIFT EQU 12
LED_GREEN__0__DR EQU CYREG_PRT2_DR
LED_GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_GREEN__0__HSIOM_MASK EQU 0x000F0000
LED_GREEN__0__HSIOM_SHIFT EQU 16
LED_GREEN__0__INTCFG EQU CYREG_PRT2_INTCFG
LED_GREEN__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_GREEN__0__MASK EQU 0x10
LED_GREEN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_GREEN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_GREEN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_GREEN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_GREEN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_GREEN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_GREEN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_GREEN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_GREEN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_GREEN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_GREEN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_GREEN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_GREEN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_GREEN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_GREEN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_GREEN__0__PC EQU CYREG_PRT2_PC
LED_GREEN__0__PC2 EQU CYREG_PRT2_PC2
LED_GREEN__0__PORT EQU 2
LED_GREEN__0__PS EQU CYREG_PRT2_PS
LED_GREEN__0__SHIFT EQU 4
LED_GREEN__DR EQU CYREG_PRT2_DR
LED_GREEN__INTCFG EQU CYREG_PRT2_INTCFG
LED_GREEN__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_GREEN__MASK EQU 0x10
LED_GREEN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_GREEN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_GREEN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_GREEN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_GREEN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_GREEN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_GREEN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_GREEN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_GREEN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_GREEN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_GREEN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_GREEN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_GREEN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_GREEN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_GREEN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_GREEN__PC EQU CYREG_PRT2_PC
LED_GREEN__PC2 EQU CYREG_PRT2_PC2
LED_GREEN__PORT EQU 2
LED_GREEN__PS EQU CYREG_PRT2_PS
LED_GREEN__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
