# Reading F:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do Trigger_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep4/Trigger {F:/FPGA Project/ep4/Trigger/synchro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep4/Trigger" F:/FPGA Project/ep4/Trigger/synchro.v 
# -- Compiling module synchro
# 
# Top level modules:
# 	synchro
# End time: 19:21:52 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep4/Trigger {F:/FPGA Project/ep4/Trigger/asynchro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep4/Trigger" F:/FPGA Project/ep4/Trigger/asynchro.v 
# -- Compiling module asynchro
# 
# Top level modules:
# 	asynchro
# End time: 19:21:52 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep4/Trigger {F:/FPGA Project/ep4/Trigger/trigger.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep4/Trigger" F:/FPGA Project/ep4/Trigger/trigger.v 
# -- Compiling module Trigger
# 
# Top level modules:
# 	Trigger
# End time: 19:21:52 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA\ Project/ep4/Trigger/simulation/modelsim {F:/FPGA Project/ep4/Trigger/simulation/modelsim/Trigger.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:21:52 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA Project/ep4/Trigger/simulation/modelsim" F:/FPGA Project/ep4/Trigger/simulation/modelsim/Trigger.vt 
# -- Compiling module Trigger_vlg_tst
# 
# Top level modules:
# 	Trigger_vlg_tst
# End time: 19:21:52 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Trigger_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Trigger_vlg_tst 
# Start time: 19:21:53 on Oct 15,2019
# Loading work.Trigger_vlg_tst
# Loading work.Trigger
# Loading work.synchro
# Loading work.asynchro
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : F:/FPGA Project/ep4/Trigger/simulation/modelsim/Trigger.vt(56)
#    Time: 400 ns  Iteration: 0  Instance: /Trigger_vlg_tst
# Break in Module Trigger_vlg_tst at F:/FPGA Project/ep4/Trigger/simulation/modelsim/Trigger.vt line 56
# End time: 19:25:07 on Oct 15,2019, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
