# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do wallace_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/wallace_multiplier {C:/altera/13.0sp1/wallace_multiplier/wallace_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:58 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera/13.0sp1/wallace_multiplier" C:/altera/13.0sp1/wallace_multiplier/wallace_multiplier.v 
# -- Compiling module wallace_multiplier
# 
# Top level modules:
# 	wallace_multiplier
# End time: 10:37:58 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/wallace_multiplier {C:/altera/13.0sp1/wallace_multiplier/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:58 on Nov 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/altera/13.0sp1/wallace_multiplier" C:/altera/13.0sp1/wallace_multiplier/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:37:58 on Nov 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 10:38:01 on Nov 27,2025
# Loading work.testbench
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.wallace_multiplier
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# === START 32-BIT TEST ===
# SUCCESS: 32-BIT OK!
# ** Note: $stop    : C:/altera/13.0sp1/wallace_multiplier/testbench.v(103)
#    Time: 365 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/altera/13.0sp1/wallace_multiplier/testbench.v line 103
# End time: 10:58:45 on Nov 27,2025, Elapsed time: 0:20:44
# Errors: 1, Warnings: 0
