|simpleCPU
SW[0] => BTNLDin[0].IN1
SW[1] => BTNLDin[1].IN1
SW[2] => BTNLDin[2].IN1
SW[3] => BTNLDin[3].IN1
SW[4] => BTNLDin[4].IN1
SW[5] => BTNLDin[5].IN1
SW[6] => BTNLDin[6].IN1
SW[7] => BTNLDin[7].IN1
SW[8] => BTNHDin[0].IN1
SW[9] => BTNHDin[1].IN1
SW[10] => BTNHDin[2].IN1
SW[11] => BTNHDin[3].IN1
SW[12] => BTNHDin[4].IN1
SW[13] => BTNHDin[5].IN1
SW[14] => BTNHDin[6].IN1
SW[15] => BTNHDin[7].IN1
SW[16] => nRst.IN2
SW[17] => ~NO_FANOUT~
LEDR[0] <= datapath:u2.port30
LEDR[1] <= datapath:u2.port30
LEDR[2] <= datapath:u2.port30
LEDR[3] <= datapath:u2.port30
LEDR[4] <= datapath:u2.port30
LEDR[5] <= datapath:u2.port30
LEDR[6] <= datapath:u2.port30
LEDR[7] <= datapath:u2.port30
LEDR[8] <= datapath:u2.port29
LEDR[9] <= datapath:u2.port29
LEDR[10] <= datapath:u2.port29
LEDR[11] <= datapath:u2.port29
LEDR[12] <= datapath:u2.port29
LEDR[13] <= datapath:u2.port29
LEDR[14] <= datapath:u2.port29
LEDR[15] <= datapath:u2.port29
LEDR[16] <= <GND>
LEDR[17] <= controller:u1.port27
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
CLOCK_50 => ~NO_FANOUT~
CLOCK_27 => clock.IN2
TD_RESET <= <VCC>


|simpleCPU|controller:u1
clock => state~1.DATAIN
nRst => state.OUTPUTSELECT
nRst => state.OUTPUTSELECT
nRst => state.OUTPUTSELECT
nRst => state.OUTPUTSELECT
nRst => state.OUTPUTSELECT
nRst => state.OUTPUTSELECT
nRst => state.OUTPUTSELECT
StatusOut[0] => ~NO_FANOUT~
StatusOut[1] => ~NO_FANOUT~
StatusOut[2] => Selector12.IN7
StatusOut[2] => Selector11.IN9
StatusOut[2] => Selector10.IN7
StatusOut[2] => Selector1.IN7
StatusOut[2] => Selector0.IN7
StatusOut[2] => Selector12.IN2
StatusOut[2] => Selector11.IN2
StatusOut[2] => Selector10.IN2
StatusOut[2] => Selector1.IN2
StatusOut[2] => Selector0.IN2
StatusOut[3] => ~NO_FANOUT~
StatusOut[4] => ~NO_FANOUT~
StatusOut[5] => ~NO_FANOUT~
StatusOut[6] => ~NO_FANOUT~
StatusOut[7] => ~NO_FANOUT~
SROut[0] => Equal0.IN7
SROut[1] => Equal0.IN6
SROut[2] => Equal0.IN5
SROut[3] => Equal0.IN4
SROut[4] => Equal0.IN3
SROut[5] => Equal0.IN2
SROut[6] => Equal0.IN1
SROut[7] => Equal0.IN0
IROut[0] => func[0].DATAIN
IROut[0] => Equal1.IN7
IROut[0] => Equal2.IN7
IROut[0] => Equal3.IN6
IROut[0] => Equal4.IN7
IROut[1] => func[1].DATAIN
IROut[1] => Equal1.IN6
IROut[1] => Equal2.IN6
IROut[1] => Equal3.IN7
IROut[1] => Equal4.IN6
IROut[2] => Selector4.IN7
IROut[2] => Equal1.IN5
IROut[2] => Equal2.IN5
IROut[2] => Equal3.IN5
IROut[2] => Equal4.IN5
IROut[3] => Selector3.IN7
IROut[3] => Equal1.IN4
IROut[3] => Equal2.IN4
IROut[3] => Equal3.IN4
IROut[3] => Equal4.IN4
IROut[4] => Selector2.IN7
IROut[4] => Equal1.IN3
IROut[4] => Equal2.IN3
IROut[4] => Equal3.IN3
IROut[4] => Equal4.IN3
IROut[5] => a1.DATAB
IROut[5] => Selector19.IN5
IROut[5] => Equal1.IN2
IROut[5] => Equal2.IN2
IROut[5] => Equal3.IN2
IROut[5] => Equal4.IN2
IROut[6] => a1.DATAB
IROut[6] => Selector18.IN5
IROut[6] => Equal1.IN1
IROut[6] => Equal2.IN1
IROut[6] => Equal3.IN1
IROut[6] => Equal4.IN1
IROut[7] => a1.DATAB
IROut[7] => Selector17.IN5
IROut[7] => Equal1.IN0
IROut[7] => Equal2.IN0
IROut[7] => Equal3.IN0
IROut[7] => Equal4.IN0
IROut[8] => a2.DATAB
IROut[8] => a2.DATAA
IROut[8] => aWrite.DATAB
IROut[8] => aWrite.DATAA
IROut[8] => Selector4.IN6
IROut[8] => Selector8.IN5
IROut[9] => a2.DATAB
IROut[9] => a2.DATAA
IROut[9] => aWrite.DATAB
IROut[9] => aWrite.DATAA
IROut[9] => Selector3.IN6
IROut[9] => Selector7.IN5
IROut[10] => a2.DATAB
IROut[10] => a2.DATAA
IROut[10] => aWrite.DATAB
IROut[10] => aWrite.DATAA
IROut[10] => Selector2.IN6
IROut[10] => Selector6.IN5
IROut[11] => Decoder0.IN4
IROut[11] => opcode[0].DATAIN
IROut[12] => Decoder0.IN3
IROut[12] => opcode[1].DATAIN
IROut[13] => Decoder0.IN2
IROut[13] => opcode[2].DATAIN
IROut[14] => Decoder0.IN1
IROut[14] => opcode[3].DATAIN
IROut[15] => Decoder0.IN0
IROut[15] => opcode[4].DATAIN
a1[0] <= a1.DB_MAX_OUTPUT_PORT_TYPE
a1[1] <= a1.DB_MAX_OUTPUT_PORT_TYPE
a1[2] <= a1.DB_MAX_OUTPUT_PORT_TYPE
a2[0] <= a2.DB_MAX_OUTPUT_PORT_TYPE
a2[1] <= a2.DB_MAX_OUTPUT_PORT_TYPE
a2[2] <= a2.DB_MAX_OUTPUT_PORT_TYPE
aWrite[0] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
aWrite[1] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
aWrite[2] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
selMuxDataReg <= selMuxDataReg.DB_MAX_OUTPUT_PORT_TYPE
loadReg <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
incPC <= incPC.DB_MAX_OUTPUT_PORT_TYPE
loadPCL <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
loadPCH <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
loadIRL <= incPC.DB_MAX_OUTPUT_PORT_TYPE
loadIRH <= incPC.DB_MAX_OUTPUT_PORT_TYPE
selMux1[0] <= selMux1.DB_MAX_OUTPUT_PORT_TYPE
selMux1[1] <= selMux1.DB_MAX_OUTPUT_PORT_TYPE
selMux2[0] <= selMux2.DB_MAX_OUTPUT_PORT_TYPE
selMux2[1] <= selMux2.DB_MAX_OUTPUT_PORT_TYPE
selMux2[2] <= selMux2.DB_MAX_OUTPUT_PORT_TYPE
iWrite <= <GND>
dWrite <= dWrite.DB_MAX_OUTPUT_PORT_TYPE
loadLEDH <= loadLEDH.DB_MAX_OUTPUT_PORT_TYPE
loadLEDL <= loadLEDL.DB_MAX_OUTPUT_PORT_TYPE
loadB2MB <= loadB2MB.DB_MAX_OUTPUT_PORT_TYPE
loadLR <= loadLR.DB_MAX_OUTPUT_PORT_TYPE
loadSR <= loadSR.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= IROut[11].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= IROut[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= IROut[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= IROut[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= IROut[15].DB_MAX_OUTPUT_PORT_TYPE
func[0] <= IROut[0].DB_MAX_OUTPUT_PORT_TYPE
func[1] <= IROut[1].DB_MAX_OUTPUT_PORT_TYPE
loadStatus <= loadStatus.DB_MAX_OUTPUT_PORT_TYPE
flag <= <VCC>


|simpleCPU|datapath:u2
clock => clock.IN12
nRst => nRst.IN12
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a2[0] => a2[0].IN1
a2[1] => a2[1].IN1
a2[2] => a2[2].IN1
aWrite[0] => aWrite[0].IN1
aWrite[1] => aWrite[1].IN1
aWrite[2] => aWrite[2].IN1
selMuxDataReg => selMuxDataReg.IN1
loadReg => loadReg.IN1
incPC => incPC.IN1
loadPCL => loadPCL.IN1
loadPCH => loadPCH.IN1
loadIRL => loadIRL.IN1
loadIRH => loadIRH.IN1
selMux1[0] => selMux1[0].IN1
selMux1[1] => selMux1[1].IN1
selMux2[0] => selMux2[0].IN1
selMux2[1] => selMux2[1].IN1
selMux2[2] => selMux2[2].IN1
iWrite => iWrite.IN1
dWrite => dWrite.IN1
loadLEDH => loadLEDH.IN1
loadLEDL => loadLEDL.IN1
BTNHDin[0] => BTNHDin[0].IN1
BTNHDin[1] => BTNHDin[1].IN1
BTNHDin[2] => BTNHDin[2].IN1
BTNHDin[3] => BTNHDin[3].IN1
BTNHDin[4] => BTNHDin[4].IN1
BTNHDin[5] => BTNHDin[5].IN1
BTNHDin[6] => BTNHDin[6].IN1
BTNHDin[7] => BTNHDin[7].IN1
BTNLDin[0] => BTNLDin[0].IN1
BTNLDin[1] => BTNLDin[1].IN1
BTNLDin[2] => BTNLDin[2].IN1
BTNLDin[3] => BTNLDin[3].IN1
BTNLDin[4] => BTNLDin[4].IN1
BTNLDin[5] => BTNLDin[5].IN1
BTNLDin[6] => BTNLDin[6].IN1
BTNLDin[7] => BTNLDin[7].IN1
loadB2MB => loadB2MB.IN1
loadLR => loadLR.IN1
loadSR => loadSR.IN1
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
opcode[3] => opcode[3].IN1
opcode[4] => opcode[4].IN1
func[0] => func[0].IN1
func[1] => func[1].IN1
loadStatus => loadStatus.IN1
StatusOut[0] <= status_reg:Status.port4
StatusOut[1] <= status_reg:Status.port4
StatusOut[2] <= status_reg:Status.port4
StatusOut[3] <= status_reg:Status.port4
StatusOut[4] <= status_reg:Status.port4
StatusOut[5] <= status_reg:Status.port4
StatusOut[6] <= status_reg:Status.port4
StatusOut[7] <= status_reg:Status.port4
SROut[0] <= SROut[0].DB_MAX_OUTPUT_PORT_TYPE
SROut[1] <= SROut[1].DB_MAX_OUTPUT_PORT_TYPE
SROut[2] <= mux2_din3[10].DB_MAX_OUTPUT_PORT_TYPE
SROut[3] <= mux2_din3[11].DB_MAX_OUTPUT_PORT_TYPE
SROut[4] <= mux2_din3[12].DB_MAX_OUTPUT_PORT_TYPE
SROut[5] <= mux2_din3[13].DB_MAX_OUTPUT_PORT_TYPE
SROut[6] <= mux2_din3[14].DB_MAX_OUTPUT_PORT_TYPE
SROut[7] <= mux2_din3[15].DB_MAX_OUTPUT_PORT_TYPE
IROut[0] <= IROut[0].DB_MAX_OUTPUT_PORT_TYPE
IROut[1] <= IROut[1].DB_MAX_OUTPUT_PORT_TYPE
IROut[2] <= IROut[2].DB_MAX_OUTPUT_PORT_TYPE
IROut[3] <= IROut[3].DB_MAX_OUTPUT_PORT_TYPE
IROut[4] <= IROut[4].DB_MAX_OUTPUT_PORT_TYPE
IROut[5] <= IROut[5].DB_MAX_OUTPUT_PORT_TYPE
IROut[6] <= IROut[6].DB_MAX_OUTPUT_PORT_TYPE
IROut[7] <= IROut[7].DB_MAX_OUTPUT_PORT_TYPE
IROut[8] <= instruction_reg:IR.port5
IROut[9] <= instruction_reg:IR.port5
IROut[10] <= instruction_reg:IR.port5
IROut[11] <= instruction_reg:IR.port5
IROut[12] <= instruction_reg:IR.port5
IROut[13] <= instruction_reg:IR.port5
IROut[14] <= instruction_reg:IR.port5
IROut[15] <= instruction_reg:IR.port5
LEDHROut[0] <= LEDL_reg:LEDHR.port4
LEDHROut[1] <= LEDL_reg:LEDHR.port4
LEDHROut[2] <= LEDL_reg:LEDHR.port4
LEDHROut[3] <= LEDL_reg:LEDHR.port4
LEDHROut[4] <= LEDL_reg:LEDHR.port4
LEDHROut[5] <= LEDL_reg:LEDHR.port4
LEDHROut[6] <= LEDL_reg:LEDHR.port4
LEDHROut[7] <= LEDL_reg:LEDHR.port4
LEDHROut[8] <= LEDL_reg:LEDHR.port4
LEDHROut[9] <= LEDL_reg:LEDHR.port4
LEDHROut[10] <= LEDL_reg:LEDHR.port4
LEDHROut[11] <= LEDL_reg:LEDHR.port4
LEDHROut[12] <= LEDL_reg:LEDHR.port4
LEDHROut[13] <= LEDL_reg:LEDHR.port4
LEDHROut[14] <= LEDL_reg:LEDHR.port4
LEDHROut[15] <= LEDL_reg:LEDHR.port4
LEDLROut[0] <= LEDL_reg:LEDLR.port4
LEDLROut[1] <= LEDL_reg:LEDLR.port4
LEDLROut[2] <= LEDL_reg:LEDLR.port4
LEDLROut[3] <= LEDL_reg:LEDLR.port4
LEDLROut[4] <= LEDL_reg:LEDLR.port4
LEDLROut[5] <= LEDL_reg:LEDLR.port4
LEDLROut[6] <= LEDL_reg:LEDLR.port4
LEDLROut[7] <= LEDL_reg:LEDLR.port4
LEDLROut[8] <= LEDL_reg:LEDLR.port4
LEDLROut[9] <= LEDL_reg:LEDLR.port4
LEDLROut[10] <= LEDL_reg:LEDLR.port4
LEDLROut[11] <= LEDL_reg:LEDLR.port4
LEDLROut[12] <= LEDL_reg:LEDLR.port4
LEDLROut[13] <= LEDL_reg:LEDLR.port4
LEDLROut[14] <= LEDL_reg:LEDLR.port4
LEDLROut[15] <= LEDL_reg:LEDLR.port4


|simpleCPU|datapath:u2|data_buffer:bus2MSBBuff
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
load => load.IN1
clock => clock.IN1
n_reset => n_reset.IN1
data_out[0] <= simple_reg_8b:u0.port4
data_out[1] <= simple_reg_8b:u0.port4
data_out[2] <= simple_reg_8b:u0.port4
data_out[3] <= simple_reg_8b:u0.port4
data_out[4] <= simple_reg_8b:u0.port4
data_out[5] <= simple_reg_8b:u0.port4
data_out[6] <= simple_reg_8b:u0.port4
data_out[7] <= simple_reg_8b:u0.port4


|simpleCPU|datapath:u2|data_buffer:bus2MSBBuff|simple_reg_8b:u0
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|Mux_data_reg:muxDataReg
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
select[0] => select[0].IN1
data_out[0] <= mux2_8b:u0.port3
data_out[1] <= mux2_8b:u0.port3
data_out[2] <= mux2_8b:u0.port3
data_out[3] <= mux2_8b:u0.port3
data_out[4] <= mux2_8b:u0.port3
data_out[5] <= mux2_8b:u0.port3
data_out[6] <= mux2_8b:u0.port3
data_out[7] <= mux2_8b:u0.port3


|simpleCPU|datapath:u2|Mux_data_reg:muxDataReg|mux2_8b:u0
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|simpleCPU|datapath:u2|Mux_data_reg:muxDataReg|mux2_8b:u0|lpm_mux:LPM_MUX_component
data[0][0] => mux_smc:auto_generated.data[0]
data[0][1] => mux_smc:auto_generated.data[1]
data[0][2] => mux_smc:auto_generated.data[2]
data[0][3] => mux_smc:auto_generated.data[3]
data[0][4] => mux_smc:auto_generated.data[4]
data[0][5] => mux_smc:auto_generated.data[5]
data[0][6] => mux_smc:auto_generated.data[6]
data[0][7] => mux_smc:auto_generated.data[7]
data[1][0] => mux_smc:auto_generated.data[8]
data[1][1] => mux_smc:auto_generated.data[9]
data[1][2] => mux_smc:auto_generated.data[10]
data[1][3] => mux_smc:auto_generated.data[11]
data[1][4] => mux_smc:auto_generated.data[12]
data[1][5] => mux_smc:auto_generated.data[13]
data[1][6] => mux_smc:auto_generated.data[14]
data[1][7] => mux_smc:auto_generated.data[15]
sel[0] => mux_smc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_smc:auto_generated.result[0]
result[1] <= mux_smc:auto_generated.result[1]
result[2] <= mux_smc:auto_generated.result[2]
result[3] <= mux_smc:auto_generated.result[3]
result[4] <= mux_smc:auto_generated.result[4]
result[5] <= mux_smc:auto_generated.result[5]
result[6] <= mux_smc:auto_generated.result[6]
result[7] <= mux_smc:auto_generated.result[7]


|simpleCPU|datapath:u2|Mux_data_reg:muxDataReg|mux2_8b:u0|lpm_mux:LPM_MUX_component|mux_smc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|simpleCPU|datapath:u2|RegFile:regFile
a1[0] => Mux0.IN2
a1[0] => Mux1.IN2
a1[0] => Mux2.IN2
a1[0] => Mux3.IN2
a1[0] => Mux4.IN2
a1[0] => Mux5.IN2
a1[0] => Mux6.IN2
a1[0] => Mux7.IN2
a1[1] => Mux0.IN1
a1[1] => Mux1.IN1
a1[1] => Mux2.IN1
a1[1] => Mux3.IN1
a1[1] => Mux4.IN1
a1[1] => Mux5.IN1
a1[1] => Mux6.IN1
a1[1] => Mux7.IN1
a1[2] => Mux0.IN0
a1[2] => Mux1.IN0
a1[2] => Mux2.IN0
a1[2] => Mux3.IN0
a1[2] => Mux4.IN0
a1[2] => Mux5.IN0
a1[2] => Mux6.IN0
a1[2] => Mux7.IN0
a2[0] => Mux8.IN2
a2[0] => Mux9.IN2
a2[0] => Mux10.IN2
a2[0] => Mux11.IN2
a2[0] => Mux12.IN2
a2[0] => Mux13.IN2
a2[0] => Mux14.IN2
a2[0] => Mux15.IN2
a2[1] => Mux8.IN1
a2[1] => Mux9.IN1
a2[1] => Mux10.IN1
a2[1] => Mux11.IN1
a2[1] => Mux12.IN1
a2[1] => Mux13.IN1
a2[1] => Mux14.IN1
a2[1] => Mux15.IN1
a2[2] => Mux8.IN0
a2[2] => Mux9.IN0
a2[2] => Mux10.IN0
a2[2] => Mux11.IN0
a2[2] => Mux12.IN0
a2[2] => Mux13.IN0
a2[2] => Mux14.IN0
a2[2] => Mux15.IN0
aWrite[0] => Decoder0.IN2
aWrite[1] => Decoder0.IN1
aWrite[2] => Decoder0.IN0
dataIn[0] => data7.DATAB
dataIn[0] => data6.DATAB
dataIn[0] => data5.DATAB
dataIn[0] => data4.DATAB
dataIn[0] => data3.DATAB
dataIn[0] => data2.DATAB
dataIn[0] => data1.DATAB
dataIn[0] => data0.DATAB
dataIn[1] => data7.DATAB
dataIn[1] => data6.DATAB
dataIn[1] => data5.DATAB
dataIn[1] => data4.DATAB
dataIn[1] => data3.DATAB
dataIn[1] => data2.DATAB
dataIn[1] => data1.DATAB
dataIn[1] => data0.DATAB
dataIn[2] => data7.DATAB
dataIn[2] => data6.DATAB
dataIn[2] => data5.DATAB
dataIn[2] => data4.DATAB
dataIn[2] => data3.DATAB
dataIn[2] => data2.DATAB
dataIn[2] => data1.DATAB
dataIn[2] => data0.DATAB
dataIn[3] => data7.DATAB
dataIn[3] => data6.DATAB
dataIn[3] => data5.DATAB
dataIn[3] => data4.DATAB
dataIn[3] => data3.DATAB
dataIn[3] => data2.DATAB
dataIn[3] => data1.DATAB
dataIn[3] => data0.DATAB
dataIn[4] => data7.DATAB
dataIn[4] => data6.DATAB
dataIn[4] => data5.DATAB
dataIn[4] => data4.DATAB
dataIn[4] => data3.DATAB
dataIn[4] => data2.DATAB
dataIn[4] => data1.DATAB
dataIn[4] => data0.DATAB
dataIn[5] => data7.DATAB
dataIn[5] => data6.DATAB
dataIn[5] => data5.DATAB
dataIn[5] => data4.DATAB
dataIn[5] => data3.DATAB
dataIn[5] => data2.DATAB
dataIn[5] => data1.DATAB
dataIn[5] => data0.DATAB
dataIn[6] => data7.DATAB
dataIn[6] => data6.DATAB
dataIn[6] => data5.DATAB
dataIn[6] => data4.DATAB
dataIn[6] => data3.DATAB
dataIn[6] => data2.DATAB
dataIn[6] => data1.DATAB
dataIn[6] => data0.DATAB
dataIn[7] => data7.DATAB
dataIn[7] => data6.DATAB
dataIn[7] => data5.DATAB
dataIn[7] => data4.DATAB
dataIn[7] => data3.DATAB
dataIn[7] => data2.DATAB
dataIn[7] => data1.DATAB
dataIn[7] => data0.DATAB
out1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
load => data7.OUTPUTSELECT
load => data7.OUTPUTSELECT
load => data7.OUTPUTSELECT
load => data7.OUTPUTSELECT
load => data7.OUTPUTSELECT
load => data7.OUTPUTSELECT
load => data7.OUTPUTSELECT
load => data7.OUTPUTSELECT
load => data6.OUTPUTSELECT
load => data6.OUTPUTSELECT
load => data6.OUTPUTSELECT
load => data6.OUTPUTSELECT
load => data6.OUTPUTSELECT
load => data6.OUTPUTSELECT
load => data6.OUTPUTSELECT
load => data6.OUTPUTSELECT
load => data5.OUTPUTSELECT
load => data5.OUTPUTSELECT
load => data5.OUTPUTSELECT
load => data5.OUTPUTSELECT
load => data5.OUTPUTSELECT
load => data5.OUTPUTSELECT
load => data5.OUTPUTSELECT
load => data5.OUTPUTSELECT
load => data4.OUTPUTSELECT
load => data4.OUTPUTSELECT
load => data4.OUTPUTSELECT
load => data4.OUTPUTSELECT
load => data4.OUTPUTSELECT
load => data4.OUTPUTSELECT
load => data4.OUTPUTSELECT
load => data4.OUTPUTSELECT
load => data3.OUTPUTSELECT
load => data3.OUTPUTSELECT
load => data3.OUTPUTSELECT
load => data3.OUTPUTSELECT
load => data3.OUTPUTSELECT
load => data3.OUTPUTSELECT
load => data3.OUTPUTSELECT
load => data3.OUTPUTSELECT
load => data2.OUTPUTSELECT
load => data2.OUTPUTSELECT
load => data2.OUTPUTSELECT
load => data2.OUTPUTSELECT
load => data2.OUTPUTSELECT
load => data2.OUTPUTSELECT
load => data2.OUTPUTSELECT
load => data2.OUTPUTSELECT
load => data1.OUTPUTSELECT
load => data1.OUTPUTSELECT
load => data1.OUTPUTSELECT
load => data1.OUTPUTSELECT
load => data1.OUTPUTSELECT
load => data1.OUTPUTSELECT
load => data1.OUTPUTSELECT
load => data1.OUTPUTSELECT
load => data0.OUTPUTSELECT
load => data0.OUTPUTSELECT
load => data0.OUTPUTSELECT
load => data0.OUTPUTSELECT
load => data0.OUTPUTSELECT
load => data0.OUTPUTSELECT
load => data0.OUTPUTSELECT
load => data0.OUTPUTSELECT
clk => data7[0].CLK
clk => data7[1].CLK
clk => data7[2].CLK
clk => data7[3].CLK
clk => data7[4].CLK
clk => data7[5].CLK
clk => data7[6].CLK
clk => data7[7].CLK
clk => data6[0].CLK
clk => data6[1].CLK
clk => data6[2].CLK
clk => data6[3].CLK
clk => data6[4].CLK
clk => data6[5].CLK
clk => data6[6].CLK
clk => data6[7].CLK
clk => data5[0].CLK
clk => data5[1].CLK
clk => data5[2].CLK
clk => data5[3].CLK
clk => data5[4].CLK
clk => data5[5].CLK
clk => data5[6].CLK
clk => data5[7].CLK
clk => data4[0].CLK
clk => data4[1].CLK
clk => data4[2].CLK
clk => data4[3].CLK
clk => data4[4].CLK
clk => data4[5].CLK
clk => data4[6].CLK
clk => data4[7].CLK
clk => data3[0].CLK
clk => data3[1].CLK
clk => data3[2].CLK
clk => data3[3].CLK
clk => data3[4].CLK
clk => data3[5].CLK
clk => data3[6].CLK
clk => data3[7].CLK
clk => data2[0].CLK
clk => data2[1].CLK
clk => data2[2].CLK
clk => data2[3].CLK
clk => data2[4].CLK
clk => data2[5].CLK
clk => data2[6].CLK
clk => data2[7].CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
nRst => data0.OUTPUTSELECT
nRst => data0.OUTPUTSELECT
nRst => data0.OUTPUTSELECT
nRst => data0.OUTPUTSELECT
nRst => data0.OUTPUTSELECT
nRst => data0.OUTPUTSELECT
nRst => data0.OUTPUTSELECT
nRst => data0.OUTPUTSELECT
nRst => data1.OUTPUTSELECT
nRst => data1.OUTPUTSELECT
nRst => data1.OUTPUTSELECT
nRst => data1.OUTPUTSELECT
nRst => data1.OUTPUTSELECT
nRst => data1.OUTPUTSELECT
nRst => data1.OUTPUTSELECT
nRst => data1.OUTPUTSELECT
nRst => data2.OUTPUTSELECT
nRst => data2.OUTPUTSELECT
nRst => data2.OUTPUTSELECT
nRst => data2.OUTPUTSELECT
nRst => data2.OUTPUTSELECT
nRst => data2.OUTPUTSELECT
nRst => data2.OUTPUTSELECT
nRst => data2.OUTPUTSELECT
nRst => data3.OUTPUTSELECT
nRst => data3.OUTPUTSELECT
nRst => data3.OUTPUTSELECT
nRst => data3.OUTPUTSELECT
nRst => data3.OUTPUTSELECT
nRst => data3.OUTPUTSELECT
nRst => data3.OUTPUTSELECT
nRst => data3.OUTPUTSELECT
nRst => data4.OUTPUTSELECT
nRst => data4.OUTPUTSELECT
nRst => data4.OUTPUTSELECT
nRst => data4.OUTPUTSELECT
nRst => data4.OUTPUTSELECT
nRst => data4.OUTPUTSELECT
nRst => data4.OUTPUTSELECT
nRst => data4.OUTPUTSELECT
nRst => data5.OUTPUTSELECT
nRst => data5.OUTPUTSELECT
nRst => data5.OUTPUTSELECT
nRst => data5.OUTPUTSELECT
nRst => data5.OUTPUTSELECT
nRst => data5.OUTPUTSELECT
nRst => data5.OUTPUTSELECT
nRst => data5.OUTPUTSELECT
nRst => data6.OUTPUTSELECT
nRst => data6.OUTPUTSELECT
nRst => data6.OUTPUTSELECT
nRst => data6.OUTPUTSELECT
nRst => data6.OUTPUTSELECT
nRst => data6.OUTPUTSELECT
nRst => data6.OUTPUTSELECT
nRst => data6.OUTPUTSELECT
nRst => data7.OUTPUTSELECT
nRst => data7.OUTPUTSELECT
nRst => data7.OUTPUTSELECT
nRst => data7.OUTPUTSELECT
nRst => data7.OUTPUTSELECT
nRst => data7.OUTPUTSELECT
nRst => data7.OUTPUTSELECT
nRst => data7.OUTPUTSELECT


|simpleCPU|datapath:u2|program_counter:PC
data_in[0] => data_internal.DATAB
data_in[1] => data_internal.DATAB
data_in[2] => data_internal.DATAB
data_in[3] => data_internal.DATAB
data_in[4] => data_internal.DATAB
data_in[5] => data_internal.DATAB
data_in[6] => data_internal.DATAB
data_in[7] => data_internal.DATAB
data_in[8] => data_internal.DATAB
data_in[9] => data_internal.DATAB
data_in[10] => data_internal.DATAB
data_in[11] => data_internal.DATAB
data_in[12] => data_internal.DATAB
data_in[13] => data_internal.DATAB
data_in[14] => data_internal.DATAB
data_in[15] => data_internal.DATAB
loadL => always0.IN0
loadL => data_internal.OUTPUTSELECT
loadL => data_internal.OUTPUTSELECT
loadL => data_internal.OUTPUTSELECT
loadL => data_internal.OUTPUTSELECT
loadL => data_internal.OUTPUTSELECT
loadL => data_internal.OUTPUTSELECT
loadL => data_internal.OUTPUTSELECT
loadL => data_internal.OUTPUTSELECT
loadH => always0.IN1
loadH => data_internal.OUTPUTSELECT
loadH => data_internal.OUTPUTSELECT
loadH => data_internal.OUTPUTSELECT
loadH => data_internal.OUTPUTSELECT
loadH => data_internal.OUTPUTSELECT
loadH => data_internal.OUTPUTSELECT
loadH => data_internal.OUTPUTSELECT
loadH => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
increase => data_internal.OUTPUTSELECT
clock => data_internal[0].CLK
clock => data_internal[1].CLK
clock => data_internal[2].CLK
clock => data_internal[3].CLK
clock => data_internal[4].CLK
clock => data_internal[5].CLK
clock => data_internal[6].CLK
clock => data_internal[7].CLK
clock => data_internal[8].CLK
clock => data_internal[9].CLK
clock => data_internal[10].CLK
clock => data_internal[11].CLK
clock => data_internal[12].CLK
clock => data_internal[13].CLK
clock => data_internal[14].CLK
clock => data_internal[15].CLK
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
n_reset => data_internal.OUTPUTSELECT
data_out[0] <= data_internal[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_internal[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_internal[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_internal[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_internal[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_internal[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_internal[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_internal[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_internal[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_internal[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_internal[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_internal[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_internal[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_internal[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_internal[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_internal[15].DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|instruction_reg:IR
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
load_H => data_out.OUTPUTSELECT
load_H => data_out.OUTPUTSELECT
load_H => data_out.OUTPUTSELECT
load_H => data_out.OUTPUTSELECT
load_H => data_out.OUTPUTSELECT
load_H => data_out.OUTPUTSELECT
load_H => data_out.OUTPUTSELECT
load_H => data_out.OUTPUTSELECT
load_L => data_out.OUTPUTSELECT
load_L => data_out.OUTPUTSELECT
load_L => data_out.OUTPUTSELECT
load_L => data_out.OUTPUTSELECT
load_L => data_out.OUTPUTSELECT
load_L => data_out.OUTPUTSELECT
load_L => data_out.OUTPUTSELECT
load_L => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|Mux_x:mux1
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
data_out[0] <= mux_x:u0.port5
data_out[1] <= mux_x:u0.port5
data_out[2] <= mux_x:u0.port5
data_out[3] <= mux_x:u0.port5
data_out[4] <= mux_x:u0.port5
data_out[5] <= mux_x:u0.port5
data_out[6] <= mux_x:u0.port5
data_out[7] <= mux_x:u0.port5
data_out[8] <= mux_x:u0.port5
data_out[9] <= mux_x:u0.port5
data_out[10] <= mux_x:u0.port5
data_out[11] <= mux_x:u0.port5
data_out[12] <= mux_x:u0.port5
data_out[13] <= mux_x:u0.port5
data_out[14] <= mux_x:u0.port5
data_out[15] <= mux_x:u0.port5


|simpleCPU|datapath:u2|Mux_x:mux1|mux_x:u0
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data1x[0] => sub_wire2[16].IN1
data1x[1] => sub_wire2[17].IN1
data1x[2] => sub_wire2[18].IN1
data1x[3] => sub_wire2[19].IN1
data1x[4] => sub_wire2[20].IN1
data1x[5] => sub_wire2[21].IN1
data1x[6] => sub_wire2[22].IN1
data1x[7] => sub_wire2[23].IN1
data1x[8] => sub_wire2[24].IN1
data1x[9] => sub_wire2[25].IN1
data1x[10] => sub_wire2[26].IN1
data1x[11] => sub_wire2[27].IN1
data1x[12] => sub_wire2[28].IN1
data1x[13] => sub_wire2[29].IN1
data1x[14] => sub_wire2[30].IN1
data1x[15] => sub_wire2[31].IN1
data2x[0] => sub_wire2[32].IN1
data2x[1] => sub_wire2[33].IN1
data2x[2] => sub_wire2[34].IN1
data2x[3] => sub_wire2[35].IN1
data2x[4] => sub_wire2[36].IN1
data2x[5] => sub_wire2[37].IN1
data2x[6] => sub_wire2[38].IN1
data2x[7] => sub_wire2[39].IN1
data2x[8] => sub_wire2[40].IN1
data2x[9] => sub_wire2[41].IN1
data2x[10] => sub_wire2[42].IN1
data2x[11] => sub_wire2[43].IN1
data2x[12] => sub_wire2[44].IN1
data2x[13] => sub_wire2[45].IN1
data2x[14] => sub_wire2[46].IN1
data2x[15] => sub_wire2[47].IN1
data3x[0] => sub_wire2[48].IN1
data3x[1] => sub_wire2[49].IN1
data3x[2] => sub_wire2[50].IN1
data3x[3] => sub_wire2[51].IN1
data3x[4] => sub_wire2[52].IN1
data3x[5] => sub_wire2[53].IN1
data3x[6] => sub_wire2[54].IN1
data3x[7] => sub_wire2[55].IN1
data3x[8] => sub_wire2[56].IN1
data3x[9] => sub_wire2[57].IN1
data3x[10] => sub_wire2[58].IN1
data3x[11] => sub_wire2[59].IN1
data3x[12] => sub_wire2[60].IN1
data3x[13] => sub_wire2[61].IN1
data3x[14] => sub_wire2[62].IN1
data3x[15] => sub_wire2[63].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result


|simpleCPU|datapath:u2|Mux_x:mux1|mux_x:u0|lpm_mux:LPM_MUX_component
data[0][0] => mux_eoc:auto_generated.data[0]
data[0][1] => mux_eoc:auto_generated.data[1]
data[0][2] => mux_eoc:auto_generated.data[2]
data[0][3] => mux_eoc:auto_generated.data[3]
data[0][4] => mux_eoc:auto_generated.data[4]
data[0][5] => mux_eoc:auto_generated.data[5]
data[0][6] => mux_eoc:auto_generated.data[6]
data[0][7] => mux_eoc:auto_generated.data[7]
data[0][8] => mux_eoc:auto_generated.data[8]
data[0][9] => mux_eoc:auto_generated.data[9]
data[0][10] => mux_eoc:auto_generated.data[10]
data[0][11] => mux_eoc:auto_generated.data[11]
data[0][12] => mux_eoc:auto_generated.data[12]
data[0][13] => mux_eoc:auto_generated.data[13]
data[0][14] => mux_eoc:auto_generated.data[14]
data[0][15] => mux_eoc:auto_generated.data[15]
data[1][0] => mux_eoc:auto_generated.data[16]
data[1][1] => mux_eoc:auto_generated.data[17]
data[1][2] => mux_eoc:auto_generated.data[18]
data[1][3] => mux_eoc:auto_generated.data[19]
data[1][4] => mux_eoc:auto_generated.data[20]
data[1][5] => mux_eoc:auto_generated.data[21]
data[1][6] => mux_eoc:auto_generated.data[22]
data[1][7] => mux_eoc:auto_generated.data[23]
data[1][8] => mux_eoc:auto_generated.data[24]
data[1][9] => mux_eoc:auto_generated.data[25]
data[1][10] => mux_eoc:auto_generated.data[26]
data[1][11] => mux_eoc:auto_generated.data[27]
data[1][12] => mux_eoc:auto_generated.data[28]
data[1][13] => mux_eoc:auto_generated.data[29]
data[1][14] => mux_eoc:auto_generated.data[30]
data[1][15] => mux_eoc:auto_generated.data[31]
data[2][0] => mux_eoc:auto_generated.data[32]
data[2][1] => mux_eoc:auto_generated.data[33]
data[2][2] => mux_eoc:auto_generated.data[34]
data[2][3] => mux_eoc:auto_generated.data[35]
data[2][4] => mux_eoc:auto_generated.data[36]
data[2][5] => mux_eoc:auto_generated.data[37]
data[2][6] => mux_eoc:auto_generated.data[38]
data[2][7] => mux_eoc:auto_generated.data[39]
data[2][8] => mux_eoc:auto_generated.data[40]
data[2][9] => mux_eoc:auto_generated.data[41]
data[2][10] => mux_eoc:auto_generated.data[42]
data[2][11] => mux_eoc:auto_generated.data[43]
data[2][12] => mux_eoc:auto_generated.data[44]
data[2][13] => mux_eoc:auto_generated.data[45]
data[2][14] => mux_eoc:auto_generated.data[46]
data[2][15] => mux_eoc:auto_generated.data[47]
data[3][0] => mux_eoc:auto_generated.data[48]
data[3][1] => mux_eoc:auto_generated.data[49]
data[3][2] => mux_eoc:auto_generated.data[50]
data[3][3] => mux_eoc:auto_generated.data[51]
data[3][4] => mux_eoc:auto_generated.data[52]
data[3][5] => mux_eoc:auto_generated.data[53]
data[3][6] => mux_eoc:auto_generated.data[54]
data[3][7] => mux_eoc:auto_generated.data[55]
data[3][8] => mux_eoc:auto_generated.data[56]
data[3][9] => mux_eoc:auto_generated.data[57]
data[3][10] => mux_eoc:auto_generated.data[58]
data[3][11] => mux_eoc:auto_generated.data[59]
data[3][12] => mux_eoc:auto_generated.data[60]
data[3][13] => mux_eoc:auto_generated.data[61]
data[3][14] => mux_eoc:auto_generated.data[62]
data[3][15] => mux_eoc:auto_generated.data[63]
sel[0] => mux_eoc:auto_generated.sel[0]
sel[1] => mux_eoc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_eoc:auto_generated.result[0]
result[1] <= mux_eoc:auto_generated.result[1]
result[2] <= mux_eoc:auto_generated.result[2]
result[3] <= mux_eoc:auto_generated.result[3]
result[4] <= mux_eoc:auto_generated.result[4]
result[5] <= mux_eoc:auto_generated.result[5]
result[6] <= mux_eoc:auto_generated.result[6]
result[7] <= mux_eoc:auto_generated.result[7]
result[8] <= mux_eoc:auto_generated.result[8]
result[9] <= mux_eoc:auto_generated.result[9]
result[10] <= mux_eoc:auto_generated.result[10]
result[11] <= mux_eoc:auto_generated.result[11]
result[12] <= mux_eoc:auto_generated.result[12]
result[13] <= mux_eoc:auto_generated.result[13]
result[14] <= mux_eoc:auto_generated.result[14]
result[15] <= mux_eoc:auto_generated.result[15]


|simpleCPU|datapath:u2|Mux_x:mux1|mux_x:u0|lpm_mux:LPM_MUX_component|mux_eoc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|simpleCPU|datapath:u2|segReg:SR
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
load => load.IN1
clock => clock.IN1
n_reset => n_reset.IN1
data_out[0] <= simple_reg_8b:u0.port4
data_out[1] <= simple_reg_8b:u0.port4
data_out[2] <= simple_reg_8b:u0.port4
data_out[3] <= simple_reg_8b:u0.port4
data_out[4] <= simple_reg_8b:u0.port4
data_out[5] <= simple_reg_8b:u0.port4
data_out[6] <= simple_reg_8b:u0.port4
data_out[7] <= simple_reg_8b:u0.port4


|simpleCPU|datapath:u2|segReg:SR|simple_reg_8b:u0
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|linkReg:LR
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
load => load.IN2
clock => clock.IN2
n_reset => n_reset.IN2
data_out[0] <= simple_reg_8b:uL.port4
data_out[1] <= simple_reg_8b:uL.port4
data_out[2] <= simple_reg_8b:uL.port4
data_out[3] <= simple_reg_8b:uL.port4
data_out[4] <= simple_reg_8b:uL.port4
data_out[5] <= simple_reg_8b:uL.port4
data_out[6] <= simple_reg_8b:uL.port4
data_out[7] <= simple_reg_8b:uL.port4
data_out[8] <= simple_reg_8b:uH.port4
data_out[9] <= simple_reg_8b:uH.port4
data_out[10] <= simple_reg_8b:uH.port4
data_out[11] <= simple_reg_8b:uH.port4
data_out[12] <= simple_reg_8b:uH.port4
data_out[13] <= simple_reg_8b:uH.port4
data_out[14] <= simple_reg_8b:uH.port4
data_out[15] <= simple_reg_8b:uH.port4


|simpleCPU|datapath:u2|linkReg:LR|simple_reg_8b:uL
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|linkReg:LR|simple_reg_8b:uH
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|LEDL_reg:LEDHR
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
load => load.IN1
clock => clock.IN1
n_reset => n_reset.IN1
data_out[0] <= simple_reg_8b:u0.port4
data_out[1] <= simple_reg_8b:u0.port4
data_out[2] <= simple_reg_8b:u0.port4
data_out[3] <= simple_reg_8b:u0.port4
data_out[4] <= simple_reg_8b:u0.port4
data_out[5] <= simple_reg_8b:u0.port4
data_out[6] <= simple_reg_8b:u0.port4
data_out[7] <= simple_reg_8b:u0.port4


|simpleCPU|datapath:u2|LEDL_reg:LEDHR|simple_reg_8b:u0
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|LEDL_reg:LEDLR
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
load => load.IN1
clock => clock.IN1
n_reset => n_reset.IN1
data_out[0] <= simple_reg_8b:u0.port4
data_out[1] <= simple_reg_8b:u0.port4
data_out[2] <= simple_reg_8b:u0.port4
data_out[3] <= simple_reg_8b:u0.port4
data_out[4] <= simple_reg_8b:u0.port4
data_out[5] <= simple_reg_8b:u0.port4
data_out[6] <= simple_reg_8b:u0.port4
data_out[7] <= simple_reg_8b:u0.port4


|simpleCPU|datapath:u2|LEDL_reg:LEDLR|simple_reg_8b:u0
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|BtnH_reg:BTNHR
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
load => load.IN1
clock => clock.IN1
n_reset => n_reset.IN1
data_out[0] <= simple_reg_8b:u0.port4
data_out[1] <= simple_reg_8b:u0.port4
data_out[2] <= simple_reg_8b:u0.port4
data_out[3] <= simple_reg_8b:u0.port4
data_out[4] <= simple_reg_8b:u0.port4
data_out[5] <= simple_reg_8b:u0.port4
data_out[6] <= simple_reg_8b:u0.port4
data_out[7] <= simple_reg_8b:u0.port4


|simpleCPU|datapath:u2|BtnH_reg:BTNHR|simple_reg_8b:u0
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|BtnL_reg:BTNLR
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
load => load.IN1
clock => clock.IN1
n_reset => n_reset.IN1
data_out[0] <= simple_reg_8b:u0.port4
data_out[1] <= simple_reg_8b:u0.port4
data_out[2] <= simple_reg_8b:u0.port4
data_out[3] <= simple_reg_8b:u0.port4
data_out[4] <= simple_reg_8b:u0.port4
data_out[5] <= simple_reg_8b:u0.port4
data_out[6] <= simple_reg_8b:u0.port4
data_out[7] <= simple_reg_8b:u0.port4


|simpleCPU|datapath:u2|BtnL_reg:BTNLR|simple_reg_8b:u0
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|RAM2port:memory
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|simpleCPU|datapath:u2|RAM2port:memory|altsyncram:altsyncram_component
wren_a => altsyncram_fcb2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_fcb2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fcb2:auto_generated.data_a[0]
data_a[1] => altsyncram_fcb2:auto_generated.data_a[1]
data_a[2] => altsyncram_fcb2:auto_generated.data_a[2]
data_a[3] => altsyncram_fcb2:auto_generated.data_a[3]
data_a[4] => altsyncram_fcb2:auto_generated.data_a[4]
data_a[5] => altsyncram_fcb2:auto_generated.data_a[5]
data_a[6] => altsyncram_fcb2:auto_generated.data_a[6]
data_a[7] => altsyncram_fcb2:auto_generated.data_a[7]
data_a[8] => altsyncram_fcb2:auto_generated.data_a[8]
data_a[9] => altsyncram_fcb2:auto_generated.data_a[9]
data_a[10] => altsyncram_fcb2:auto_generated.data_a[10]
data_a[11] => altsyncram_fcb2:auto_generated.data_a[11]
data_a[12] => altsyncram_fcb2:auto_generated.data_a[12]
data_a[13] => altsyncram_fcb2:auto_generated.data_a[13]
data_a[14] => altsyncram_fcb2:auto_generated.data_a[14]
data_a[15] => altsyncram_fcb2:auto_generated.data_a[15]
data_b[0] => altsyncram_fcb2:auto_generated.data_b[0]
data_b[1] => altsyncram_fcb2:auto_generated.data_b[1]
data_b[2] => altsyncram_fcb2:auto_generated.data_b[2]
data_b[3] => altsyncram_fcb2:auto_generated.data_b[3]
data_b[4] => altsyncram_fcb2:auto_generated.data_b[4]
data_b[5] => altsyncram_fcb2:auto_generated.data_b[5]
data_b[6] => altsyncram_fcb2:auto_generated.data_b[6]
data_b[7] => altsyncram_fcb2:auto_generated.data_b[7]
address_a[0] => altsyncram_fcb2:auto_generated.address_a[0]
address_a[1] => altsyncram_fcb2:auto_generated.address_a[1]
address_a[2] => altsyncram_fcb2:auto_generated.address_a[2]
address_a[3] => altsyncram_fcb2:auto_generated.address_a[3]
address_a[4] => altsyncram_fcb2:auto_generated.address_a[4]
address_a[5] => altsyncram_fcb2:auto_generated.address_a[5]
address_a[6] => altsyncram_fcb2:auto_generated.address_a[6]
address_a[7] => altsyncram_fcb2:auto_generated.address_a[7]
address_a[8] => altsyncram_fcb2:auto_generated.address_a[8]
address_b[0] => altsyncram_fcb2:auto_generated.address_b[0]
address_b[1] => altsyncram_fcb2:auto_generated.address_b[1]
address_b[2] => altsyncram_fcb2:auto_generated.address_b[2]
address_b[3] => altsyncram_fcb2:auto_generated.address_b[3]
address_b[4] => altsyncram_fcb2:auto_generated.address_b[4]
address_b[5] => altsyncram_fcb2:auto_generated.address_b[5]
address_b[6] => altsyncram_fcb2:auto_generated.address_b[6]
address_b[7] => altsyncram_fcb2:auto_generated.address_b[7]
address_b[8] => altsyncram_fcb2:auto_generated.address_b[8]
address_b[9] => altsyncram_fcb2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fcb2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fcb2:auto_generated.q_a[0]
q_a[1] <= altsyncram_fcb2:auto_generated.q_a[1]
q_a[2] <= altsyncram_fcb2:auto_generated.q_a[2]
q_a[3] <= altsyncram_fcb2:auto_generated.q_a[3]
q_a[4] <= altsyncram_fcb2:auto_generated.q_a[4]
q_a[5] <= altsyncram_fcb2:auto_generated.q_a[5]
q_a[6] <= altsyncram_fcb2:auto_generated.q_a[6]
q_a[7] <= altsyncram_fcb2:auto_generated.q_a[7]
q_a[8] <= altsyncram_fcb2:auto_generated.q_a[8]
q_a[9] <= altsyncram_fcb2:auto_generated.q_a[9]
q_a[10] <= altsyncram_fcb2:auto_generated.q_a[10]
q_a[11] <= altsyncram_fcb2:auto_generated.q_a[11]
q_a[12] <= altsyncram_fcb2:auto_generated.q_a[12]
q_a[13] <= altsyncram_fcb2:auto_generated.q_a[13]
q_a[14] <= altsyncram_fcb2:auto_generated.q_a[14]
q_a[15] <= altsyncram_fcb2:auto_generated.q_a[15]
q_b[0] <= altsyncram_fcb2:auto_generated.q_b[0]
q_b[1] <= altsyncram_fcb2:auto_generated.q_b[1]
q_b[2] <= altsyncram_fcb2:auto_generated.q_b[2]
q_b[3] <= altsyncram_fcb2:auto_generated.q_b[3]
q_b[4] <= altsyncram_fcb2:auto_generated.q_b[4]
q_b[5] <= altsyncram_fcb2:auto_generated.q_b[5]
q_b[6] <= altsyncram_fcb2:auto_generated.q_b[6]
q_b[7] <= altsyncram_fcb2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simpleCPU|datapath:u2|RAM2port:memory|altsyncram:altsyncram_component|altsyncram_fcb2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a0.PORTADATAIN1
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a2.PORTADATAIN1
data_a[11] => ram_block1a3.PORTADATAIN1
data_a[12] => ram_block1a4.PORTADATAIN1
data_a[13] => ram_block1a5.PORTADATAIN1
data_a[14] => ram_block1a6.PORTADATAIN1
data_a[15] => ram_block1a7.PORTADATAIN1
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a0.PORTADATAOUT1
q_a[9] <= ram_block1a1.PORTADATAOUT1
q_a[10] <= ram_block1a2.PORTADATAOUT1
q_a[11] <= ram_block1a3.PORTADATAOUT1
q_a[12] <= ram_block1a4.PORTADATAOUT1
q_a[13] <= ram_block1a5.PORTADATAOUT1
q_a[14] <= ram_block1a6.PORTADATAOUT1
q_a[15] <= ram_block1a7.PORTADATAOUT1
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE


|simpleCPU|datapath:u2|ALU:dpALU
in1[0] => in1[0].IN7
in1[1] => in1[1].IN7
in1[2] => in1[2].IN7
in1[3] => in1[3].IN7
in1[4] => in1[4].IN7
in1[5] => in1[5].IN7
in1[6] => in1[6].IN7
in1[7] => in1[7].IN7
in2[0] => in2[0].IN7
in2[1] => in2[1].IN7
in2[2] => in2[2].IN7
in2[3] => in2[3].IN7
in2[4] => in2[4].IN7
in2[5] => in2[5].IN7
in2[6] => in2[6].IN7
in2[7] => in2[7].IN7
opcode[0] => Mux0.IN8
opcode[0] => Mux1.IN8
opcode[0] => Mux2.IN8
opcode[0] => Mux3.IN8
opcode[0] => Mux4.IN8
opcode[0] => Mux5.IN8
opcode[0] => Mux6.IN8
opcode[0] => Mux7.IN8
opcode[0] => Mux8.IN13
opcode[0] => Mux9.IN13
opcode[0] => Mux10.IN13
opcode[0] => Mux11.IN13
opcode[0] => Mux12.IN13
opcode[0] => Mux13.IN13
opcode[0] => Mux14.IN13
opcode[0] => Mux15.IN13
opcode[0] => Equal0.IN4
opcode[0] => Equal1.IN2
opcode[0] => Equal5.IN4
opcode[0] => Equal7.IN0
opcode[1] => Mux0.IN7
opcode[1] => Mux1.IN7
opcode[1] => Mux2.IN7
opcode[1] => Mux3.IN7
opcode[1] => Mux4.IN7
opcode[1] => Mux5.IN7
opcode[1] => Mux6.IN7
opcode[1] => Mux7.IN7
opcode[1] => Mux8.IN12
opcode[1] => Mux9.IN12
opcode[1] => Mux10.IN12
opcode[1] => Mux11.IN12
opcode[1] => Mux12.IN12
opcode[1] => Mux13.IN12
opcode[1] => Mux14.IN12
opcode[1] => Mux15.IN12
opcode[1] => Equal0.IN0
opcode[1] => Equal1.IN1
opcode[1] => Equal5.IN3
opcode[1] => Equal7.IN4
opcode[2] => Mux0.IN6
opcode[2] => Mux1.IN6
opcode[2] => Mux2.IN6
opcode[2] => Mux3.IN6
opcode[2] => Mux4.IN6
opcode[2] => Mux5.IN6
opcode[2] => Mux6.IN6
opcode[2] => Mux7.IN6
opcode[2] => Mux8.IN11
opcode[2] => Mux9.IN11
opcode[2] => Mux10.IN11
opcode[2] => Mux11.IN11
opcode[2] => Mux12.IN11
opcode[2] => Mux13.IN11
opcode[2] => Mux14.IN11
opcode[2] => Mux15.IN11
opcode[2] => Equal0.IN3
opcode[2] => Equal1.IN4
opcode[2] => Equal5.IN0
opcode[2] => Equal7.IN3
opcode[3] => Mux8.IN10
opcode[3] => Mux9.IN10
opcode[3] => Mux10.IN10
opcode[3] => Mux11.IN10
opcode[3] => Mux12.IN10
opcode[3] => Mux13.IN10
opcode[3] => Mux14.IN10
opcode[3] => Mux15.IN10
opcode[3] => Equal0.IN2
opcode[3] => Equal1.IN0
opcode[3] => Equal5.IN2
opcode[3] => Equal7.IN2
opcode[4] => Equal0.IN1
opcode[4] => Equal1.IN3
opcode[4] => Equal5.IN1
opcode[4] => Equal7.IN1
func[0] => Equal2.IN1
func[0] => Equal3.IN0
func[0] => Equal4.IN1
func[1] => Equal2.IN0
func[1] => Equal3.IN1
func[1] => Equal4.IN0
Cin => Cin.IN1
nRst => OV$latch.ACLR
nRst => C$latch.ACLR
nRst => B$latch.ACLR
nRst => T$latch.ACLR
nRst => Z.OUTPUTSELECT
nRst => DIV0$latch.ACLR
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
OV <= OV$latch.DB_MAX_OUTPUT_PORT_TYPE
C <= C$latch.DB_MAX_OUTPUT_PORT_TYPE
B <= B$latch.DB_MAX_OUTPUT_PORT_TYPE
T <= T$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE
DIV0 <= DIV0$latch.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|ALU:dpALU|ADD:U0
cin => cin.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result


|simpleCPU|datapath:u2|ALU:dpALU|ADD:U0|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_laj:auto_generated.dataa[0]
dataa[1] => add_sub_laj:auto_generated.dataa[1]
dataa[2] => add_sub_laj:auto_generated.dataa[2]
dataa[3] => add_sub_laj:auto_generated.dataa[3]
dataa[4] => add_sub_laj:auto_generated.dataa[4]
dataa[5] => add_sub_laj:auto_generated.dataa[5]
dataa[6] => add_sub_laj:auto_generated.dataa[6]
dataa[7] => add_sub_laj:auto_generated.dataa[7]
datab[0] => add_sub_laj:auto_generated.datab[0]
datab[1] => add_sub_laj:auto_generated.datab[1]
datab[2] => add_sub_laj:auto_generated.datab[2]
datab[3] => add_sub_laj:auto_generated.datab[3]
datab[4] => add_sub_laj:auto_generated.datab[4]
datab[5] => add_sub_laj:auto_generated.datab[5]
datab[6] => add_sub_laj:auto_generated.datab[6]
datab[7] => add_sub_laj:auto_generated.datab[7]
cin => add_sub_laj:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_laj:auto_generated.result[0]
result[1] <= add_sub_laj:auto_generated.result[1]
result[2] <= add_sub_laj:auto_generated.result[2]
result[3] <= add_sub_laj:auto_generated.result[3]
result[4] <= add_sub_laj:auto_generated.result[4]
result[5] <= add_sub_laj:auto_generated.result[5]
result[6] <= add_sub_laj:auto_generated.result[6]
result[7] <= add_sub_laj:auto_generated.result[7]
cout <= add_sub_laj:auto_generated.cout
overflow <= add_sub_laj:auto_generated.overflow


|simpleCPU|datapath:u2|ALU:dpALU|ADD:U0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_laj:auto_generated
cin => op_1.IN18
cin => op_1.IN19
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
overflow <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|ALU:dpALU|SUB:U1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result


|simpleCPU|datapath:u2|ALU:dpALU|SUB:U1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_dlh:auto_generated.dataa[0]
dataa[1] => add_sub_dlh:auto_generated.dataa[1]
dataa[2] => add_sub_dlh:auto_generated.dataa[2]
dataa[3] => add_sub_dlh:auto_generated.dataa[3]
dataa[4] => add_sub_dlh:auto_generated.dataa[4]
dataa[5] => add_sub_dlh:auto_generated.dataa[5]
dataa[6] => add_sub_dlh:auto_generated.dataa[6]
dataa[7] => add_sub_dlh:auto_generated.dataa[7]
datab[0] => add_sub_dlh:auto_generated.datab[0]
datab[1] => add_sub_dlh:auto_generated.datab[1]
datab[2] => add_sub_dlh:auto_generated.datab[2]
datab[3] => add_sub_dlh:auto_generated.datab[3]
datab[4] => add_sub_dlh:auto_generated.datab[4]
datab[5] => add_sub_dlh:auto_generated.datab[5]
datab[6] => add_sub_dlh:auto_generated.datab[6]
datab[7] => add_sub_dlh:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dlh:auto_generated.result[0]
result[1] <= add_sub_dlh:auto_generated.result[1]
result[2] <= add_sub_dlh:auto_generated.result[2]
result[3] <= add_sub_dlh:auto_generated.result[3]
result[4] <= add_sub_dlh:auto_generated.result[4]
result[5] <= add_sub_dlh:auto_generated.result[5]
result[6] <= add_sub_dlh:auto_generated.result[6]
result[7] <= add_sub_dlh:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|simpleCPU|datapath:u2|ALU:dpALU|SUB:U1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_dlh:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|ALU:dpALU|MUL:U2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|simpleCPU|datapath:u2|ALU:dpALU|MUL:U2|lpm_mult:lpm_mult_component
dataa[0] => mult_a8n:auto_generated.dataa[0]
dataa[1] => mult_a8n:auto_generated.dataa[1]
dataa[2] => mult_a8n:auto_generated.dataa[2]
dataa[3] => mult_a8n:auto_generated.dataa[3]
dataa[4] => mult_a8n:auto_generated.dataa[4]
dataa[5] => mult_a8n:auto_generated.dataa[5]
dataa[6] => mult_a8n:auto_generated.dataa[6]
dataa[7] => mult_a8n:auto_generated.dataa[7]
datab[0] => mult_a8n:auto_generated.datab[0]
datab[1] => mult_a8n:auto_generated.datab[1]
datab[2] => mult_a8n:auto_generated.datab[2]
datab[3] => mult_a8n:auto_generated.datab[3]
datab[4] => mult_a8n:auto_generated.datab[4]
datab[5] => mult_a8n:auto_generated.datab[5]
datab[6] => mult_a8n:auto_generated.datab[6]
datab[7] => mult_a8n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_a8n:auto_generated.result[0]
result[1] <= mult_a8n:auto_generated.result[1]
result[2] <= mult_a8n:auto_generated.result[2]
result[3] <= mult_a8n:auto_generated.result[3]
result[4] <= mult_a8n:auto_generated.result[4]
result[5] <= mult_a8n:auto_generated.result[5]
result[6] <= mult_a8n:auto_generated.result[6]
result[7] <= mult_a8n:auto_generated.result[7]
result[8] <= mult_a8n:auto_generated.result[8]
result[9] <= mult_a8n:auto_generated.result[9]
result[10] <= mult_a8n:auto_generated.result[10]
result[11] <= mult_a8n:auto_generated.result[11]
result[12] <= mult_a8n:auto_generated.result[12]
result[13] <= mult_a8n:auto_generated.result[13]
result[14] <= mult_a8n:auto_generated.result[14]
result[15] <= mult_a8n:auto_generated.result[15]


|simpleCPU|datapath:u2|ALU:dpALU|MUL:U2|lpm_mult:lpm_mult_component|mult_a8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|simpleCPU|datapath:u2|ALU:dpALU|DIV:U3
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain


|simpleCPU|datapath:u2|ALU:dpALU|DIV:U3|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_ghs:auto_generated.numer[0]
numer[1] => lpm_divide_ghs:auto_generated.numer[1]
numer[2] => lpm_divide_ghs:auto_generated.numer[2]
numer[3] => lpm_divide_ghs:auto_generated.numer[3]
numer[4] => lpm_divide_ghs:auto_generated.numer[4]
numer[5] => lpm_divide_ghs:auto_generated.numer[5]
numer[6] => lpm_divide_ghs:auto_generated.numer[6]
numer[7] => lpm_divide_ghs:auto_generated.numer[7]
denom[0] => lpm_divide_ghs:auto_generated.denom[0]
denom[1] => lpm_divide_ghs:auto_generated.denom[1]
denom[2] => lpm_divide_ghs:auto_generated.denom[2]
denom[3] => lpm_divide_ghs:auto_generated.denom[3]
denom[4] => lpm_divide_ghs:auto_generated.denom[4]
denom[5] => lpm_divide_ghs:auto_generated.denom[5]
denom[6] => lpm_divide_ghs:auto_generated.denom[6]
denom[7] => lpm_divide_ghs:auto_generated.denom[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_ghs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_ghs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_ghs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_ghs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_ghs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_ghs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_ghs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_ghs:auto_generated.quotient[7]
remain[0] <= lpm_divide_ghs:auto_generated.remain[0]
remain[1] <= lpm_divide_ghs:auto_generated.remain[1]
remain[2] <= lpm_divide_ghs:auto_generated.remain[2]
remain[3] <= lpm_divide_ghs:auto_generated.remain[3]
remain[4] <= lpm_divide_ghs:auto_generated.remain[4]
remain[5] <= lpm_divide_ghs:auto_generated.remain[5]
remain[6] <= lpm_divide_ghs:auto_generated.remain[6]
remain[7] <= lpm_divide_ghs:auto_generated.remain[7]


|simpleCPU|datapath:u2|ALU:dpALU|DIV:U3|lpm_divide:LPM_DIVIDE_component|lpm_divide_ghs:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_fkh:divider.denominator[0]
denom[1] => sign_div_unsign_fkh:divider.denominator[1]
denom[2] => sign_div_unsign_fkh:divider.denominator[2]
denom[3] => sign_div_unsign_fkh:divider.denominator[3]
denom[4] => sign_div_unsign_fkh:divider.denominator[4]
denom[5] => sign_div_unsign_fkh:divider.denominator[5]
denom[6] => sign_div_unsign_fkh:divider.denominator[6]
denom[7] => sign_div_unsign_fkh:divider.denominator[7]
numer[0] => sign_div_unsign_fkh:divider.numerator[0]
numer[1] => sign_div_unsign_fkh:divider.numerator[1]
numer[2] => sign_div_unsign_fkh:divider.numerator[2]
numer[3] => sign_div_unsign_fkh:divider.numerator[3]
numer[4] => sign_div_unsign_fkh:divider.numerator[4]
numer[5] => sign_div_unsign_fkh:divider.numerator[5]
numer[6] => sign_div_unsign_fkh:divider.numerator[6]
numer[7] => sign_div_unsign_fkh:divider.numerator[7]
quotient[0] <= sign_div_unsign_fkh:divider.quotient[0]
quotient[1] <= sign_div_unsign_fkh:divider.quotient[1]
quotient[2] <= sign_div_unsign_fkh:divider.quotient[2]
quotient[3] <= sign_div_unsign_fkh:divider.quotient[3]
quotient[4] <= sign_div_unsign_fkh:divider.quotient[4]
quotient[5] <= sign_div_unsign_fkh:divider.quotient[5]
quotient[6] <= sign_div_unsign_fkh:divider.quotient[6]
quotient[7] <= sign_div_unsign_fkh:divider.quotient[7]
remain[0] <= sign_div_unsign_fkh:divider.remainder[0]
remain[1] <= sign_div_unsign_fkh:divider.remainder[1]
remain[2] <= sign_div_unsign_fkh:divider.remainder[2]
remain[3] <= sign_div_unsign_fkh:divider.remainder[3]
remain[4] <= sign_div_unsign_fkh:divider.remainder[4]
remain[5] <= sign_div_unsign_fkh:divider.remainder[5]
remain[6] <= sign_div_unsign_fkh:divider.remainder[6]
remain[7] <= sign_div_unsign_fkh:divider.remainder[7]


|simpleCPU|datapath:u2|ALU:dpALU|DIV:U3|lpm_divide:LPM_DIVIDE_component|lpm_divide_ghs:auto_generated|sign_div_unsign_fkh:divider
denominator[0] => alt_u_div_00f:divider.denominator[0]
denominator[1] => alt_u_div_00f:divider.denominator[1]
denominator[2] => alt_u_div_00f:divider.denominator[2]
denominator[3] => alt_u_div_00f:divider.denominator[3]
denominator[4] => alt_u_div_00f:divider.denominator[4]
denominator[5] => alt_u_div_00f:divider.denominator[5]
denominator[6] => alt_u_div_00f:divider.denominator[6]
denominator[7] => alt_u_div_00f:divider.denominator[7]
numerator[0] => alt_u_div_00f:divider.numerator[0]
numerator[1] => alt_u_div_00f:divider.numerator[1]
numerator[2] => alt_u_div_00f:divider.numerator[2]
numerator[3] => alt_u_div_00f:divider.numerator[3]
numerator[4] => alt_u_div_00f:divider.numerator[4]
numerator[5] => alt_u_div_00f:divider.numerator[5]
numerator[6] => alt_u_div_00f:divider.numerator[6]
numerator[7] => alt_u_div_00f:divider.numerator[7]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|ALU:dpALU|DIV:U3|lpm_divide:LPM_DIVIDE_component|lpm_divide_ghs:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_1.IN8
denominator[0] => op_2.IN10
denominator[0] => op_3.IN12
denominator[0] => op_4.IN14
denominator[0] => op_5.IN16
denominator[0] => op_6.IN18
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[8].IN1
denominator[1] => sel[16].IN1
denominator[1] => op_1.IN6
denominator[1] => sel[24].IN1
denominator[1] => op_2.IN8
denominator[1] => sel[32].IN1
denominator[1] => op_3.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_4.IN12
denominator[1] => sel[48].IN1
denominator[1] => op_5.IN14
denominator[1] => sel[56].IN1
denominator[1] => op_6.IN16
denominator[1] => sel[64].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[9].IN1
denominator[2] => sel[17].IN1
denominator[2] => op_1.IN4
denominator[2] => sel[25].IN1
denominator[2] => op_2.IN6
denominator[2] => sel[33].IN1
denominator[2] => op_3.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_4.IN10
denominator[2] => sel[49].IN1
denominator[2] => op_5.IN12
denominator[2] => sel[57].IN1
denominator[2] => op_6.IN14
denominator[2] => sel[65].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[26].IN1
denominator[3] => op_2.IN4
denominator[3] => sel[34].IN1
denominator[3] => op_3.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_4.IN8
denominator[3] => sel[50].IN1
denominator[3] => op_5.IN10
denominator[3] => sel[58].IN1
denominator[3] => op_6.IN12
denominator[3] => sel[66].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[11].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[27].IN1
denominator[4] => sel[35].IN1
denominator[4] => op_3.IN4
denominator[4] => sel[43].IN1
denominator[4] => op_4.IN6
denominator[4] => sel[51].IN1
denominator[4] => op_5.IN8
denominator[4] => sel[59].IN1
denominator[4] => op_6.IN10
denominator[4] => sel[67].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[12].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[28].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[44].IN1
denominator[5] => op_4.IN4
denominator[5] => sel[52].IN1
denominator[5] => op_5.IN6
denominator[5] => sel[60].IN1
denominator[5] => op_6.IN8
denominator[5] => sel[68].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[13].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[29].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[45].IN1
denominator[6] => sel[53].IN1
denominator[6] => op_5.IN4
denominator[6] => sel[61].IN1
denominator[6] => op_6.IN6
denominator[6] => sel[69].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[14].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[30].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[46].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[62].IN1
denominator[7] => op_6.IN4
denominator[7] => sel[70].IN1
numerator[0] => StageOut[56].IN0
numerator[0] => op_6.IN17
numerator[1] => StageOut[48].IN0
numerator[1] => op_5.IN15
numerator[2] => StageOut[40].IN0
numerator[2] => op_4.IN13
numerator[3] => StageOut[32].IN0
numerator[3] => op_3.IN11
numerator[4] => StageOut[24].IN0
numerator[4] => op_2.IN9
numerator[5] => StageOut[16].IN0
numerator[5] => op_1.IN7
numerator[6] => add_sub_mkc:add_sub_1.dataa[0]
numerator[6] => StageOut[8].IN0
numerator[7] => add_sub_lkc:add_sub_0.dataa[0]
numerator[7] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[56].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[57].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[58].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[59].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[60].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[61].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[62].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[63].DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|ALU:dpALU|DIV:U3|lpm_divide:LPM_DIVIDE_component|lpm_divide_ghs:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|ALU:dpALU|DIV:U3|lpm_divide:LPM_DIVIDE_component|lpm_divide_ghs:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|ALU:dpALU|COMP:U4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
aeb <= lpm_compare:LPM_COMPARE_component.aeb
agb <= lpm_compare:LPM_COMPARE_component.agb
alb <= lpm_compare:LPM_COMPARE_component.alb
aneb <= lpm_compare:LPM_COMPARE_component.aneb


|simpleCPU|datapath:u2|ALU:dpALU|COMP:U4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_sjh:auto_generated.dataa[0]
dataa[1] => cmpr_sjh:auto_generated.dataa[1]
dataa[2] => cmpr_sjh:auto_generated.dataa[2]
dataa[3] => cmpr_sjh:auto_generated.dataa[3]
dataa[4] => cmpr_sjh:auto_generated.dataa[4]
dataa[5] => cmpr_sjh:auto_generated.dataa[5]
dataa[6] => cmpr_sjh:auto_generated.dataa[6]
dataa[7] => cmpr_sjh:auto_generated.dataa[7]
datab[0] => cmpr_sjh:auto_generated.datab[0]
datab[1] => cmpr_sjh:auto_generated.datab[1]
datab[2] => cmpr_sjh:auto_generated.datab[2]
datab[3] => cmpr_sjh:auto_generated.datab[3]
datab[4] => cmpr_sjh:auto_generated.datab[4]
datab[5] => cmpr_sjh:auto_generated.datab[5]
datab[6] => cmpr_sjh:auto_generated.datab[6]
datab[7] => cmpr_sjh:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_sjh:auto_generated.alb
aeb <= cmpr_sjh:auto_generated.aeb
agb <= cmpr_sjh:auto_generated.agb
aleb <= <GND>
aneb <= cmpr_sjh:auto_generated.aneb
ageb <= <GND>


|simpleCPU|datapath:u2|ALU:dpALU|COMP:U4|lpm_compare:LPM_COMPARE_component|cmpr_sjh:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN15
dataa[1] => _.IN0
dataa[1] => op_1.IN13
dataa[2] => _.IN0
dataa[2] => op_1.IN11
dataa[3] => _.IN0
dataa[3] => op_1.IN9
dataa[4] => _.IN0
dataa[4] => op_1.IN7
dataa[5] => _.IN0
dataa[5] => op_1.IN5
dataa[6] => _.IN0
dataa[6] => op_1.IN3
dataa[7] => _.IN0
dataa[7] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN16
datab[1] => _.IN1
datab[1] => op_1.IN14
datab[2] => _.IN1
datab[2] => op_1.IN12
datab[3] => _.IN1
datab[3] => op_1.IN10
datab[4] => _.IN1
datab[4] => op_1.IN8
datab[5] => _.IN1
datab[5] => op_1.IN6
datab[6] => _.IN1
datab[6] => op_1.IN4
datab[7] => _.IN1
datab[7] => op_1.IN2


|simpleCPU|datapath:u2|ALU:dpALU|SHIFT_LEFT:U5
dataa[0] => ShiftLeft0.IN8
dataa[1] => ShiftLeft0.IN7
dataa[2] => ShiftLeft0.IN6
dataa[3] => ShiftLeft0.IN5
dataa[4] => ShiftLeft0.IN4
dataa[5] => ShiftLeft0.IN3
dataa[6] => ShiftLeft0.IN2
dataa[7] => ShiftLeft0.IN1
datab[0] => ShiftLeft0.IN16
datab[1] => ShiftLeft0.IN15
datab[2] => ShiftLeft0.IN14
datab[3] => ShiftLeft0.IN13
datab[4] => ShiftLeft0.IN12
datab[5] => ShiftLeft0.IN11
datab[6] => ShiftLeft0.IN10
datab[7] => ShiftLeft0.IN9
result[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|ALU:dpALU|SHIFT_RIGHT:U6
dataa[0] => ShiftRight0.IN8
dataa[1] => ShiftRight0.IN7
dataa[2] => ShiftRight0.IN6
dataa[3] => ShiftRight0.IN5
dataa[4] => ShiftRight0.IN4
dataa[5] => ShiftRight0.IN3
dataa[6] => ShiftRight0.IN2
dataa[7] => ShiftRight0.IN1
datab[0] => ShiftRight0.IN16
datab[1] => ShiftRight0.IN15
datab[2] => ShiftRight0.IN14
datab[3] => ShiftRight0.IN13
datab[4] => ShiftRight0.IN12
datab[5] => ShiftRight0.IN11
datab[6] => ShiftRight0.IN10
datab[7] => ShiftRight0.IN9
result[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|status_reg:Status
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
load => load.IN1
clock => clock.IN1
n_reset => n_reset.IN1
data_out[0] <= simple_reg_8b:u0.port4
data_out[1] <= simple_reg_8b:u0.port4
data_out[2] <= simple_reg_8b:u0.port4
data_out[3] <= simple_reg_8b:u0.port4
data_out[4] <= simple_reg_8b:u0.port4
data_out[5] <= simple_reg_8b:u0.port4
data_out[6] <= simple_reg_8b:u0.port4
data_out[7] <= simple_reg_8b:u0.port4


|simpleCPU|datapath:u2|status_reg:Status|simple_reg_8b:u0
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
n_reset => data_out.OUTPUTSELECT
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simpleCPU|datapath:u2|Mux_y:mux2
data_in_0[0] => data_in_0[0].IN1
data_in_0[1] => data_in_0[1].IN1
data_in_0[2] => data_in_0[2].IN1
data_in_0[3] => data_in_0[3].IN1
data_in_0[4] => data_in_0[4].IN1
data_in_0[5] => data_in_0[5].IN1
data_in_0[6] => data_in_0[6].IN1
data_in_0[7] => data_in_0[7].IN1
data_in_0[8] => data_in_0[8].IN1
data_in_0[9] => data_in_0[9].IN1
data_in_0[10] => data_in_0[10].IN1
data_in_0[11] => data_in_0[11].IN1
data_in_0[12] => data_in_0[12].IN1
data_in_0[13] => data_in_0[13].IN1
data_in_0[14] => data_in_0[14].IN1
data_in_0[15] => data_in_0[15].IN1
data_in_1[0] => data_in_1[0].IN1
data_in_1[1] => data_in_1[1].IN1
data_in_1[2] => data_in_1[2].IN1
data_in_1[3] => data_in_1[3].IN1
data_in_1[4] => data_in_1[4].IN1
data_in_1[5] => data_in_1[5].IN1
data_in_1[6] => data_in_1[6].IN1
data_in_1[7] => data_in_1[7].IN1
data_in_1[8] => data_in_1[8].IN1
data_in_1[9] => data_in_1[9].IN1
data_in_1[10] => data_in_1[10].IN1
data_in_1[11] => data_in_1[11].IN1
data_in_1[12] => data_in_1[12].IN1
data_in_1[13] => data_in_1[13].IN1
data_in_1[14] => data_in_1[14].IN1
data_in_1[15] => data_in_1[15].IN1
data_in_2[0] => data_in_2[0].IN1
data_in_2[1] => data_in_2[1].IN1
data_in_2[2] => data_in_2[2].IN1
data_in_2[3] => data_in_2[3].IN1
data_in_2[4] => data_in_2[4].IN1
data_in_2[5] => data_in_2[5].IN1
data_in_2[6] => data_in_2[6].IN1
data_in_2[7] => data_in_2[7].IN1
data_in_2[8] => data_in_2[8].IN1
data_in_2[9] => data_in_2[9].IN1
data_in_2[10] => data_in_2[10].IN1
data_in_2[11] => data_in_2[11].IN1
data_in_2[12] => data_in_2[12].IN1
data_in_2[13] => data_in_2[13].IN1
data_in_2[14] => data_in_2[14].IN1
data_in_2[15] => data_in_2[15].IN1
data_in_3[0] => data_in_3[0].IN1
data_in_3[1] => data_in_3[1].IN1
data_in_3[2] => data_in_3[2].IN1
data_in_3[3] => data_in_3[3].IN1
data_in_3[4] => data_in_3[4].IN1
data_in_3[5] => data_in_3[5].IN1
data_in_3[6] => data_in_3[6].IN1
data_in_3[7] => data_in_3[7].IN1
data_in_3[8] => data_in_3[8].IN1
data_in_3[9] => data_in_3[9].IN1
data_in_3[10] => data_in_3[10].IN1
data_in_3[11] => data_in_3[11].IN1
data_in_3[12] => data_in_3[12].IN1
data_in_3[13] => data_in_3[13].IN1
data_in_3[14] => data_in_3[14].IN1
data_in_3[15] => data_in_3[15].IN1
data_in_4[0] => data_in_4[0].IN1
data_in_4[1] => data_in_4[1].IN1
data_in_4[2] => data_in_4[2].IN1
data_in_4[3] => data_in_4[3].IN1
data_in_4[4] => data_in_4[4].IN1
data_in_4[5] => data_in_4[5].IN1
data_in_4[6] => data_in_4[6].IN1
data_in_4[7] => data_in_4[7].IN1
data_in_4[8] => data_in_4[8].IN1
data_in_4[9] => data_in_4[9].IN1
data_in_4[10] => data_in_4[10].IN1
data_in_4[11] => data_in_4[11].IN1
data_in_4[12] => data_in_4[12].IN1
data_in_4[13] => data_in_4[13].IN1
data_in_4[14] => data_in_4[14].IN1
data_in_4[15] => data_in_4[15].IN1
data_in_5[0] => data_in_5[0].IN1
data_in_5[1] => data_in_5[1].IN1
data_in_5[2] => data_in_5[2].IN1
data_in_5[3] => data_in_5[3].IN1
data_in_5[4] => data_in_5[4].IN1
data_in_5[5] => data_in_5[5].IN1
data_in_5[6] => data_in_5[6].IN1
data_in_5[7] => data_in_5[7].IN1
data_in_5[8] => data_in_5[8].IN1
data_in_5[9] => data_in_5[9].IN1
data_in_5[10] => data_in_5[10].IN1
data_in_5[11] => data_in_5[11].IN1
data_in_5[12] => data_in_5[12].IN1
data_in_5[13] => data_in_5[13].IN1
data_in_5[14] => data_in_5[14].IN1
data_in_5[15] => data_in_5[15].IN1
data_in_6[0] => data_in_6[0].IN1
data_in_6[1] => data_in_6[1].IN1
data_in_6[2] => data_in_6[2].IN1
data_in_6[3] => data_in_6[3].IN1
data_in_6[4] => data_in_6[4].IN1
data_in_6[5] => data_in_6[5].IN1
data_in_6[6] => data_in_6[6].IN1
data_in_6[7] => data_in_6[7].IN1
data_in_6[8] => data_in_6[8].IN1
data_in_6[9] => data_in_6[9].IN1
data_in_6[10] => data_in_6[10].IN1
data_in_6[11] => data_in_6[11].IN1
data_in_6[12] => data_in_6[12].IN1
data_in_6[13] => data_in_6[13].IN1
data_in_6[14] => data_in_6[14].IN1
data_in_6[15] => data_in_6[15].IN1
data_in_7[0] => data_in_7[0].IN1
data_in_7[1] => data_in_7[1].IN1
data_in_7[2] => data_in_7[2].IN1
data_in_7[3] => data_in_7[3].IN1
data_in_7[4] => data_in_7[4].IN1
data_in_7[5] => data_in_7[5].IN1
data_in_7[6] => data_in_7[6].IN1
data_in_7[7] => data_in_7[7].IN1
data_in_7[8] => data_in_7[8].IN1
data_in_7[9] => data_in_7[9].IN1
data_in_7[10] => data_in_7[10].IN1
data_in_7[11] => data_in_7[11].IN1
data_in_7[12] => data_in_7[12].IN1
data_in_7[13] => data_in_7[13].IN1
data_in_7[14] => data_in_7[14].IN1
data_in_7[15] => data_in_7[15].IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
select[3] => select[3].IN1
data_out[0] <= mux8_16b:u0.port9
data_out[1] <= mux8_16b:u0.port9
data_out[2] <= mux8_16b:u0.port9
data_out[3] <= mux8_16b:u0.port9
data_out[4] <= mux8_16b:u0.port9
data_out[5] <= mux8_16b:u0.port9
data_out[6] <= mux8_16b:u0.port9
data_out[7] <= mux8_16b:u0.port9
data_out[8] <= mux8_16b:u0.port9
data_out[9] <= mux8_16b:u0.port9
data_out[10] <= mux8_16b:u0.port9
data_out[11] <= mux8_16b:u0.port9
data_out[12] <= mux8_16b:u0.port9
data_out[13] <= mux8_16b:u0.port9
data_out[14] <= mux8_16b:u0.port9
data_out[15] <= mux8_16b:u0.port9


|simpleCPU|datapath:u2|Mux_y:mux2|mux8_16b:u0
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data1x[0] => sub_wire2[16].IN1
data1x[1] => sub_wire2[17].IN1
data1x[2] => sub_wire2[18].IN1
data1x[3] => sub_wire2[19].IN1
data1x[4] => sub_wire2[20].IN1
data1x[5] => sub_wire2[21].IN1
data1x[6] => sub_wire2[22].IN1
data1x[7] => sub_wire2[23].IN1
data1x[8] => sub_wire2[24].IN1
data1x[9] => sub_wire2[25].IN1
data1x[10] => sub_wire2[26].IN1
data1x[11] => sub_wire2[27].IN1
data1x[12] => sub_wire2[28].IN1
data1x[13] => sub_wire2[29].IN1
data1x[14] => sub_wire2[30].IN1
data1x[15] => sub_wire2[31].IN1
data2x[0] => sub_wire2[32].IN1
data2x[1] => sub_wire2[33].IN1
data2x[2] => sub_wire2[34].IN1
data2x[3] => sub_wire2[35].IN1
data2x[4] => sub_wire2[36].IN1
data2x[5] => sub_wire2[37].IN1
data2x[6] => sub_wire2[38].IN1
data2x[7] => sub_wire2[39].IN1
data2x[8] => sub_wire2[40].IN1
data2x[9] => sub_wire2[41].IN1
data2x[10] => sub_wire2[42].IN1
data2x[11] => sub_wire2[43].IN1
data2x[12] => sub_wire2[44].IN1
data2x[13] => sub_wire2[45].IN1
data2x[14] => sub_wire2[46].IN1
data2x[15] => sub_wire2[47].IN1
data3x[0] => sub_wire2[48].IN1
data3x[1] => sub_wire2[49].IN1
data3x[2] => sub_wire2[50].IN1
data3x[3] => sub_wire2[51].IN1
data3x[4] => sub_wire2[52].IN1
data3x[5] => sub_wire2[53].IN1
data3x[6] => sub_wire2[54].IN1
data3x[7] => sub_wire2[55].IN1
data3x[8] => sub_wire2[56].IN1
data3x[9] => sub_wire2[57].IN1
data3x[10] => sub_wire2[58].IN1
data3x[11] => sub_wire2[59].IN1
data3x[12] => sub_wire2[60].IN1
data3x[13] => sub_wire2[61].IN1
data3x[14] => sub_wire2[62].IN1
data3x[15] => sub_wire2[63].IN1
data4x[0] => sub_wire2[64].IN1
data4x[1] => sub_wire2[65].IN1
data4x[2] => sub_wire2[66].IN1
data4x[3] => sub_wire2[67].IN1
data4x[4] => sub_wire2[68].IN1
data4x[5] => sub_wire2[69].IN1
data4x[6] => sub_wire2[70].IN1
data4x[7] => sub_wire2[71].IN1
data4x[8] => sub_wire2[72].IN1
data4x[9] => sub_wire2[73].IN1
data4x[10] => sub_wire2[74].IN1
data4x[11] => sub_wire2[75].IN1
data4x[12] => sub_wire2[76].IN1
data4x[13] => sub_wire2[77].IN1
data4x[14] => sub_wire2[78].IN1
data4x[15] => sub_wire2[79].IN1
data5x[0] => sub_wire2[80].IN1
data5x[1] => sub_wire2[81].IN1
data5x[2] => sub_wire2[82].IN1
data5x[3] => sub_wire2[83].IN1
data5x[4] => sub_wire2[84].IN1
data5x[5] => sub_wire2[85].IN1
data5x[6] => sub_wire2[86].IN1
data5x[7] => sub_wire2[87].IN1
data5x[8] => sub_wire2[88].IN1
data5x[9] => sub_wire2[89].IN1
data5x[10] => sub_wire2[90].IN1
data5x[11] => sub_wire2[91].IN1
data5x[12] => sub_wire2[92].IN1
data5x[13] => sub_wire2[93].IN1
data5x[14] => sub_wire2[94].IN1
data5x[15] => sub_wire2[95].IN1
data6x[0] => sub_wire2[96].IN1
data6x[1] => sub_wire2[97].IN1
data6x[2] => sub_wire2[98].IN1
data6x[3] => sub_wire2[99].IN1
data6x[4] => sub_wire2[100].IN1
data6x[5] => sub_wire2[101].IN1
data6x[6] => sub_wire2[102].IN1
data6x[7] => sub_wire2[103].IN1
data6x[8] => sub_wire2[104].IN1
data6x[9] => sub_wire2[105].IN1
data6x[10] => sub_wire2[106].IN1
data6x[11] => sub_wire2[107].IN1
data6x[12] => sub_wire2[108].IN1
data6x[13] => sub_wire2[109].IN1
data6x[14] => sub_wire2[110].IN1
data6x[15] => sub_wire2[111].IN1
data7x[0] => sub_wire2[112].IN1
data7x[1] => sub_wire2[113].IN1
data7x[2] => sub_wire2[114].IN1
data7x[3] => sub_wire2[115].IN1
data7x[4] => sub_wire2[116].IN1
data7x[5] => sub_wire2[117].IN1
data7x[6] => sub_wire2[118].IN1
data7x[7] => sub_wire2[119].IN1
data7x[8] => sub_wire2[120].IN1
data7x[9] => sub_wire2[121].IN1
data7x[10] => sub_wire2[122].IN1
data7x[11] => sub_wire2[123].IN1
data7x[12] => sub_wire2[124].IN1
data7x[13] => sub_wire2[125].IN1
data7x[14] => sub_wire2[126].IN1
data7x[15] => sub_wire2[127].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result


|simpleCPU|datapath:u2|Mux_y:mux2|mux8_16b:u0|lpm_mux:LPM_MUX_component
data[0][0] => mux_joc:auto_generated.data[0]
data[0][1] => mux_joc:auto_generated.data[1]
data[0][2] => mux_joc:auto_generated.data[2]
data[0][3] => mux_joc:auto_generated.data[3]
data[0][4] => mux_joc:auto_generated.data[4]
data[0][5] => mux_joc:auto_generated.data[5]
data[0][6] => mux_joc:auto_generated.data[6]
data[0][7] => mux_joc:auto_generated.data[7]
data[0][8] => mux_joc:auto_generated.data[8]
data[0][9] => mux_joc:auto_generated.data[9]
data[0][10] => mux_joc:auto_generated.data[10]
data[0][11] => mux_joc:auto_generated.data[11]
data[0][12] => mux_joc:auto_generated.data[12]
data[0][13] => mux_joc:auto_generated.data[13]
data[0][14] => mux_joc:auto_generated.data[14]
data[0][15] => mux_joc:auto_generated.data[15]
data[1][0] => mux_joc:auto_generated.data[16]
data[1][1] => mux_joc:auto_generated.data[17]
data[1][2] => mux_joc:auto_generated.data[18]
data[1][3] => mux_joc:auto_generated.data[19]
data[1][4] => mux_joc:auto_generated.data[20]
data[1][5] => mux_joc:auto_generated.data[21]
data[1][6] => mux_joc:auto_generated.data[22]
data[1][7] => mux_joc:auto_generated.data[23]
data[1][8] => mux_joc:auto_generated.data[24]
data[1][9] => mux_joc:auto_generated.data[25]
data[1][10] => mux_joc:auto_generated.data[26]
data[1][11] => mux_joc:auto_generated.data[27]
data[1][12] => mux_joc:auto_generated.data[28]
data[1][13] => mux_joc:auto_generated.data[29]
data[1][14] => mux_joc:auto_generated.data[30]
data[1][15] => mux_joc:auto_generated.data[31]
data[2][0] => mux_joc:auto_generated.data[32]
data[2][1] => mux_joc:auto_generated.data[33]
data[2][2] => mux_joc:auto_generated.data[34]
data[2][3] => mux_joc:auto_generated.data[35]
data[2][4] => mux_joc:auto_generated.data[36]
data[2][5] => mux_joc:auto_generated.data[37]
data[2][6] => mux_joc:auto_generated.data[38]
data[2][7] => mux_joc:auto_generated.data[39]
data[2][8] => mux_joc:auto_generated.data[40]
data[2][9] => mux_joc:auto_generated.data[41]
data[2][10] => mux_joc:auto_generated.data[42]
data[2][11] => mux_joc:auto_generated.data[43]
data[2][12] => mux_joc:auto_generated.data[44]
data[2][13] => mux_joc:auto_generated.data[45]
data[2][14] => mux_joc:auto_generated.data[46]
data[2][15] => mux_joc:auto_generated.data[47]
data[3][0] => mux_joc:auto_generated.data[48]
data[3][1] => mux_joc:auto_generated.data[49]
data[3][2] => mux_joc:auto_generated.data[50]
data[3][3] => mux_joc:auto_generated.data[51]
data[3][4] => mux_joc:auto_generated.data[52]
data[3][5] => mux_joc:auto_generated.data[53]
data[3][6] => mux_joc:auto_generated.data[54]
data[3][7] => mux_joc:auto_generated.data[55]
data[3][8] => mux_joc:auto_generated.data[56]
data[3][9] => mux_joc:auto_generated.data[57]
data[3][10] => mux_joc:auto_generated.data[58]
data[3][11] => mux_joc:auto_generated.data[59]
data[3][12] => mux_joc:auto_generated.data[60]
data[3][13] => mux_joc:auto_generated.data[61]
data[3][14] => mux_joc:auto_generated.data[62]
data[3][15] => mux_joc:auto_generated.data[63]
data[4][0] => mux_joc:auto_generated.data[64]
data[4][1] => mux_joc:auto_generated.data[65]
data[4][2] => mux_joc:auto_generated.data[66]
data[4][3] => mux_joc:auto_generated.data[67]
data[4][4] => mux_joc:auto_generated.data[68]
data[4][5] => mux_joc:auto_generated.data[69]
data[4][6] => mux_joc:auto_generated.data[70]
data[4][7] => mux_joc:auto_generated.data[71]
data[4][8] => mux_joc:auto_generated.data[72]
data[4][9] => mux_joc:auto_generated.data[73]
data[4][10] => mux_joc:auto_generated.data[74]
data[4][11] => mux_joc:auto_generated.data[75]
data[4][12] => mux_joc:auto_generated.data[76]
data[4][13] => mux_joc:auto_generated.data[77]
data[4][14] => mux_joc:auto_generated.data[78]
data[4][15] => mux_joc:auto_generated.data[79]
data[5][0] => mux_joc:auto_generated.data[80]
data[5][1] => mux_joc:auto_generated.data[81]
data[5][2] => mux_joc:auto_generated.data[82]
data[5][3] => mux_joc:auto_generated.data[83]
data[5][4] => mux_joc:auto_generated.data[84]
data[5][5] => mux_joc:auto_generated.data[85]
data[5][6] => mux_joc:auto_generated.data[86]
data[5][7] => mux_joc:auto_generated.data[87]
data[5][8] => mux_joc:auto_generated.data[88]
data[5][9] => mux_joc:auto_generated.data[89]
data[5][10] => mux_joc:auto_generated.data[90]
data[5][11] => mux_joc:auto_generated.data[91]
data[5][12] => mux_joc:auto_generated.data[92]
data[5][13] => mux_joc:auto_generated.data[93]
data[5][14] => mux_joc:auto_generated.data[94]
data[5][15] => mux_joc:auto_generated.data[95]
data[6][0] => mux_joc:auto_generated.data[96]
data[6][1] => mux_joc:auto_generated.data[97]
data[6][2] => mux_joc:auto_generated.data[98]
data[6][3] => mux_joc:auto_generated.data[99]
data[6][4] => mux_joc:auto_generated.data[100]
data[6][5] => mux_joc:auto_generated.data[101]
data[6][6] => mux_joc:auto_generated.data[102]
data[6][7] => mux_joc:auto_generated.data[103]
data[6][8] => mux_joc:auto_generated.data[104]
data[6][9] => mux_joc:auto_generated.data[105]
data[6][10] => mux_joc:auto_generated.data[106]
data[6][11] => mux_joc:auto_generated.data[107]
data[6][12] => mux_joc:auto_generated.data[108]
data[6][13] => mux_joc:auto_generated.data[109]
data[6][14] => mux_joc:auto_generated.data[110]
data[6][15] => mux_joc:auto_generated.data[111]
data[7][0] => mux_joc:auto_generated.data[112]
data[7][1] => mux_joc:auto_generated.data[113]
data[7][2] => mux_joc:auto_generated.data[114]
data[7][3] => mux_joc:auto_generated.data[115]
data[7][4] => mux_joc:auto_generated.data[116]
data[7][5] => mux_joc:auto_generated.data[117]
data[7][6] => mux_joc:auto_generated.data[118]
data[7][7] => mux_joc:auto_generated.data[119]
data[7][8] => mux_joc:auto_generated.data[120]
data[7][9] => mux_joc:auto_generated.data[121]
data[7][10] => mux_joc:auto_generated.data[122]
data[7][11] => mux_joc:auto_generated.data[123]
data[7][12] => mux_joc:auto_generated.data[124]
data[7][13] => mux_joc:auto_generated.data[125]
data[7][14] => mux_joc:auto_generated.data[126]
data[7][15] => mux_joc:auto_generated.data[127]
sel[0] => mux_joc:auto_generated.sel[0]
sel[1] => mux_joc:auto_generated.sel[1]
sel[2] => mux_joc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_joc:auto_generated.result[0]
result[1] <= mux_joc:auto_generated.result[1]
result[2] <= mux_joc:auto_generated.result[2]
result[3] <= mux_joc:auto_generated.result[3]
result[4] <= mux_joc:auto_generated.result[4]
result[5] <= mux_joc:auto_generated.result[5]
result[6] <= mux_joc:auto_generated.result[6]
result[7] <= mux_joc:auto_generated.result[7]
result[8] <= mux_joc:auto_generated.result[8]
result[9] <= mux_joc:auto_generated.result[9]
result[10] <= mux_joc:auto_generated.result[10]
result[11] <= mux_joc:auto_generated.result[11]
result[12] <= mux_joc:auto_generated.result[12]
result[13] <= mux_joc:auto_generated.result[13]
result[14] <= mux_joc:auto_generated.result[14]
result[15] <= mux_joc:auto_generated.result[15]


|simpleCPU|datapath:u2|Mux_y:mux2|mux8_16b:u0|lpm_mux:LPM_MUX_component|mux_joc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


