
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.22

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   2.96 source latency core.CPU_rd_a5[1]$_DFF_P_/CLK ^
  -2.87 target latency core.CPU_Xreg_value_a4[27][27]$_SDFFE_PP0P_/CLK ^
   0.47 clock uncertainty
   0.00 CRPR
--------------
   0.56 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_Dmem_value_a5[11][15]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_dmem_rd_data_a5[15]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.09    0.00    0.00    2.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.00    0.00    2.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.23    2.23 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.19    0.00    2.23 ^ clkbuf_2_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.10    0.23    2.46 ^ clkbuf_2_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_CLK (net)
                  0.10    0.00    2.46 ^ clkbuf_4_5__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.16    0.17    0.25    2.71 ^ clkbuf_4_5__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5__leaf_CLK (net)
                  0.17    0.00    2.71 ^ clkbuf_leaf_139_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.18    2.89 ^ clkbuf_leaf_139_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_139_CLK (net)
                  0.06    0.00    2.89 ^ core.CPU_Dmem_value_a5[11][15]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.32    3.21 ^ core.CPU_Dmem_value_a5[11][15]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_Dmem_value_a5[11][15] (net)
                  0.07    0.00    3.21 ^ _15394_/A1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.06    0.08    3.29 v _15394_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _02666_ (net)
                  0.06    0.00    3.29 v _15396_/C (sky130_fd_sc_hd__nand4_1)
     1    0.00    0.06    0.10    3.39 ^ _15396_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02668_ (net)
                  0.06    0.00    3.39 ^ _15402_/B1 (sky130_fd_sc_hd__o22a_1)
     1    0.01    0.14    0.20    3.59 ^ _15402_/X (sky130_fd_sc_hd__o22a_1)
                                         core.w_CPU_dmem_rd_data_a4[15] (net)
                  0.14    0.00    3.59 ^ core.CPU_dmem_rd_data_a5[15]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.09    0.00    0.00    2.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.00    0.00    2.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.23    2.23 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.19    0.00    2.23 ^ clkbuf_2_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.10    0.23    2.46 ^ clkbuf_2_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1_0_CLK (net)
                  0.10    0.00    2.46 ^ clkbuf_4_7__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.15    0.17    0.25    2.70 ^ clkbuf_4_7__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7__leaf_CLK (net)
                  0.17    0.00    2.70 ^ clkbuf_leaf_132_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.18    2.88 ^ clkbuf_leaf_132_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_132_CLK (net)
                  0.06    0.00    2.88 ^ core.CPU_dmem_rd_data_a5[15]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.76    3.64   clock uncertainty
                          0.00    3.64   clock reconvergence pessimism
                         -0.05    3.59   library hold time
                                  3.59   data required time
-----------------------------------------------------------------------------
                                  3.59   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_taken_br_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.09    0.00    0.00    2.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.00    0.00    2.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.23    2.23 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.19    0.00    2.23 ^ clkbuf_2_2_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.10    0.23    2.46 ^ clkbuf_2_2_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_CLK (net)
                  0.10    0.00    2.46 ^ clkbuf_4_8__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.22    0.23    0.29    2.75 ^ clkbuf_4_8__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_CLK (net)
                  0.23    0.00    2.75 ^ clkbuf_leaf_35_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.20    2.95 ^ clkbuf_leaf_35_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_35_CLK (net)
                  0.06    0.00    2.95 ^ core.CPU_valid_taken_br_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.30    3.25 v core.CPU_valid_taken_br_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_taken_br_a5 (net)
                  0.03    0.00    3.25 v _07913_/A (sky130_fd_sc_hd__or4_4)
    18    0.17    0.29    0.80    4.05 v _07913_/X (sky130_fd_sc_hd__or4_4)
                                         _02930_ (net)
                  0.29    0.00    4.06 v _07915_/A (sky130_fd_sc_hd__clkinv_16)
    43    0.47    0.32    0.33    4.39 ^ _07915_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _02932_ (net)
                  0.32    0.04    4.43 ^ _09981_/C (sky130_fd_sc_hd__nor3_2)
     2    0.01    0.09    0.11    4.54 v _09981_/Y (sky130_fd_sc_hd__nor3_2)
                                         _04371_ (net)
                  0.09    0.00    4.54 v _09982_/B1 (sky130_fd_sc_hd__a21oi_4)
     6    0.10    0.72    0.58    5.12 ^ _09982_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _04372_ (net)
                  0.72    0.00    5.12 ^ _09988_/A2 (sky130_fd_sc_hd__o21ai_4)
    16    0.11    0.32    0.36    5.48 v _09988_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _04378_ (net)
                  0.32    0.01    5.49 v _13552_/A (sky130_fd_sc_hd__nor3_4)
    16    0.13    1.22    1.07    6.56 ^ _13552_/Y (sky130_fd_sc_hd__nor3_4)
                                         _07042_ (net)
                  1.22    0.00    6.57 ^ _13595_/C1 (sky130_fd_sc_hd__o311ai_0)
     1    0.00    0.28    0.33    6.89 v _13595_/Y (sky130_fd_sc_hd__o311ai_0)
                                         _07072_ (net)
                  0.28    0.00    6.89 v _13597_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.13    0.20    7.10 ^ _13597_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _01453_ (net)
                  0.13    0.00    7.10 ^ hold1395/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.56    7.66 ^ hold1395/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1512 (net)
                  0.06    0.00    7.66 ^ core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.66   data arrival time

                          9.45    9.45   clock clk (rise edge)
                          2.00   11.45   clock source latency
     1    0.09    0.00    0.00   11.45 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.00    0.00   11.45 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.23   11.68 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.19    0.00   11.68 ^ clkbuf_2_2_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.10    0.23   11.91 ^ clkbuf_2_2_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_CLK (net)
                  0.10    0.00   11.91 ^ clkbuf_4_8__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.22    0.23    0.29   12.20 ^ clkbuf_4_8__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_CLK (net)
                  0.23    0.00   12.20 ^ clkbuf_leaf_40_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.21   12.40 ^ clkbuf_leaf_40_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_40_CLK (net)
                  0.06    0.00   12.40 ^ core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.47   11.93   clock uncertainty
                          0.00   11.93   clock reconvergence pessimism
                         -0.05   11.88   library setup time
                                 11.88   data required time
-----------------------------------------------------------------------------
                                 11.88   data required time
                                 -7.66   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_taken_br_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          2.00    2.00   clock source latency
     1    0.09    0.00    0.00    2.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.00    0.00    2.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.23    2.23 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.19    0.00    2.23 ^ clkbuf_2_2_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.10    0.23    2.46 ^ clkbuf_2_2_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_CLK (net)
                  0.10    0.00    2.46 ^ clkbuf_4_8__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.22    0.23    0.29    2.75 ^ clkbuf_4_8__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_CLK (net)
                  0.23    0.00    2.75 ^ clkbuf_leaf_35_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.20    2.95 ^ clkbuf_leaf_35_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_35_CLK (net)
                  0.06    0.00    2.95 ^ core.CPU_valid_taken_br_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.30    3.25 v core.CPU_valid_taken_br_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_taken_br_a5 (net)
                  0.03    0.00    3.25 v _07913_/A (sky130_fd_sc_hd__or4_4)
    18    0.17    0.29    0.80    4.05 v _07913_/X (sky130_fd_sc_hd__or4_4)
                                         _02930_ (net)
                  0.29    0.00    4.06 v _07915_/A (sky130_fd_sc_hd__clkinv_16)
    43    0.47    0.32    0.33    4.39 ^ _07915_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _02932_ (net)
                  0.32    0.04    4.43 ^ _09981_/C (sky130_fd_sc_hd__nor3_2)
     2    0.01    0.09    0.11    4.54 v _09981_/Y (sky130_fd_sc_hd__nor3_2)
                                         _04371_ (net)
                  0.09    0.00    4.54 v _09982_/B1 (sky130_fd_sc_hd__a21oi_4)
     6    0.10    0.72    0.58    5.12 ^ _09982_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _04372_ (net)
                  0.72    0.00    5.12 ^ _09988_/A2 (sky130_fd_sc_hd__o21ai_4)
    16    0.11    0.32    0.36    5.48 v _09988_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _04378_ (net)
                  0.32    0.01    5.49 v _13552_/A (sky130_fd_sc_hd__nor3_4)
    16    0.13    1.22    1.07    6.56 ^ _13552_/Y (sky130_fd_sc_hd__nor3_4)
                                         _07042_ (net)
                  1.22    0.00    6.57 ^ _13595_/C1 (sky130_fd_sc_hd__o311ai_0)
     1    0.00    0.28    0.33    6.89 v _13595_/Y (sky130_fd_sc_hd__o311ai_0)
                                         _07072_ (net)
                  0.28    0.00    6.89 v _13597_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.13    0.20    7.10 ^ _13597_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _01453_ (net)
                  0.13    0.00    7.10 ^ hold1395/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.56    7.66 ^ hold1395/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1512 (net)
                  0.06    0.00    7.66 ^ core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.66   data arrival time

                          9.45    9.45   clock clk (rise edge)
                          2.00   11.45   clock source latency
     1    0.09    0.00    0.00   11.45 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.00    0.00   11.45 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.18    0.19    0.23   11.68 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.19    0.00   11.68 ^ clkbuf_2_2_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.09    0.10    0.23   11.91 ^ clkbuf_2_2_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2_0_CLK (net)
                  0.10    0.00   11.91 ^ clkbuf_4_8__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.22    0.23    0.29   12.20 ^ clkbuf_4_8__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8__leaf_CLK (net)
                  0.23    0.00   12.20 ^ clkbuf_leaf_40_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.21   12.40 ^ clkbuf_leaf_40_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_40_CLK (net)
                  0.06    0.00   12.40 ^ core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.47   11.93   clock uncertainty
                          0.00   11.93   clock reconvergence pessimism
                         -0.05   11.88   library setup time
                                 11.88   data required time
-----------------------------------------------------------------------------
                                 11.88   data required time
                                 -7.66   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.08766055107116699

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4951549768447876

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0586

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.00955671351402998

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.19410200417041779

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0492

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_taken_br_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ pll/CLK (avsdpll)
   0.23    2.23 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.23    2.46 ^ clkbuf_2_2_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    2.75 ^ clkbuf_4_8__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    2.95 ^ clkbuf_leaf_35_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    2.95 ^ core.CPU_valid_taken_br_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    3.25 v core.CPU_valid_taken_br_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.80    4.05 v _07913_/X (sky130_fd_sc_hd__or4_4)
   0.34    4.39 ^ _07915_/Y (sky130_fd_sc_hd__clkinv_16)
   0.15    4.54 v _09981_/Y (sky130_fd_sc_hd__nor3_2)
   0.58    5.12 ^ _09982_/Y (sky130_fd_sc_hd__a21oi_4)
   0.36    5.48 v _09988_/Y (sky130_fd_sc_hd__o21ai_4)
   1.08    6.56 ^ _13552_/Y (sky130_fd_sc_hd__nor3_4)
   0.33    6.89 v _13595_/Y (sky130_fd_sc_hd__o311ai_0)
   0.20    7.10 ^ _13597_/Y (sky130_fd_sc_hd__a21oi_1)
   0.56    7.66 ^ hold1395/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    7.66 ^ core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           7.66   data arrival time

   9.45    9.45   clock clk (rise edge)
   2.00   11.45   clock source latency
   0.00   11.45 ^ pll/CLK (avsdpll)
   0.23   11.68 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.23   11.91 ^ clkbuf_2_2_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29   12.20 ^ clkbuf_4_8__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.21   12.40 ^ clkbuf_leaf_40_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   12.40 ^ core.CPU_Xreg_value_a4[7][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.47   11.93   clock uncertainty
   0.00   11.93   clock reconvergence pessimism
  -0.05   11.88   library setup time
          11.88   data required time
---------------------------------------------------------
          11.88   data required time
          -7.66   data arrival time
---------------------------------------------------------
           4.22   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_Dmem_value_a5[11][15]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_dmem_rd_data_a5[15]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ pll/CLK (avsdpll)
   0.23    2.23 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.23    2.46 ^ clkbuf_2_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.25    2.71 ^ clkbuf_4_5__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    2.89 ^ clkbuf_leaf_139_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    2.89 ^ core.CPU_Dmem_value_a5[11][15]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.32    3.21 ^ core.CPU_Dmem_value_a5[11][15]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.08    3.29 v _15394_/Y (sky130_fd_sc_hd__a22oi_1)
   0.10    3.39 ^ _15396_/Y (sky130_fd_sc_hd__nand4_1)
   0.20    3.59 ^ _15402_/X (sky130_fd_sc_hd__o22a_1)
   0.00    3.59 ^ core.CPU_dmem_rd_data_a5[15]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           3.59   data arrival time

   0.00    0.00   clock clk (rise edge)
   2.00    2.00   clock source latency
   0.00    2.00 ^ pll/CLK (avsdpll)
   0.23    2.23 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.23    2.46 ^ clkbuf_2_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.25    2.70 ^ clkbuf_4_7__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    2.88 ^ clkbuf_leaf_132_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    2.88 ^ core.CPU_dmem_rd_data_a5[15]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.76    3.64   clock uncertainty
   0.00    3.64   clock reconvergence pessimism
  -0.05    3.59   library hold time
           3.59   data required time
---------------------------------------------------------
           3.59   data required time
          -3.59   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
7.6564

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.2213

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
55.134267

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.16e-03   1.20e-03   1.45e-08   9.36e-03  36.8%
Combinational          2.54e-03   5.75e-03   2.89e-08   8.29e-03  32.6%
Clock                  4.41e-03   3.37e-03   3.13e-09   7.78e-03  30.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.51e-02   1.03e-02   4.65e-08   2.54e-02 100.0%
                          59.4%      40.6%       0.0%
