// Seed: 3554885898
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output supply0 id_3
);
  logic id_5;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output uwire id_4,
    output uwire id_5,
    output wire id_6,
    inout supply1 id_7,
    output tri0 id_8
    , id_15,
    input tri0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output tri0 id_13
);
  module_0 modCall_1 (
      id_3,
      id_6,
      id_11,
      id_4
  );
  assign id_15 = id_3;
endmodule
