 Timing Path to B_reg_reg[14]/D 
  
 Path Start Point : B[14] 
 Path End Point   : B_reg_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[14]                   Rise  0.2000 0.0000 0.1000 0.359199 0.894119 1.25332           1       64.8438  c             | 
|    i_0_1_172/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_172/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.409754 0.869621 1.27938           1       54.5731                | 
|    B_reg_reg[14]/D DLH_X1  Rise  0.2450 0.0000 0.0100          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[14]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    B_reg_reg[14]/G             DLH_X1    Fall  0.2090 0.0030 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2090 0.2090 | 
| library hold check                       |  0.0360 0.2450 | 
| data required time                       |  0.2450        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[14]/D 
  
 Path Start Point : A[14] 
 Path End Point   : A_reg_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[14]                   Rise  0.2000 0.0000 0.1000 0.365984 0.894119 1.2601            1       64.8438  c             | 
|    i_0_1_141/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_141/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.446336 0.869621 1.31596           1       55.2567                | 
|    A_reg_reg[14]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[14]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    A_reg_reg[14]/G             DLH_X1    Fall  0.2090 0.0030 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2090 0.2090 | 
| library hold check                       |  0.0360 0.2450 | 
| data required time                       |  0.2450        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[27]/D 
  
 Path Start Point : A[27] 
 Path End Point   : A_reg_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[27]                   Rise  0.2000 0.0000 0.1000 1.06999  0.894119 1.96411           1       64.8438  c             | 
|    i_0_1_154/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_154/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.410135 0.869621 1.27976           1       54.5731                | 
|    A_reg_reg[27]/D DLH_X1  Rise  0.2450 0.0000 0.0100          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[27]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    A_reg_reg[27]/G             DLH_X1    Fall  0.2090 0.0030 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2090 0.2090 | 
| library hold check                       |  0.0360 0.2450 | 
| data required time                       |  0.2450        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[12]/D 
  
 Path Start Point : B[12] 
 Path End Point   : B_reg_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[12]                   Rise  0.2000 0.0000 0.1000 0        0.894119 0.894119          1       64.8438  c             | 
|    i_0_1_170/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_170/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.812214 0.869621 1.68183           1       66.2054                | 
|    B_reg_reg[12]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[12]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    B_reg_reg[12]/G             DLH_X1    Fall  0.2100 0.0040 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2100 0.2100 | 
| library hold check                       |  0.0360 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[23]/D 
  
 Path Start Point : B[23] 
 Path End Point   : B_reg_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[23]                   Rise  0.2000 0.0000 0.1000 1.14288  0.894119 2.037             1       64.8438  c             | 
|    i_0_1_181/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_181/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.628609 0.869621 1.49823           1       54.5731                | 
|    B_reg_reg[23]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[23]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    B_reg_reg[23]/G             DLH_X1    Fall  0.2100 0.0040 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2100 0.2100 | 
| library hold check                       |  0.0360 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[25]/D 
  
 Path Start Point : B[25] 
 Path End Point   : B_reg_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[25]                   Rise  0.2000 0.0000 0.1000 0.376314 0.894119 1.27043           1       64.8438  c             | 
|    i_0_1_183/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_183/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.628609 0.869621 1.49823           1       64.8438                | 
|    B_reg_reg[25]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[25]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    B_reg_reg[25]/G             DLH_X1    Fall  0.2100 0.0040 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2100 0.2100 | 
| library hold check                       |  0.0360 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[26]/D 
  
 Path Start Point : B[26] 
 Path End Point   : B_reg_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[26]                   Rise  0.2000 0.0000 0.1000 0        0.894119 0.894119          1       64.8438  c             | 
|    i_0_1_184/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_184/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.738816 0.869621 1.60844           1       64.8438                | 
|    B_reg_reg[26]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[26]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    B_reg_reg[26]/G             DLH_X1    Fall  0.2100 0.0040 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2100 0.2100 | 
| library hold check                       |  0.0360 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[27]/D 
  
 Path Start Point : B[27] 
 Path End Point   : B_reg_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[27]                   Rise  0.2000 0.0000 0.1000 0.376314 0.894119 1.27043           1       64.8438  c             | 
|    i_0_1_185/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_185/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.678249 0.869621 1.54787           1       54.5731                | 
|    B_reg_reg[27]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[27]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    B_reg_reg[27]/G             DLH_X1    Fall  0.2100 0.0040 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2100 0.2100 | 
| library hold check                       |  0.0360 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[26]/D 
  
 Path Start Point : A[26] 
 Path End Point   : A_reg_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[26]                   Rise  0.2000 0.0000 0.1000 0        0.894119 0.894119          1       64.8438  c             | 
|    i_0_1_153/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_153/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.738816 0.869621 1.60844           1       64.8438                | 
|    A_reg_reg[26]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[26]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    A_reg_reg[26]/G             DLH_X1    Fall  0.2100 0.0040 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2100 0.2100 | 
| library hold check                       |  0.0360 0.2460 | 
| data required time                       |  0.2460        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[30]/D 
  
 Path Start Point : B[30] 
 Path End Point   : B_reg_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[30]                   Rise  0.2000 0.0000 0.1000 0.777133 0.894119 1.67125           1       64.8438  c             | 
|    i_0_1_188/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_188/ZN    AND2_X1 Rise  0.2490 0.0490 0.0120 1.47446  0.869621 2.34408           1       54.5731                | 
|    B_reg_reg[30]/D DLH_X1  Rise  0.2490 0.0000 0.0120          0.914139                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[30]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.574949 1.42116  1.99611           1       51.7491  c    K/M      | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0680 0.0680 0.0210 10.3765  8.68617  19.0627           3       51.7491  mF   K/M      | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0690 0.0010 0.0210          6.50043                                     mF            | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0880 0.0190 0.0190 3.36662  1.42116  4.78779           1       54.5731  mF   K/M      | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0880 0.0000 0.0190          1.24879                                     mF            | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.2060 0.1180 0.0830 37.24    63.0718  100.312           64      55.2567  mF   K/M      | 
|    B_reg_reg[30]/G             DLH_X1    Fall  0.2130 0.0070 0.0830          0.894119                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2130 0.2130 | 
| library hold check                       |  0.0360 0.2490 | 
| data required time                       |  0.2490        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.2490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 431M, CVMEM - 1775M, PVMEM - 2263M)
