#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 30 01:59:47 2022
# Process ID: 10995
# Current directory: /home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/workspace/axilite_ex/hls/axilite_ex'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_vadd_0_0/design_1_vadd_0_0.dcp' for cell 'design_1_i/vadd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2394.934 ; gain = 0.000 ; free physical = 3949 ; free virtual = 9558
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.730 ; gain = 0.000 ; free physical = 3845 ; free virtual = 9456
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2434.730 ; gain = 40.023 ; free physical = 3845 ; free virtual = 9456
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2450.734 ; gain = 16.004 ; free physical = 3836 ; free virtual = 9447

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19cb28bec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2659.688 ; gain = 208.953 ; free physical = 3448 ; free virtual = 9073

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16f47fa0d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8903
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1eed7d481

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8903
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 104 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13ff3b229

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 232 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13ff3b229

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13ff3b229

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13ff3b229

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |             104  |                                              0  |
|  Sweep                        |               0  |             232  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902
Ending Logic Optimization Task | Checksum: 1a4e5ca32

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a4e5ca32

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a4e5ca32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902
Ending Netlist Obfuscation Task | Checksum: 1a4e5ca32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.656 ; gain = 0.000 ; free physical = 3277 ; free virtual = 8902
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2830.656 ; gain = 395.926 ; free physical = 3277 ; free virtual = 8902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2870.676 ; gain = 0.000 ; free physical = 3267 ; free virtual = 8894
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3219 ; free virtual = 8848
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d8723cdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3219 ; free virtual = 8848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3219 ; free virtual = 8848

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2535d122

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3239 ; free virtual = 8868

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ccb19ed5

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3247 ; free virtual = 8876

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ccb19ed5

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3247 ; free virtual = 8876
Phase 1 Placer Initialization | Checksum: ccb19ed5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3246 ; free virtual = 8876

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a4f66f3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3244 ; free virtual = 8875

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1286a8a76

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3244 ; free virtual = 8874

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 17 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3224 ; free virtual = 8857

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 13feca347

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3223 ; free virtual = 8856
Phase 2.3 Global Placement Core | Checksum: 105ef6580

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3222 ; free virtual = 8855
Phase 2 Global Placement | Checksum: 105ef6580

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3222 ; free virtual = 8855

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 107f415b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3220 ; free virtual = 8854

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a084d2c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3218 ; free virtual = 8852

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 144f30cce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3218 ; free virtual = 8852

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cb092fc0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3218 ; free virtual = 8852

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23b7f4341

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 230f333c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b6fd10cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849
Phase 3 Detail Placement | Checksum: 1b6fd10cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28ba815a5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.396 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2738f3ac5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 285e894d3

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849
Phase 4.1.1.1 BUFG Insertion | Checksum: 28ba815a5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.396. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849
Phase 4.1 Post Commit Optimization | Checksum: 265c99554

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 265c99554

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 265c99554

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849
Phase 4.3 Placer Reporting | Checksum: 265c99554

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3215 ; free virtual = 8849

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3216 ; free virtual = 8850

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3216 ; free virtual = 8850
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ef1b711b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3216 ; free virtual = 8850
Ending Placer Task | Checksum: 142c6e344

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3216 ; free virtual = 8850
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3223 ; free virtual = 8860
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3218 ; free virtual = 8853
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3228 ; free virtual = 8863
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2966.336 ; gain = 0.000 ; free physical = 3198 ; free virtual = 8836
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e48c6836 ConstDB: 0 ShapeSum: 5e3a7b0e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cc6c7d99

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.965 ; gain = 47.629 ; free physical = 3074 ; free virtual = 8711
Post Restoration Checksum: NetGraph: 330a9af3 NumContArr: 9961e2a6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cc6c7d99

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.965 ; gain = 47.629 ; free physical = 3075 ; free virtual = 8712

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cc6c7d99

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3020.961 ; gain = 54.625 ; free physical = 3057 ; free virtual = 8695

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cc6c7d99

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3020.961 ; gain = 54.625 ; free physical = 3057 ; free virtual = 8695
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23deee080

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3048 ; free virtual = 8686
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.408  | TNS=0.000  | WHS=-0.189 | THS=-11.812|

Phase 2 Router Initialization | Checksum: 1b0280eda

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3047 ; free virtual = 8685

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 928
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 928
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b0280eda

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3044 ; free virtual = 8682
Phase 3 Initial Routing | Checksum: 16f57ae1e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8685

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.943  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8b728ee4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8685

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.943  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1384d14c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8685
Phase 4 Rip-up And Reroute | Checksum: 1384d14c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8685

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1384d14c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8685

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1384d14c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8685
Phase 5 Delay and Skew Optimization | Checksum: 1384d14c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8685

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2066e360a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3047 ; free virtual = 8685
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.093  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1636c65aa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3047 ; free virtual = 8685
Phase 6 Post Hold Fix | Checksum: 1636c65aa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3047 ; free virtual = 8685

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.105053 %
  Global Horizontal Routing Utilization  = 0.124662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17dadf2f3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3047 ; free virtual = 8685

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17dadf2f3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8684

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 145f1d1d2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8684

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.093  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 145f1d1d2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3046 ; free virtual = 8684
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3066 ; free virtual = 8704

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3046.844 ; gain = 80.508 ; free physical = 3066 ; free virtual = 8704
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3054.848 ; gain = 0.000 ; free physical = 3051 ; free virtual = 8693
INFO: [Common 17-1381] The checkpoint '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/anubhav/workspace/axilite_ex/vivado/axilite_ex/axilite_ex.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jan 30 02:01:03 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 3416.148 ; gain = 297.668 ; free physical = 3022 ; free virtual = 8673
INFO: [Common 17-206] Exiting Vivado at Sun Jan 30 02:01:03 2022...
