-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_192_3_VITIS_LOOP_196_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    nodes_features_proj_V_0_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_0_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    mul_ln194_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    nodes_features_proj_V_1_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_1_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_2_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_3_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_4_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_5_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_6_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_7_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_8_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_9_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_10_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_11_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_12_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_13_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_14_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_15_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_16_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_17_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_0_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_1_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_2_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_3_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_4_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_5_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_6_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_7_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_8_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_9_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_10_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_11_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_12_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_13_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_14_load : IN STD_LOGIC_VECTOR (27 downto 0);
    nodes_features_proj_V_18_15_load : IN STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_sum_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_nodes_features_sum_V_ce0 : OUT STD_LOGIC;
    out_nodes_features_sum_V_we0 : OUT STD_LOGIC;
    out_nodes_features_sum_V_d0 : OUT STD_LOGIC_VECTOR (27 downto 0);
    out_nodes_features_sum_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_nodes_features_sum_V_ce1 : OUT STD_LOGIC;
    out_nodes_features_sum_V_q1 : IN STD_LOGIC_VECTOR (27 downto 0);
    all_attention_coefficients_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    all_attention_coefficients_V_ce0 : OUT STD_LOGIC;
    all_attention_coefficients_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0) );
end;


architecture behav of GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_192_3_VITIS_LOOP_196_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_130 : STD_LOGIC_VECTOR (8 downto 0) := "100110000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln192_fu_2635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal phi_ln1171_reg_2573 : STD_LOGIC_VECTOR (27 downto 0);
    signal phi_ln1171_reg_2573_pp0_iter2_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln192_reg_3534 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_3534_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_3534_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_3534_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_fu_2659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_reg_3538 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_reg_3538_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_reg_3538_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_reg_3538_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_mid1_fu_2673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_mid1_reg_3543 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_mid1_reg_3543_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_mid1_reg_3543_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_mid1_reg_3543_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp82841_fu_2679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp82841_reg_3548 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp82841_reg_3548_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp82841_reg_3548_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp82841_reg_3548_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln192_2_fu_2685_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln192_2_reg_3553 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_nodes_features_sum_V_addr_reg_3558 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_nodes_features_sum_V_addr_reg_3558_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal out_nodes_features_sum_V_addr_reg_3558_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal out_nodes_features_sum_V_addr_reg_3558_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_17_fu_2702_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_16_fu_2740_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_15_fu_2778_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_14_fu_2816_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_13_fu_2854_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_12_fu_2892_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_11_fu_2930_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_10_fu_2968_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_7_fu_3006_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_6_fu_3044_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_5_fu_3082_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_4_fu_3120_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_3_fu_3158_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_2_fu_3196_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_1_fu_3234_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_s_fu_3272_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_9_fu_3310_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_8_fu_3348_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_fu_3386_p18 : STD_LOGIC_VECTOR (27 downto 0);
    signal all_attention_coefficients_V_load_reg_3664 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_fu_3465_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_reg_3669 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1171_reg_2573 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln196_fu_2693_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln194_fu_3453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal fout_1_fu_702 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_fout_1_load : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln196_fu_3424_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal n2_fu_706 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_n2_load : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_fu_710 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln192_2_fu_2641_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln192_fu_2653_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln192_fu_2665_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1171_fu_2698_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln192_fu_3445_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln192_1_fu_3448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln192_1_fu_3471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_fu_3476_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lhs_2_fu_3484_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_fu_3492_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_387 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_operation_395 : BOOLEAN;
    signal ap_enable_state5_pp0_iter4_stage0 : BOOLEAN;
    signal ap_enable_operation_400 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_570 : BOOLEAN;
    signal ap_condition_586 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_mux_164_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        din3 : IN STD_LOGIC_VECTOR (27 downto 0);
        din4 : IN STD_LOGIC_VECTOR (27 downto 0);
        din5 : IN STD_LOGIC_VECTOR (27 downto 0);
        din6 : IN STD_LOGIC_VECTOR (27 downto 0);
        din7 : IN STD_LOGIC_VECTOR (27 downto 0);
        din8 : IN STD_LOGIC_VECTOR (27 downto 0);
        din9 : IN STD_LOGIC_VECTOR (27 downto 0);
        din10 : IN STD_LOGIC_VECTOR (27 downto 0);
        din11 : IN STD_LOGIC_VECTOR (27 downto 0);
        din12 : IN STD_LOGIC_VECTOR (27 downto 0);
        din13 : IN STD_LOGIC_VECTOR (27 downto 0);
        din14 : IN STD_LOGIC_VECTOR (27 downto 0);
        din15 : IN STD_LOGIC_VECTOR (27 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_28s_28s_46_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (45 downto 0) );
    end component;


    component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_164_28_1_1_U1934 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_17_0_load,
        din1 => nodes_features_proj_V_17_1_load,
        din2 => nodes_features_proj_V_17_2_load,
        din3 => nodes_features_proj_V_17_3_load,
        din4 => nodes_features_proj_V_17_4_load,
        din5 => nodes_features_proj_V_17_5_load,
        din6 => nodes_features_proj_V_17_6_load,
        din7 => nodes_features_proj_V_17_7_load,
        din8 => nodes_features_proj_V_17_8_load,
        din9 => nodes_features_proj_V_17_9_load,
        din10 => nodes_features_proj_V_17_10_load,
        din11 => nodes_features_proj_V_17_11_load,
        din12 => nodes_features_proj_V_17_12_load,
        din13 => nodes_features_proj_V_17_13_load,
        din14 => nodes_features_proj_V_17_14_load,
        din15 => nodes_features_proj_V_17_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_17_fu_2702_p18);

    mux_164_28_1_1_U1935 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_16_0_load,
        din1 => nodes_features_proj_V_16_1_load,
        din2 => nodes_features_proj_V_16_2_load,
        din3 => nodes_features_proj_V_16_3_load,
        din4 => nodes_features_proj_V_16_4_load,
        din5 => nodes_features_proj_V_16_5_load,
        din6 => nodes_features_proj_V_16_6_load,
        din7 => nodes_features_proj_V_16_7_load,
        din8 => nodes_features_proj_V_16_8_load,
        din9 => nodes_features_proj_V_16_9_load,
        din10 => nodes_features_proj_V_16_10_load,
        din11 => nodes_features_proj_V_16_11_load,
        din12 => nodes_features_proj_V_16_12_load,
        din13 => nodes_features_proj_V_16_13_load,
        din14 => nodes_features_proj_V_16_14_load,
        din15 => nodes_features_proj_V_16_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_16_fu_2740_p18);

    mux_164_28_1_1_U1936 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_15_0_load,
        din1 => nodes_features_proj_V_15_1_load,
        din2 => nodes_features_proj_V_15_2_load,
        din3 => nodes_features_proj_V_15_3_load,
        din4 => nodes_features_proj_V_15_4_load,
        din5 => nodes_features_proj_V_15_5_load,
        din6 => nodes_features_proj_V_15_6_load,
        din7 => nodes_features_proj_V_15_7_load,
        din8 => nodes_features_proj_V_15_8_load,
        din9 => nodes_features_proj_V_15_9_load,
        din10 => nodes_features_proj_V_15_10_load,
        din11 => nodes_features_proj_V_15_11_load,
        din12 => nodes_features_proj_V_15_12_load,
        din13 => nodes_features_proj_V_15_13_load,
        din14 => nodes_features_proj_V_15_14_load,
        din15 => nodes_features_proj_V_15_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_15_fu_2778_p18);

    mux_164_28_1_1_U1937 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_14_0_load,
        din1 => nodes_features_proj_V_14_1_load,
        din2 => nodes_features_proj_V_14_2_load,
        din3 => nodes_features_proj_V_14_3_load,
        din4 => nodes_features_proj_V_14_4_load,
        din5 => nodes_features_proj_V_14_5_load,
        din6 => nodes_features_proj_V_14_6_load,
        din7 => nodes_features_proj_V_14_7_load,
        din8 => nodes_features_proj_V_14_8_load,
        din9 => nodes_features_proj_V_14_9_load,
        din10 => nodes_features_proj_V_14_10_load,
        din11 => nodes_features_proj_V_14_11_load,
        din12 => nodes_features_proj_V_14_12_load,
        din13 => nodes_features_proj_V_14_13_load,
        din14 => nodes_features_proj_V_14_14_load,
        din15 => nodes_features_proj_V_14_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_14_fu_2816_p18);

    mux_164_28_1_1_U1938 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_13_0_load,
        din1 => nodes_features_proj_V_13_1_load,
        din2 => nodes_features_proj_V_13_2_load,
        din3 => nodes_features_proj_V_13_3_load,
        din4 => nodes_features_proj_V_13_4_load,
        din5 => nodes_features_proj_V_13_5_load,
        din6 => nodes_features_proj_V_13_6_load,
        din7 => nodes_features_proj_V_13_7_load,
        din8 => nodes_features_proj_V_13_8_load,
        din9 => nodes_features_proj_V_13_9_load,
        din10 => nodes_features_proj_V_13_10_load,
        din11 => nodes_features_proj_V_13_11_load,
        din12 => nodes_features_proj_V_13_12_load,
        din13 => nodes_features_proj_V_13_13_load,
        din14 => nodes_features_proj_V_13_14_load,
        din15 => nodes_features_proj_V_13_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_13_fu_2854_p18);

    mux_164_28_1_1_U1939 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_12_0_load,
        din1 => nodes_features_proj_V_12_1_load,
        din2 => nodes_features_proj_V_12_2_load,
        din3 => nodes_features_proj_V_12_3_load,
        din4 => nodes_features_proj_V_12_4_load,
        din5 => nodes_features_proj_V_12_5_load,
        din6 => nodes_features_proj_V_12_6_load,
        din7 => nodes_features_proj_V_12_7_load,
        din8 => nodes_features_proj_V_12_8_load,
        din9 => nodes_features_proj_V_12_9_load,
        din10 => nodes_features_proj_V_12_10_load,
        din11 => nodes_features_proj_V_12_11_load,
        din12 => nodes_features_proj_V_12_12_load,
        din13 => nodes_features_proj_V_12_13_load,
        din14 => nodes_features_proj_V_12_14_load,
        din15 => nodes_features_proj_V_12_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_12_fu_2892_p18);

    mux_164_28_1_1_U1940 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_11_0_load,
        din1 => nodes_features_proj_V_11_1_load,
        din2 => nodes_features_proj_V_11_2_load,
        din3 => nodes_features_proj_V_11_3_load,
        din4 => nodes_features_proj_V_11_4_load,
        din5 => nodes_features_proj_V_11_5_load,
        din6 => nodes_features_proj_V_11_6_load,
        din7 => nodes_features_proj_V_11_7_load,
        din8 => nodes_features_proj_V_11_8_load,
        din9 => nodes_features_proj_V_11_9_load,
        din10 => nodes_features_proj_V_11_10_load,
        din11 => nodes_features_proj_V_11_11_load,
        din12 => nodes_features_proj_V_11_12_load,
        din13 => nodes_features_proj_V_11_13_load,
        din14 => nodes_features_proj_V_11_14_load,
        din15 => nodes_features_proj_V_11_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_11_fu_2930_p18);

    mux_164_28_1_1_U1941 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_10_0_load,
        din1 => nodes_features_proj_V_10_1_load,
        din2 => nodes_features_proj_V_10_2_load,
        din3 => nodes_features_proj_V_10_3_load,
        din4 => nodes_features_proj_V_10_4_load,
        din5 => nodes_features_proj_V_10_5_load,
        din6 => nodes_features_proj_V_10_6_load,
        din7 => nodes_features_proj_V_10_7_load,
        din8 => nodes_features_proj_V_10_8_load,
        din9 => nodes_features_proj_V_10_9_load,
        din10 => nodes_features_proj_V_10_10_load,
        din11 => nodes_features_proj_V_10_11_load,
        din12 => nodes_features_proj_V_10_12_load,
        din13 => nodes_features_proj_V_10_13_load,
        din14 => nodes_features_proj_V_10_14_load,
        din15 => nodes_features_proj_V_10_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_10_fu_2968_p18);

    mux_164_28_1_1_U1942 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_9_0_load,
        din1 => nodes_features_proj_V_9_1_load,
        din2 => nodes_features_proj_V_9_2_load,
        din3 => nodes_features_proj_V_9_3_load,
        din4 => nodes_features_proj_V_9_4_load,
        din5 => nodes_features_proj_V_9_5_load,
        din6 => nodes_features_proj_V_9_6_load,
        din7 => nodes_features_proj_V_9_7_load,
        din8 => nodes_features_proj_V_9_8_load,
        din9 => nodes_features_proj_V_9_9_load,
        din10 => nodes_features_proj_V_9_10_load,
        din11 => nodes_features_proj_V_9_11_load,
        din12 => nodes_features_proj_V_9_12_load,
        din13 => nodes_features_proj_V_9_13_load,
        din14 => nodes_features_proj_V_9_14_load,
        din15 => nodes_features_proj_V_9_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_7_fu_3006_p18);

    mux_164_28_1_1_U1943 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_8_0_load,
        din1 => nodes_features_proj_V_8_1_load,
        din2 => nodes_features_proj_V_8_2_load,
        din3 => nodes_features_proj_V_8_3_load,
        din4 => nodes_features_proj_V_8_4_load,
        din5 => nodes_features_proj_V_8_5_load,
        din6 => nodes_features_proj_V_8_6_load,
        din7 => nodes_features_proj_V_8_7_load,
        din8 => nodes_features_proj_V_8_8_load,
        din9 => nodes_features_proj_V_8_9_load,
        din10 => nodes_features_proj_V_8_10_load,
        din11 => nodes_features_proj_V_8_11_load,
        din12 => nodes_features_proj_V_8_12_load,
        din13 => nodes_features_proj_V_8_13_load,
        din14 => nodes_features_proj_V_8_14_load,
        din15 => nodes_features_proj_V_8_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_6_fu_3044_p18);

    mux_164_28_1_1_U1944 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_7_0_load,
        din1 => nodes_features_proj_V_7_1_load,
        din2 => nodes_features_proj_V_7_2_load,
        din3 => nodes_features_proj_V_7_3_load,
        din4 => nodes_features_proj_V_7_4_load,
        din5 => nodes_features_proj_V_7_5_load,
        din6 => nodes_features_proj_V_7_6_load,
        din7 => nodes_features_proj_V_7_7_load,
        din8 => nodes_features_proj_V_7_8_load,
        din9 => nodes_features_proj_V_7_9_load,
        din10 => nodes_features_proj_V_7_10_load,
        din11 => nodes_features_proj_V_7_11_load,
        din12 => nodes_features_proj_V_7_12_load,
        din13 => nodes_features_proj_V_7_13_load,
        din14 => nodes_features_proj_V_7_14_load,
        din15 => nodes_features_proj_V_7_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_5_fu_3082_p18);

    mux_164_28_1_1_U1945 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_6_0_load,
        din1 => nodes_features_proj_V_6_1_load,
        din2 => nodes_features_proj_V_6_2_load,
        din3 => nodes_features_proj_V_6_3_load,
        din4 => nodes_features_proj_V_6_4_load,
        din5 => nodes_features_proj_V_6_5_load,
        din6 => nodes_features_proj_V_6_6_load,
        din7 => nodes_features_proj_V_6_7_load,
        din8 => nodes_features_proj_V_6_8_load,
        din9 => nodes_features_proj_V_6_9_load,
        din10 => nodes_features_proj_V_6_10_load,
        din11 => nodes_features_proj_V_6_11_load,
        din12 => nodes_features_proj_V_6_12_load,
        din13 => nodes_features_proj_V_6_13_load,
        din14 => nodes_features_proj_V_6_14_load,
        din15 => nodes_features_proj_V_6_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_4_fu_3120_p18);

    mux_164_28_1_1_U1946 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_5_0_load,
        din1 => nodes_features_proj_V_5_1_load,
        din2 => nodes_features_proj_V_5_2_load,
        din3 => nodes_features_proj_V_5_3_load,
        din4 => nodes_features_proj_V_5_4_load,
        din5 => nodes_features_proj_V_5_5_load,
        din6 => nodes_features_proj_V_5_6_load,
        din7 => nodes_features_proj_V_5_7_load,
        din8 => nodes_features_proj_V_5_8_load,
        din9 => nodes_features_proj_V_5_9_load,
        din10 => nodes_features_proj_V_5_10_load,
        din11 => nodes_features_proj_V_5_11_load,
        din12 => nodes_features_proj_V_5_12_load,
        din13 => nodes_features_proj_V_5_13_load,
        din14 => nodes_features_proj_V_5_14_load,
        din15 => nodes_features_proj_V_5_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_3_fu_3158_p18);

    mux_164_28_1_1_U1947 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_4_0_load,
        din1 => nodes_features_proj_V_4_1_load,
        din2 => nodes_features_proj_V_4_2_load,
        din3 => nodes_features_proj_V_4_3_load,
        din4 => nodes_features_proj_V_4_4_load,
        din5 => nodes_features_proj_V_4_5_load,
        din6 => nodes_features_proj_V_4_6_load,
        din7 => nodes_features_proj_V_4_7_load,
        din8 => nodes_features_proj_V_4_8_load,
        din9 => nodes_features_proj_V_4_9_load,
        din10 => nodes_features_proj_V_4_10_load,
        din11 => nodes_features_proj_V_4_11_load,
        din12 => nodes_features_proj_V_4_12_load,
        din13 => nodes_features_proj_V_4_13_load,
        din14 => nodes_features_proj_V_4_14_load,
        din15 => nodes_features_proj_V_4_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_2_fu_3196_p18);

    mux_164_28_1_1_U1948 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_3_0_load,
        din1 => nodes_features_proj_V_3_1_load,
        din2 => nodes_features_proj_V_3_2_load,
        din3 => nodes_features_proj_V_3_3_load,
        din4 => nodes_features_proj_V_3_4_load,
        din5 => nodes_features_proj_V_3_5_load,
        din6 => nodes_features_proj_V_3_6_load,
        din7 => nodes_features_proj_V_3_7_load,
        din8 => nodes_features_proj_V_3_8_load,
        din9 => nodes_features_proj_V_3_9_load,
        din10 => nodes_features_proj_V_3_10_load,
        din11 => nodes_features_proj_V_3_11_load,
        din12 => nodes_features_proj_V_3_12_load,
        din13 => nodes_features_proj_V_3_13_load,
        din14 => nodes_features_proj_V_3_14_load,
        din15 => nodes_features_proj_V_3_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_1_fu_3234_p18);

    mux_164_28_1_1_U1949 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_2_0_load,
        din1 => nodes_features_proj_V_2_1_load,
        din2 => nodes_features_proj_V_2_2_load,
        din3 => nodes_features_proj_V_2_3_load,
        din4 => nodes_features_proj_V_2_4_load,
        din5 => nodes_features_proj_V_2_5_load,
        din6 => nodes_features_proj_V_2_6_load,
        din7 => nodes_features_proj_V_2_7_load,
        din8 => nodes_features_proj_V_2_8_load,
        din9 => nodes_features_proj_V_2_9_load,
        din10 => nodes_features_proj_V_2_10_load,
        din11 => nodes_features_proj_V_2_11_load,
        din12 => nodes_features_proj_V_2_12_load,
        din13 => nodes_features_proj_V_2_13_load,
        din14 => nodes_features_proj_V_2_14_load,
        din15 => nodes_features_proj_V_2_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_s_fu_3272_p18);

    mux_164_28_1_1_U1950 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_1_0_load,
        din1 => nodes_features_proj_V_1_1_load,
        din2 => nodes_features_proj_V_1_2_load,
        din3 => nodes_features_proj_V_1_3_load,
        din4 => nodes_features_proj_V_1_4_load,
        din5 => nodes_features_proj_V_1_5_load,
        din6 => nodes_features_proj_V_1_6_load,
        din7 => nodes_features_proj_V_1_7_load,
        din8 => nodes_features_proj_V_1_8_load,
        din9 => nodes_features_proj_V_1_9_load,
        din10 => nodes_features_proj_V_1_10_load,
        din11 => nodes_features_proj_V_1_11_load,
        din12 => nodes_features_proj_V_1_12_load,
        din13 => nodes_features_proj_V_1_13_load,
        din14 => nodes_features_proj_V_1_14_load,
        din15 => nodes_features_proj_V_1_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_9_fu_3310_p18);

    mux_164_28_1_1_U1951 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_0_0_load,
        din1 => nodes_features_proj_V_0_1_load,
        din2 => nodes_features_proj_V_0_2_load,
        din3 => nodes_features_proj_V_0_3_load,
        din4 => nodes_features_proj_V_0_4_load,
        din5 => nodes_features_proj_V_0_5_load,
        din6 => nodes_features_proj_V_0_6_load,
        din7 => nodes_features_proj_V_0_7_load,
        din8 => nodes_features_proj_V_0_8_load,
        din9 => nodes_features_proj_V_0_9_load,
        din10 => nodes_features_proj_V_0_10_load,
        din11 => nodes_features_proj_V_0_11_load,
        din12 => nodes_features_proj_V_0_12_load,
        din13 => nodes_features_proj_V_0_13_load,
        din14 => nodes_features_proj_V_0_14_load,
        din15 => nodes_features_proj_V_0_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_8_fu_3348_p18);

    mux_164_28_1_1_U1952 : component GAT_compute_one_graph_mux_164_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        din2_WIDTH => 28,
        din3_WIDTH => 28,
        din4_WIDTH => 28,
        din5_WIDTH => 28,
        din6_WIDTH => 28,
        din7_WIDTH => 28,
        din8_WIDTH => 28,
        din9_WIDTH => 28,
        din10_WIDTH => 28,
        din11_WIDTH => 28,
        din12_WIDTH => 28,
        din13_WIDTH => 28,
        din14_WIDTH => 28,
        din15_WIDTH => 28,
        din16_WIDTH => 4,
        dout_WIDTH => 28)
    port map (
        din0 => nodes_features_proj_V_18_0_load,
        din1 => nodes_features_proj_V_18_1_load,
        din2 => nodes_features_proj_V_18_2_load,
        din3 => nodes_features_proj_V_18_3_load,
        din4 => nodes_features_proj_V_18_4_load,
        din5 => nodes_features_proj_V_18_5_load,
        din6 => nodes_features_proj_V_18_6_load,
        din7 => nodes_features_proj_V_18_7_load,
        din8 => nodes_features_proj_V_18_8_load,
        din9 => nodes_features_proj_V_18_9_load,
        din10 => nodes_features_proj_V_18_10_load,
        din11 => nodes_features_proj_V_18_11_load,
        din12 => nodes_features_proj_V_18_12_load,
        din13 => nodes_features_proj_V_18_13_load,
        din14 => nodes_features_proj_V_18_14_load,
        din15 => nodes_features_proj_V_18_15_load,
        din16 => trunc_ln1171_fu_2698_p1,
        dout => tmp_fu_3386_p18);

    mul_28s_28s_46_1_1_U1953 : component GAT_compute_one_graph_mul_28s_28s_46_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 28,
        dout_WIDTH => 46)
    port map (
        din0 => phi_ln1171_reg_2573_pp0_iter2_reg,
        din1 => all_attention_coefficients_V_load_reg_3664,
        dout => r_V_fu_3465_p2);

    flow_control_loop_pipe_sequential_init_U : component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_586)) then
                if ((ap_const_boolean_1 = ap_condition_570)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_fu_3386_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_11))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_17_fu_2702_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_10))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_16_fu_2740_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_F))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_15_fu_2778_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_E))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_14_fu_2816_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_D))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_13_fu_2854_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_C))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_12_fu_2892_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_B))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_11_fu_2930_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_A))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_10_fu_2968_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_9))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_7_fu_3006_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_8))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_6_fu_3044_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_7))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_5_fu_3082_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_6))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_4_fu_3120_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_5))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_3_fu_3158_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_4))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_2_fu_3196_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_3))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_1_fu_3234_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_2))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_s_fu_3272_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_1))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_9_fu_3310_p18;
                elsif (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (select_ln192_2_fu_2685_p3 = ap_const_lv5_0))) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= tmp_8_fu_3348_p18;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573 <= ap_phi_reg_pp0_iter0_phi_ln1171_reg_2573;
                end if;
            end if; 
        end if;
    end process;

    fout_1_fu_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    fout_1_fu_702 <= add_ln196_fu_3424_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    fout_1_fu_702 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_710 <= add_ln192_2_fu_2641_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_710 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    n2_fu_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    n2_fu_706 <= select_ln192_2_fu_2685_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    n2_fu_706 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln192_reg_3534_pp0_iter1_reg = ap_const_lv1_0))) then
                all_attention_coefficients_V_load_reg_3664 <= all_attention_coefficients_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp82841_reg_3548_pp0_iter1_reg <= cmp82841_reg_3548;
                cmp8_mid1_reg_3543_pp0_iter1_reg <= cmp8_mid1_reg_3543;
                icmp_ln192_reg_3534 <= icmp_ln192_fu_2635_p2;
                icmp_ln192_reg_3534_pp0_iter1_reg <= icmp_ln192_reg_3534;
                icmp_ln196_reg_3538_pp0_iter1_reg <= icmp_ln196_reg_3538;
                out_nodes_features_sum_V_addr_reg_3558_pp0_iter1_reg <= out_nodes_features_sum_V_addr_reg_3558;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                cmp82841_reg_3548_pp0_iter2_reg <= cmp82841_reg_3548_pp0_iter1_reg;
                cmp82841_reg_3548_pp0_iter3_reg <= cmp82841_reg_3548_pp0_iter2_reg;
                cmp8_mid1_reg_3543_pp0_iter2_reg <= cmp8_mid1_reg_3543_pp0_iter1_reg;
                cmp8_mid1_reg_3543_pp0_iter3_reg <= cmp8_mid1_reg_3543_pp0_iter2_reg;
                icmp_ln192_reg_3534_pp0_iter2_reg <= icmp_ln192_reg_3534_pp0_iter1_reg;
                icmp_ln192_reg_3534_pp0_iter3_reg <= icmp_ln192_reg_3534_pp0_iter2_reg;
                icmp_ln196_reg_3538_pp0_iter2_reg <= icmp_ln196_reg_3538_pp0_iter1_reg;
                icmp_ln196_reg_3538_pp0_iter3_reg <= icmp_ln196_reg_3538_pp0_iter2_reg;
                out_nodes_features_sum_V_addr_reg_3558_pp0_iter2_reg <= out_nodes_features_sum_V_addr_reg_3558_pp0_iter1_reg;
                out_nodes_features_sum_V_addr_reg_3558_pp0_iter3_reg <= out_nodes_features_sum_V_addr_reg_3558_pp0_iter2_reg;
                phi_ln1171_reg_2573_pp0_iter2_reg <= phi_ln1171_reg_2573;
                r_V_reg_3669 <= r_V_fu_3465_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln192_fu_2635_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp82841_reg_3548 <= cmp82841_fu_2679_p2;
                cmp8_mid1_reg_3543 <= cmp8_mid1_fu_2673_p2;
                icmp_ln196_reg_3538 <= icmp_ln196_fu_2659_p2;
                out_nodes_features_sum_V_addr_reg_3558 <= zext_ln196_fu_2693_p1(4 - 1 downto 0);
                select_ln192_2_reg_3553 <= select_ln192_2_fu_2685_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                phi_ln1171_reg_2573 <= ap_phi_reg_pp0_iter1_phi_ln1171_reg_2573;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln192_1_fu_3448_p2 <= std_logic_vector(unsigned(mul_ln194_1) + unsigned(zext_ln192_fu_3445_p1));
    add_ln192_2_fu_2641_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv9_1));
    add_ln192_fu_2653_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_n2_load) + unsigned(ap_const_lv5_1));
    add_ln196_fu_3424_p2 <= std_logic_vector(unsigned(select_ln192_fu_2665_p3) + unsigned(ap_const_lv5_1));
    all_attention_coefficients_V_address0 <= zext_ln194_fu_3453_p1(16 - 1 downto 0);

    all_attention_coefficients_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            all_attention_coefficients_V_ce0 <= ap_const_logic_1;
        else 
            all_attention_coefficients_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_570_assign_proc : process(icmp_ln192_fu_2635_p2, select_ln192_2_fu_2685_p3)
    begin
                ap_condition_570 <= (not((select_ln192_2_fu_2685_p3 = ap_const_lv5_0)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_1)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_2)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_3)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_4)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_5)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_6)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_7)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_8)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_9)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_A)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_B)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_C)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_D)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_E)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_F)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_10)) and not((select_ln192_2_fu_2685_p3 = ap_const_lv5_11)) and (icmp_ln192_fu_2635_p2 = ap_const_lv1_0));
    end process;


    ap_condition_586_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_586 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln192_fu_2635_p2)
    begin
        if (((icmp_ln192_fu_2635_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_387_assign_proc : process(icmp_ln192_reg_3534_pp0_iter2_reg)
    begin
                ap_enable_operation_387 <= (icmp_ln192_reg_3534_pp0_iter2_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_395_assign_proc : process(icmp_ln192_reg_3534_pp0_iter3_reg)
    begin
                ap_enable_operation_395 <= (icmp_ln192_reg_3534_pp0_iter3_reg = ap_const_lv1_0);
    end process;

        ap_enable_operation_400 <= (ap_const_boolean_1 = ap_const_boolean_1);
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state5_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_phi_ln1171_reg_2573 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_fout_1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, fout_1_fu_702, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_fout_1_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_fout_1_load <= fout_1_fu_702;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_710)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_710;
        end if; 
    end process;


    ap_sig_allocacmp_n2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, n2_fu_706)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_n2_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_n2_load <= n2_fu_706;
        end if; 
    end process;

    cmp82841_fu_2679_p2 <= "1" when (ap_sig_allocacmp_n2_load = ap_const_lv5_0) else "0";
    cmp8_mid1_fu_2673_p2 <= "1" when (add_ln192_fu_2653_p2 = ap_const_lv5_0) else "0";
    icmp_ln192_fu_2635_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv9_130) else "0";
    icmp_ln196_fu_2659_p2 <= "1" when (ap_sig_allocacmp_fout_1_load = ap_const_lv5_10) else "0";
    lhs_2_fu_3484_p3 <= (lhs_fu_3476_p3 & ap_const_lv18_0);
    lhs_fu_3476_p3 <= 
        ap_const_lv28_0 when (select_ln192_1_fu_3471_p3(0) = '1') else 
        out_nodes_features_sum_V_q1;
    out_nodes_features_sum_V_address0 <= out_nodes_features_sum_V_addr_reg_3558_pp0_iter3_reg;
    out_nodes_features_sum_V_address1 <= out_nodes_features_sum_V_addr_reg_3558_pp0_iter2_reg;

    out_nodes_features_sum_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            out_nodes_features_sum_V_ce0 <= ap_const_logic_1;
        else 
            out_nodes_features_sum_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_nodes_features_sum_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            out_nodes_features_sum_V_ce1 <= ap_const_logic_1;
        else 
            out_nodes_features_sum_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    out_nodes_features_sum_V_d0 <= ret_V_fu_3492_p2(45 downto 18);

    out_nodes_features_sum_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            out_nodes_features_sum_V_we0 <= ap_const_logic_1;
        else 
            out_nodes_features_sum_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_fu_3492_p2 <= std_logic_vector(unsigned(lhs_2_fu_3484_p3) + unsigned(r_V_reg_3669));
    select_ln192_1_fu_3471_p3 <= 
        cmp8_mid1_reg_3543_pp0_iter3_reg when (icmp_ln196_reg_3538_pp0_iter3_reg(0) = '1') else 
        cmp82841_reg_3548_pp0_iter3_reg;
    select_ln192_2_fu_2685_p3 <= 
        add_ln192_fu_2653_p2 when (icmp_ln196_fu_2659_p2(0) = '1') else 
        ap_sig_allocacmp_n2_load;
    select_ln192_fu_2665_p3 <= 
        ap_const_lv5_0 when (icmp_ln196_fu_2659_p2(0) = '1') else 
        ap_sig_allocacmp_fout_1_load;
    trunc_ln1171_fu_2698_p1 <= select_ln192_fu_2665_p3(4 - 1 downto 0);
    zext_ln192_fu_3445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln192_2_reg_3553),16));
    zext_ln194_fu_3453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln192_1_fu_3448_p2),64));
    zext_ln196_fu_2693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln192_fu_2665_p3),64));
end behav;
