// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/11/2019 21:21:36"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arena_ALU (
	Arena_IN_A,
	Arena_IN_B,
	Arena_ALU_IN_Operation,
	Arena_ALU_OUT,
	Arena_ALU_Zero);
input 	[31:0] Arena_IN_A;
input 	[31:0] Arena_IN_B;
input 	[3:0] Arena_ALU_IN_Operation;
output 	[31:0] Arena_ALU_OUT;
output 	Arena_ALU_Zero;

// Design Ports Information
// Arena_ALU_OUT[0]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[2]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[3]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[4]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[5]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[6]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[7]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[8]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[9]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[10]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[11]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[12]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[13]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[14]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[15]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[16]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[17]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[18]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[19]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[20]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[21]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[22]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[23]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[24]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[25]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[26]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[27]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[28]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[29]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[30]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_OUT[31]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ALU_Zero	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_IN_B[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_ALU_IN_Operation[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_ALU_IN_Operation[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_ALU_IN_Operation[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_ALU_IN_Operation[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[3]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[5]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[5]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[6]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[6]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[7]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[7]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[8]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[8]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[9]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[9]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[10]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[10]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[11]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[11]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[12]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[12]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[13]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[13]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[14]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[14]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[15]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[15]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[16]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[16]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[17]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[17]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[18]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[18]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[19]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[19]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[20]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[20]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[21]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[21]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[22]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[22]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[23]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[23]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[24]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[24]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[25]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[25]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[26]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[26]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[27]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[27]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[28]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[28]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[29]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[29]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[30]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[30]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_B[31]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_IN_A[31]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~21_combout ;
wire \Add0~27_combout ;
wire \Add0~30_combout ;
wire \Add0~42_combout ;
wire \Add0~54_combout ;
wire \Add0~60_combout ;
wire \Mux120~0_combout ;
wire \Add0~11_combout ;
wire \Add0~14_combout ;
wire \Add0~17_combout ;
wire \Add0~23_combout ;
wire \Add0~29_combout ;
wire \Add0~38_combout ;
wire \Add0~41_combout ;
wire \Add0~50_combout ;
wire \Add0~53_combout ;
wire \Add0~62_combout ;
wire \Add0~65_combout ;
wire \Add0~68_combout ;
wire \Add0~80_combout ;
wire \Add0~83_combout ;
wire \Add0~86_combout ;
wire \Mux3~0_combout ;
wire \Mux3~0clkctrl_outclk ;
wire \Add0~0_combout ;
wire \Add0~2_cout ;
wire \Add0~3_combout ;
wire \Mux100~0_combout ;
wire \Mux100~1_combout ;
wire \Mux132~0_combout ;
wire \Mux132~0clkctrl_outclk ;
wire \Arena_ALU_OUT[0]$latch~combout ;
wire \Add0~5_combout ;
wire \Add0~4 ;
wire \Add0~6_combout ;
wire \Mux101~0_combout ;
wire \Mux101~1_combout ;
wire \Arena_ALU_OUT[1]$latch~combout ;
wire \Mux102~0_combout ;
wire \Add0~8_combout ;
wire \Add0~7 ;
wire \Add0~9_combout ;
wire \Mux102~1_combout ;
wire \Arena_ALU_OUT[2]$latch~combout ;
wire \Mux103~0_combout ;
wire \Add0~10 ;
wire \Add0~12_combout ;
wire \Mux103~1_combout ;
wire \Arena_ALU_OUT[3]$latch~combout ;
wire \Mux104~0_combout ;
wire \Add0~13 ;
wire \Add0~15_combout ;
wire \Mux104~1_combout ;
wire \Arena_ALU_OUT[4]$latch~combout ;
wire \Mux105~0_combout ;
wire \Add0~16 ;
wire \Add0~18_combout ;
wire \Mux105~1_combout ;
wire \Arena_ALU_OUT[5]$latch~combout ;
wire \Mux106~0_combout ;
wire \Mux106~1_combout ;
wire \Arena_ALU_OUT[6]$latch~combout ;
wire \Add0~20_combout ;
wire \Add0~19 ;
wire \Add0~22 ;
wire \Add0~24_combout ;
wire \Mux107~0_combout ;
wire \Mux107~1_combout ;
wire \Arena_ALU_OUT[7]$latch~combout ;
wire \Mux108~0_combout ;
wire \Mux108~1_combout ;
wire \Arena_ALU_OUT[8]$latch~combout ;
wire \Mux109~0_combout ;
wire \Mux109~1_combout ;
wire \Arena_ALU_OUT[9]$latch~combout ;
wire \Add0~32_combout ;
wire \Add0~26_combout ;
wire \Add0~25 ;
wire \Add0~28 ;
wire \Add0~31 ;
wire \Add0~33_combout ;
wire \Mux110~0_combout ;
wire \Mux110~1_combout ;
wire \Arena_ALU_OUT[10]$latch~combout ;
wire \Add0~35_combout ;
wire \Add0~34 ;
wire \Add0~36_combout ;
wire \Mux111~0_combout ;
wire \Mux111~1_combout ;
wire \Arena_ALU_OUT[11]$latch~combout ;
wire \Mux112~0_combout ;
wire \Add0~37 ;
wire \Add0~39_combout ;
wire \Mux112~1_combout ;
wire \Arena_ALU_OUT[12]$latch~combout ;
wire \Mux113~0_combout ;
wire \Mux113~1_combout ;
wire \Arena_ALU_OUT[13]$latch~combout ;
wire \Mux114~0_combout ;
wire \Add0~44_combout ;
wire \Add0~40 ;
wire \Add0~43 ;
wire \Add0~45_combout ;
wire \Mux114~1_combout ;
wire \Arena_ALU_OUT[14]$latch~combout ;
wire \Add0~47_combout ;
wire \Add0~46 ;
wire \Add0~48_combout ;
wire \Mux115~0_combout ;
wire \Mux115~1_combout ;
wire \Arena_ALU_OUT[15]$latch~combout ;
wire \Mux116~0_combout ;
wire \Add0~49 ;
wire \Add0~51_combout ;
wire \Mux116~1_combout ;
wire \Arena_ALU_OUT[16]$latch~combout ;
wire \Mux117~0_combout ;
wire \Mux117~1_combout ;
wire \Arena_ALU_OUT[17]$latch~combout ;
wire \Mux118~0_combout ;
wire \Add0~56_combout ;
wire \Add0~52 ;
wire \Add0~55 ;
wire \Add0~57_combout ;
wire \Mux118~1_combout ;
wire \Arena_ALU_OUT[18]$latch~combout ;
wire \Mux119~0_combout ;
wire \Mux119~1_combout ;
wire \Arena_ALU_OUT[19]$latch~combout ;
wire \Add0~59_combout ;
wire \Add0~58 ;
wire \Add0~61 ;
wire \Add0~63_combout ;
wire \Mux120~1_combout ;
wire \Arena_ALU_OUT[20]$latch~combout ;
wire \Mux121~0_combout ;
wire \Add0~64 ;
wire \Add0~66_combout ;
wire \Mux121~1_combout ;
wire \Arena_ALU_OUT[21]$latch~combout ;
wire \Add0~67 ;
wire \Add0~69_combout ;
wire \Mux122~0_combout ;
wire \Mux122~1_combout ;
wire \Arena_ALU_OUT[22]$latch~combout ;
wire \Mux123~0_combout ;
wire \Add0~71_combout ;
wire \Add0~70 ;
wire \Add0~72_combout ;
wire \Mux123~1_combout ;
wire \Arena_ALU_OUT[23]$latch~combout ;
wire \Mux124~0_combout ;
wire \Add0~74_combout ;
wire \Add0~73 ;
wire \Add0~75_combout ;
wire \Mux124~1_combout ;
wire \Arena_ALU_OUT[24]$latch~combout ;
wire \Mux125~0_combout ;
wire \Add0~77_combout ;
wire \Add0~76 ;
wire \Add0~78_combout ;
wire \Mux125~1_combout ;
wire \Arena_ALU_OUT[25]$latch~combout ;
wire \Mux126~0_combout ;
wire \Add0~79 ;
wire \Add0~81_combout ;
wire \Mux126~1_combout ;
wire \Arena_ALU_OUT[26]$latch~combout ;
wire \Mux127~0_combout ;
wire \Add0~82 ;
wire \Add0~84_combout ;
wire \Mux127~1_combout ;
wire \Arena_ALU_OUT[27]$latch~combout ;
wire \Mux128~0_combout ;
wire \Add0~85 ;
wire \Add0~87_combout ;
wire \Mux128~1_combout ;
wire \Arena_ALU_OUT[28]$latch~combout ;
wire \Mux129~0_combout ;
wire \Add0~89_combout ;
wire \Add0~88 ;
wire \Add0~90_combout ;
wire \Mux129~1_combout ;
wire \Arena_ALU_OUT[29]$latch~combout ;
wire \Mux130~0_combout ;
wire \Add0~92_combout ;
wire \Add0~91 ;
wire \Add0~93_combout ;
wire \Mux130~1_combout ;
wire \Arena_ALU_OUT[30]$latch~combout ;
wire \Mux131~0_combout ;
wire \Add0~95_combout ;
wire \Add0~94 ;
wire \Add0~96_combout ;
wire \Mux131~1_combout ;
wire \Arena_ALU_OUT[31]$latch~combout ;
wire \LessThan0~1_cout ;
wire \LessThan0~3_cout ;
wire \LessThan0~5_cout ;
wire \LessThan0~7_cout ;
wire \LessThan0~9_cout ;
wire \LessThan0~11_cout ;
wire \LessThan0~13_cout ;
wire \LessThan0~15_cout ;
wire \LessThan0~17_cout ;
wire \LessThan0~19_cout ;
wire \LessThan0~21_cout ;
wire \LessThan0~23_cout ;
wire \LessThan0~25_cout ;
wire \LessThan0~27_cout ;
wire \LessThan0~29_cout ;
wire \LessThan0~31_cout ;
wire \LessThan0~33_cout ;
wire \LessThan0~35_cout ;
wire \LessThan0~37_cout ;
wire \LessThan0~39_cout ;
wire \LessThan0~41_cout ;
wire \LessThan0~43_cout ;
wire \LessThan0~45_cout ;
wire \LessThan0~47_cout ;
wire \LessThan0~49_cout ;
wire \LessThan0~51_cout ;
wire \LessThan0~53_cout ;
wire \LessThan0~55_cout ;
wire \LessThan0~57_cout ;
wire \LessThan0~59_cout ;
wire \LessThan0~61_cout ;
wire \LessThan0~62_combout ;
wire \Mux1~0_combout ;
wire \Arena_ALU_Zero$latch~combout ;
wire [31:0] Arena_sign_conv_B;
wire [31:0] Arena_sign_conv_A;
wire [31:0] Arena_arithmetic_conv;
wire [31:0] \Arena_IN_B~combout ;
wire [31:0] \Arena_IN_A~combout ;
wire [3:0] \Arena_ALU_IN_Operation~combout ;


// Location: LCCOMB_X29_Y35_N30
cycloneii_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_combout  = (Arena_sign_conv_A[6] & ((\Add0~20_combout  & (\Add0~19  & VCC)) # (!\Add0~20_combout  & (!\Add0~19 )))) # (!Arena_sign_conv_A[6] & ((\Add0~20_combout  & (!\Add0~19 )) # (!\Add0~20_combout  & ((\Add0~19 ) # (GND)))))
// \Add0~22  = CARRY((Arena_sign_conv_A[6] & (!\Add0~20_combout  & !\Add0~19 )) # (!Arena_sign_conv_A[6] & ((!\Add0~19 ) # (!\Add0~20_combout ))))

	.dataa(Arena_sign_conv_A[6]),
	.datab(\Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~21_combout ),
	.cout(\Add0~22 ));
// synopsys translate_off
defparam \Add0~21 .lut_mask = 16'h9617;
defparam \Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N2
cycloneii_lcell_comb \Add0~27 (
// Equation(s):
// \Add0~27_combout  = (Arena_sign_conv_A[8] & ((\Add0~26_combout  & (\Add0~25  & VCC)) # (!\Add0~26_combout  & (!\Add0~25 )))) # (!Arena_sign_conv_A[8] & ((\Add0~26_combout  & (!\Add0~25 )) # (!\Add0~26_combout  & ((\Add0~25 ) # (GND)))))
// \Add0~28  = CARRY((Arena_sign_conv_A[8] & (!\Add0~26_combout  & !\Add0~25 )) # (!Arena_sign_conv_A[8] & ((!\Add0~25 ) # (!\Add0~26_combout ))))

	.dataa(Arena_sign_conv_A[8]),
	.datab(\Add0~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~27_combout ),
	.cout(\Add0~28 ));
// synopsys translate_off
defparam \Add0~27 .lut_mask = 16'h9617;
defparam \Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N4
cycloneii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = ((\Add0~29_combout  $ (Arena_sign_conv_A[9] $ (!\Add0~28 )))) # (GND)
// \Add0~31  = CARRY((\Add0~29_combout  & ((Arena_sign_conv_A[9]) # (!\Add0~28 ))) # (!\Add0~29_combout  & (Arena_sign_conv_A[9] & !\Add0~28 )))

	.dataa(\Add0~29_combout ),
	.datab(Arena_sign_conv_A[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~28 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h698E;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N12
cycloneii_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = ((\Add0~41_combout  $ (Arena_sign_conv_A[13] $ (!\Add0~40 )))) # (GND)
// \Add0~43  = CARRY((\Add0~41_combout  & ((Arena_sign_conv_A[13]) # (!\Add0~40 ))) # (!\Add0~41_combout  & (Arena_sign_conv_A[13] & !\Add0~40 )))

	.dataa(\Add0~41_combout ),
	.datab(Arena_sign_conv_A[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~40 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h698E;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N20
cycloneii_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = ((\Add0~53_combout  $ (Arena_sign_conv_A[17] $ (!\Add0~52 )))) # (GND)
// \Add0~55  = CARRY((\Add0~53_combout  & ((Arena_sign_conv_A[17]) # (!\Add0~52 ))) # (!\Add0~53_combout  & (Arena_sign_conv_A[17] & !\Add0~52 )))

	.dataa(\Add0~53_combout ),
	.datab(Arena_sign_conv_A[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~52 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h698E;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N24
cycloneii_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = ((Arena_sign_conv_A[19] $ (\Add0~59_combout  $ (!\Add0~58 )))) # (GND)
// \Add0~61  = CARRY((Arena_sign_conv_A[19] & ((\Add0~59_combout ) # (!\Add0~58 ))) # (!Arena_sign_conv_A[19] & (\Add0~59_combout  & !\Add0~58 )))

	.dataa(Arena_sign_conv_A[19]),
	.datab(\Add0~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~58 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h698E;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
cycloneii_lcell_comb \Mux120~0 (
// Equation(s):
// \Mux120~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [20]) # (\Arena_IN_A~combout [20]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [20] & \Arena_IN_A~combout 
// [20]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_IN_B~combout [20]),
	.datad(\Arena_IN_A~combout [20]),
	.cin(gnd),
	.combout(\Mux120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux120~0 .lut_mask = 16'h3220;
defparam \Mux120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N0
cycloneii_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[3]),
	.cin(gnd),
	.combout(\Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'h0FF0;
defparam \Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[4]),
	.cin(gnd),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h0FF0;
defparam \Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
cycloneii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[5])

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [2]),
	.datac(Arena_sign_conv_B[5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'h3C3C;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N0
cycloneii_lcell_comb \Add0~23 (
// Equation(s):
// \Add0~23_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[7]),
	.cin(gnd),
	.combout(\Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~23 .lut_mask = 16'h0FF0;
defparam \Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N16
cycloneii_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[9]),
	.cin(gnd),
	.combout(\Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~29 .lut_mask = 16'h0FF0;
defparam \Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N10
cycloneii_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[12]),
	.cin(gnd),
	.combout(\Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h0FF0;
defparam \Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N12
cycloneii_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[13]),
	.cin(gnd),
	.combout(\Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~41 .lut_mask = 16'h0FF0;
defparam \Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N30
cycloneii_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[16])

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [2]),
	.datac(Arena_sign_conv_B[16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3C;
defparam \Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N4
cycloneii_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[17])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[17]),
	.cin(gnd),
	.combout(\Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~53 .lut_mask = 16'h0FF0;
defparam \Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N22
cycloneii_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[20])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[20]),
	.cin(gnd),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h0FF0;
defparam \Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N0
cycloneii_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[21]),
	.cin(gnd),
	.combout(\Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~65 .lut_mask = 16'h0FF0;
defparam \Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N6
cycloneii_lcell_comb \Add0~68 (
// Equation(s):
// \Add0~68_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[22])

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [2]),
	.datac(Arena_sign_conv_B[22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~68 .lut_mask = 16'h3C3C;
defparam \Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N8
cycloneii_lcell_comb \Add0~80 (
// Equation(s):
// \Add0~80_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[26])

	.dataa(\Arena_ALU_IN_Operation~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(Arena_sign_conv_B[26]),
	.cin(gnd),
	.combout(\Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~80 .lut_mask = 16'h55AA;
defparam \Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N20
cycloneii_lcell_comb \Add0~83 (
// Equation(s):
// \Add0~83_combout  = Arena_sign_conv_B[27] $ (\Arena_ALU_IN_Operation~combout [2])

	.dataa(vcc),
	.datab(Arena_sign_conv_B[27]),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~83 .lut_mask = 16'h3C3C;
defparam \Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N2
cycloneii_lcell_comb \Add0~86 (
// Equation(s):
// \Add0~86_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[28]),
	.cin(gnd),
	.combout(\Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~86 .lut_mask = 16'h0FF0;
defparam \Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N24
cycloneii_lcell_comb \Arena_arithmetic_conv[17] (
// Equation(s):
// Arena_arithmetic_conv[17] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~54_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[17])))

	.dataa(\Add0~54_combout ),
	.datab(vcc),
	.datac(Arena_arithmetic_conv[17]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[17]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[17] .lut_mask = 16'hAAF0;
defparam \Arena_arithmetic_conv[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N6
cycloneii_lcell_comb \Arena_arithmetic_conv[19] (
// Equation(s):
// Arena_arithmetic_conv[19] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~60_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[19]))

	.dataa(Arena_arithmetic_conv[19]),
	.datab(\Add0~60_combout ),
	.datac(vcc),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[19]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[19] .lut_mask = 16'hCCAA;
defparam \Arena_arithmetic_conv[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N6
cycloneii_lcell_comb \Arena_sign_conv_A[0] (
// Equation(s):
// Arena_sign_conv_A[0] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_A~combout [0]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_A[0]))

	.dataa(Arena_sign_conv_A[0]),
	.datab(vcc),
	.datac(\Arena_IN_A~combout [0]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[0]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[0] .lut_mask = 16'hF0AA;
defparam \Arena_sign_conv_A[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
cycloneii_lcell_comb \Arena_sign_conv_A[1] (
// Equation(s):
// Arena_sign_conv_A[1] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [1])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[1])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [1]),
	.datac(Arena_sign_conv_A[1]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[1]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[1] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N14
cycloneii_lcell_comb \Arena_sign_conv_A[2] (
// Equation(s):
// Arena_sign_conv_A[2] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [2])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[2])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [2]),
	.datac(Arena_sign_conv_A[2]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[2]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[2] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N12
cycloneii_lcell_comb \Arena_sign_conv_B[3] (
// Equation(s):
// Arena_sign_conv_B[3] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [3]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[3]))

	.dataa(Arena_sign_conv_B[3]),
	.datab(\Arena_IN_B~combout [3]),
	.datac(vcc),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[3]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[3] .lut_mask = 16'hCCAA;
defparam \Arena_sign_conv_B[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
cycloneii_lcell_comb \Arena_sign_conv_B[4] (
// Equation(s):
// Arena_sign_conv_B[4] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [4]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[4]))

	.dataa(Arena_sign_conv_B[4]),
	.datab(vcc),
	.datac(\Arena_IN_B~combout [4]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[4]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[4] .lut_mask = 16'hF0AA;
defparam \Arena_sign_conv_B[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
cycloneii_lcell_comb \Arena_sign_conv_B[5] (
// Equation(s):
// Arena_sign_conv_B[5] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [5])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[5])))

	.dataa(\Arena_IN_B~combout [5]),
	.datab(vcc),
	.datac(Arena_sign_conv_B[5]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[5]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[5] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_B[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N8
cycloneii_lcell_comb \Arena_sign_conv_A[6] (
// Equation(s):
// Arena_sign_conv_A[6] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [6])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[6])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [6]),
	.datac(Arena_sign_conv_A[6]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[6]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[6] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N12
cycloneii_lcell_comb \Arena_sign_conv_B[7] (
// Equation(s):
// Arena_sign_conv_B[7] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [7]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[7]))

	.dataa(Arena_sign_conv_B[7]),
	.datab(\Arena_IN_B~combout [7]),
	.datac(vcc),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[7]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[7] .lut_mask = 16'hCCAA;
defparam \Arena_sign_conv_B[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N20
cycloneii_lcell_comb \Arena_sign_conv_A[8] (
// Equation(s):
// Arena_sign_conv_A[8] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [8])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[8])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [8]),
	.datac(Arena_sign_conv_A[8]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[8]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[8] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N2
cycloneii_lcell_comb \Arena_sign_conv_B[9] (
// Equation(s):
// Arena_sign_conv_B[9] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [9]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[9]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[9]),
	.datac(\Arena_IN_B~combout [9]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[9]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[9] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N2
cycloneii_lcell_comb \Arena_sign_conv_A[10] (
// Equation(s):
// Arena_sign_conv_A[10] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_A~combout [10]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_A[10]))

	.dataa(vcc),
	.datab(Arena_sign_conv_A[10]),
	.datac(\Arena_IN_A~combout [10]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[10]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[10] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_A[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N14
cycloneii_lcell_comb \Arena_sign_conv_A[11] (
// Equation(s):
// Arena_sign_conv_A[11] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [11])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[11])))

	.dataa(\Arena_IN_A~combout [11]),
	.datab(vcc),
	.datac(Arena_sign_conv_A[11]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[11]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[11] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_A[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N26
cycloneii_lcell_comb \Arena_sign_conv_B[12] (
// Equation(s):
// Arena_sign_conv_B[12] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [12]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[12]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[12]),
	.datac(\Arena_IN_B~combout [12]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[12]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[12] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N18
cycloneii_lcell_comb \Arena_sign_conv_B[13] (
// Equation(s):
// Arena_sign_conv_B[13] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [13]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[13]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[13]),
	.datac(\Arena_IN_B~combout [13]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[13]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[13] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N14
cycloneii_lcell_comb \Arena_sign_conv_A[14] (
// Equation(s):
// Arena_sign_conv_A[14] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [14])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[14])))

	.dataa(\Arena_IN_A~combout [14]),
	.datab(vcc),
	.datac(Arena_sign_conv_A[14]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[14]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[14] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_A[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N16
cycloneii_lcell_comb \Arena_sign_conv_A[15] (
// Equation(s):
// Arena_sign_conv_A[15] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [15])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[15])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [15]),
	.datac(Arena_sign_conv_A[15]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[15]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[15] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N30
cycloneii_lcell_comb \Arena_sign_conv_B[16] (
// Equation(s):
// Arena_sign_conv_B[16] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [16]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[16]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[16]),
	.datac(\Arena_IN_B~combout [16]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[16]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[16] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N18
cycloneii_lcell_comb \Arena_sign_conv_B[17] (
// Equation(s):
// Arena_sign_conv_B[17] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [17]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[17]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[17]),
	.datac(\Arena_IN_B~combout [17]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[17]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[17] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N10
cycloneii_lcell_comb \Arena_sign_conv_A[18] (
// Equation(s):
// Arena_sign_conv_A[18] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [18])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[18])))

	.dataa(\Arena_IN_A~combout [18]),
	.datab(vcc),
	.datac(Arena_sign_conv_A[18]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[18]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[18] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_A[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N18
cycloneii_lcell_comb \Arena_sign_conv_A[19] (
// Equation(s):
// Arena_sign_conv_A[19] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_A~combout [19]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_A[19]))

	.dataa(vcc),
	.datab(Arena_sign_conv_A[19]),
	.datac(\Arena_IN_A~combout [19]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[19]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[19] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_A[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N28
cycloneii_lcell_comb \Arena_sign_conv_B[20] (
// Equation(s):
// Arena_sign_conv_B[20] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [20]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[20]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[20]),
	.datac(\Arena_IN_B~combout [20]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[20]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[20] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N26
cycloneii_lcell_comb \Arena_sign_conv_B[21] (
// Equation(s):
// Arena_sign_conv_B[21] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [21]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[21]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[21]),
	.datac(\Arena_IN_B~combout [21]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[21]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[21] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N20
cycloneii_lcell_comb \Arena_sign_conv_B[22] (
// Equation(s):
// Arena_sign_conv_B[22] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [22])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[22])))

	.dataa(vcc),
	.datab(\Arena_IN_B~combout [22]),
	.datac(Arena_sign_conv_B[22]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[22]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[22] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_B[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N14
cycloneii_lcell_comb \Arena_sign_conv_A[23] (
// Equation(s):
// Arena_sign_conv_A[23] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [23])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[23])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [23]),
	.datac(Arena_sign_conv_A[23]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[23]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[23] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N20
cycloneii_lcell_comb \Arena_sign_conv_A[24] (
// Equation(s):
// Arena_sign_conv_A[24] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [24])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[24])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [24]),
	.datac(Arena_sign_conv_A[24]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[24]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[24] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N24
cycloneii_lcell_comb \Arena_sign_conv_A[25] (
// Equation(s):
// Arena_sign_conv_A[25] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [25])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[25])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [25]),
	.datac(Arena_sign_conv_A[25]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[25]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[25] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N10
cycloneii_lcell_comb \Arena_sign_conv_B[26] (
// Equation(s):
// Arena_sign_conv_B[26] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [26])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[26])))

	.dataa(\Arena_IN_B~combout [26]),
	.datab(vcc),
	.datac(\Mux3~0clkctrl_outclk ),
	.datad(Arena_sign_conv_B[26]),
	.cin(gnd),
	.combout(Arena_sign_conv_B[26]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[26] .lut_mask = 16'hAFA0;
defparam \Arena_sign_conv_B[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N14
cycloneii_lcell_comb \Arena_sign_conv_B[27] (
// Equation(s):
// Arena_sign_conv_B[27] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [27])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[27])))

	.dataa(vcc),
	.datab(\Arena_IN_B~combout [27]),
	.datac(Arena_sign_conv_B[27]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[27]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[27] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_B[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N12
cycloneii_lcell_comb \Arena_sign_conv_B[28] (
// Equation(s):
// Arena_sign_conv_B[28] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [28]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[28]))

	.dataa(Arena_sign_conv_B[28]),
	.datab(\Arena_IN_B~combout [28]),
	.datac(vcc),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[28]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[28] .lut_mask = 16'hCCAA;
defparam \Arena_sign_conv_B[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N14
cycloneii_lcell_comb \Arena_sign_conv_A[29] (
// Equation(s):
// Arena_sign_conv_A[29] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [29])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[29])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [29]),
	.datac(Arena_sign_conv_A[29]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[29]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[29] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N14
cycloneii_lcell_comb \Arena_sign_conv_A[30] (
// Equation(s):
// Arena_sign_conv_A[30] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [30])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[30])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [30]),
	.datac(Arena_sign_conv_A[30]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[30]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[30] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[12]));
// synopsys translate_off
defparam \Arena_IN_B[12]~I .input_async_reset = "none";
defparam \Arena_IN_B[12]~I .input_power_up = "low";
defparam \Arena_IN_B[12]~I .input_register_mode = "none";
defparam \Arena_IN_B[12]~I .input_sync_reset = "none";
defparam \Arena_IN_B[12]~I .oe_async_reset = "none";
defparam \Arena_IN_B[12]~I .oe_power_up = "low";
defparam \Arena_IN_B[12]~I .oe_register_mode = "none";
defparam \Arena_IN_B[12]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[12]~I .operation_mode = "input";
defparam \Arena_IN_B[12]~I .output_async_reset = "none";
defparam \Arena_IN_B[12]~I .output_power_up = "low";
defparam \Arena_IN_B[12]~I .output_register_mode = "none";
defparam \Arena_IN_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[27]));
// synopsys translate_off
defparam \Arena_IN_B[27]~I .input_async_reset = "none";
defparam \Arena_IN_B[27]~I .input_power_up = "low";
defparam \Arena_IN_B[27]~I .input_register_mode = "none";
defparam \Arena_IN_B[27]~I .input_sync_reset = "none";
defparam \Arena_IN_B[27]~I .oe_async_reset = "none";
defparam \Arena_IN_B[27]~I .oe_power_up = "low";
defparam \Arena_IN_B[27]~I .oe_register_mode = "none";
defparam \Arena_IN_B[27]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[27]~I .operation_mode = "input";
defparam \Arena_IN_B[27]~I .output_async_reset = "none";
defparam \Arena_IN_B[27]~I .output_power_up = "low";
defparam \Arena_IN_B[27]~I .output_register_mode = "none";
defparam \Arena_IN_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_ALU_IN_Operation[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_ALU_IN_Operation~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_IN_Operation[2]));
// synopsys translate_off
defparam \Arena_ALU_IN_Operation[2]~I .input_async_reset = "none";
defparam \Arena_ALU_IN_Operation[2]~I .input_power_up = "low";
defparam \Arena_ALU_IN_Operation[2]~I .input_register_mode = "none";
defparam \Arena_ALU_IN_Operation[2]~I .input_sync_reset = "none";
defparam \Arena_ALU_IN_Operation[2]~I .oe_async_reset = "none";
defparam \Arena_ALU_IN_Operation[2]~I .oe_power_up = "low";
defparam \Arena_ALU_IN_Operation[2]~I .oe_register_mode = "none";
defparam \Arena_ALU_IN_Operation[2]~I .oe_sync_reset = "none";
defparam \Arena_ALU_IN_Operation[2]~I .operation_mode = "input";
defparam \Arena_ALU_IN_Operation[2]~I .output_async_reset = "none";
defparam \Arena_ALU_IN_Operation[2]~I .output_power_up = "low";
defparam \Arena_ALU_IN_Operation[2]~I .output_register_mode = "none";
defparam \Arena_ALU_IN_Operation[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[0]));
// synopsys translate_off
defparam \Arena_IN_B[0]~I .input_async_reset = "none";
defparam \Arena_IN_B[0]~I .input_power_up = "low";
defparam \Arena_IN_B[0]~I .input_register_mode = "none";
defparam \Arena_IN_B[0]~I .input_sync_reset = "none";
defparam \Arena_IN_B[0]~I .oe_async_reset = "none";
defparam \Arena_IN_B[0]~I .oe_power_up = "low";
defparam \Arena_IN_B[0]~I .oe_register_mode = "none";
defparam \Arena_IN_B[0]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[0]~I .operation_mode = "input";
defparam \Arena_IN_B[0]~I .output_async_reset = "none";
defparam \Arena_IN_B[0]~I .output_power_up = "low";
defparam \Arena_IN_B[0]~I .output_register_mode = "none";
defparam \Arena_IN_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_ALU_IN_Operation[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_ALU_IN_Operation~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_IN_Operation[1]));
// synopsys translate_off
defparam \Arena_ALU_IN_Operation[1]~I .input_async_reset = "none";
defparam \Arena_ALU_IN_Operation[1]~I .input_power_up = "low";
defparam \Arena_ALU_IN_Operation[1]~I .input_register_mode = "none";
defparam \Arena_ALU_IN_Operation[1]~I .input_sync_reset = "none";
defparam \Arena_ALU_IN_Operation[1]~I .oe_async_reset = "none";
defparam \Arena_ALU_IN_Operation[1]~I .oe_power_up = "low";
defparam \Arena_ALU_IN_Operation[1]~I .oe_register_mode = "none";
defparam \Arena_ALU_IN_Operation[1]~I .oe_sync_reset = "none";
defparam \Arena_ALU_IN_Operation[1]~I .operation_mode = "input";
defparam \Arena_ALU_IN_Operation[1]~I .output_async_reset = "none";
defparam \Arena_ALU_IN_Operation[1]~I .output_power_up = "low";
defparam \Arena_ALU_IN_Operation[1]~I .output_register_mode = "none";
defparam \Arena_ALU_IN_Operation[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_ALU_IN_Operation[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_ALU_IN_Operation~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_IN_Operation[3]));
// synopsys translate_off
defparam \Arena_ALU_IN_Operation[3]~I .input_async_reset = "none";
defparam \Arena_ALU_IN_Operation[3]~I .input_power_up = "low";
defparam \Arena_ALU_IN_Operation[3]~I .input_register_mode = "none";
defparam \Arena_ALU_IN_Operation[3]~I .input_sync_reset = "none";
defparam \Arena_ALU_IN_Operation[3]~I .oe_async_reset = "none";
defparam \Arena_ALU_IN_Operation[3]~I .oe_power_up = "low";
defparam \Arena_ALU_IN_Operation[3]~I .oe_register_mode = "none";
defparam \Arena_ALU_IN_Operation[3]~I .oe_sync_reset = "none";
defparam \Arena_ALU_IN_Operation[3]~I .operation_mode = "input";
defparam \Arena_ALU_IN_Operation[3]~I .output_async_reset = "none";
defparam \Arena_ALU_IN_Operation[3]~I .output_power_up = "low";
defparam \Arena_ALU_IN_Operation[3]~I .output_register_mode = "none";
defparam \Arena_ALU_IN_Operation[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_ALU_IN_Operation[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_ALU_IN_Operation~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_IN_Operation[0]));
// synopsys translate_off
defparam \Arena_ALU_IN_Operation[0]~I .input_async_reset = "none";
defparam \Arena_ALU_IN_Operation[0]~I .input_power_up = "low";
defparam \Arena_ALU_IN_Operation[0]~I .input_register_mode = "none";
defparam \Arena_ALU_IN_Operation[0]~I .input_sync_reset = "none";
defparam \Arena_ALU_IN_Operation[0]~I .oe_async_reset = "none";
defparam \Arena_ALU_IN_Operation[0]~I .oe_power_up = "low";
defparam \Arena_ALU_IN_Operation[0]~I .oe_register_mode = "none";
defparam \Arena_ALU_IN_Operation[0]~I .oe_sync_reset = "none";
defparam \Arena_ALU_IN_Operation[0]~I .operation_mode = "input";
defparam \Arena_ALU_IN_Operation[0]~I .output_async_reset = "none";
defparam \Arena_ALU_IN_Operation[0]~I .output_power_up = "low";
defparam \Arena_ALU_IN_Operation[0]~I .output_register_mode = "none";
defparam \Arena_ALU_IN_Operation[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Arena_ALU_IN_Operation~combout [1] & (!\Arena_ALU_IN_Operation~combout [3] & !\Arena_ALU_IN_Operation~combout [0]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_ALU_IN_Operation~combout [3]),
	.datad(\Arena_ALU_IN_Operation~combout [0]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h000C;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \Mux3~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Mux3~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux3~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux3~0clkctrl .clock_type = "global clock";
defparam \Mux3~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
cycloneii_lcell_comb \Arena_sign_conv_B[0] (
// Equation(s):
// Arena_sign_conv_B[0] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [0]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[0]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[0]),
	.datac(\Arena_IN_B~combout [0]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[0]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[0] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[0]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h0FF0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_cout  = CARRY(\Arena_ALU_IN_Operation~combout [2])

	.dataa(\Arena_ALU_IN_Operation~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add0~2_cout ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h00AA;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
cycloneii_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (Arena_sign_conv_A[0] & ((\Add0~0_combout  & (\Add0~2_cout  & VCC)) # (!\Add0~0_combout  & (!\Add0~2_cout )))) # (!Arena_sign_conv_A[0] & ((\Add0~0_combout  & (!\Add0~2_cout )) # (!\Add0~0_combout  & ((\Add0~2_cout ) # (GND)))))
// \Add0~4  = CARRY((Arena_sign_conv_A[0] & (!\Add0~0_combout  & !\Add0~2_cout )) # (!Arena_sign_conv_A[0] & ((!\Add0~2_cout ) # (!\Add0~0_combout ))))

	.dataa(Arena_sign_conv_A[0]),
	.datab(\Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~2_cout ),
	.combout(\Add0~3_combout ),
	.cout(\Add0~4 ));
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h9617;
defparam \Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N30
cycloneii_lcell_comb \Arena_arithmetic_conv[0] (
// Equation(s):
// Arena_arithmetic_conv[0] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~3_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[0]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[0]),
	.datac(\Add0~3_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[0]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[0] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[0]));
// synopsys translate_off
defparam \Arena_IN_A[0]~I .input_async_reset = "none";
defparam \Arena_IN_A[0]~I .input_power_up = "low";
defparam \Arena_IN_A[0]~I .input_register_mode = "none";
defparam \Arena_IN_A[0]~I .input_sync_reset = "none";
defparam \Arena_IN_A[0]~I .oe_async_reset = "none";
defparam \Arena_IN_A[0]~I .oe_power_up = "low";
defparam \Arena_IN_A[0]~I .oe_register_mode = "none";
defparam \Arena_IN_A[0]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[0]~I .operation_mode = "input";
defparam \Arena_IN_A[0]~I .output_async_reset = "none";
defparam \Arena_IN_A[0]~I .output_power_up = "low";
defparam \Arena_IN_A[0]~I .output_register_mode = "none";
defparam \Arena_IN_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
cycloneii_lcell_comb \Mux100~0 (
// Equation(s):
// \Mux100~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [0]) # (\Arena_IN_A~combout [0]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [0] & \Arena_IN_A~combout [0]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_IN_B~combout [0]),
	.datad(\Arena_IN_A~combout [0]),
	.cin(gnd),
	.combout(\Mux100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~0 .lut_mask = 16'h3220;
defparam \Mux100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
cycloneii_lcell_comb \Mux100~1 (
// Equation(s):
// \Mux100~1_combout  = (\Mux100~0_combout ) # ((Arena_arithmetic_conv[0] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[0]),
	.datac(\Mux100~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux100~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux100~1 .lut_mask = 16'hFCF0;
defparam \Mux100~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
cycloneii_lcell_comb \Mux132~0 (
// Equation(s):
// \Mux132~0_combout  = (\Arena_ALU_IN_Operation~combout [3]) # ((\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0]))) # (!\Arena_ALU_IN_Operation~combout [1] & (\Arena_ALU_IN_Operation~combout [2])))

	.dataa(\Arena_ALU_IN_Operation~combout [3]),
	.datab(\Arena_ALU_IN_Operation~combout [2]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_ALU_IN_Operation~combout [0]),
	.cin(gnd),
	.combout(\Mux132~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux132~0 .lut_mask = 16'hFEAE;
defparam \Mux132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \Mux132~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Mux132~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux132~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux132~0clkctrl .clock_type = "global clock";
defparam \Mux132~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
cycloneii_lcell_comb \Arena_ALU_OUT[0]$latch (
// Equation(s):
// \Arena_ALU_OUT[0]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[0]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux100~1_combout )))

	.dataa(\Arena_ALU_OUT[0]$latch~combout ),
	.datab(vcc),
	.datac(\Mux100~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[0]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N10
cycloneii_lcell_comb \Arena_sign_conv_B[1] (
// Equation(s):
// Arena_sign_conv_B[1] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [1])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[1])))

	.dataa(\Arena_IN_B~combout [1]),
	.datab(vcc),
	.datac(Arena_sign_conv_B[1]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[1]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[1] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_B[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N24
cycloneii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[1]),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h0FF0;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = ((Arena_sign_conv_A[1] $ (\Add0~5_combout  $ (!\Add0~4 )))) # (GND)
// \Add0~7  = CARRY((Arena_sign_conv_A[1] & ((\Add0~5_combout ) # (!\Add0~4 ))) # (!Arena_sign_conv_A[1] & (\Add0~5_combout  & !\Add0~4 )))

	.dataa(Arena_sign_conv_A[1]),
	.datab(\Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~4 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h698E;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
cycloneii_lcell_comb \Arena_arithmetic_conv[1] (
// Equation(s):
// Arena_arithmetic_conv[1] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~6_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[1])))

	.dataa(vcc),
	.datab(\Add0~6_combout ),
	.datac(Arena_arithmetic_conv[1]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[1]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[1] .lut_mask = 16'hCCF0;
defparam \Arena_arithmetic_conv[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[1]));
// synopsys translate_off
defparam \Arena_IN_A[1]~I .input_async_reset = "none";
defparam \Arena_IN_A[1]~I .input_power_up = "low";
defparam \Arena_IN_A[1]~I .input_register_mode = "none";
defparam \Arena_IN_A[1]~I .input_sync_reset = "none";
defparam \Arena_IN_A[1]~I .oe_async_reset = "none";
defparam \Arena_IN_A[1]~I .oe_power_up = "low";
defparam \Arena_IN_A[1]~I .oe_register_mode = "none";
defparam \Arena_IN_A[1]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[1]~I .operation_mode = "input";
defparam \Arena_IN_A[1]~I .output_async_reset = "none";
defparam \Arena_IN_A[1]~I .output_power_up = "low";
defparam \Arena_IN_A[1]~I .output_register_mode = "none";
defparam \Arena_IN_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[1]));
// synopsys translate_off
defparam \Arena_IN_B[1]~I .input_async_reset = "none";
defparam \Arena_IN_B[1]~I .input_power_up = "low";
defparam \Arena_IN_B[1]~I .input_register_mode = "none";
defparam \Arena_IN_B[1]~I .input_sync_reset = "none";
defparam \Arena_IN_B[1]~I .oe_async_reset = "none";
defparam \Arena_IN_B[1]~I .oe_power_up = "low";
defparam \Arena_IN_B[1]~I .oe_register_mode = "none";
defparam \Arena_IN_B[1]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[1]~I .operation_mode = "input";
defparam \Arena_IN_B[1]~I .output_async_reset = "none";
defparam \Arena_IN_B[1]~I .output_power_up = "low";
defparam \Arena_IN_B[1]~I .output_register_mode = "none";
defparam \Arena_IN_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
cycloneii_lcell_comb \Mux101~0 (
// Equation(s):
// \Mux101~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [1]) # (\Arena_IN_B~combout [1]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [1] & \Arena_IN_B~combout [1]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_IN_A~combout [1]),
	.datad(\Arena_IN_B~combout [1]),
	.cin(gnd),
	.combout(\Mux101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~0 .lut_mask = 16'h3220;
defparam \Mux101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
cycloneii_lcell_comb \Mux101~1 (
// Equation(s):
// \Mux101~1_combout  = (\Mux101~0_combout ) # ((Arena_arithmetic_conv[1] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[1]),
	.datac(\Mux101~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux101~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux101~1 .lut_mask = 16'hFCF0;
defparam \Mux101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N2
cycloneii_lcell_comb \Arena_ALU_OUT[1]$latch (
// Equation(s):
// \Arena_ALU_OUT[1]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[1]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux101~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[1]$latch~combout ),
	.datac(\Mux101~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[1]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[2]));
// synopsys translate_off
defparam \Arena_IN_A[2]~I .input_async_reset = "none";
defparam \Arena_IN_A[2]~I .input_power_up = "low";
defparam \Arena_IN_A[2]~I .input_register_mode = "none";
defparam \Arena_IN_A[2]~I .input_sync_reset = "none";
defparam \Arena_IN_A[2]~I .oe_async_reset = "none";
defparam \Arena_IN_A[2]~I .oe_power_up = "low";
defparam \Arena_IN_A[2]~I .oe_register_mode = "none";
defparam \Arena_IN_A[2]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[2]~I .operation_mode = "input";
defparam \Arena_IN_A[2]~I .output_async_reset = "none";
defparam \Arena_IN_A[2]~I .output_power_up = "low";
defparam \Arena_IN_A[2]~I .output_register_mode = "none";
defparam \Arena_IN_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[2]));
// synopsys translate_off
defparam \Arena_IN_B[2]~I .input_async_reset = "none";
defparam \Arena_IN_B[2]~I .input_power_up = "low";
defparam \Arena_IN_B[2]~I .input_register_mode = "none";
defparam \Arena_IN_B[2]~I .input_sync_reset = "none";
defparam \Arena_IN_B[2]~I .oe_async_reset = "none";
defparam \Arena_IN_B[2]~I .oe_power_up = "low";
defparam \Arena_IN_B[2]~I .oe_register_mode = "none";
defparam \Arena_IN_B[2]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[2]~I .operation_mode = "input";
defparam \Arena_IN_B[2]~I .output_async_reset = "none";
defparam \Arena_IN_B[2]~I .output_power_up = "low";
defparam \Arena_IN_B[2]~I .output_register_mode = "none";
defparam \Arena_IN_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
cycloneii_lcell_comb \Mux102~0 (
// Equation(s):
// \Mux102~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [2]) # (\Arena_IN_B~combout [2]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [2] & \Arena_IN_B~combout [2]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [2]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_B~combout [2]),
	.cin(gnd),
	.combout(\Mux102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~0 .lut_mask = 16'h0E08;
defparam \Mux102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N28
cycloneii_lcell_comb \Arena_sign_conv_B[2] (
// Equation(s):
// Arena_sign_conv_B[2] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [2]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[2]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[2]),
	.datac(\Arena_IN_B~combout [2]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[2]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[2] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N26
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[2]),
	.cin(gnd),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h0FF0;
defparam \Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
cycloneii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = (Arena_sign_conv_A[2] & ((\Add0~8_combout  & (\Add0~7  & VCC)) # (!\Add0~8_combout  & (!\Add0~7 )))) # (!Arena_sign_conv_A[2] & ((\Add0~8_combout  & (!\Add0~7 )) # (!\Add0~8_combout  & ((\Add0~7 ) # (GND)))))
// \Add0~10  = CARRY((Arena_sign_conv_A[2] & (!\Add0~8_combout  & !\Add0~7 )) # (!Arena_sign_conv_A[2] & ((!\Add0~7 ) # (!\Add0~8_combout ))))

	.dataa(Arena_sign_conv_A[2]),
	.datab(\Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~9_combout ),
	.cout(\Add0~10 ));
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h9617;
defparam \Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
cycloneii_lcell_comb \Arena_arithmetic_conv[2] (
// Equation(s):
// Arena_arithmetic_conv[2] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~9_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[2])))

	.dataa(vcc),
	.datab(\Add0~9_combout ),
	.datac(Arena_arithmetic_conv[2]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[2]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[2] .lut_mask = 16'hCCF0;
defparam \Arena_arithmetic_conv[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneii_lcell_comb \Mux102~1 (
// Equation(s):
// \Mux102~1_combout  = (\Mux102~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[2]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux102~0_combout ),
	.datad(Arena_arithmetic_conv[2]),
	.cin(gnd),
	.combout(\Mux102~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux102~1 .lut_mask = 16'hFAF0;
defparam \Mux102~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
cycloneii_lcell_comb \Arena_ALU_OUT[2]$latch (
// Equation(s):
// \Arena_ALU_OUT[2]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[2]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux102~1_combout )))

	.dataa(\Arena_ALU_OUT[2]$latch~combout ),
	.datab(vcc),
	.datac(\Mux102~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[2]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[3]));
// synopsys translate_off
defparam \Arena_IN_A[3]~I .input_async_reset = "none";
defparam \Arena_IN_A[3]~I .input_power_up = "low";
defparam \Arena_IN_A[3]~I .input_register_mode = "none";
defparam \Arena_IN_A[3]~I .input_sync_reset = "none";
defparam \Arena_IN_A[3]~I .oe_async_reset = "none";
defparam \Arena_IN_A[3]~I .oe_power_up = "low";
defparam \Arena_IN_A[3]~I .oe_register_mode = "none";
defparam \Arena_IN_A[3]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[3]~I .operation_mode = "input";
defparam \Arena_IN_A[3]~I .output_async_reset = "none";
defparam \Arena_IN_A[3]~I .output_power_up = "low";
defparam \Arena_IN_A[3]~I .output_register_mode = "none";
defparam \Arena_IN_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[3]));
// synopsys translate_off
defparam \Arena_IN_B[3]~I .input_async_reset = "none";
defparam \Arena_IN_B[3]~I .input_power_up = "low";
defparam \Arena_IN_B[3]~I .input_register_mode = "none";
defparam \Arena_IN_B[3]~I .input_sync_reset = "none";
defparam \Arena_IN_B[3]~I .oe_async_reset = "none";
defparam \Arena_IN_B[3]~I .oe_power_up = "low";
defparam \Arena_IN_B[3]~I .oe_register_mode = "none";
defparam \Arena_IN_B[3]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[3]~I .operation_mode = "input";
defparam \Arena_IN_B[3]~I .output_async_reset = "none";
defparam \Arena_IN_B[3]~I .output_power_up = "low";
defparam \Arena_IN_B[3]~I .output_register_mode = "none";
defparam \Arena_IN_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
cycloneii_lcell_comb \Mux103~0 (
// Equation(s):
// \Mux103~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [3]) # (\Arena_IN_B~combout [3]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [3] & \Arena_IN_B~combout [3]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [3]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_B~combout [3]),
	.cin(gnd),
	.combout(\Mux103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~0 .lut_mask = 16'h0E08;
defparam \Mux103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
cycloneii_lcell_comb \Arena_sign_conv_A[3] (
// Equation(s):
// Arena_sign_conv_A[3] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [3])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[3])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [3]),
	.datac(Arena_sign_conv_A[3]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[3]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[3] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((\Add0~11_combout  $ (Arena_sign_conv_A[3] $ (!\Add0~10 )))) # (GND)
// \Add0~13  = CARRY((\Add0~11_combout  & ((Arena_sign_conv_A[3]) # (!\Add0~10 ))) # (!\Add0~11_combout  & (Arena_sign_conv_A[3] & !\Add0~10 )))

	.dataa(\Add0~11_combout ),
	.datab(Arena_sign_conv_A[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~10 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N16
cycloneii_lcell_comb \Arena_arithmetic_conv[3] (
// Equation(s):
// Arena_arithmetic_conv[3] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~12_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[3])))

	.dataa(vcc),
	.datab(\Add0~12_combout ),
	.datac(Arena_arithmetic_conv[3]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[3]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[3] .lut_mask = 16'hCCF0;
defparam \Arena_arithmetic_conv[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneii_lcell_comb \Mux103~1 (
// Equation(s):
// \Mux103~1_combout  = (\Mux103~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[3]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux103~0_combout ),
	.datad(Arena_arithmetic_conv[3]),
	.cin(gnd),
	.combout(\Mux103~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux103~1 .lut_mask = 16'hFAF0;
defparam \Mux103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
cycloneii_lcell_comb \Arena_ALU_OUT[3]$latch (
// Equation(s):
// \Arena_ALU_OUT[3]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[3]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux103~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[3]$latch~combout ),
	.datac(\Mux103~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[3]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[4]));
// synopsys translate_off
defparam \Arena_IN_B[4]~I .input_async_reset = "none";
defparam \Arena_IN_B[4]~I .input_power_up = "low";
defparam \Arena_IN_B[4]~I .input_register_mode = "none";
defparam \Arena_IN_B[4]~I .input_sync_reset = "none";
defparam \Arena_IN_B[4]~I .oe_async_reset = "none";
defparam \Arena_IN_B[4]~I .oe_power_up = "low";
defparam \Arena_IN_B[4]~I .oe_register_mode = "none";
defparam \Arena_IN_B[4]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[4]~I .operation_mode = "input";
defparam \Arena_IN_B[4]~I .output_async_reset = "none";
defparam \Arena_IN_B[4]~I .output_power_up = "low";
defparam \Arena_IN_B[4]~I .output_register_mode = "none";
defparam \Arena_IN_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[4]));
// synopsys translate_off
defparam \Arena_IN_A[4]~I .input_async_reset = "none";
defparam \Arena_IN_A[4]~I .input_power_up = "low";
defparam \Arena_IN_A[4]~I .input_register_mode = "none";
defparam \Arena_IN_A[4]~I .input_sync_reset = "none";
defparam \Arena_IN_A[4]~I .oe_async_reset = "none";
defparam \Arena_IN_A[4]~I .oe_power_up = "low";
defparam \Arena_IN_A[4]~I .oe_register_mode = "none";
defparam \Arena_IN_A[4]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[4]~I .operation_mode = "input";
defparam \Arena_IN_A[4]~I .output_async_reset = "none";
defparam \Arena_IN_A[4]~I .output_power_up = "low";
defparam \Arena_IN_A[4]~I .output_register_mode = "none";
defparam \Arena_IN_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneii_lcell_comb \Mux104~0 (
// Equation(s):
// \Mux104~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [4]) # (\Arena_IN_A~combout [4]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [4] & \Arena_IN_A~combout [4]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_B~combout [4]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_A~combout [4]),
	.cin(gnd),
	.combout(\Mux104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~0 .lut_mask = 16'h0E08;
defparam \Mux104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
cycloneii_lcell_comb \Arena_sign_conv_A[4] (
// Equation(s):
// Arena_sign_conv_A[4] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_A~combout [4]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_A[4]))

	.dataa(vcc),
	.datab(Arena_sign_conv_A[4]),
	.datac(\Arena_IN_A~combout [4]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[4]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[4] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_A[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
cycloneii_lcell_comb \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (\Add0~14_combout  & ((Arena_sign_conv_A[4] & (\Add0~13  & VCC)) # (!Arena_sign_conv_A[4] & (!\Add0~13 )))) # (!\Add0~14_combout  & ((Arena_sign_conv_A[4] & (!\Add0~13 )) # (!Arena_sign_conv_A[4] & ((\Add0~13 ) # (GND)))))
// \Add0~16  = CARRY((\Add0~14_combout  & (!Arena_sign_conv_A[4] & !\Add0~13 )) # (!\Add0~14_combout  & ((!\Add0~13 ) # (!Arena_sign_conv_A[4]))))

	.dataa(\Add0~14_combout ),
	.datab(Arena_sign_conv_A[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~15_combout ),
	.cout(\Add0~16 ));
// synopsys translate_off
defparam \Add0~15 .lut_mask = 16'h9617;
defparam \Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
cycloneii_lcell_comb \Arena_arithmetic_conv[4] (
// Equation(s):
// Arena_arithmetic_conv[4] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~15_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[4]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[4]),
	.datac(\Add0~15_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[4]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[4] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
cycloneii_lcell_comb \Mux104~1 (
// Equation(s):
// \Mux104~1_combout  = (\Mux104~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[4]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux104~0_combout ),
	.datad(Arena_arithmetic_conv[4]),
	.cin(gnd),
	.combout(\Mux104~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux104~1 .lut_mask = 16'hFAF0;
defparam \Mux104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
cycloneii_lcell_comb \Arena_ALU_OUT[4]$latch (
// Equation(s):
// \Arena_ALU_OUT[4]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[4]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux104~1_combout )))

	.dataa(\Arena_ALU_OUT[4]$latch~combout ),
	.datab(vcc),
	.datac(\Mux104~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[4]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[5]));
// synopsys translate_off
defparam \Arena_IN_A[5]~I .input_async_reset = "none";
defparam \Arena_IN_A[5]~I .input_power_up = "low";
defparam \Arena_IN_A[5]~I .input_register_mode = "none";
defparam \Arena_IN_A[5]~I .input_sync_reset = "none";
defparam \Arena_IN_A[5]~I .oe_async_reset = "none";
defparam \Arena_IN_A[5]~I .oe_power_up = "low";
defparam \Arena_IN_A[5]~I .oe_register_mode = "none";
defparam \Arena_IN_A[5]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[5]~I .operation_mode = "input";
defparam \Arena_IN_A[5]~I .output_async_reset = "none";
defparam \Arena_IN_A[5]~I .output_power_up = "low";
defparam \Arena_IN_A[5]~I .output_register_mode = "none";
defparam \Arena_IN_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[5]));
// synopsys translate_off
defparam \Arena_IN_B[5]~I .input_async_reset = "none";
defparam \Arena_IN_B[5]~I .input_power_up = "low";
defparam \Arena_IN_B[5]~I .input_register_mode = "none";
defparam \Arena_IN_B[5]~I .input_sync_reset = "none";
defparam \Arena_IN_B[5]~I .oe_async_reset = "none";
defparam \Arena_IN_B[5]~I .oe_power_up = "low";
defparam \Arena_IN_B[5]~I .oe_register_mode = "none";
defparam \Arena_IN_B[5]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[5]~I .operation_mode = "input";
defparam \Arena_IN_B[5]~I .output_async_reset = "none";
defparam \Arena_IN_B[5]~I .output_power_up = "low";
defparam \Arena_IN_B[5]~I .output_register_mode = "none";
defparam \Arena_IN_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
cycloneii_lcell_comb \Mux105~0 (
// Equation(s):
// \Mux105~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [5]) # (\Arena_IN_B~combout [5]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [5] & \Arena_IN_B~combout [5]))))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(\Arena_ALU_IN_Operation~combout [0]),
	.datac(\Arena_IN_A~combout [5]),
	.datad(\Arena_IN_B~combout [5]),
	.cin(gnd),
	.combout(\Mux105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~0 .lut_mask = 16'h5440;
defparam \Mux105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
cycloneii_lcell_comb \Arena_sign_conv_A[5] (
// Equation(s):
// Arena_sign_conv_A[5] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [5])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[5])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [5]),
	.datac(Arena_sign_conv_A[5]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[5]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[5] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
cycloneii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = ((\Add0~17_combout  $ (Arena_sign_conv_A[5] $ (!\Add0~16 )))) # (GND)
// \Add0~19  = CARRY((\Add0~17_combout  & ((Arena_sign_conv_A[5]) # (!\Add0~16 ))) # (!\Add0~17_combout  & (Arena_sign_conv_A[5] & !\Add0~16 )))

	.dataa(\Add0~17_combout ),
	.datab(Arena_sign_conv_A[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~16 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h698E;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N2
cycloneii_lcell_comb \Arena_arithmetic_conv[5] (
// Equation(s):
// Arena_arithmetic_conv[5] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~18_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[5]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[5]),
	.datac(\Add0~18_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[5]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[5] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
cycloneii_lcell_comb \Mux105~1 (
// Equation(s):
// \Mux105~1_combout  = (\Mux105~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[5]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux105~0_combout ),
	.datad(Arena_arithmetic_conv[5]),
	.cin(gnd),
	.combout(\Mux105~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux105~1 .lut_mask = 16'hFCF0;
defparam \Mux105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
cycloneii_lcell_comb \Arena_ALU_OUT[5]$latch (
// Equation(s):
// \Arena_ALU_OUT[5]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[5]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux105~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[5]$latch~combout ),
	.datac(\Mux105~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[5]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N20
cycloneii_lcell_comb \Arena_arithmetic_conv[6] (
// Equation(s):
// Arena_arithmetic_conv[6] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~21_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[6])))

	.dataa(\Add0~21_combout ),
	.datab(vcc),
	.datac(Arena_arithmetic_conv[6]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[6]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[6] .lut_mask = 16'hAAF0;
defparam \Arena_arithmetic_conv[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[6]));
// synopsys translate_off
defparam \Arena_IN_B[6]~I .input_async_reset = "none";
defparam \Arena_IN_B[6]~I .input_power_up = "low";
defparam \Arena_IN_B[6]~I .input_register_mode = "none";
defparam \Arena_IN_B[6]~I .input_sync_reset = "none";
defparam \Arena_IN_B[6]~I .oe_async_reset = "none";
defparam \Arena_IN_B[6]~I .oe_power_up = "low";
defparam \Arena_IN_B[6]~I .oe_register_mode = "none";
defparam \Arena_IN_B[6]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[6]~I .operation_mode = "input";
defparam \Arena_IN_B[6]~I .output_async_reset = "none";
defparam \Arena_IN_B[6]~I .output_power_up = "low";
defparam \Arena_IN_B[6]~I .output_register_mode = "none";
defparam \Arena_IN_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[6]));
// synopsys translate_off
defparam \Arena_IN_A[6]~I .input_async_reset = "none";
defparam \Arena_IN_A[6]~I .input_power_up = "low";
defparam \Arena_IN_A[6]~I .input_register_mode = "none";
defparam \Arena_IN_A[6]~I .input_sync_reset = "none";
defparam \Arena_IN_A[6]~I .oe_async_reset = "none";
defparam \Arena_IN_A[6]~I .oe_power_up = "low";
defparam \Arena_IN_A[6]~I .oe_register_mode = "none";
defparam \Arena_IN_A[6]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[6]~I .operation_mode = "input";
defparam \Arena_IN_A[6]~I .output_async_reset = "none";
defparam \Arena_IN_A[6]~I .output_power_up = "low";
defparam \Arena_IN_A[6]~I .output_register_mode = "none";
defparam \Arena_IN_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
cycloneii_lcell_comb \Mux106~0 (
// Equation(s):
// \Mux106~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [6]) # (\Arena_IN_A~combout [6]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [6] & \Arena_IN_A~combout [6]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_IN_B~combout [6]),
	.datad(\Arena_IN_A~combout [6]),
	.cin(gnd),
	.combout(\Mux106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~0 .lut_mask = 16'h3220;
defparam \Mux106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
cycloneii_lcell_comb \Mux106~1 (
// Equation(s):
// \Mux106~1_combout  = (\Mux106~0_combout ) # ((Arena_arithmetic_conv[6] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[6]),
	.datac(\Mux106~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux106~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux106~1 .lut_mask = 16'hFCF0;
defparam \Mux106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
cycloneii_lcell_comb \Arena_ALU_OUT[6]$latch (
// Equation(s):
// \Arena_ALU_OUT[6]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[6]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux106~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[6]$latch~combout ),
	.datac(\Mux106~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[6]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[7]));
// synopsys translate_off
defparam \Arena_IN_A[7]~I .input_async_reset = "none";
defparam \Arena_IN_A[7]~I .input_power_up = "low";
defparam \Arena_IN_A[7]~I .input_register_mode = "none";
defparam \Arena_IN_A[7]~I .input_sync_reset = "none";
defparam \Arena_IN_A[7]~I .oe_async_reset = "none";
defparam \Arena_IN_A[7]~I .oe_power_up = "low";
defparam \Arena_IN_A[7]~I .oe_register_mode = "none";
defparam \Arena_IN_A[7]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[7]~I .operation_mode = "input";
defparam \Arena_IN_A[7]~I .output_async_reset = "none";
defparam \Arena_IN_A[7]~I .output_power_up = "low";
defparam \Arena_IN_A[7]~I .output_register_mode = "none";
defparam \Arena_IN_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N24
cycloneii_lcell_comb \Arena_sign_conv_A[7] (
// Equation(s):
// Arena_sign_conv_A[7] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [7])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[7])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [7]),
	.datac(Arena_sign_conv_A[7]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[7]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[7] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N6
cycloneii_lcell_comb \Arena_sign_conv_B[6] (
// Equation(s):
// Arena_sign_conv_B[6] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [6]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[6]))

	.dataa(Arena_sign_conv_B[6]),
	.datab(vcc),
	.datac(\Arena_IN_B~combout [6]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[6]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[6] .lut_mask = 16'hF0AA;
defparam \Arena_sign_conv_B[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N22
cycloneii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[6]),
	.cin(gnd),
	.combout(\Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h0FF0;
defparam \Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N0
cycloneii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = ((\Add0~23_combout  $ (Arena_sign_conv_A[7] $ (!\Add0~22 )))) # (GND)
// \Add0~25  = CARRY((\Add0~23_combout  & ((Arena_sign_conv_A[7]) # (!\Add0~22 ))) # (!\Add0~23_combout  & (Arena_sign_conv_A[7] & !\Add0~22 )))

	.dataa(\Add0~23_combout ),
	.datab(Arena_sign_conv_A[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~22 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h698E;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N26
cycloneii_lcell_comb \Arena_arithmetic_conv[7] (
// Equation(s):
// Arena_arithmetic_conv[7] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~24_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[7]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[7]),
	.datac(\Add0~24_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[7]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[7] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[7]));
// synopsys translate_off
defparam \Arena_IN_B[7]~I .input_async_reset = "none";
defparam \Arena_IN_B[7]~I .input_power_up = "low";
defparam \Arena_IN_B[7]~I .input_register_mode = "none";
defparam \Arena_IN_B[7]~I .input_sync_reset = "none";
defparam \Arena_IN_B[7]~I .oe_async_reset = "none";
defparam \Arena_IN_B[7]~I .oe_power_up = "low";
defparam \Arena_IN_B[7]~I .oe_register_mode = "none";
defparam \Arena_IN_B[7]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[7]~I .operation_mode = "input";
defparam \Arena_IN_B[7]~I .output_async_reset = "none";
defparam \Arena_IN_B[7]~I .output_power_up = "low";
defparam \Arena_IN_B[7]~I .output_register_mode = "none";
defparam \Arena_IN_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N4
cycloneii_lcell_comb \Mux107~0 (
// Equation(s):
// \Mux107~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [7]) # (\Arena_IN_B~combout [7]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [7] & \Arena_IN_B~combout [7]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [7]),
	.datac(\Arena_IN_B~combout [7]),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux107~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~0 .lut_mask = 16'h00E8;
defparam \Mux107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
cycloneii_lcell_comb \Mux107~1 (
// Equation(s):
// \Mux107~1_combout  = (\Mux107~0_combout ) # ((Arena_arithmetic_conv[7] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[7]),
	.datac(\Mux107~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux107~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux107~1 .lut_mask = 16'hFCF0;
defparam \Mux107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
cycloneii_lcell_comb \Arena_ALU_OUT[7]$latch (
// Equation(s):
// \Arena_ALU_OUT[7]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[7]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux107~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[7]$latch~combout ),
	.datac(\Mux107~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[7]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N20
cycloneii_lcell_comb \Arena_arithmetic_conv[8] (
// Equation(s):
// Arena_arithmetic_conv[8] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~27_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[8])))

	.dataa(\Add0~27_combout ),
	.datab(vcc),
	.datac(Arena_arithmetic_conv[8]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[8]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[8] .lut_mask = 16'hAAF0;
defparam \Arena_arithmetic_conv[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[8]));
// synopsys translate_off
defparam \Arena_IN_B[8]~I .input_async_reset = "none";
defparam \Arena_IN_B[8]~I .input_power_up = "low";
defparam \Arena_IN_B[8]~I .input_register_mode = "none";
defparam \Arena_IN_B[8]~I .input_sync_reset = "none";
defparam \Arena_IN_B[8]~I .oe_async_reset = "none";
defparam \Arena_IN_B[8]~I .oe_power_up = "low";
defparam \Arena_IN_B[8]~I .oe_register_mode = "none";
defparam \Arena_IN_B[8]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[8]~I .operation_mode = "input";
defparam \Arena_IN_B[8]~I .output_async_reset = "none";
defparam \Arena_IN_B[8]~I .output_power_up = "low";
defparam \Arena_IN_B[8]~I .output_register_mode = "none";
defparam \Arena_IN_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[8]));
// synopsys translate_off
defparam \Arena_IN_A[8]~I .input_async_reset = "none";
defparam \Arena_IN_A[8]~I .input_power_up = "low";
defparam \Arena_IN_A[8]~I .input_register_mode = "none";
defparam \Arena_IN_A[8]~I .input_sync_reset = "none";
defparam \Arena_IN_A[8]~I .oe_async_reset = "none";
defparam \Arena_IN_A[8]~I .oe_power_up = "low";
defparam \Arena_IN_A[8]~I .oe_register_mode = "none";
defparam \Arena_IN_A[8]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[8]~I .operation_mode = "input";
defparam \Arena_IN_A[8]~I .output_async_reset = "none";
defparam \Arena_IN_A[8]~I .output_power_up = "low";
defparam \Arena_IN_A[8]~I .output_register_mode = "none";
defparam \Arena_IN_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N28
cycloneii_lcell_comb \Mux108~0 (
// Equation(s):
// \Mux108~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [8]) # (\Arena_IN_A~combout [8]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [8] & \Arena_IN_A~combout [8]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_B~combout [8]),
	.datac(\Arena_IN_A~combout [8]),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux108~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~0 .lut_mask = 16'h00E8;
defparam \Mux108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N22
cycloneii_lcell_comb \Mux108~1 (
// Equation(s):
// \Mux108~1_combout  = (\Mux108~0_combout ) # ((Arena_arithmetic_conv[8] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[8]),
	.datac(\Mux108~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux108~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux108~1 .lut_mask = 16'hFCF0;
defparam \Mux108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N0
cycloneii_lcell_comb \Arena_ALU_OUT[8]$latch (
// Equation(s):
// \Arena_ALU_OUT[8]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[8]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux108~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[8]$latch~combout ),
	.datac(\Mux108~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[8]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N22
cycloneii_lcell_comb \Arena_arithmetic_conv[9] (
// Equation(s):
// Arena_arithmetic_conv[9] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~30_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[9])))

	.dataa(\Add0~30_combout ),
	.datab(Arena_arithmetic_conv[9]),
	.datac(vcc),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[9]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[9] .lut_mask = 16'hAACC;
defparam \Arena_arithmetic_conv[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[9]));
// synopsys translate_off
defparam \Arena_IN_B[9]~I .input_async_reset = "none";
defparam \Arena_IN_B[9]~I .input_power_up = "low";
defparam \Arena_IN_B[9]~I .input_register_mode = "none";
defparam \Arena_IN_B[9]~I .input_sync_reset = "none";
defparam \Arena_IN_B[9]~I .oe_async_reset = "none";
defparam \Arena_IN_B[9]~I .oe_power_up = "low";
defparam \Arena_IN_B[9]~I .oe_register_mode = "none";
defparam \Arena_IN_B[9]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[9]~I .operation_mode = "input";
defparam \Arena_IN_B[9]~I .output_async_reset = "none";
defparam \Arena_IN_B[9]~I .output_power_up = "low";
defparam \Arena_IN_B[9]~I .output_register_mode = "none";
defparam \Arena_IN_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[9]));
// synopsys translate_off
defparam \Arena_IN_A[9]~I .input_async_reset = "none";
defparam \Arena_IN_A[9]~I .input_power_up = "low";
defparam \Arena_IN_A[9]~I .input_register_mode = "none";
defparam \Arena_IN_A[9]~I .input_sync_reset = "none";
defparam \Arena_IN_A[9]~I .oe_async_reset = "none";
defparam \Arena_IN_A[9]~I .oe_power_up = "low";
defparam \Arena_IN_A[9]~I .oe_register_mode = "none";
defparam \Arena_IN_A[9]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[9]~I .operation_mode = "input";
defparam \Arena_IN_A[9]~I .output_async_reset = "none";
defparam \Arena_IN_A[9]~I .output_power_up = "low";
defparam \Arena_IN_A[9]~I .output_register_mode = "none";
defparam \Arena_IN_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N12
cycloneii_lcell_comb \Mux109~0 (
// Equation(s):
// \Mux109~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [9]) # (\Arena_IN_A~combout [9]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [9] & \Arena_IN_A~combout [9]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_IN_B~combout [9]),
	.datad(\Arena_IN_A~combout [9]),
	.cin(gnd),
	.combout(\Mux109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~0 .lut_mask = 16'h3220;
defparam \Mux109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N6
cycloneii_lcell_comb \Mux109~1 (
// Equation(s):
// \Mux109~1_combout  = (\Mux109~0_combout ) # ((Arena_arithmetic_conv[9] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[9]),
	.datac(\Mux109~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux109~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux109~1 .lut_mask = 16'hFCF0;
defparam \Mux109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N30
cycloneii_lcell_comb \Arena_ALU_OUT[9]$latch (
// Equation(s):
// \Arena_ALU_OUT[9]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[9]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux109~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[9]$latch~combout ),
	.datac(\Mux109~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[9]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N8
cycloneii_lcell_comb \Arena_sign_conv_B[10] (
// Equation(s):
// Arena_sign_conv_B[10] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [10])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[10])))

	.dataa(\Arena_IN_B~combout [10]),
	.datab(vcc),
	.datac(Arena_sign_conv_B[10]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[10]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[10] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_B[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N4
cycloneii_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[10]),
	.cin(gnd),
	.combout(\Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h0FF0;
defparam \Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N16
cycloneii_lcell_comb \Arena_sign_conv_A[9] (
// Equation(s):
// Arena_sign_conv_A[9] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [9])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[9])))

	.dataa(\Arena_IN_A~combout [9]),
	.datab(vcc),
	.datac(Arena_sign_conv_A[9]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[9]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[9] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_A[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N2
cycloneii_lcell_comb \Arena_sign_conv_B[8] (
// Equation(s):
// Arena_sign_conv_B[8] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [8]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[8]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[8]),
	.datac(\Arena_IN_B~combout [8]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[8]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[8] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N6
cycloneii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[8]),
	.cin(gnd),
	.combout(\Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h0FF0;
defparam \Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N6
cycloneii_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_combout  = (Arena_sign_conv_A[10] & ((\Add0~32_combout  & (\Add0~31  & VCC)) # (!\Add0~32_combout  & (!\Add0~31 )))) # (!Arena_sign_conv_A[10] & ((\Add0~32_combout  & (!\Add0~31 )) # (!\Add0~32_combout  & ((\Add0~31 ) # (GND)))))
// \Add0~34  = CARRY((Arena_sign_conv_A[10] & (!\Add0~32_combout  & !\Add0~31 )) # (!Arena_sign_conv_A[10] & ((!\Add0~31 ) # (!\Add0~32_combout ))))

	.dataa(Arena_sign_conv_A[10]),
	.datab(\Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~33_combout ),
	.cout(\Add0~34 ));
// synopsys translate_off
defparam \Add0~33 .lut_mask = 16'h9617;
defparam \Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N8
cycloneii_lcell_comb \Arena_arithmetic_conv[10] (
// Equation(s):
// Arena_arithmetic_conv[10] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~33_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[10])))

	.dataa(vcc),
	.datab(\Add0~33_combout ),
	.datac(Arena_arithmetic_conv[10]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[10]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[10] .lut_mask = 16'hCCF0;
defparam \Arena_arithmetic_conv[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[10]));
// synopsys translate_off
defparam \Arena_IN_A[10]~I .input_async_reset = "none";
defparam \Arena_IN_A[10]~I .input_power_up = "low";
defparam \Arena_IN_A[10]~I .input_register_mode = "none";
defparam \Arena_IN_A[10]~I .input_sync_reset = "none";
defparam \Arena_IN_A[10]~I .oe_async_reset = "none";
defparam \Arena_IN_A[10]~I .oe_power_up = "low";
defparam \Arena_IN_A[10]~I .oe_register_mode = "none";
defparam \Arena_IN_A[10]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[10]~I .operation_mode = "input";
defparam \Arena_IN_A[10]~I .output_async_reset = "none";
defparam \Arena_IN_A[10]~I .output_power_up = "low";
defparam \Arena_IN_A[10]~I .output_register_mode = "none";
defparam \Arena_IN_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[10]));
// synopsys translate_off
defparam \Arena_IN_B[10]~I .input_async_reset = "none";
defparam \Arena_IN_B[10]~I .input_power_up = "low";
defparam \Arena_IN_B[10]~I .input_register_mode = "none";
defparam \Arena_IN_B[10]~I .input_sync_reset = "none";
defparam \Arena_IN_B[10]~I .oe_async_reset = "none";
defparam \Arena_IN_B[10]~I .oe_power_up = "low";
defparam \Arena_IN_B[10]~I .oe_register_mode = "none";
defparam \Arena_IN_B[10]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[10]~I .operation_mode = "input";
defparam \Arena_IN_B[10]~I .output_async_reset = "none";
defparam \Arena_IN_B[10]~I .output_power_up = "low";
defparam \Arena_IN_B[10]~I .output_register_mode = "none";
defparam \Arena_IN_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N4
cycloneii_lcell_comb \Mux110~0 (
// Equation(s):
// \Mux110~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [10]) # (\Arena_IN_B~combout [10]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [10] & \Arena_IN_B~combout 
// [10]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_IN_A~combout [10]),
	.datad(\Arena_IN_B~combout [10]),
	.cin(gnd),
	.combout(\Mux110~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~0 .lut_mask = 16'h3220;
defparam \Mux110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N10
cycloneii_lcell_comb \Mux110~1 (
// Equation(s):
// \Mux110~1_combout  = (\Mux110~0_combout ) # ((Arena_arithmetic_conv[10] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[10]),
	.datac(\Mux110~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux110~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux110~1 .lut_mask = 16'hFCF0;
defparam \Mux110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N24
cycloneii_lcell_comb \Arena_ALU_OUT[10]$latch (
// Equation(s):
// \Arena_ALU_OUT[10]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[10]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux110~1_combout )))

	.dataa(\Arena_ALU_OUT[10]$latch~combout ),
	.datab(vcc),
	.datac(\Mux110~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[10]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[10]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[10]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[11]));
// synopsys translate_off
defparam \Arena_IN_B[11]~I .input_async_reset = "none";
defparam \Arena_IN_B[11]~I .input_power_up = "low";
defparam \Arena_IN_B[11]~I .input_register_mode = "none";
defparam \Arena_IN_B[11]~I .input_sync_reset = "none";
defparam \Arena_IN_B[11]~I .oe_async_reset = "none";
defparam \Arena_IN_B[11]~I .oe_power_up = "low";
defparam \Arena_IN_B[11]~I .oe_register_mode = "none";
defparam \Arena_IN_B[11]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[11]~I .operation_mode = "input";
defparam \Arena_IN_B[11]~I .output_async_reset = "none";
defparam \Arena_IN_B[11]~I .output_power_up = "low";
defparam \Arena_IN_B[11]~I .output_register_mode = "none";
defparam \Arena_IN_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N0
cycloneii_lcell_comb \Arena_sign_conv_B[11] (
// Equation(s):
// Arena_sign_conv_B[11] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [11])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[11])))

	.dataa(vcc),
	.datab(\Arena_IN_B~combout [11]),
	.datac(\Mux3~0clkctrl_outclk ),
	.datad(Arena_sign_conv_B[11]),
	.cin(gnd),
	.combout(Arena_sign_conv_B[11]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[11] .lut_mask = 16'hCFC0;
defparam \Arena_sign_conv_B[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N4
cycloneii_lcell_comb \Add0~35 (
// Equation(s):
// \Add0~35_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[11])

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [2]),
	.datac(vcc),
	.datad(Arena_sign_conv_B[11]),
	.cin(gnd),
	.combout(\Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~35 .lut_mask = 16'h33CC;
defparam \Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N8
cycloneii_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = ((Arena_sign_conv_A[11] $ (\Add0~35_combout  $ (!\Add0~34 )))) # (GND)
// \Add0~37  = CARRY((Arena_sign_conv_A[11] & ((\Add0~35_combout ) # (!\Add0~34 ))) # (!Arena_sign_conv_A[11] & (\Add0~35_combout  & !\Add0~34 )))

	.dataa(Arena_sign_conv_A[11]),
	.datab(\Add0~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~34 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h698E;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N8
cycloneii_lcell_comb \Arena_arithmetic_conv[11] (
// Equation(s):
// Arena_arithmetic_conv[11] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~36_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[11])))

	.dataa(vcc),
	.datab(\Add0~36_combout ),
	.datac(Arena_arithmetic_conv[11]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[11]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[11] .lut_mask = 16'hCCF0;
defparam \Arena_arithmetic_conv[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N12
cycloneii_lcell_comb \Mux111~0 (
// Equation(s):
// \Mux111~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_IN_A~combout [11] & ((\Arena_ALU_IN_Operation~combout [0]) # (\Arena_IN_B~combout [11]))) # (!\Arena_IN_A~combout [11] & (\Arena_ALU_IN_Operation~combout [0] & \Arena_IN_B~combout 
// [11]))))

	.dataa(\Arena_IN_A~combout [11]),
	.datab(\Arena_ALU_IN_Operation~combout [0]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_B~combout [11]),
	.cin(gnd),
	.combout(\Mux111~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~0 .lut_mask = 16'h0E08;
defparam \Mux111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N6
cycloneii_lcell_comb \Mux111~1 (
// Equation(s):
// \Mux111~1_combout  = (\Mux111~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[11]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(Arena_arithmetic_conv[11]),
	.datac(\Mux111~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux111~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux111~1 .lut_mask = 16'hF8F8;
defparam \Mux111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N16
cycloneii_lcell_comb \Arena_ALU_OUT[11]$latch (
// Equation(s):
// \Arena_ALU_OUT[11]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[11]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux111~1_combout )))

	.dataa(\Arena_ALU_OUT[11]$latch~combout ),
	.datab(vcc),
	.datac(\Mux111~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[11]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[12]));
// synopsys translate_off
defparam \Arena_IN_A[12]~I .input_async_reset = "none";
defparam \Arena_IN_A[12]~I .input_power_up = "low";
defparam \Arena_IN_A[12]~I .input_register_mode = "none";
defparam \Arena_IN_A[12]~I .input_sync_reset = "none";
defparam \Arena_IN_A[12]~I .oe_async_reset = "none";
defparam \Arena_IN_A[12]~I .oe_power_up = "low";
defparam \Arena_IN_A[12]~I .oe_register_mode = "none";
defparam \Arena_IN_A[12]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[12]~I .operation_mode = "input";
defparam \Arena_IN_A[12]~I .output_async_reset = "none";
defparam \Arena_IN_A[12]~I .output_power_up = "low";
defparam \Arena_IN_A[12]~I .output_register_mode = "none";
defparam \Arena_IN_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N28
cycloneii_lcell_comb \Mux112~0 (
// Equation(s):
// \Mux112~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_IN_B~combout [12] & ((\Arena_ALU_IN_Operation~combout [0]) # (\Arena_IN_A~combout [12]))) # (!\Arena_IN_B~combout [12] & (\Arena_ALU_IN_Operation~combout [0] & \Arena_IN_A~combout 
// [12]))))

	.dataa(\Arena_IN_B~combout [12]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_ALU_IN_Operation~combout [0]),
	.datad(\Arena_IN_A~combout [12]),
	.cin(gnd),
	.combout(\Mux112~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux112~0 .lut_mask = 16'h3220;
defparam \Mux112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N28
cycloneii_lcell_comb \Arena_sign_conv_A[12] (
// Equation(s):
// Arena_sign_conv_A[12] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [12])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[12])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [12]),
	.datac(Arena_sign_conv_A[12]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[12]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[12] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N10
cycloneii_lcell_comb \Add0~39 (
// Equation(s):
// \Add0~39_combout  = (\Add0~38_combout  & ((Arena_sign_conv_A[12] & (\Add0~37  & VCC)) # (!Arena_sign_conv_A[12] & (!\Add0~37 )))) # (!\Add0~38_combout  & ((Arena_sign_conv_A[12] & (!\Add0~37 )) # (!Arena_sign_conv_A[12] & ((\Add0~37 ) # (GND)))))
// \Add0~40  = CARRY((\Add0~38_combout  & (!Arena_sign_conv_A[12] & !\Add0~37 )) # (!\Add0~38_combout  & ((!\Add0~37 ) # (!Arena_sign_conv_A[12]))))

	.dataa(\Add0~38_combout ),
	.datab(Arena_sign_conv_A[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~39_combout ),
	.cout(\Add0~40 ));
// synopsys translate_off
defparam \Add0~39 .lut_mask = 16'h9617;
defparam \Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N8
cycloneii_lcell_comb \Arena_arithmetic_conv[12] (
// Equation(s):
// Arena_arithmetic_conv[12] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~39_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[12])))

	.dataa(vcc),
	.datab(\Add0~39_combout ),
	.datac(Arena_arithmetic_conv[12]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[12]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[12] .lut_mask = 16'hCCF0;
defparam \Arena_arithmetic_conv[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N22
cycloneii_lcell_comb \Mux112~1 (
// Equation(s):
// \Mux112~1_combout  = (\Mux112~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[12]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux112~0_combout ),
	.datad(Arena_arithmetic_conv[12]),
	.cin(gnd),
	.combout(\Mux112~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux112~1 .lut_mask = 16'hFCF0;
defparam \Mux112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N30
cycloneii_lcell_comb \Arena_ALU_OUT[12]$latch (
// Equation(s):
// \Arena_ALU_OUT[12]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[12]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux112~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[12]$latch~combout ),
	.datac(\Mux112~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[12]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[12]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[12]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N14
cycloneii_lcell_comb \Arena_arithmetic_conv[13] (
// Equation(s):
// Arena_arithmetic_conv[13] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~42_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[13])))

	.dataa(\Add0~42_combout ),
	.datab(vcc),
	.datac(Arena_arithmetic_conv[13]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[13]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[13] .lut_mask = 16'hAAF0;
defparam \Arena_arithmetic_conv[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[13]));
// synopsys translate_off
defparam \Arena_IN_B[13]~I .input_async_reset = "none";
defparam \Arena_IN_B[13]~I .input_power_up = "low";
defparam \Arena_IN_B[13]~I .input_register_mode = "none";
defparam \Arena_IN_B[13]~I .input_sync_reset = "none";
defparam \Arena_IN_B[13]~I .oe_async_reset = "none";
defparam \Arena_IN_B[13]~I .oe_power_up = "low";
defparam \Arena_IN_B[13]~I .oe_register_mode = "none";
defparam \Arena_IN_B[13]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[13]~I .operation_mode = "input";
defparam \Arena_IN_B[13]~I .output_async_reset = "none";
defparam \Arena_IN_B[13]~I .output_power_up = "low";
defparam \Arena_IN_B[13]~I .output_register_mode = "none";
defparam \Arena_IN_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N12
cycloneii_lcell_comb \Mux113~0 (
// Equation(s):
// \Mux113~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_IN_A~combout [13] & ((\Arena_ALU_IN_Operation~combout [0]) # (\Arena_IN_B~combout [13]))) # (!\Arena_IN_A~combout [13] & (\Arena_ALU_IN_Operation~combout [0] & \Arena_IN_B~combout 
// [13]))))

	.dataa(\Arena_IN_A~combout [13]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_ALU_IN_Operation~combout [0]),
	.datad(\Arena_IN_B~combout [13]),
	.cin(gnd),
	.combout(\Mux113~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux113~0 .lut_mask = 16'h3220;
defparam \Mux113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N26
cycloneii_lcell_comb \Mux113~1 (
// Equation(s):
// \Mux113~1_combout  = (\Mux113~0_combout ) # ((Arena_arithmetic_conv[13] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[13]),
	.datac(\Mux113~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux113~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux113~1 .lut_mask = 16'hFCF0;
defparam \Mux113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N8
cycloneii_lcell_comb \Arena_ALU_OUT[13]$latch (
// Equation(s):
// \Arena_ALU_OUT[13]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[13]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux113~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[13]$latch~combout ),
	.datac(\Mux113~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[13]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[14]));
// synopsys translate_off
defparam \Arena_IN_B[14]~I .input_async_reset = "none";
defparam \Arena_IN_B[14]~I .input_power_up = "low";
defparam \Arena_IN_B[14]~I .input_register_mode = "none";
defparam \Arena_IN_B[14]~I .input_sync_reset = "none";
defparam \Arena_IN_B[14]~I .oe_async_reset = "none";
defparam \Arena_IN_B[14]~I .oe_power_up = "low";
defparam \Arena_IN_B[14]~I .oe_register_mode = "none";
defparam \Arena_IN_B[14]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[14]~I .operation_mode = "input";
defparam \Arena_IN_B[14]~I .output_async_reset = "none";
defparam \Arena_IN_B[14]~I .output_power_up = "low";
defparam \Arena_IN_B[14]~I .output_register_mode = "none";
defparam \Arena_IN_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[14]));
// synopsys translate_off
defparam \Arena_IN_A[14]~I .input_async_reset = "none";
defparam \Arena_IN_A[14]~I .input_power_up = "low";
defparam \Arena_IN_A[14]~I .input_register_mode = "none";
defparam \Arena_IN_A[14]~I .input_sync_reset = "none";
defparam \Arena_IN_A[14]~I .oe_async_reset = "none";
defparam \Arena_IN_A[14]~I .oe_power_up = "low";
defparam \Arena_IN_A[14]~I .oe_register_mode = "none";
defparam \Arena_IN_A[14]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[14]~I .operation_mode = "input";
defparam \Arena_IN_A[14]~I .output_async_reset = "none";
defparam \Arena_IN_A[14]~I .output_power_up = "low";
defparam \Arena_IN_A[14]~I .output_register_mode = "none";
defparam \Arena_IN_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N28
cycloneii_lcell_comb \Mux114~0 (
// Equation(s):
// \Mux114~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [14]) # (\Arena_IN_A~combout [14]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [14] & \Arena_IN_A~combout 
// [14]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_B~combout [14]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_A~combout [14]),
	.cin(gnd),
	.combout(\Mux114~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux114~0 .lut_mask = 16'h0E08;
defparam \Mux114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N22
cycloneii_lcell_comb \Arena_sign_conv_B[14] (
// Equation(s):
// Arena_sign_conv_B[14] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [14]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[14]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[14]),
	.datac(\Arena_IN_B~combout [14]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[14]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[14] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N26
cycloneii_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[14]),
	.cin(gnd),
	.combout(\Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h0FF0;
defparam \Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[13]));
// synopsys translate_off
defparam \Arena_IN_A[13]~I .input_async_reset = "none";
defparam \Arena_IN_A[13]~I .input_power_up = "low";
defparam \Arena_IN_A[13]~I .input_register_mode = "none";
defparam \Arena_IN_A[13]~I .input_sync_reset = "none";
defparam \Arena_IN_A[13]~I .oe_async_reset = "none";
defparam \Arena_IN_A[13]~I .oe_power_up = "low";
defparam \Arena_IN_A[13]~I .oe_register_mode = "none";
defparam \Arena_IN_A[13]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[13]~I .operation_mode = "input";
defparam \Arena_IN_A[13]~I .output_async_reset = "none";
defparam \Arena_IN_A[13]~I .output_power_up = "low";
defparam \Arena_IN_A[13]~I .output_register_mode = "none";
defparam \Arena_IN_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N24
cycloneii_lcell_comb \Arena_sign_conv_A[13] (
// Equation(s):
// Arena_sign_conv_A[13] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [13])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[13])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [13]),
	.datac(Arena_sign_conv_A[13]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[13]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[13] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N14
cycloneii_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (Arena_sign_conv_A[14] & ((\Add0~44_combout  & (\Add0~43  & VCC)) # (!\Add0~44_combout  & (!\Add0~43 )))) # (!Arena_sign_conv_A[14] & ((\Add0~44_combout  & (!\Add0~43 )) # (!\Add0~44_combout  & ((\Add0~43 ) # (GND)))))
// \Add0~46  = CARRY((Arena_sign_conv_A[14] & (!\Add0~44_combout  & !\Add0~43 )) # (!Arena_sign_conv_A[14] & ((!\Add0~43 ) # (!\Add0~44_combout ))))

	.dataa(Arena_sign_conv_A[14]),
	.datab(\Add0~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~45_combout ),
	.cout(\Add0~46 ));
// synopsys translate_off
defparam \Add0~45 .lut_mask = 16'h9617;
defparam \Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N18
cycloneii_lcell_comb \Arena_arithmetic_conv[14] (
// Equation(s):
// Arena_arithmetic_conv[14] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~45_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[14]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[14]),
	.datac(\Add0~45_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[14]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[14] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N10
cycloneii_lcell_comb \Mux114~1 (
// Equation(s):
// \Mux114~1_combout  = (\Mux114~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[14]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux114~0_combout ),
	.datad(Arena_arithmetic_conv[14]),
	.cin(gnd),
	.combout(\Mux114~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux114~1 .lut_mask = 16'hFAF0;
defparam \Mux114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N20
cycloneii_lcell_comb \Arena_ALU_OUT[14]$latch (
// Equation(s):
// \Arena_ALU_OUT[14]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[14]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux114~1_combout )))

	.dataa(\Arena_ALU_OUT[14]$latch~combout ),
	.datab(vcc),
	.datac(\Mux114~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[14]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[14]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[14]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N16
cycloneii_lcell_comb \Arena_sign_conv_B[15] (
// Equation(s):
// Arena_sign_conv_B[15] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [15])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[15])))

	.dataa(\Arena_IN_B~combout [15]),
	.datab(vcc),
	.datac(Arena_sign_conv_B[15]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[15]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[15] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_B[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N16
cycloneii_lcell_comb \Add0~47 (
// Equation(s):
// \Add0~47_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[15]),
	.cin(gnd),
	.combout(\Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~47 .lut_mask = 16'h0FF0;
defparam \Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N16
cycloneii_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = ((Arena_sign_conv_A[15] $ (\Add0~47_combout  $ (!\Add0~46 )))) # (GND)
// \Add0~49  = CARRY((Arena_sign_conv_A[15] & ((\Add0~47_combout ) # (!\Add0~46 ))) # (!Arena_sign_conv_A[15] & (\Add0~47_combout  & !\Add0~46 )))

	.dataa(Arena_sign_conv_A[15]),
	.datab(\Add0~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~46 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h698E;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N18
cycloneii_lcell_comb \Arena_arithmetic_conv[15] (
// Equation(s):
// Arena_arithmetic_conv[15] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~48_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[15]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[15]),
	.datac(\Add0~48_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[15]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[15] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[15]));
// synopsys translate_off
defparam \Arena_IN_B[15]~I .input_async_reset = "none";
defparam \Arena_IN_B[15]~I .input_power_up = "low";
defparam \Arena_IN_B[15]~I .input_register_mode = "none";
defparam \Arena_IN_B[15]~I .input_sync_reset = "none";
defparam \Arena_IN_B[15]~I .oe_async_reset = "none";
defparam \Arena_IN_B[15]~I .oe_power_up = "low";
defparam \Arena_IN_B[15]~I .oe_register_mode = "none";
defparam \Arena_IN_B[15]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[15]~I .operation_mode = "input";
defparam \Arena_IN_B[15]~I .output_async_reset = "none";
defparam \Arena_IN_B[15]~I .output_power_up = "low";
defparam \Arena_IN_B[15]~I .output_register_mode = "none";
defparam \Arena_IN_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[15]));
// synopsys translate_off
defparam \Arena_IN_A[15]~I .input_async_reset = "none";
defparam \Arena_IN_A[15]~I .input_power_up = "low";
defparam \Arena_IN_A[15]~I .input_register_mode = "none";
defparam \Arena_IN_A[15]~I .input_sync_reset = "none";
defparam \Arena_IN_A[15]~I .oe_async_reset = "none";
defparam \Arena_IN_A[15]~I .oe_power_up = "low";
defparam \Arena_IN_A[15]~I .oe_register_mode = "none";
defparam \Arena_IN_A[15]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[15]~I .operation_mode = "input";
defparam \Arena_IN_A[15]~I .output_async_reset = "none";
defparam \Arena_IN_A[15]~I .output_power_up = "low";
defparam \Arena_IN_A[15]~I .output_register_mode = "none";
defparam \Arena_IN_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N4
cycloneii_lcell_comb \Mux115~0 (
// Equation(s):
// \Mux115~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [15]) # (\Arena_IN_A~combout [15]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [15] & \Arena_IN_A~combout 
// [15]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_B~combout [15]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_A~combout [15]),
	.cin(gnd),
	.combout(\Mux115~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux115~0 .lut_mask = 16'h0E08;
defparam \Mux115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N22
cycloneii_lcell_comb \Mux115~1 (
// Equation(s):
// \Mux115~1_combout  = (\Mux115~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[15]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(Arena_arithmetic_conv[15]),
	.datac(\Mux115~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux115~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux115~1 .lut_mask = 16'hF8F8;
defparam \Mux115~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N6
cycloneii_lcell_comb \Arena_ALU_OUT[15]$latch (
// Equation(s):
// \Arena_ALU_OUT[15]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[15]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux115~1_combout )))

	.dataa(\Arena_ALU_OUT[15]$latch~combout ),
	.datab(vcc),
	.datac(\Mux115~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[15]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[16]));
// synopsys translate_off
defparam \Arena_IN_B[16]~I .input_async_reset = "none";
defparam \Arena_IN_B[16]~I .input_power_up = "low";
defparam \Arena_IN_B[16]~I .input_register_mode = "none";
defparam \Arena_IN_B[16]~I .input_sync_reset = "none";
defparam \Arena_IN_B[16]~I .oe_async_reset = "none";
defparam \Arena_IN_B[16]~I .oe_power_up = "low";
defparam \Arena_IN_B[16]~I .oe_register_mode = "none";
defparam \Arena_IN_B[16]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[16]~I .operation_mode = "input";
defparam \Arena_IN_B[16]~I .output_async_reset = "none";
defparam \Arena_IN_B[16]~I .output_power_up = "low";
defparam \Arena_IN_B[16]~I .output_register_mode = "none";
defparam \Arena_IN_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[16]));
// synopsys translate_off
defparam \Arena_IN_A[16]~I .input_async_reset = "none";
defparam \Arena_IN_A[16]~I .input_power_up = "low";
defparam \Arena_IN_A[16]~I .input_register_mode = "none";
defparam \Arena_IN_A[16]~I .input_sync_reset = "none";
defparam \Arena_IN_A[16]~I .oe_async_reset = "none";
defparam \Arena_IN_A[16]~I .oe_power_up = "low";
defparam \Arena_IN_A[16]~I .oe_register_mode = "none";
defparam \Arena_IN_A[16]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[16]~I .operation_mode = "input";
defparam \Arena_IN_A[16]~I .output_async_reset = "none";
defparam \Arena_IN_A[16]~I .output_power_up = "low";
defparam \Arena_IN_A[16]~I .output_register_mode = "none";
defparam \Arena_IN_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N12
cycloneii_lcell_comb \Mux116~0 (
// Equation(s):
// \Mux116~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [16]) # (\Arena_IN_A~combout [16]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [16] & \Arena_IN_A~combout 
// [16]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_B~combout [16]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_A~combout [16]),
	.cin(gnd),
	.combout(\Mux116~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux116~0 .lut_mask = 16'h0E08;
defparam \Mux116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N26
cycloneii_lcell_comb \Arena_sign_conv_A[16] (
// Equation(s):
// Arena_sign_conv_A[16] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [16])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[16])))

	.dataa(\Arena_IN_A~combout [16]),
	.datab(Arena_sign_conv_A[16]),
	.datac(vcc),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[16]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[16] .lut_mask = 16'hAACC;
defparam \Arena_sign_conv_A[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N18
cycloneii_lcell_comb \Add0~51 (
// Equation(s):
// \Add0~51_combout  = (\Add0~50_combout  & ((Arena_sign_conv_A[16] & (\Add0~49  & VCC)) # (!Arena_sign_conv_A[16] & (!\Add0~49 )))) # (!\Add0~50_combout  & ((Arena_sign_conv_A[16] & (!\Add0~49 )) # (!Arena_sign_conv_A[16] & ((\Add0~49 ) # (GND)))))
// \Add0~52  = CARRY((\Add0~50_combout  & (!Arena_sign_conv_A[16] & !\Add0~49 )) # (!\Add0~50_combout  & ((!\Add0~49 ) # (!Arena_sign_conv_A[16]))))

	.dataa(\Add0~50_combout ),
	.datab(Arena_sign_conv_A[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~51_combout ),
	.cout(\Add0~52 ));
// synopsys translate_off
defparam \Add0~51 .lut_mask = 16'h9617;
defparam \Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N24
cycloneii_lcell_comb \Arena_arithmetic_conv[16] (
// Equation(s):
// Arena_arithmetic_conv[16] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~51_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[16])))

	.dataa(vcc),
	.datab(\Add0~51_combout ),
	.datac(Arena_arithmetic_conv[16]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[16]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[16] .lut_mask = 16'hCCF0;
defparam \Arena_arithmetic_conv[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N2
cycloneii_lcell_comb \Mux116~1 (
// Equation(s):
// \Mux116~1_combout  = (\Mux116~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[16]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux116~0_combout ),
	.datad(Arena_arithmetic_conv[16]),
	.cin(gnd),
	.combout(\Mux116~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux116~1 .lut_mask = 16'hFAF0;
defparam \Mux116~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N0
cycloneii_lcell_comb \Arena_ALU_OUT[16]$latch (
// Equation(s):
// \Arena_ALU_OUT[16]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[16]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux116~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[16]$latch~combout ),
	.datac(\Mux116~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[16]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[16]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[16]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[17]));
// synopsys translate_off
defparam \Arena_IN_B[17]~I .input_async_reset = "none";
defparam \Arena_IN_B[17]~I .input_power_up = "low";
defparam \Arena_IN_B[17]~I .input_register_mode = "none";
defparam \Arena_IN_B[17]~I .input_sync_reset = "none";
defparam \Arena_IN_B[17]~I .oe_async_reset = "none";
defparam \Arena_IN_B[17]~I .oe_power_up = "low";
defparam \Arena_IN_B[17]~I .oe_register_mode = "none";
defparam \Arena_IN_B[17]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[17]~I .operation_mode = "input";
defparam \Arena_IN_B[17]~I .output_async_reset = "none";
defparam \Arena_IN_B[17]~I .output_power_up = "low";
defparam \Arena_IN_B[17]~I .output_register_mode = "none";
defparam \Arena_IN_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N4
cycloneii_lcell_comb \Mux117~0 (
// Equation(s):
// \Mux117~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_IN_A~combout [17] & ((\Arena_ALU_IN_Operation~combout [0]) # (\Arena_IN_B~combout [17]))) # (!\Arena_IN_A~combout [17] & (\Arena_ALU_IN_Operation~combout [0] & \Arena_IN_B~combout 
// [17]))))

	.dataa(\Arena_IN_A~combout [17]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_ALU_IN_Operation~combout [0]),
	.datad(\Arena_IN_B~combout [17]),
	.cin(gnd),
	.combout(\Mux117~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux117~0 .lut_mask = 16'h3220;
defparam \Mux117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N10
cycloneii_lcell_comb \Mux117~1 (
// Equation(s):
// \Mux117~1_combout  = (\Mux117~0_combout ) # ((Arena_arithmetic_conv[17] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(Arena_arithmetic_conv[17]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux117~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux117~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux117~1 .lut_mask = 16'hF8F8;
defparam \Mux117~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N18
cycloneii_lcell_comb \Arena_ALU_OUT[17]$latch (
// Equation(s):
// \Arena_ALU_OUT[17]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[17]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux117~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[17]$latch~combout ),
	.datac(\Mux117~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[17]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[17]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[17]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[18]));
// synopsys translate_off
defparam \Arena_IN_A[18]~I .input_async_reset = "none";
defparam \Arena_IN_A[18]~I .input_power_up = "low";
defparam \Arena_IN_A[18]~I .input_register_mode = "none";
defparam \Arena_IN_A[18]~I .input_sync_reset = "none";
defparam \Arena_IN_A[18]~I .oe_async_reset = "none";
defparam \Arena_IN_A[18]~I .oe_power_up = "low";
defparam \Arena_IN_A[18]~I .oe_register_mode = "none";
defparam \Arena_IN_A[18]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[18]~I .operation_mode = "input";
defparam \Arena_IN_A[18]~I .output_async_reset = "none";
defparam \Arena_IN_A[18]~I .output_power_up = "low";
defparam \Arena_IN_A[18]~I .output_register_mode = "none";
defparam \Arena_IN_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[18]));
// synopsys translate_off
defparam \Arena_IN_B[18]~I .input_async_reset = "none";
defparam \Arena_IN_B[18]~I .input_power_up = "low";
defparam \Arena_IN_B[18]~I .input_register_mode = "none";
defparam \Arena_IN_B[18]~I .input_sync_reset = "none";
defparam \Arena_IN_B[18]~I .oe_async_reset = "none";
defparam \Arena_IN_B[18]~I .oe_power_up = "low";
defparam \Arena_IN_B[18]~I .oe_register_mode = "none";
defparam \Arena_IN_B[18]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[18]~I .operation_mode = "input";
defparam \Arena_IN_B[18]~I .output_async_reset = "none";
defparam \Arena_IN_B[18]~I .output_power_up = "low";
defparam \Arena_IN_B[18]~I .output_register_mode = "none";
defparam \Arena_IN_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N4
cycloneii_lcell_comb \Mux118~0 (
// Equation(s):
// \Mux118~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [18]) # (\Arena_IN_B~combout [18]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [18] & \Arena_IN_B~combout 
// [18]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [18]),
	.datac(\Arena_IN_B~combout [18]),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux118~0 .lut_mask = 16'h00E8;
defparam \Mux118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N0
cycloneii_lcell_comb \Arena_sign_conv_B[18] (
// Equation(s):
// Arena_sign_conv_B[18] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [18]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[18]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[18]),
	.datac(\Arena_IN_B~combout [18]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[18]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[18] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N4
cycloneii_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[18]),
	.cin(gnd),
	.combout(\Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h0FF0;
defparam \Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[17]));
// synopsys translate_off
defparam \Arena_IN_A[17]~I .input_async_reset = "none";
defparam \Arena_IN_A[17]~I .input_power_up = "low";
defparam \Arena_IN_A[17]~I .input_register_mode = "none";
defparam \Arena_IN_A[17]~I .input_sync_reset = "none";
defparam \Arena_IN_A[17]~I .oe_async_reset = "none";
defparam \Arena_IN_A[17]~I .oe_power_up = "low";
defparam \Arena_IN_A[17]~I .oe_register_mode = "none";
defparam \Arena_IN_A[17]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[17]~I .operation_mode = "input";
defparam \Arena_IN_A[17]~I .output_async_reset = "none";
defparam \Arena_IN_A[17]~I .output_power_up = "low";
defparam \Arena_IN_A[17]~I .output_register_mode = "none";
defparam \Arena_IN_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N8
cycloneii_lcell_comb \Arena_sign_conv_A[17] (
// Equation(s):
// Arena_sign_conv_A[17] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [17])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[17])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [17]),
	.datac(Arena_sign_conv_A[17]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[17]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[17] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N22
cycloneii_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_combout  = (Arena_sign_conv_A[18] & ((\Add0~56_combout  & (\Add0~55  & VCC)) # (!\Add0~56_combout  & (!\Add0~55 )))) # (!Arena_sign_conv_A[18] & ((\Add0~56_combout  & (!\Add0~55 )) # (!\Add0~56_combout  & ((\Add0~55 ) # (GND)))))
// \Add0~58  = CARRY((Arena_sign_conv_A[18] & (!\Add0~56_combout  & !\Add0~55 )) # (!Arena_sign_conv_A[18] & ((!\Add0~55 ) # (!\Add0~56_combout ))))

	.dataa(Arena_sign_conv_A[18]),
	.datab(\Add0~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~57_combout ),
	.cout(\Add0~58 ));
// synopsys translate_off
defparam \Add0~57 .lut_mask = 16'h9617;
defparam \Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N18
cycloneii_lcell_comb \Arena_arithmetic_conv[18] (
// Equation(s):
// Arena_arithmetic_conv[18] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~57_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[18]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[18]),
	.datac(\Add0~57_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[18]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[18] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N6
cycloneii_lcell_comb \Mux118~1 (
// Equation(s):
// \Mux118~1_combout  = (\Mux118~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[18]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux118~0_combout ),
	.datad(Arena_arithmetic_conv[18]),
	.cin(gnd),
	.combout(\Mux118~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux118~1 .lut_mask = 16'hFCF0;
defparam \Mux118~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N0
cycloneii_lcell_comb \Arena_ALU_OUT[18]$latch (
// Equation(s):
// \Arena_ALU_OUT[18]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[18]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux118~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[18]$latch~combout ),
	.datac(\Mux118~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[18]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[18]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[18]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[19]));
// synopsys translate_off
defparam \Arena_IN_A[19]~I .input_async_reset = "none";
defparam \Arena_IN_A[19]~I .input_power_up = "low";
defparam \Arena_IN_A[19]~I .input_register_mode = "none";
defparam \Arena_IN_A[19]~I .input_sync_reset = "none";
defparam \Arena_IN_A[19]~I .oe_async_reset = "none";
defparam \Arena_IN_A[19]~I .oe_power_up = "low";
defparam \Arena_IN_A[19]~I .oe_register_mode = "none";
defparam \Arena_IN_A[19]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[19]~I .operation_mode = "input";
defparam \Arena_IN_A[19]~I .output_async_reset = "none";
defparam \Arena_IN_A[19]~I .output_power_up = "low";
defparam \Arena_IN_A[19]~I .output_register_mode = "none";
defparam \Arena_IN_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N0
cycloneii_lcell_comb \Mux119~0 (
// Equation(s):
// \Mux119~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_IN_B~combout [19] & ((\Arena_ALU_IN_Operation~combout [0]) # (\Arena_IN_A~combout [19]))) # (!\Arena_IN_B~combout [19] & (\Arena_ALU_IN_Operation~combout [0] & \Arena_IN_A~combout 
// [19]))))

	.dataa(\Arena_IN_B~combout [19]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_ALU_IN_Operation~combout [0]),
	.datad(\Arena_IN_A~combout [19]),
	.cin(gnd),
	.combout(\Mux119~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux119~0 .lut_mask = 16'h3220;
defparam \Mux119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N2
cycloneii_lcell_comb \Mux119~1 (
// Equation(s):
// \Mux119~1_combout  = (\Mux119~0_combout ) # ((Arena_arithmetic_conv[19] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(Arena_arithmetic_conv[19]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux119~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux119~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux119~1 .lut_mask = 16'hF8F8;
defparam \Mux119~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N20
cycloneii_lcell_comb \Arena_ALU_OUT[19]$latch (
// Equation(s):
// \Arena_ALU_OUT[19]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[19]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux119~1_combout )))

	.dataa(\Arena_ALU_OUT[19]$latch~combout ),
	.datab(vcc),
	.datac(\Mux119~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[19]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[19]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[19]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[20]));
// synopsys translate_off
defparam \Arena_IN_A[20]~I .input_async_reset = "none";
defparam \Arena_IN_A[20]~I .input_power_up = "low";
defparam \Arena_IN_A[20]~I .input_register_mode = "none";
defparam \Arena_IN_A[20]~I .input_sync_reset = "none";
defparam \Arena_IN_A[20]~I .oe_async_reset = "none";
defparam \Arena_IN_A[20]~I .oe_power_up = "low";
defparam \Arena_IN_A[20]~I .oe_register_mode = "none";
defparam \Arena_IN_A[20]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[20]~I .operation_mode = "input";
defparam \Arena_IN_A[20]~I .output_async_reset = "none";
defparam \Arena_IN_A[20]~I .output_power_up = "low";
defparam \Arena_IN_A[20]~I .output_register_mode = "none";
defparam \Arena_IN_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N30
cycloneii_lcell_comb \Arena_sign_conv_A[20] (
// Equation(s):
// Arena_sign_conv_A[20] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_A~combout [20]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_A[20]))

	.dataa(vcc),
	.datab(Arena_sign_conv_A[20]),
	.datac(\Arena_IN_A~combout [20]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[20]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[20] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_A[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[19]));
// synopsys translate_off
defparam \Arena_IN_B[19]~I .input_async_reset = "none";
defparam \Arena_IN_B[19]~I .input_power_up = "low";
defparam \Arena_IN_B[19]~I .input_register_mode = "none";
defparam \Arena_IN_B[19]~I .input_sync_reset = "none";
defparam \Arena_IN_B[19]~I .oe_async_reset = "none";
defparam \Arena_IN_B[19]~I .oe_power_up = "low";
defparam \Arena_IN_B[19]~I .oe_register_mode = "none";
defparam \Arena_IN_B[19]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[19]~I .operation_mode = "input";
defparam \Arena_IN_B[19]~I .output_async_reset = "none";
defparam \Arena_IN_B[19]~I .output_power_up = "low";
defparam \Arena_IN_B[19]~I .output_register_mode = "none";
defparam \Arena_IN_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N6
cycloneii_lcell_comb \Arena_sign_conv_B[19] (
// Equation(s):
// Arena_sign_conv_B[19] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [19]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[19]))

	.dataa(Arena_sign_conv_B[19]),
	.datab(vcc),
	.datac(\Arena_IN_B~combout [19]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[19]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[19] .lut_mask = 16'hF0AA;
defparam \Arena_sign_conv_B[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N24
cycloneii_lcell_comb \Add0~59 (
// Equation(s):
// \Add0~59_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[19])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[19]),
	.cin(gnd),
	.combout(\Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~59 .lut_mask = 16'h0FF0;
defparam \Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N26
cycloneii_lcell_comb \Add0~63 (
// Equation(s):
// \Add0~63_combout  = (\Add0~62_combout  & ((Arena_sign_conv_A[20] & (\Add0~61  & VCC)) # (!Arena_sign_conv_A[20] & (!\Add0~61 )))) # (!\Add0~62_combout  & ((Arena_sign_conv_A[20] & (!\Add0~61 )) # (!Arena_sign_conv_A[20] & ((\Add0~61 ) # (GND)))))
// \Add0~64  = CARRY((\Add0~62_combout  & (!Arena_sign_conv_A[20] & !\Add0~61 )) # (!\Add0~62_combout  & ((!\Add0~61 ) # (!Arena_sign_conv_A[20]))))

	.dataa(\Add0~62_combout ),
	.datab(Arena_sign_conv_A[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~61 ),
	.combout(\Add0~63_combout ),
	.cout(\Add0~64 ));
// synopsys translate_off
defparam \Add0~63 .lut_mask = 16'h9617;
defparam \Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N28
cycloneii_lcell_comb \Arena_arithmetic_conv[20] (
// Equation(s):
// Arena_arithmetic_conv[20] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~63_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[20]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[20]),
	.datac(\Add0~63_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[20]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[20] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N6
cycloneii_lcell_comb \Mux120~1 (
// Equation(s):
// \Mux120~1_combout  = (\Mux120~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[20]))

	.dataa(\Mux120~0_combout ),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(vcc),
	.datad(Arena_arithmetic_conv[20]),
	.cin(gnd),
	.combout(\Mux120~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux120~1 .lut_mask = 16'hEEAA;
defparam \Mux120~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
cycloneii_lcell_comb \Arena_ALU_OUT[20]$latch (
// Equation(s):
// \Arena_ALU_OUT[20]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[20]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux120~1_combout )))

	.dataa(\Arena_ALU_OUT[20]$latch~combout ),
	.datab(vcc),
	.datac(\Mux120~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[20]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[20]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[20]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[21]));
// synopsys translate_off
defparam \Arena_IN_A[21]~I .input_async_reset = "none";
defparam \Arena_IN_A[21]~I .input_power_up = "low";
defparam \Arena_IN_A[21]~I .input_register_mode = "none";
defparam \Arena_IN_A[21]~I .input_sync_reset = "none";
defparam \Arena_IN_A[21]~I .oe_async_reset = "none";
defparam \Arena_IN_A[21]~I .oe_power_up = "low";
defparam \Arena_IN_A[21]~I .oe_register_mode = "none";
defparam \Arena_IN_A[21]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[21]~I .operation_mode = "input";
defparam \Arena_IN_A[21]~I .output_async_reset = "none";
defparam \Arena_IN_A[21]~I .output_power_up = "low";
defparam \Arena_IN_A[21]~I .output_register_mode = "none";
defparam \Arena_IN_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[21]));
// synopsys translate_off
defparam \Arena_IN_B[21]~I .input_async_reset = "none";
defparam \Arena_IN_B[21]~I .input_power_up = "low";
defparam \Arena_IN_B[21]~I .input_register_mode = "none";
defparam \Arena_IN_B[21]~I .input_sync_reset = "none";
defparam \Arena_IN_B[21]~I .oe_async_reset = "none";
defparam \Arena_IN_B[21]~I .oe_power_up = "low";
defparam \Arena_IN_B[21]~I .oe_register_mode = "none";
defparam \Arena_IN_B[21]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[21]~I .operation_mode = "input";
defparam \Arena_IN_B[21]~I .output_async_reset = "none";
defparam \Arena_IN_B[21]~I .output_power_up = "low";
defparam \Arena_IN_B[21]~I .output_register_mode = "none";
defparam \Arena_IN_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N28
cycloneii_lcell_comb \Mux121~0 (
// Equation(s):
// \Mux121~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [21]) # (\Arena_IN_B~combout [21]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [21] & \Arena_IN_B~combout 
// [21]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Arena_IN_A~combout [21]),
	.datad(\Arena_IN_B~combout [21]),
	.cin(gnd),
	.combout(\Mux121~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux121~0 .lut_mask = 16'h3220;
defparam \Mux121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N10
cycloneii_lcell_comb \Arena_sign_conv_A[21] (
// Equation(s):
// Arena_sign_conv_A[21] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_A~combout [21]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_A[21]))

	.dataa(Arena_sign_conv_A[21]),
	.datab(vcc),
	.datac(\Arena_IN_A~combout [21]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[21]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[21] .lut_mask = 16'hF0AA;
defparam \Arena_sign_conv_A[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N28
cycloneii_lcell_comb \Add0~66 (
// Equation(s):
// \Add0~66_combout  = ((\Add0~65_combout  $ (Arena_sign_conv_A[21] $ (!\Add0~64 )))) # (GND)
// \Add0~67  = CARRY((\Add0~65_combout  & ((Arena_sign_conv_A[21]) # (!\Add0~64 ))) # (!\Add0~65_combout  & (Arena_sign_conv_A[21] & !\Add0~64 )))

	.dataa(\Add0~65_combout ),
	.datab(Arena_sign_conv_A[21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~64 ),
	.combout(\Add0~66_combout ),
	.cout(\Add0~67 ));
// synopsys translate_off
defparam \Add0~66 .lut_mask = 16'h698E;
defparam \Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N14
cycloneii_lcell_comb \Arena_arithmetic_conv[21] (
// Equation(s):
// Arena_arithmetic_conv[21] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~66_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[21]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[21]),
	.datac(\Add0~66_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[21]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[21] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N26
cycloneii_lcell_comb \Mux121~1 (
// Equation(s):
// \Mux121~1_combout  = (\Mux121~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[21]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux121~0_combout ),
	.datad(Arena_arithmetic_conv[21]),
	.cin(gnd),
	.combout(\Mux121~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux121~1 .lut_mask = 16'hFCF0;
defparam \Mux121~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N14
cycloneii_lcell_comb \Arena_ALU_OUT[21]$latch (
// Equation(s):
// \Arena_ALU_OUT[21]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[21]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux121~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[21]$latch~combout ),
	.datac(\Mux121~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[21]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[21]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[21]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N14
cycloneii_lcell_comb \Arena_sign_conv_A[22] (
// Equation(s):
// Arena_sign_conv_A[22] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [22])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[22])))

	.dataa(\Arena_IN_A~combout [22]),
	.datab(vcc),
	.datac(Arena_sign_conv_A[22]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[22]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[22] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_A[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N30
cycloneii_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_combout  = (\Add0~68_combout  & ((Arena_sign_conv_A[22] & (\Add0~67  & VCC)) # (!Arena_sign_conv_A[22] & (!\Add0~67 )))) # (!\Add0~68_combout  & ((Arena_sign_conv_A[22] & (!\Add0~67 )) # (!Arena_sign_conv_A[22] & ((\Add0~67 ) # (GND)))))
// \Add0~70  = CARRY((\Add0~68_combout  & (!Arena_sign_conv_A[22] & !\Add0~67 )) # (!\Add0~68_combout  & ((!\Add0~67 ) # (!Arena_sign_conv_A[22]))))

	.dataa(\Add0~68_combout ),
	.datab(Arena_sign_conv_A[22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~67 ),
	.combout(\Add0~69_combout ),
	.cout(\Add0~70 ));
// synopsys translate_off
defparam \Add0~69 .lut_mask = 16'h9617;
defparam \Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N14
cycloneii_lcell_comb \Arena_arithmetic_conv[22] (
// Equation(s):
// Arena_arithmetic_conv[22] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Add0~69_combout )) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_arithmetic_conv[22])))

	.dataa(vcc),
	.datab(\Add0~69_combout ),
	.datac(Arena_arithmetic_conv[22]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[22]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[22] .lut_mask = 16'hCCF0;
defparam \Arena_arithmetic_conv[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[22]));
// synopsys translate_off
defparam \Arena_IN_A[22]~I .input_async_reset = "none";
defparam \Arena_IN_A[22]~I .input_power_up = "low";
defparam \Arena_IN_A[22]~I .input_register_mode = "none";
defparam \Arena_IN_A[22]~I .input_sync_reset = "none";
defparam \Arena_IN_A[22]~I .oe_async_reset = "none";
defparam \Arena_IN_A[22]~I .oe_power_up = "low";
defparam \Arena_IN_A[22]~I .oe_register_mode = "none";
defparam \Arena_IN_A[22]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[22]~I .operation_mode = "input";
defparam \Arena_IN_A[22]~I .output_async_reset = "none";
defparam \Arena_IN_A[22]~I .output_power_up = "low";
defparam \Arena_IN_A[22]~I .output_register_mode = "none";
defparam \Arena_IN_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[22]));
// synopsys translate_off
defparam \Arena_IN_B[22]~I .input_async_reset = "none";
defparam \Arena_IN_B[22]~I .input_power_up = "low";
defparam \Arena_IN_B[22]~I .input_register_mode = "none";
defparam \Arena_IN_B[22]~I .input_sync_reset = "none";
defparam \Arena_IN_B[22]~I .oe_async_reset = "none";
defparam \Arena_IN_B[22]~I .oe_power_up = "low";
defparam \Arena_IN_B[22]~I .oe_register_mode = "none";
defparam \Arena_IN_B[22]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[22]~I .operation_mode = "input";
defparam \Arena_IN_B[22]~I .output_async_reset = "none";
defparam \Arena_IN_B[22]~I .output_power_up = "low";
defparam \Arena_IN_B[22]~I .output_register_mode = "none";
defparam \Arena_IN_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N12
cycloneii_lcell_comb \Mux122~0 (
// Equation(s):
// \Mux122~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [22]) # (\Arena_IN_B~combout [22]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [22] & \Arena_IN_B~combout 
// [22]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [22]),
	.datac(\Arena_IN_B~combout [22]),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux122~0 .lut_mask = 16'h00E8;
defparam \Mux122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N18
cycloneii_lcell_comb \Mux122~1 (
// Equation(s):
// \Mux122~1_combout  = (\Mux122~0_combout ) # ((Arena_arithmetic_conv[22] & \Arena_ALU_IN_Operation~combout [1]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[22]),
	.datac(\Mux122~0_combout ),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux122~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux122~1 .lut_mask = 16'hFCF0;
defparam \Mux122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N24
cycloneii_lcell_comb \Arena_ALU_OUT[22]$latch (
// Equation(s):
// \Arena_ALU_OUT[22]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[22]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux122~1_combout )))

	.dataa(\Arena_ALU_OUT[22]$latch~combout ),
	.datab(vcc),
	.datac(\Mux122~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[22]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[22]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[22]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[23]));
// synopsys translate_off
defparam \Arena_IN_A[23]~I .input_async_reset = "none";
defparam \Arena_IN_A[23]~I .input_power_up = "low";
defparam \Arena_IN_A[23]~I .input_register_mode = "none";
defparam \Arena_IN_A[23]~I .input_sync_reset = "none";
defparam \Arena_IN_A[23]~I .oe_async_reset = "none";
defparam \Arena_IN_A[23]~I .oe_power_up = "low";
defparam \Arena_IN_A[23]~I .oe_register_mode = "none";
defparam \Arena_IN_A[23]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[23]~I .operation_mode = "input";
defparam \Arena_IN_A[23]~I .output_async_reset = "none";
defparam \Arena_IN_A[23]~I .output_power_up = "low";
defparam \Arena_IN_A[23]~I .output_register_mode = "none";
defparam \Arena_IN_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[23]));
// synopsys translate_off
defparam \Arena_IN_B[23]~I .input_async_reset = "none";
defparam \Arena_IN_B[23]~I .input_power_up = "low";
defparam \Arena_IN_B[23]~I .input_register_mode = "none";
defparam \Arena_IN_B[23]~I .input_sync_reset = "none";
defparam \Arena_IN_B[23]~I .oe_async_reset = "none";
defparam \Arena_IN_B[23]~I .oe_power_up = "low";
defparam \Arena_IN_B[23]~I .oe_register_mode = "none";
defparam \Arena_IN_B[23]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[23]~I .operation_mode = "input";
defparam \Arena_IN_B[23]~I .output_async_reset = "none";
defparam \Arena_IN_B[23]~I .output_power_up = "low";
defparam \Arena_IN_B[23]~I .output_register_mode = "none";
defparam \Arena_IN_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N28
cycloneii_lcell_comb \Mux123~0 (
// Equation(s):
// \Mux123~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [23]) # (\Arena_IN_B~combout [23]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [23] & \Arena_IN_B~combout 
// [23]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [23]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_B~combout [23]),
	.cin(gnd),
	.combout(\Mux123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux123~0 .lut_mask = 16'h0E08;
defparam \Mux123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N16
cycloneii_lcell_comb \Arena_sign_conv_B[23] (
// Equation(s):
// Arena_sign_conv_B[23] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [23])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[23])))

	.dataa(vcc),
	.datab(\Arena_IN_B~combout [23]),
	.datac(Arena_sign_conv_B[23]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[23]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[23] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_B[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N10
cycloneii_lcell_comb \Add0~71 (
// Equation(s):
// \Add0~71_combout  = Arena_sign_conv_B[23] $ (\Arena_ALU_IN_Operation~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(Arena_sign_conv_B[23]),
	.datad(\Arena_ALU_IN_Operation~combout [2]),
	.cin(gnd),
	.combout(\Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~71 .lut_mask = 16'h0FF0;
defparam \Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N0
cycloneii_lcell_comb \Add0~72 (
// Equation(s):
// \Add0~72_combout  = ((Arena_sign_conv_A[23] $ (\Add0~71_combout  $ (!\Add0~70 )))) # (GND)
// \Add0~73  = CARRY((Arena_sign_conv_A[23] & ((\Add0~71_combout ) # (!\Add0~70 ))) # (!Arena_sign_conv_A[23] & (\Add0~71_combout  & !\Add0~70 )))

	.dataa(Arena_sign_conv_A[23]),
	.datab(\Add0~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~70 ),
	.combout(\Add0~72_combout ),
	.cout(\Add0~73 ));
// synopsys translate_off
defparam \Add0~72 .lut_mask = 16'h698E;
defparam \Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N24
cycloneii_lcell_comb \Arena_arithmetic_conv[23] (
// Equation(s):
// Arena_arithmetic_conv[23] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~72_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[23]))

	.dataa(Arena_arithmetic_conv[23]),
	.datab(vcc),
	.datac(\Add0~72_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[23]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[23] .lut_mask = 16'hF0AA;
defparam \Arena_arithmetic_conv[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N10
cycloneii_lcell_comb \Mux123~1 (
// Equation(s):
// \Mux123~1_combout  = (\Mux123~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[23]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux123~0_combout ),
	.datad(Arena_arithmetic_conv[23]),
	.cin(gnd),
	.combout(\Mux123~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux123~1 .lut_mask = 16'hFAF0;
defparam \Mux123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N22
cycloneii_lcell_comb \Arena_ALU_OUT[23]$latch (
// Equation(s):
// \Arena_ALU_OUT[23]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[23]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux123~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[23]$latch~combout ),
	.datac(\Mux123~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[23]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[23]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[23]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[24]));
// synopsys translate_off
defparam \Arena_IN_B[24]~I .input_async_reset = "none";
defparam \Arena_IN_B[24]~I .input_power_up = "low";
defparam \Arena_IN_B[24]~I .input_register_mode = "none";
defparam \Arena_IN_B[24]~I .input_sync_reset = "none";
defparam \Arena_IN_B[24]~I .oe_async_reset = "none";
defparam \Arena_IN_B[24]~I .oe_power_up = "low";
defparam \Arena_IN_B[24]~I .oe_register_mode = "none";
defparam \Arena_IN_B[24]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[24]~I .operation_mode = "input";
defparam \Arena_IN_B[24]~I .output_async_reset = "none";
defparam \Arena_IN_B[24]~I .output_power_up = "low";
defparam \Arena_IN_B[24]~I .output_register_mode = "none";
defparam \Arena_IN_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[24]));
// synopsys translate_off
defparam \Arena_IN_A[24]~I .input_async_reset = "none";
defparam \Arena_IN_A[24]~I .input_power_up = "low";
defparam \Arena_IN_A[24]~I .input_register_mode = "none";
defparam \Arena_IN_A[24]~I .input_sync_reset = "none";
defparam \Arena_IN_A[24]~I .oe_async_reset = "none";
defparam \Arena_IN_A[24]~I .oe_power_up = "low";
defparam \Arena_IN_A[24]~I .oe_register_mode = "none";
defparam \Arena_IN_A[24]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[24]~I .operation_mode = "input";
defparam \Arena_IN_A[24]~I .output_async_reset = "none";
defparam \Arena_IN_A[24]~I .output_power_up = "low";
defparam \Arena_IN_A[24]~I .output_register_mode = "none";
defparam \Arena_IN_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N12
cycloneii_lcell_comb \Mux124~0 (
// Equation(s):
// \Mux124~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [24]) # (\Arena_IN_A~combout [24]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [24] & \Arena_IN_A~combout 
// [24]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_B~combout [24]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_A~combout [24]),
	.cin(gnd),
	.combout(\Mux124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux124~0 .lut_mask = 16'h0E08;
defparam \Mux124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N8
cycloneii_lcell_comb \Arena_sign_conv_B[24] (
// Equation(s):
// Arena_sign_conv_B[24] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [24])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[24])))

	.dataa(vcc),
	.datab(\Arena_IN_B~combout [24]),
	.datac(Arena_sign_conv_B[24]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[24]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[24] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_B[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N18
cycloneii_lcell_comb \Add0~74 (
// Equation(s):
// \Add0~74_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[24])

	.dataa(\Arena_ALU_IN_Operation~combout [2]),
	.datab(vcc),
	.datac(Arena_sign_conv_B[24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~74 .lut_mask = 16'h5A5A;
defparam \Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N2
cycloneii_lcell_comb \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (Arena_sign_conv_A[24] & ((\Add0~74_combout  & (\Add0~73  & VCC)) # (!\Add0~74_combout  & (!\Add0~73 )))) # (!Arena_sign_conv_A[24] & ((\Add0~74_combout  & (!\Add0~73 )) # (!\Add0~74_combout  & ((\Add0~73 ) # (GND)))))
// \Add0~76  = CARRY((Arena_sign_conv_A[24] & (!\Add0~74_combout  & !\Add0~73 )) # (!Arena_sign_conv_A[24] & ((!\Add0~73 ) # (!\Add0~74_combout ))))

	.dataa(Arena_sign_conv_A[24]),
	.datab(\Add0~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~73 ),
	.combout(\Add0~75_combout ),
	.cout(\Add0~76 ));
// synopsys translate_off
defparam \Add0~75 .lut_mask = 16'h9617;
defparam \Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N22
cycloneii_lcell_comb \Arena_arithmetic_conv[24] (
// Equation(s):
// Arena_arithmetic_conv[24] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~75_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[24]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[24]),
	.datac(\Mux3~0clkctrl_outclk ),
	.datad(\Add0~75_combout ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[24]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[24] .lut_mask = 16'hFC0C;
defparam \Arena_arithmetic_conv[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N6
cycloneii_lcell_comb \Mux124~1 (
// Equation(s):
// \Mux124~1_combout  = (\Mux124~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[24]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux124~0_combout ),
	.datad(Arena_arithmetic_conv[24]),
	.cin(gnd),
	.combout(\Mux124~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux124~1 .lut_mask = 16'hFAF0;
defparam \Mux124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N0
cycloneii_lcell_comb \Arena_ALU_OUT[24]$latch (
// Equation(s):
// \Arena_ALU_OUT[24]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[24]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux124~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[24]$latch~combout ),
	.datac(\Mux124~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[24]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[24]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[24]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[25]));
// synopsys translate_off
defparam \Arena_IN_B[25]~I .input_async_reset = "none";
defparam \Arena_IN_B[25]~I .input_power_up = "low";
defparam \Arena_IN_B[25]~I .input_register_mode = "none";
defparam \Arena_IN_B[25]~I .input_sync_reset = "none";
defparam \Arena_IN_B[25]~I .oe_async_reset = "none";
defparam \Arena_IN_B[25]~I .oe_power_up = "low";
defparam \Arena_IN_B[25]~I .oe_register_mode = "none";
defparam \Arena_IN_B[25]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[25]~I .operation_mode = "input";
defparam \Arena_IN_B[25]~I .output_async_reset = "none";
defparam \Arena_IN_B[25]~I .output_power_up = "low";
defparam \Arena_IN_B[25]~I .output_register_mode = "none";
defparam \Arena_IN_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[25]));
// synopsys translate_off
defparam \Arena_IN_A[25]~I .input_async_reset = "none";
defparam \Arena_IN_A[25]~I .input_power_up = "low";
defparam \Arena_IN_A[25]~I .input_register_mode = "none";
defparam \Arena_IN_A[25]~I .input_sync_reset = "none";
defparam \Arena_IN_A[25]~I .oe_async_reset = "none";
defparam \Arena_IN_A[25]~I .oe_power_up = "low";
defparam \Arena_IN_A[25]~I .oe_register_mode = "none";
defparam \Arena_IN_A[25]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[25]~I .operation_mode = "input";
defparam \Arena_IN_A[25]~I .output_async_reset = "none";
defparam \Arena_IN_A[25]~I .output_power_up = "low";
defparam \Arena_IN_A[25]~I .output_register_mode = "none";
defparam \Arena_IN_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N4
cycloneii_lcell_comb \Mux125~0 (
// Equation(s):
// \Mux125~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_IN_B~combout [25] & ((\Arena_IN_A~combout [25]) # (\Arena_ALU_IN_Operation~combout [0]))) # (!\Arena_IN_B~combout [25] & (\Arena_IN_A~combout [25] & \Arena_ALU_IN_Operation~combout 
// [0]))))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(\Arena_IN_B~combout [25]),
	.datac(\Arena_IN_A~combout [25]),
	.datad(\Arena_ALU_IN_Operation~combout [0]),
	.cin(gnd),
	.combout(\Mux125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux125~0 .lut_mask = 16'h5440;
defparam \Mux125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N18
cycloneii_lcell_comb \Arena_sign_conv_B[25] (
// Equation(s):
// Arena_sign_conv_B[25] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [25]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[25]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[25]),
	.datac(\Arena_IN_B~combout [25]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[25]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[25] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N8
cycloneii_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[25]),
	.cin(gnd),
	.combout(\Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~77 .lut_mask = 16'h0FF0;
defparam \Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N4
cycloneii_lcell_comb \Add0~78 (
// Equation(s):
// \Add0~78_combout  = ((Arena_sign_conv_A[25] $ (\Add0~77_combout  $ (!\Add0~76 )))) # (GND)
// \Add0~79  = CARRY((Arena_sign_conv_A[25] & ((\Add0~77_combout ) # (!\Add0~76 ))) # (!Arena_sign_conv_A[25] & (\Add0~77_combout  & !\Add0~76 )))

	.dataa(Arena_sign_conv_A[25]),
	.datab(\Add0~77_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~76 ),
	.combout(\Add0~78_combout ),
	.cout(\Add0~79 ));
// synopsys translate_off
defparam \Add0~78 .lut_mask = 16'h698E;
defparam \Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N28
cycloneii_lcell_comb \Arena_arithmetic_conv[25] (
// Equation(s):
// Arena_arithmetic_conv[25] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~78_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[25]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[25]),
	.datac(\Add0~78_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[25]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[25] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N26
cycloneii_lcell_comb \Mux125~1 (
// Equation(s):
// \Mux125~1_combout  = (\Mux125~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[25]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux125~0_combout ),
	.datad(Arena_arithmetic_conv[25]),
	.cin(gnd),
	.combout(\Mux125~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux125~1 .lut_mask = 16'hFAF0;
defparam \Mux125~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N30
cycloneii_lcell_comb \Arena_ALU_OUT[25]$latch (
// Equation(s):
// \Arena_ALU_OUT[25]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[25]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux125~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[25]$latch~combout ),
	.datac(\Mux125~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[25]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[25]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[25]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[26]));
// synopsys translate_off
defparam \Arena_IN_A[26]~I .input_async_reset = "none";
defparam \Arena_IN_A[26]~I .input_power_up = "low";
defparam \Arena_IN_A[26]~I .input_register_mode = "none";
defparam \Arena_IN_A[26]~I .input_sync_reset = "none";
defparam \Arena_IN_A[26]~I .oe_async_reset = "none";
defparam \Arena_IN_A[26]~I .oe_power_up = "low";
defparam \Arena_IN_A[26]~I .oe_register_mode = "none";
defparam \Arena_IN_A[26]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[26]~I .operation_mode = "input";
defparam \Arena_IN_A[26]~I .output_async_reset = "none";
defparam \Arena_IN_A[26]~I .output_power_up = "low";
defparam \Arena_IN_A[26]~I .output_register_mode = "none";
defparam \Arena_IN_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[26]));
// synopsys translate_off
defparam \Arena_IN_B[26]~I .input_async_reset = "none";
defparam \Arena_IN_B[26]~I .input_power_up = "low";
defparam \Arena_IN_B[26]~I .input_register_mode = "none";
defparam \Arena_IN_B[26]~I .input_sync_reset = "none";
defparam \Arena_IN_B[26]~I .oe_async_reset = "none";
defparam \Arena_IN_B[26]~I .oe_power_up = "low";
defparam \Arena_IN_B[26]~I .oe_register_mode = "none";
defparam \Arena_IN_B[26]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[26]~I .operation_mode = "input";
defparam \Arena_IN_B[26]~I .output_async_reset = "none";
defparam \Arena_IN_B[26]~I .output_power_up = "low";
defparam \Arena_IN_B[26]~I .output_register_mode = "none";
defparam \Arena_IN_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N12
cycloneii_lcell_comb \Mux126~0 (
// Equation(s):
// \Mux126~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [26]) # (\Arena_IN_B~combout [26]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [26] & \Arena_IN_B~combout 
// [26]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [26]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_B~combout [26]),
	.cin(gnd),
	.combout(\Mux126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux126~0 .lut_mask = 16'h0E08;
defparam \Mux126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N16
cycloneii_lcell_comb \Arena_sign_conv_A[26] (
// Equation(s):
// Arena_sign_conv_A[26] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [26])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[26])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [26]),
	.datac(Arena_sign_conv_A[26]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[26]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[26] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_A[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N6
cycloneii_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_combout  = (\Add0~80_combout  & ((Arena_sign_conv_A[26] & (\Add0~79  & VCC)) # (!Arena_sign_conv_A[26] & (!\Add0~79 )))) # (!\Add0~80_combout  & ((Arena_sign_conv_A[26] & (!\Add0~79 )) # (!Arena_sign_conv_A[26] & ((\Add0~79 ) # (GND)))))
// \Add0~82  = CARRY((\Add0~80_combout  & (!Arena_sign_conv_A[26] & !\Add0~79 )) # (!\Add0~80_combout  & ((!\Add0~79 ) # (!Arena_sign_conv_A[26]))))

	.dataa(\Add0~80_combout ),
	.datab(Arena_sign_conv_A[26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~79 ),
	.combout(\Add0~81_combout ),
	.cout(\Add0~82 ));
// synopsys translate_off
defparam \Add0~81 .lut_mask = 16'h9617;
defparam \Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N18
cycloneii_lcell_comb \Arena_arithmetic_conv[26] (
// Equation(s):
// Arena_arithmetic_conv[26] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~81_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[26]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[26]),
	.datac(\Mux3~0clkctrl_outclk ),
	.datad(\Add0~81_combout ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[26]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[26] .lut_mask = 16'hFC0C;
defparam \Arena_arithmetic_conv[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N22
cycloneii_lcell_comb \Mux126~1 (
// Equation(s):
// \Mux126~1_combout  = (\Mux126~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[26]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux126~0_combout ),
	.datad(Arena_arithmetic_conv[26]),
	.cin(gnd),
	.combout(\Mux126~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux126~1 .lut_mask = 16'hFCF0;
defparam \Mux126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N20
cycloneii_lcell_comb \Arena_ALU_OUT[26]$latch (
// Equation(s):
// \Arena_ALU_OUT[26]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[26]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux126~1_combout )))

	.dataa(\Arena_ALU_OUT[26]$latch~combout ),
	.datab(vcc),
	.datac(\Mux126~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[26]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[26]$latch .lut_mask = 16'hAAF0;
defparam \Arena_ALU_OUT[26]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[27]));
// synopsys translate_off
defparam \Arena_IN_A[27]~I .input_async_reset = "none";
defparam \Arena_IN_A[27]~I .input_power_up = "low";
defparam \Arena_IN_A[27]~I .input_register_mode = "none";
defparam \Arena_IN_A[27]~I .input_sync_reset = "none";
defparam \Arena_IN_A[27]~I .oe_async_reset = "none";
defparam \Arena_IN_A[27]~I .oe_power_up = "low";
defparam \Arena_IN_A[27]~I .oe_register_mode = "none";
defparam \Arena_IN_A[27]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[27]~I .operation_mode = "input";
defparam \Arena_IN_A[27]~I .output_async_reset = "none";
defparam \Arena_IN_A[27]~I .output_power_up = "low";
defparam \Arena_IN_A[27]~I .output_register_mode = "none";
defparam \Arena_IN_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N28
cycloneii_lcell_comb \Mux127~0 (
// Equation(s):
// \Mux127~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_IN_B~combout [27] & ((\Arena_ALU_IN_Operation~combout [0]) # (\Arena_IN_A~combout [27]))) # (!\Arena_IN_B~combout [27] & (\Arena_ALU_IN_Operation~combout [0] & \Arena_IN_A~combout 
// [27]))))

	.dataa(\Arena_IN_B~combout [27]),
	.datab(\Arena_ALU_IN_Operation~combout [0]),
	.datac(\Arena_IN_A~combout [27]),
	.datad(\Arena_ALU_IN_Operation~combout [1]),
	.cin(gnd),
	.combout(\Mux127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux127~0 .lut_mask = 16'h00E8;
defparam \Mux127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N20
cycloneii_lcell_comb \Arena_sign_conv_A[27] (
// Equation(s):
// Arena_sign_conv_A[27] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [27])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[27])))

	.dataa(\Arena_IN_A~combout [27]),
	.datab(vcc),
	.datac(Arena_sign_conv_A[27]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[27]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[27] .lut_mask = 16'hAAF0;
defparam \Arena_sign_conv_A[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N8
cycloneii_lcell_comb \Add0~84 (
// Equation(s):
// \Add0~84_combout  = ((\Add0~83_combout  $ (Arena_sign_conv_A[27] $ (!\Add0~82 )))) # (GND)
// \Add0~85  = CARRY((\Add0~83_combout  & ((Arena_sign_conv_A[27]) # (!\Add0~82 ))) # (!\Add0~83_combout  & (Arena_sign_conv_A[27] & !\Add0~82 )))

	.dataa(\Add0~83_combout ),
	.datab(Arena_sign_conv_A[27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~82 ),
	.combout(\Add0~84_combout ),
	.cout(\Add0~85 ));
// synopsys translate_off
defparam \Add0~84 .lut_mask = 16'h698E;
defparam \Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N2
cycloneii_lcell_comb \Arena_arithmetic_conv[27] (
// Equation(s):
// Arena_arithmetic_conv[27] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~84_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[27]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[27]),
	.datac(\Mux3~0clkctrl_outclk ),
	.datad(\Add0~84_combout ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[27]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[27] .lut_mask = 16'hFC0C;
defparam \Arena_arithmetic_conv[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N26
cycloneii_lcell_comb \Mux127~1 (
// Equation(s):
// \Mux127~1_combout  = (\Mux127~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[27]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux127~0_combout ),
	.datad(Arena_arithmetic_conv[27]),
	.cin(gnd),
	.combout(\Mux127~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux127~1 .lut_mask = 16'hFAF0;
defparam \Mux127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N22
cycloneii_lcell_comb \Arena_ALU_OUT[27]$latch (
// Equation(s):
// \Arena_ALU_OUT[27]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[27]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux127~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[27]$latch~combout ),
	.datac(\Mux127~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[27]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[27]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[27]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[28]));
// synopsys translate_off
defparam \Arena_IN_A[28]~I .input_async_reset = "none";
defparam \Arena_IN_A[28]~I .input_power_up = "low";
defparam \Arena_IN_A[28]~I .input_register_mode = "none";
defparam \Arena_IN_A[28]~I .input_sync_reset = "none";
defparam \Arena_IN_A[28]~I .oe_async_reset = "none";
defparam \Arena_IN_A[28]~I .oe_power_up = "low";
defparam \Arena_IN_A[28]~I .oe_register_mode = "none";
defparam \Arena_IN_A[28]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[28]~I .operation_mode = "input";
defparam \Arena_IN_A[28]~I .output_async_reset = "none";
defparam \Arena_IN_A[28]~I .output_power_up = "low";
defparam \Arena_IN_A[28]~I .output_register_mode = "none";
defparam \Arena_IN_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[28]));
// synopsys translate_off
defparam \Arena_IN_B[28]~I .input_async_reset = "none";
defparam \Arena_IN_B[28]~I .input_power_up = "low";
defparam \Arena_IN_B[28]~I .input_register_mode = "none";
defparam \Arena_IN_B[28]~I .input_sync_reset = "none";
defparam \Arena_IN_B[28]~I .oe_async_reset = "none";
defparam \Arena_IN_B[28]~I .oe_power_up = "low";
defparam \Arena_IN_B[28]~I .oe_register_mode = "none";
defparam \Arena_IN_B[28]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[28]~I .operation_mode = "input";
defparam \Arena_IN_B[28]~I .output_async_reset = "none";
defparam \Arena_IN_B[28]~I .output_power_up = "low";
defparam \Arena_IN_B[28]~I .output_register_mode = "none";
defparam \Arena_IN_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N4
cycloneii_lcell_comb \Mux128~0 (
// Equation(s):
// \Mux128~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [28]) # (\Arena_IN_B~combout [28]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [28] & \Arena_IN_B~combout 
// [28]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [28]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_B~combout [28]),
	.cin(gnd),
	.combout(\Mux128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux128~0 .lut_mask = 16'h0E08;
defparam \Mux128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N30
cycloneii_lcell_comb \Arena_sign_conv_A[28] (
// Equation(s):
// Arena_sign_conv_A[28] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [28])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[28])))

	.dataa(vcc),
	.datab(\Arena_IN_A~combout [28]),
	.datac(\Mux3~0clkctrl_outclk ),
	.datad(Arena_sign_conv_A[28]),
	.cin(gnd),
	.combout(Arena_sign_conv_A[28]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[28] .lut_mask = 16'hCFC0;
defparam \Arena_sign_conv_A[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N10
cycloneii_lcell_comb \Add0~87 (
// Equation(s):
// \Add0~87_combout  = (\Add0~86_combout  & ((Arena_sign_conv_A[28] & (\Add0~85  & VCC)) # (!Arena_sign_conv_A[28] & (!\Add0~85 )))) # (!\Add0~86_combout  & ((Arena_sign_conv_A[28] & (!\Add0~85 )) # (!Arena_sign_conv_A[28] & ((\Add0~85 ) # (GND)))))
// \Add0~88  = CARRY((\Add0~86_combout  & (!Arena_sign_conv_A[28] & !\Add0~85 )) # (!\Add0~86_combout  & ((!\Add0~85 ) # (!Arena_sign_conv_A[28]))))

	.dataa(\Add0~86_combout ),
	.datab(Arena_sign_conv_A[28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~85 ),
	.combout(\Add0~87_combout ),
	.cout(\Add0~88 ));
// synopsys translate_off
defparam \Add0~87 .lut_mask = 16'h9617;
defparam \Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N20
cycloneii_lcell_comb \Arena_arithmetic_conv[28] (
// Equation(s):
// Arena_arithmetic_conv[28] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~87_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[28]))

	.dataa(Arena_arithmetic_conv[28]),
	.datab(vcc),
	.datac(\Mux3~0clkctrl_outclk ),
	.datad(\Add0~87_combout ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[28]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[28] .lut_mask = 16'hFA0A;
defparam \Arena_arithmetic_conv[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N26
cycloneii_lcell_comb \Mux128~1 (
// Equation(s):
// \Mux128~1_combout  = (\Mux128~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[28]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux128~0_combout ),
	.datad(Arena_arithmetic_conv[28]),
	.cin(gnd),
	.combout(\Mux128~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux128~1 .lut_mask = 16'hFCF0;
defparam \Mux128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N2
cycloneii_lcell_comb \Arena_ALU_OUT[28]$latch (
// Equation(s):
// \Arena_ALU_OUT[28]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[28]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux128~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[28]$latch~combout ),
	.datac(\Mux128~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[28]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[28]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[28]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[29]));
// synopsys translate_off
defparam \Arena_IN_B[29]~I .input_async_reset = "none";
defparam \Arena_IN_B[29]~I .input_power_up = "low";
defparam \Arena_IN_B[29]~I .input_register_mode = "none";
defparam \Arena_IN_B[29]~I .input_sync_reset = "none";
defparam \Arena_IN_B[29]~I .oe_async_reset = "none";
defparam \Arena_IN_B[29]~I .oe_power_up = "low";
defparam \Arena_IN_B[29]~I .oe_register_mode = "none";
defparam \Arena_IN_B[29]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[29]~I .operation_mode = "input";
defparam \Arena_IN_B[29]~I .output_async_reset = "none";
defparam \Arena_IN_B[29]~I .output_power_up = "low";
defparam \Arena_IN_B[29]~I .output_register_mode = "none";
defparam \Arena_IN_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[29]));
// synopsys translate_off
defparam \Arena_IN_A[29]~I .input_async_reset = "none";
defparam \Arena_IN_A[29]~I .input_power_up = "low";
defparam \Arena_IN_A[29]~I .input_register_mode = "none";
defparam \Arena_IN_A[29]~I .input_sync_reset = "none";
defparam \Arena_IN_A[29]~I .oe_async_reset = "none";
defparam \Arena_IN_A[29]~I .oe_power_up = "low";
defparam \Arena_IN_A[29]~I .oe_register_mode = "none";
defparam \Arena_IN_A[29]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[29]~I .operation_mode = "input";
defparam \Arena_IN_A[29]~I .output_async_reset = "none";
defparam \Arena_IN_A[29]~I .output_power_up = "low";
defparam \Arena_IN_A[29]~I .output_register_mode = "none";
defparam \Arena_IN_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
cycloneii_lcell_comb \Mux129~0 (
// Equation(s):
// \Mux129~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [29]) # (\Arena_IN_A~combout [29]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [29] & \Arena_IN_A~combout 
// [29]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_B~combout [29]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_A~combout [29]),
	.cin(gnd),
	.combout(\Mux129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux129~0 .lut_mask = 16'h0E08;
defparam \Mux129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N24
cycloneii_lcell_comb \Arena_sign_conv_B[29] (
// Equation(s):
// Arena_sign_conv_B[29] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_B~combout [29])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_B[29])))

	.dataa(vcc),
	.datab(\Arena_IN_B~combout [29]),
	.datac(Arena_sign_conv_B[29]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[29]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[29] .lut_mask = 16'hCCF0;
defparam \Arena_sign_conv_B[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N6
cycloneii_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[29])

	.dataa(\Arena_ALU_IN_Operation~combout [2]),
	.datab(vcc),
	.datac(Arena_sign_conv_B[29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~89 .lut_mask = 16'h5A5A;
defparam \Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N12
cycloneii_lcell_comb \Add0~90 (
// Equation(s):
// \Add0~90_combout  = ((Arena_sign_conv_A[29] $ (\Add0~89_combout  $ (!\Add0~88 )))) # (GND)
// \Add0~91  = CARRY((Arena_sign_conv_A[29] & ((\Add0~89_combout ) # (!\Add0~88 ))) # (!Arena_sign_conv_A[29] & (\Add0~89_combout  & !\Add0~88 )))

	.dataa(Arena_sign_conv_A[29]),
	.datab(\Add0~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~88 ),
	.combout(\Add0~90_combout ),
	.cout(\Add0~91 ));
// synopsys translate_off
defparam \Add0~90 .lut_mask = 16'h698E;
defparam \Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N30
cycloneii_lcell_comb \Arena_arithmetic_conv[29] (
// Equation(s):
// Arena_arithmetic_conv[29] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~90_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[29]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[29]),
	.datac(\Mux3~0clkctrl_outclk ),
	.datad(\Add0~90_combout ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[29]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[29] .lut_mask = 16'hFC0C;
defparam \Arena_arithmetic_conv[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N18
cycloneii_lcell_comb \Mux129~1 (
// Equation(s):
// \Mux129~1_combout  = (\Mux129~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[29]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux129~0_combout ),
	.datad(Arena_arithmetic_conv[29]),
	.cin(gnd),
	.combout(\Mux129~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux129~1 .lut_mask = 16'hFCF0;
defparam \Mux129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N0
cycloneii_lcell_comb \Arena_ALU_OUT[29]$latch (
// Equation(s):
// \Arena_ALU_OUT[29]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[29]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux129~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[29]$latch~combout ),
	.datac(\Mux129~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[29]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[29]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[29]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[30]));
// synopsys translate_off
defparam \Arena_IN_B[30]~I .input_async_reset = "none";
defparam \Arena_IN_B[30]~I .input_power_up = "low";
defparam \Arena_IN_B[30]~I .input_register_mode = "none";
defparam \Arena_IN_B[30]~I .input_sync_reset = "none";
defparam \Arena_IN_B[30]~I .oe_async_reset = "none";
defparam \Arena_IN_B[30]~I .oe_power_up = "low";
defparam \Arena_IN_B[30]~I .oe_register_mode = "none";
defparam \Arena_IN_B[30]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[30]~I .operation_mode = "input";
defparam \Arena_IN_B[30]~I .output_async_reset = "none";
defparam \Arena_IN_B[30]~I .output_power_up = "low";
defparam \Arena_IN_B[30]~I .output_register_mode = "none";
defparam \Arena_IN_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[30]));
// synopsys translate_off
defparam \Arena_IN_A[30]~I .input_async_reset = "none";
defparam \Arena_IN_A[30]~I .input_power_up = "low";
defparam \Arena_IN_A[30]~I .input_register_mode = "none";
defparam \Arena_IN_A[30]~I .input_sync_reset = "none";
defparam \Arena_IN_A[30]~I .oe_async_reset = "none";
defparam \Arena_IN_A[30]~I .oe_power_up = "low";
defparam \Arena_IN_A[30]~I .oe_register_mode = "none";
defparam \Arena_IN_A[30]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[30]~I .operation_mode = "input";
defparam \Arena_IN_A[30]~I .output_async_reset = "none";
defparam \Arena_IN_A[30]~I .output_power_up = "low";
defparam \Arena_IN_A[30]~I .output_register_mode = "none";
defparam \Arena_IN_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
cycloneii_lcell_comb \Mux130~0 (
// Equation(s):
// \Mux130~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_B~combout [30]) # (\Arena_IN_A~combout [30]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_B~combout [30] & \Arena_IN_A~combout 
// [30]))))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(\Arena_ALU_IN_Operation~combout [0]),
	.datac(\Arena_IN_B~combout [30]),
	.datad(\Arena_IN_A~combout [30]),
	.cin(gnd),
	.combout(\Mux130~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux130~0 .lut_mask = 16'h5440;
defparam \Mux130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
cycloneii_lcell_comb \Arena_sign_conv_B[30] (
// Equation(s):
// Arena_sign_conv_B[30] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [30]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[30]))

	.dataa(vcc),
	.datab(Arena_sign_conv_B[30]),
	.datac(\Arena_IN_B~combout [30]),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[30]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[30] .lut_mask = 16'hF0CC;
defparam \Arena_sign_conv_B[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
cycloneii_lcell_comb \Add0~92 (
// Equation(s):
// \Add0~92_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[30]),
	.cin(gnd),
	.combout(\Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~92 .lut_mask = 16'h0FF0;
defparam \Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N14
cycloneii_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_combout  = (Arena_sign_conv_A[30] & ((\Add0~92_combout  & (\Add0~91  & VCC)) # (!\Add0~92_combout  & (!\Add0~91 )))) # (!Arena_sign_conv_A[30] & ((\Add0~92_combout  & (!\Add0~91 )) # (!\Add0~92_combout  & ((\Add0~91 ) # (GND)))))
// \Add0~94  = CARRY((Arena_sign_conv_A[30] & (!\Add0~92_combout  & !\Add0~91 )) # (!Arena_sign_conv_A[30] & ((!\Add0~91 ) # (!\Add0~92_combout ))))

	.dataa(Arena_sign_conv_A[30]),
	.datab(\Add0~92_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~91 ),
	.combout(\Add0~93_combout ),
	.cout(\Add0~94 ));
// synopsys translate_off
defparam \Add0~93 .lut_mask = 16'h9617;
defparam \Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N24
cycloneii_lcell_comb \Arena_arithmetic_conv[30] (
// Equation(s):
// Arena_arithmetic_conv[30] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~93_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[30]))

	.dataa(Arena_arithmetic_conv[30]),
	.datab(vcc),
	.datac(\Add0~93_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[30]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[30] .lut_mask = 16'hF0AA;
defparam \Arena_arithmetic_conv[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
cycloneii_lcell_comb \Mux130~1 (
// Equation(s):
// \Mux130~1_combout  = (\Mux130~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[30]))

	.dataa(vcc),
	.datab(\Arena_ALU_IN_Operation~combout [1]),
	.datac(\Mux130~0_combout ),
	.datad(Arena_arithmetic_conv[30]),
	.cin(gnd),
	.combout(\Mux130~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux130~1 .lut_mask = 16'hFCF0;
defparam \Mux130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
cycloneii_lcell_comb \Arena_ALU_OUT[30]$latch (
// Equation(s):
// \Arena_ALU_OUT[30]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[30]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux130~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[30]$latch~combout ),
	.datac(\Mux130~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[30]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[30]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[30]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[31]));
// synopsys translate_off
defparam \Arena_IN_A[31]~I .input_async_reset = "none";
defparam \Arena_IN_A[31]~I .input_power_up = "low";
defparam \Arena_IN_A[31]~I .input_register_mode = "none";
defparam \Arena_IN_A[31]~I .input_sync_reset = "none";
defparam \Arena_IN_A[31]~I .oe_async_reset = "none";
defparam \Arena_IN_A[31]~I .oe_power_up = "low";
defparam \Arena_IN_A[31]~I .oe_register_mode = "none";
defparam \Arena_IN_A[31]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[31]~I .operation_mode = "input";
defparam \Arena_IN_A[31]~I .output_async_reset = "none";
defparam \Arena_IN_A[31]~I .output_power_up = "low";
defparam \Arena_IN_A[31]~I .output_register_mode = "none";
defparam \Arena_IN_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[31]));
// synopsys translate_off
defparam \Arena_IN_B[31]~I .input_async_reset = "none";
defparam \Arena_IN_B[31]~I .input_power_up = "low";
defparam \Arena_IN_B[31]~I .input_register_mode = "none";
defparam \Arena_IN_B[31]~I .input_sync_reset = "none";
defparam \Arena_IN_B[31]~I .oe_async_reset = "none";
defparam \Arena_IN_B[31]~I .oe_power_up = "low";
defparam \Arena_IN_B[31]~I .oe_register_mode = "none";
defparam \Arena_IN_B[31]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[31]~I .operation_mode = "input";
defparam \Arena_IN_B[31]~I .output_async_reset = "none";
defparam \Arena_IN_B[31]~I .output_power_up = "low";
defparam \Arena_IN_B[31]~I .output_register_mode = "none";
defparam \Arena_IN_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneii_lcell_comb \Mux131~0 (
// Equation(s):
// \Mux131~0_combout  = (!\Arena_ALU_IN_Operation~combout [1] & ((\Arena_ALU_IN_Operation~combout [0] & ((\Arena_IN_A~combout [31]) # (\Arena_IN_B~combout [31]))) # (!\Arena_ALU_IN_Operation~combout [0] & (\Arena_IN_A~combout [31] & \Arena_IN_B~combout 
// [31]))))

	.dataa(\Arena_ALU_IN_Operation~combout [0]),
	.datab(\Arena_IN_A~combout [31]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_IN_B~combout [31]),
	.cin(gnd),
	.combout(\Mux131~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux131~0 .lut_mask = 16'h0E08;
defparam \Mux131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N30
cycloneii_lcell_comb \Arena_sign_conv_A[31] (
// Equation(s):
// Arena_sign_conv_A[31] = (GLOBAL(\Mux3~0clkctrl_outclk ) & (\Arena_IN_A~combout [31])) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & ((Arena_sign_conv_A[31])))

	.dataa(\Arena_IN_A~combout [31]),
	.datab(Arena_sign_conv_A[31]),
	.datac(vcc),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_A[31]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_A[31] .lut_mask = 16'hAACC;
defparam \Arena_sign_conv_A[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N10
cycloneii_lcell_comb \Arena_sign_conv_B[31] (
// Equation(s):
// Arena_sign_conv_B[31] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Arena_IN_B~combout [31]))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_sign_conv_B[31]))

	.dataa(Arena_sign_conv_B[31]),
	.datab(\Arena_IN_B~combout [31]),
	.datac(vcc),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_sign_conv_B[31]),
	.cout());
// synopsys translate_off
defparam \Arena_sign_conv_B[31] .lut_mask = 16'hCCAA;
defparam \Arena_sign_conv_B[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N16
cycloneii_lcell_comb \Add0~95 (
// Equation(s):
// \Add0~95_combout  = \Arena_ALU_IN_Operation~combout [2] $ (Arena_sign_conv_B[31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Arena_ALU_IN_Operation~combout [2]),
	.datad(Arena_sign_conv_B[31]),
	.cin(gnd),
	.combout(\Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~95 .lut_mask = 16'h0FF0;
defparam \Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N16
cycloneii_lcell_comb \Add0~96 (
// Equation(s):
// \Add0~96_combout  = Arena_sign_conv_A[31] $ (\Add0~94  $ (!\Add0~95_combout ))

	.dataa(vcc),
	.datab(Arena_sign_conv_A[31]),
	.datac(vcc),
	.datad(\Add0~95_combout ),
	.cin(\Add0~94 ),
	.combout(\Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~96 .lut_mask = 16'h3CC3;
defparam \Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N26
cycloneii_lcell_comb \Arena_arithmetic_conv[31] (
// Equation(s):
// Arena_arithmetic_conv[31] = (GLOBAL(\Mux3~0clkctrl_outclk ) & ((\Add0~96_combout ))) # (!GLOBAL(\Mux3~0clkctrl_outclk ) & (Arena_arithmetic_conv[31]))

	.dataa(vcc),
	.datab(Arena_arithmetic_conv[31]),
	.datac(\Add0~96_combout ),
	.datad(\Mux3~0clkctrl_outclk ),
	.cin(gnd),
	.combout(Arena_arithmetic_conv[31]),
	.cout());
// synopsys translate_off
defparam \Arena_arithmetic_conv[31] .lut_mask = 16'hF0CC;
defparam \Arena_arithmetic_conv[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneii_lcell_comb \Mux131~1 (
// Equation(s):
// \Mux131~1_combout  = (\Mux131~0_combout ) # ((\Arena_ALU_IN_Operation~combout [1] & Arena_arithmetic_conv[31]))

	.dataa(\Arena_ALU_IN_Operation~combout [1]),
	.datab(vcc),
	.datac(\Mux131~0_combout ),
	.datad(Arena_arithmetic_conv[31]),
	.cin(gnd),
	.combout(\Mux131~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux131~1 .lut_mask = 16'hFAF0;
defparam \Mux131~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
cycloneii_lcell_comb \Arena_ALU_OUT[31]$latch (
// Equation(s):
// \Arena_ALU_OUT[31]$latch~combout  = (GLOBAL(\Mux132~0clkctrl_outclk ) & (\Arena_ALU_OUT[31]$latch~combout )) # (!GLOBAL(\Mux132~0clkctrl_outclk ) & ((\Mux131~1_combout )))

	.dataa(vcc),
	.datab(\Arena_ALU_OUT[31]$latch~combout ),
	.datac(\Mux131~1_combout ),
	.datad(\Mux132~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Arena_ALU_OUT[31]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \Arena_ALU_OUT[31]$latch .lut_mask = 16'hCCF0;
defparam \Arena_ALU_OUT[31]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_B~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_B[20]));
// synopsys translate_off
defparam \Arena_IN_B[20]~I .input_async_reset = "none";
defparam \Arena_IN_B[20]~I .input_power_up = "low";
defparam \Arena_IN_B[20]~I .input_register_mode = "none";
defparam \Arena_IN_B[20]~I .input_sync_reset = "none";
defparam \Arena_IN_B[20]~I .oe_async_reset = "none";
defparam \Arena_IN_B[20]~I .oe_power_up = "low";
defparam \Arena_IN_B[20]~I .oe_register_mode = "none";
defparam \Arena_IN_B[20]~I .oe_sync_reset = "none";
defparam \Arena_IN_B[20]~I .operation_mode = "input";
defparam \Arena_IN_B[20]~I .output_async_reset = "none";
defparam \Arena_IN_B[20]~I .output_power_up = "low";
defparam \Arena_IN_B[20]~I .output_register_mode = "none";
defparam \Arena_IN_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_IN_A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_IN_A~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_IN_A[11]));
// synopsys translate_off
defparam \Arena_IN_A[11]~I .input_async_reset = "none";
defparam \Arena_IN_A[11]~I .input_power_up = "low";
defparam \Arena_IN_A[11]~I .input_register_mode = "none";
defparam \Arena_IN_A[11]~I .input_sync_reset = "none";
defparam \Arena_IN_A[11]~I .oe_async_reset = "none";
defparam \Arena_IN_A[11]~I .oe_power_up = "low";
defparam \Arena_IN_A[11]~I .oe_register_mode = "none";
defparam \Arena_IN_A[11]~I .oe_sync_reset = "none";
defparam \Arena_IN_A[11]~I .operation_mode = "input";
defparam \Arena_IN_A[11]~I .output_async_reset = "none";
defparam \Arena_IN_A[11]~I .output_power_up = "low";
defparam \Arena_IN_A[11]~I .output_register_mode = "none";
defparam \Arena_IN_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N0
cycloneii_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_cout  = CARRY((\Arena_IN_B~combout [0] & !\Arena_IN_A~combout [0]))

	.dataa(\Arena_IN_B~combout [0]),
	.datab(\Arena_IN_A~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~1_cout ));
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0022;
defparam \LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N2
cycloneii_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_cout  = CARRY((\Arena_IN_B~combout [1] & (\Arena_IN_A~combout [1] & !\LessThan0~1_cout )) # (!\Arena_IN_B~combout [1] & ((\Arena_IN_A~combout [1]) # (!\LessThan0~1_cout ))))

	.dataa(\Arena_IN_B~combout [1]),
	.datab(\Arena_IN_A~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~1_cout ),
	.combout(),
	.cout(\LessThan0~3_cout ));
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h004D;
defparam \LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N4
cycloneii_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_cout  = CARRY((\Arena_IN_A~combout [2] & (\Arena_IN_B~combout [2] & !\LessThan0~3_cout )) # (!\Arena_IN_A~combout [2] & ((\Arena_IN_B~combout [2]) # (!\LessThan0~3_cout ))))

	.dataa(\Arena_IN_A~combout [2]),
	.datab(\Arena_IN_B~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~3_cout ),
	.combout(),
	.cout(\LessThan0~5_cout ));
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h004D;
defparam \LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N6
cycloneii_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\Arena_IN_A~combout [3] & ((!\LessThan0~5_cout ) # (!\Arena_IN_B~combout [3]))) # (!\Arena_IN_A~combout [3] & (!\Arena_IN_B~combout [3] & !\LessThan0~5_cout )))

	.dataa(\Arena_IN_A~combout [3]),
	.datab(\Arena_IN_B~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~5_cout ),
	.combout(),
	.cout(\LessThan0~7_cout ));
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h002B;
defparam \LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N8
cycloneii_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_cout  = CARRY((\Arena_IN_A~combout [4] & (\Arena_IN_B~combout [4] & !\LessThan0~7_cout )) # (!\Arena_IN_A~combout [4] & ((\Arena_IN_B~combout [4]) # (!\LessThan0~7_cout ))))

	.dataa(\Arena_IN_A~combout [4]),
	.datab(\Arena_IN_B~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~7_cout ),
	.combout(),
	.cout(\LessThan0~9_cout ));
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h004D;
defparam \LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N10
cycloneii_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_cout  = CARRY((\Arena_IN_A~combout [5] & ((!\LessThan0~9_cout ) # (!\Arena_IN_B~combout [5]))) # (!\Arena_IN_A~combout [5] & (!\Arena_IN_B~combout [5] & !\LessThan0~9_cout )))

	.dataa(\Arena_IN_A~combout [5]),
	.datab(\Arena_IN_B~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~9_cout ),
	.combout(),
	.cout(\LessThan0~11_cout ));
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'h002B;
defparam \LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N12
cycloneii_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((\Arena_IN_A~combout [6] & (\Arena_IN_B~combout [6] & !\LessThan0~11_cout )) # (!\Arena_IN_A~combout [6] & ((\Arena_IN_B~combout [6]) # (!\LessThan0~11_cout ))))

	.dataa(\Arena_IN_A~combout [6]),
	.datab(\Arena_IN_B~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~11_cout ),
	.combout(),
	.cout(\LessThan0~13_cout ));
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h004D;
defparam \LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N14
cycloneii_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_cout  = CARRY((\Arena_IN_B~combout [7] & (\Arena_IN_A~combout [7] & !\LessThan0~13_cout )) # (!\Arena_IN_B~combout [7] & ((\Arena_IN_A~combout [7]) # (!\LessThan0~13_cout ))))

	.dataa(\Arena_IN_B~combout [7]),
	.datab(\Arena_IN_A~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~13_cout ),
	.combout(),
	.cout(\LessThan0~15_cout ));
// synopsys translate_off
defparam \LessThan0~15 .lut_mask = 16'h004D;
defparam \LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N16
cycloneii_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_cout  = CARRY((\Arena_IN_B~combout [8] & ((!\LessThan0~15_cout ) # (!\Arena_IN_A~combout [8]))) # (!\Arena_IN_B~combout [8] & (!\Arena_IN_A~combout [8] & !\LessThan0~15_cout )))

	.dataa(\Arena_IN_B~combout [8]),
	.datab(\Arena_IN_A~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~15_cout ),
	.combout(),
	.cout(\LessThan0~17_cout ));
// synopsys translate_off
defparam \LessThan0~17 .lut_mask = 16'h002B;
defparam \LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N18
cycloneii_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_cout  = CARRY((\Arena_IN_B~combout [9] & (\Arena_IN_A~combout [9] & !\LessThan0~17_cout )) # (!\Arena_IN_B~combout [9] & ((\Arena_IN_A~combout [9]) # (!\LessThan0~17_cout ))))

	.dataa(\Arena_IN_B~combout [9]),
	.datab(\Arena_IN_A~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~17_cout ),
	.combout(),
	.cout(\LessThan0~19_cout ));
// synopsys translate_off
defparam \LessThan0~19 .lut_mask = 16'h004D;
defparam \LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N20
cycloneii_lcell_comb \LessThan0~21 (
// Equation(s):
// \LessThan0~21_cout  = CARRY((\Arena_IN_B~combout [10] & ((!\LessThan0~19_cout ) # (!\Arena_IN_A~combout [10]))) # (!\Arena_IN_B~combout [10] & (!\Arena_IN_A~combout [10] & !\LessThan0~19_cout )))

	.dataa(\Arena_IN_B~combout [10]),
	.datab(\Arena_IN_A~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~19_cout ),
	.combout(),
	.cout(\LessThan0~21_cout ));
// synopsys translate_off
defparam \LessThan0~21 .lut_mask = 16'h002B;
defparam \LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N22
cycloneii_lcell_comb \LessThan0~23 (
// Equation(s):
// \LessThan0~23_cout  = CARRY((\Arena_IN_B~combout [11] & (\Arena_IN_A~combout [11] & !\LessThan0~21_cout )) # (!\Arena_IN_B~combout [11] & ((\Arena_IN_A~combout [11]) # (!\LessThan0~21_cout ))))

	.dataa(\Arena_IN_B~combout [11]),
	.datab(\Arena_IN_A~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~21_cout ),
	.combout(),
	.cout(\LessThan0~23_cout ));
// synopsys translate_off
defparam \LessThan0~23 .lut_mask = 16'h004D;
defparam \LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N24
cycloneii_lcell_comb \LessThan0~25 (
// Equation(s):
// \LessThan0~25_cout  = CARRY((\Arena_IN_B~combout [12] & ((!\LessThan0~23_cout ) # (!\Arena_IN_A~combout [12]))) # (!\Arena_IN_B~combout [12] & (!\Arena_IN_A~combout [12] & !\LessThan0~23_cout )))

	.dataa(\Arena_IN_B~combout [12]),
	.datab(\Arena_IN_A~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~23_cout ),
	.combout(),
	.cout(\LessThan0~25_cout ));
// synopsys translate_off
defparam \LessThan0~25 .lut_mask = 16'h002B;
defparam \LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N26
cycloneii_lcell_comb \LessThan0~27 (
// Equation(s):
// \LessThan0~27_cout  = CARRY((\Arena_IN_A~combout [13] & ((!\LessThan0~25_cout ) # (!\Arena_IN_B~combout [13]))) # (!\Arena_IN_A~combout [13] & (!\Arena_IN_B~combout [13] & !\LessThan0~25_cout )))

	.dataa(\Arena_IN_A~combout [13]),
	.datab(\Arena_IN_B~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~25_cout ),
	.combout(),
	.cout(\LessThan0~27_cout ));
// synopsys translate_off
defparam \LessThan0~27 .lut_mask = 16'h002B;
defparam \LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N28
cycloneii_lcell_comb \LessThan0~29 (
// Equation(s):
// \LessThan0~29_cout  = CARRY((\Arena_IN_B~combout [14] & ((!\LessThan0~27_cout ) # (!\Arena_IN_A~combout [14]))) # (!\Arena_IN_B~combout [14] & (!\Arena_IN_A~combout [14] & !\LessThan0~27_cout )))

	.dataa(\Arena_IN_B~combout [14]),
	.datab(\Arena_IN_A~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~27_cout ),
	.combout(),
	.cout(\LessThan0~29_cout ));
// synopsys translate_off
defparam \LessThan0~29 .lut_mask = 16'h002B;
defparam \LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N30
cycloneii_lcell_comb \LessThan0~31 (
// Equation(s):
// \LessThan0~31_cout  = CARRY((\Arena_IN_B~combout [15] & (\Arena_IN_A~combout [15] & !\LessThan0~29_cout )) # (!\Arena_IN_B~combout [15] & ((\Arena_IN_A~combout [15]) # (!\LessThan0~29_cout ))))

	.dataa(\Arena_IN_B~combout [15]),
	.datab(\Arena_IN_A~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~29_cout ),
	.combout(),
	.cout(\LessThan0~31_cout ));
// synopsys translate_off
defparam \LessThan0~31 .lut_mask = 16'h004D;
defparam \LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N0
cycloneii_lcell_comb \LessThan0~33 (
// Equation(s):
// \LessThan0~33_cout  = CARRY((\Arena_IN_A~combout [16] & (\Arena_IN_B~combout [16] & !\LessThan0~31_cout )) # (!\Arena_IN_A~combout [16] & ((\Arena_IN_B~combout [16]) # (!\LessThan0~31_cout ))))

	.dataa(\Arena_IN_A~combout [16]),
	.datab(\Arena_IN_B~combout [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~31_cout ),
	.combout(),
	.cout(\LessThan0~33_cout ));
// synopsys translate_off
defparam \LessThan0~33 .lut_mask = 16'h004D;
defparam \LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N2
cycloneii_lcell_comb \LessThan0~35 (
// Equation(s):
// \LessThan0~35_cout  = CARRY((\Arena_IN_A~combout [17] & ((!\LessThan0~33_cout ) # (!\Arena_IN_B~combout [17]))) # (!\Arena_IN_A~combout [17] & (!\Arena_IN_B~combout [17] & !\LessThan0~33_cout )))

	.dataa(\Arena_IN_A~combout [17]),
	.datab(\Arena_IN_B~combout [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~33_cout ),
	.combout(),
	.cout(\LessThan0~35_cout ));
// synopsys translate_off
defparam \LessThan0~35 .lut_mask = 16'h002B;
defparam \LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N4
cycloneii_lcell_comb \LessThan0~37 (
// Equation(s):
// \LessThan0~37_cout  = CARRY((\Arena_IN_A~combout [18] & (\Arena_IN_B~combout [18] & !\LessThan0~35_cout )) # (!\Arena_IN_A~combout [18] & ((\Arena_IN_B~combout [18]) # (!\LessThan0~35_cout ))))

	.dataa(\Arena_IN_A~combout [18]),
	.datab(\Arena_IN_B~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~35_cout ),
	.combout(),
	.cout(\LessThan0~37_cout ));
// synopsys translate_off
defparam \LessThan0~37 .lut_mask = 16'h004D;
defparam \LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N6
cycloneii_lcell_comb \LessThan0~39 (
// Equation(s):
// \LessThan0~39_cout  = CARRY((\Arena_IN_A~combout [19] & ((!\LessThan0~37_cout ) # (!\Arena_IN_B~combout [19]))) # (!\Arena_IN_A~combout [19] & (!\Arena_IN_B~combout [19] & !\LessThan0~37_cout )))

	.dataa(\Arena_IN_A~combout [19]),
	.datab(\Arena_IN_B~combout [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~37_cout ),
	.combout(),
	.cout(\LessThan0~39_cout ));
// synopsys translate_off
defparam \LessThan0~39 .lut_mask = 16'h002B;
defparam \LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N8
cycloneii_lcell_comb \LessThan0~41 (
// Equation(s):
// \LessThan0~41_cout  = CARRY((\Arena_IN_A~combout [20] & (\Arena_IN_B~combout [20] & !\LessThan0~39_cout )) # (!\Arena_IN_A~combout [20] & ((\Arena_IN_B~combout [20]) # (!\LessThan0~39_cout ))))

	.dataa(\Arena_IN_A~combout [20]),
	.datab(\Arena_IN_B~combout [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~39_cout ),
	.combout(),
	.cout(\LessThan0~41_cout ));
// synopsys translate_off
defparam \LessThan0~41 .lut_mask = 16'h004D;
defparam \LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N10
cycloneii_lcell_comb \LessThan0~43 (
// Equation(s):
// \LessThan0~43_cout  = CARRY((\Arena_IN_A~combout [21] & ((!\LessThan0~41_cout ) # (!\Arena_IN_B~combout [21]))) # (!\Arena_IN_A~combout [21] & (!\Arena_IN_B~combout [21] & !\LessThan0~41_cout )))

	.dataa(\Arena_IN_A~combout [21]),
	.datab(\Arena_IN_B~combout [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~41_cout ),
	.combout(),
	.cout(\LessThan0~43_cout ));
// synopsys translate_off
defparam \LessThan0~43 .lut_mask = 16'h002B;
defparam \LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N12
cycloneii_lcell_comb \LessThan0~45 (
// Equation(s):
// \LessThan0~45_cout  = CARRY((\Arena_IN_B~combout [22] & ((!\LessThan0~43_cout ) # (!\Arena_IN_A~combout [22]))) # (!\Arena_IN_B~combout [22] & (!\Arena_IN_A~combout [22] & !\LessThan0~43_cout )))

	.dataa(\Arena_IN_B~combout [22]),
	.datab(\Arena_IN_A~combout [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~43_cout ),
	.combout(),
	.cout(\LessThan0~45_cout ));
// synopsys translate_off
defparam \LessThan0~45 .lut_mask = 16'h002B;
defparam \LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N14
cycloneii_lcell_comb \LessThan0~47 (
// Equation(s):
// \LessThan0~47_cout  = CARRY((\Arena_IN_B~combout [23] & (\Arena_IN_A~combout [23] & !\LessThan0~45_cout )) # (!\Arena_IN_B~combout [23] & ((\Arena_IN_A~combout [23]) # (!\LessThan0~45_cout ))))

	.dataa(\Arena_IN_B~combout [23]),
	.datab(\Arena_IN_A~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~45_cout ),
	.combout(),
	.cout(\LessThan0~47_cout ));
// synopsys translate_off
defparam \LessThan0~47 .lut_mask = 16'h004D;
defparam \LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N16
cycloneii_lcell_comb \LessThan0~49 (
// Equation(s):
// \LessThan0~49_cout  = CARRY((\Arena_IN_B~combout [24] & ((!\LessThan0~47_cout ) # (!\Arena_IN_A~combout [24]))) # (!\Arena_IN_B~combout [24] & (!\Arena_IN_A~combout [24] & !\LessThan0~47_cout )))

	.dataa(\Arena_IN_B~combout [24]),
	.datab(\Arena_IN_A~combout [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~47_cout ),
	.combout(),
	.cout(\LessThan0~49_cout ));
// synopsys translate_off
defparam \LessThan0~49 .lut_mask = 16'h002B;
defparam \LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N18
cycloneii_lcell_comb \LessThan0~51 (
// Equation(s):
// \LessThan0~51_cout  = CARRY((\Arena_IN_B~combout [25] & (\Arena_IN_A~combout [25] & !\LessThan0~49_cout )) # (!\Arena_IN_B~combout [25] & ((\Arena_IN_A~combout [25]) # (!\LessThan0~49_cout ))))

	.dataa(\Arena_IN_B~combout [25]),
	.datab(\Arena_IN_A~combout [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~49_cout ),
	.combout(),
	.cout(\LessThan0~51_cout ));
// synopsys translate_off
defparam \LessThan0~51 .lut_mask = 16'h004D;
defparam \LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N20
cycloneii_lcell_comb \LessThan0~53 (
// Equation(s):
// \LessThan0~53_cout  = CARRY((\Arena_IN_A~combout [26] & (\Arena_IN_B~combout [26] & !\LessThan0~51_cout )) # (!\Arena_IN_A~combout [26] & ((\Arena_IN_B~combout [26]) # (!\LessThan0~51_cout ))))

	.dataa(\Arena_IN_A~combout [26]),
	.datab(\Arena_IN_B~combout [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~51_cout ),
	.combout(),
	.cout(\LessThan0~53_cout ));
// synopsys translate_off
defparam \LessThan0~53 .lut_mask = 16'h004D;
defparam \LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N22
cycloneii_lcell_comb \LessThan0~55 (
// Equation(s):
// \LessThan0~55_cout  = CARRY((\Arena_IN_B~combout [27] & (\Arena_IN_A~combout [27] & !\LessThan0~53_cout )) # (!\Arena_IN_B~combout [27] & ((\Arena_IN_A~combout [27]) # (!\LessThan0~53_cout ))))

	.dataa(\Arena_IN_B~combout [27]),
	.datab(\Arena_IN_A~combout [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~53_cout ),
	.combout(),
	.cout(\LessThan0~55_cout ));
// synopsys translate_off
defparam \LessThan0~55 .lut_mask = 16'h004D;
defparam \LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N24
cycloneii_lcell_comb \LessThan0~57 (
// Equation(s):
// \LessThan0~57_cout  = CARRY((\Arena_IN_A~combout [28] & (\Arena_IN_B~combout [28] & !\LessThan0~55_cout )) # (!\Arena_IN_A~combout [28] & ((\Arena_IN_B~combout [28]) # (!\LessThan0~55_cout ))))

	.dataa(\Arena_IN_A~combout [28]),
	.datab(\Arena_IN_B~combout [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~55_cout ),
	.combout(),
	.cout(\LessThan0~57_cout ));
// synopsys translate_off
defparam \LessThan0~57 .lut_mask = 16'h004D;
defparam \LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N26
cycloneii_lcell_comb \LessThan0~59 (
// Equation(s):
// \LessThan0~59_cout  = CARRY((\Arena_IN_B~combout [29] & (\Arena_IN_A~combout [29] & !\LessThan0~57_cout )) # (!\Arena_IN_B~combout [29] & ((\Arena_IN_A~combout [29]) # (!\LessThan0~57_cout ))))

	.dataa(\Arena_IN_B~combout [29]),
	.datab(\Arena_IN_A~combout [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~57_cout ),
	.combout(),
	.cout(\LessThan0~59_cout ));
// synopsys translate_off
defparam \LessThan0~59 .lut_mask = 16'h004D;
defparam \LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N28
cycloneii_lcell_comb \LessThan0~61 (
// Equation(s):
// \LessThan0~61_cout  = CARRY((\Arena_IN_A~combout [30] & (\Arena_IN_B~combout [30] & !\LessThan0~59_cout )) # (!\Arena_IN_A~combout [30] & ((\Arena_IN_B~combout [30]) # (!\LessThan0~59_cout ))))

	.dataa(\Arena_IN_A~combout [30]),
	.datab(\Arena_IN_B~combout [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~59_cout ),
	.combout(),
	.cout(\LessThan0~61_cout ));
// synopsys translate_off
defparam \LessThan0~61 .lut_mask = 16'h004D;
defparam \LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N30
cycloneii_lcell_comb \LessThan0~62 (
// Equation(s):
// \LessThan0~62_combout  = (\Arena_IN_B~combout [31] & ((\LessThan0~61_cout ) # (!\Arena_IN_A~combout [31]))) # (!\Arena_IN_B~combout [31] & (\LessThan0~61_cout  & !\Arena_IN_A~combout [31]))

	.dataa(vcc),
	.datab(\Arena_IN_B~combout [31]),
	.datac(vcc),
	.datad(\Arena_IN_A~combout [31]),
	.cin(\LessThan0~61_cout ),
	.combout(\LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~62 .lut_mask = 16'hC0FC;
defparam \LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!\Arena_ALU_IN_Operation~combout [3] & (\Arena_ALU_IN_Operation~combout [2] & (\Arena_ALU_IN_Operation~combout [1] & \Arena_ALU_IN_Operation~combout [0])))

	.dataa(\Arena_ALU_IN_Operation~combout [3]),
	.datab(\Arena_ALU_IN_Operation~combout [2]),
	.datac(\Arena_ALU_IN_Operation~combout [1]),
	.datad(\Arena_ALU_IN_Operation~combout [0]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h4000;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N4
cycloneii_lcell_comb Arena_ALU_Zero$latch(
// Equation(s):
// \Arena_ALU_Zero$latch~combout  = (\Mux1~0_combout  & (\LessThan0~62_combout )) # (!\Mux1~0_combout  & ((\Arena_ALU_Zero$latch~combout )))

	.dataa(vcc),
	.datab(\LessThan0~62_combout ),
	.datac(\Arena_ALU_Zero$latch~combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Arena_ALU_Zero$latch~combout ),
	.cout());
// synopsys translate_off
defparam Arena_ALU_Zero$latch.lut_mask = 16'hCCF0;
defparam Arena_ALU_Zero$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[0]~I (
	.datain(\Arena_ALU_OUT[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[0]));
// synopsys translate_off
defparam \Arena_ALU_OUT[0]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[0]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[0]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[0]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[0]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[0]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[0]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[0]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[0]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[0]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[0]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[0]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[1]~I (
	.datain(\Arena_ALU_OUT[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[1]));
// synopsys translate_off
defparam \Arena_ALU_OUT[1]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[1]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[1]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[1]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[1]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[1]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[1]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[1]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[1]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[1]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[1]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[1]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[2]~I (
	.datain(\Arena_ALU_OUT[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[2]));
// synopsys translate_off
defparam \Arena_ALU_OUT[2]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[2]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[2]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[2]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[2]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[2]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[2]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[2]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[2]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[2]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[2]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[2]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[3]~I (
	.datain(\Arena_ALU_OUT[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[3]));
// synopsys translate_off
defparam \Arena_ALU_OUT[3]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[3]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[3]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[3]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[3]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[3]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[3]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[3]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[3]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[3]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[3]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[3]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[4]~I (
	.datain(\Arena_ALU_OUT[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[4]));
// synopsys translate_off
defparam \Arena_ALU_OUT[4]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[4]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[4]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[4]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[4]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[4]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[4]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[4]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[4]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[4]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[4]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[4]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[5]~I (
	.datain(\Arena_ALU_OUT[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[5]));
// synopsys translate_off
defparam \Arena_ALU_OUT[5]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[5]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[5]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[5]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[5]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[5]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[5]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[5]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[5]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[5]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[5]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[5]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[6]~I (
	.datain(\Arena_ALU_OUT[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[6]));
// synopsys translate_off
defparam \Arena_ALU_OUT[6]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[6]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[6]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[6]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[6]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[6]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[6]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[6]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[6]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[6]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[6]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[6]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[7]~I (
	.datain(\Arena_ALU_OUT[7]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[7]));
// synopsys translate_off
defparam \Arena_ALU_OUT[7]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[7]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[7]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[7]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[7]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[7]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[7]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[7]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[7]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[7]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[7]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[7]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[8]~I (
	.datain(\Arena_ALU_OUT[8]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[8]));
// synopsys translate_off
defparam \Arena_ALU_OUT[8]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[8]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[8]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[8]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[8]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[8]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[8]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[8]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[8]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[8]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[8]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[8]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[9]~I (
	.datain(\Arena_ALU_OUT[9]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[9]));
// synopsys translate_off
defparam \Arena_ALU_OUT[9]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[9]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[9]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[9]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[9]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[9]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[9]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[9]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[9]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[9]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[9]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[9]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[10]~I (
	.datain(\Arena_ALU_OUT[10]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[10]));
// synopsys translate_off
defparam \Arena_ALU_OUT[10]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[10]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[10]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[10]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[10]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[10]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[10]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[10]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[10]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[10]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[10]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[10]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[11]~I (
	.datain(\Arena_ALU_OUT[11]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[11]));
// synopsys translate_off
defparam \Arena_ALU_OUT[11]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[11]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[11]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[11]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[11]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[11]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[11]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[11]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[11]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[11]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[11]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[11]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[12]~I (
	.datain(\Arena_ALU_OUT[12]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[12]));
// synopsys translate_off
defparam \Arena_ALU_OUT[12]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[12]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[12]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[12]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[12]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[12]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[12]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[12]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[12]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[12]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[12]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[12]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[13]~I (
	.datain(\Arena_ALU_OUT[13]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[13]));
// synopsys translate_off
defparam \Arena_ALU_OUT[13]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[13]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[13]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[13]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[13]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[13]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[13]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[13]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[13]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[13]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[13]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[13]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[14]~I (
	.datain(\Arena_ALU_OUT[14]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[14]));
// synopsys translate_off
defparam \Arena_ALU_OUT[14]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[14]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[14]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[14]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[14]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[14]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[14]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[14]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[14]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[14]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[14]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[14]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[15]~I (
	.datain(\Arena_ALU_OUT[15]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[15]));
// synopsys translate_off
defparam \Arena_ALU_OUT[15]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[15]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[15]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[15]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[15]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[15]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[15]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[15]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[15]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[15]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[15]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[15]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[16]~I (
	.datain(\Arena_ALU_OUT[16]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[16]));
// synopsys translate_off
defparam \Arena_ALU_OUT[16]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[16]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[16]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[16]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[16]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[16]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[16]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[16]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[16]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[16]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[16]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[16]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[17]~I (
	.datain(\Arena_ALU_OUT[17]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[17]));
// synopsys translate_off
defparam \Arena_ALU_OUT[17]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[17]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[17]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[17]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[17]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[17]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[17]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[17]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[17]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[17]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[17]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[17]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[18]~I (
	.datain(\Arena_ALU_OUT[18]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[18]));
// synopsys translate_off
defparam \Arena_ALU_OUT[18]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[18]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[18]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[18]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[18]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[18]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[18]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[18]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[18]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[18]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[18]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[18]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[19]~I (
	.datain(\Arena_ALU_OUT[19]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[19]));
// synopsys translate_off
defparam \Arena_ALU_OUT[19]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[19]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[19]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[19]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[19]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[19]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[19]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[19]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[19]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[19]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[19]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[19]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[20]~I (
	.datain(\Arena_ALU_OUT[20]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[20]));
// synopsys translate_off
defparam \Arena_ALU_OUT[20]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[20]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[20]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[20]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[20]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[20]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[20]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[20]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[20]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[20]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[20]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[20]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[21]~I (
	.datain(\Arena_ALU_OUT[21]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[21]));
// synopsys translate_off
defparam \Arena_ALU_OUT[21]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[21]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[21]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[21]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[21]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[21]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[21]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[21]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[21]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[21]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[21]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[21]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[22]~I (
	.datain(\Arena_ALU_OUT[22]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[22]));
// synopsys translate_off
defparam \Arena_ALU_OUT[22]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[22]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[22]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[22]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[22]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[22]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[22]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[22]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[22]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[22]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[22]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[22]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[23]~I (
	.datain(\Arena_ALU_OUT[23]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[23]));
// synopsys translate_off
defparam \Arena_ALU_OUT[23]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[23]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[23]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[23]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[23]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[23]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[23]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[23]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[23]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[23]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[23]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[23]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[24]~I (
	.datain(\Arena_ALU_OUT[24]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[24]));
// synopsys translate_off
defparam \Arena_ALU_OUT[24]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[24]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[24]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[24]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[24]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[24]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[24]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[24]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[24]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[24]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[24]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[24]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[25]~I (
	.datain(\Arena_ALU_OUT[25]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[25]));
// synopsys translate_off
defparam \Arena_ALU_OUT[25]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[25]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[25]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[25]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[25]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[25]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[25]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[25]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[25]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[25]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[25]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[25]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[26]~I (
	.datain(\Arena_ALU_OUT[26]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[26]));
// synopsys translate_off
defparam \Arena_ALU_OUT[26]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[26]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[26]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[26]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[26]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[26]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[26]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[26]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[26]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[26]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[26]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[26]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[27]~I (
	.datain(\Arena_ALU_OUT[27]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[27]));
// synopsys translate_off
defparam \Arena_ALU_OUT[27]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[27]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[27]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[27]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[27]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[27]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[27]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[27]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[27]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[27]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[27]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[27]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[28]~I (
	.datain(\Arena_ALU_OUT[28]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[28]));
// synopsys translate_off
defparam \Arena_ALU_OUT[28]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[28]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[28]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[28]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[28]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[28]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[28]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[28]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[28]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[28]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[28]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[28]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[29]~I (
	.datain(\Arena_ALU_OUT[29]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[29]));
// synopsys translate_off
defparam \Arena_ALU_OUT[29]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[29]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[29]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[29]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[29]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[29]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[29]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[29]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[29]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[29]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[29]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[29]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[30]~I (
	.datain(\Arena_ALU_OUT[30]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[30]));
// synopsys translate_off
defparam \Arena_ALU_OUT[30]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[30]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[30]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[30]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[30]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[30]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[30]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[30]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[30]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[30]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[30]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[30]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_OUT[31]~I (
	.datain(\Arena_ALU_OUT[31]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_OUT[31]));
// synopsys translate_off
defparam \Arena_ALU_OUT[31]~I .input_async_reset = "none";
defparam \Arena_ALU_OUT[31]~I .input_power_up = "low";
defparam \Arena_ALU_OUT[31]~I .input_register_mode = "none";
defparam \Arena_ALU_OUT[31]~I .input_sync_reset = "none";
defparam \Arena_ALU_OUT[31]~I .oe_async_reset = "none";
defparam \Arena_ALU_OUT[31]~I .oe_power_up = "low";
defparam \Arena_ALU_OUT[31]~I .oe_register_mode = "none";
defparam \Arena_ALU_OUT[31]~I .oe_sync_reset = "none";
defparam \Arena_ALU_OUT[31]~I .operation_mode = "output";
defparam \Arena_ALU_OUT[31]~I .output_async_reset = "none";
defparam \Arena_ALU_OUT[31]~I .output_power_up = "low";
defparam \Arena_ALU_OUT[31]~I .output_register_mode = "none";
defparam \Arena_ALU_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ALU_Zero~I (
	.datain(\Arena_ALU_Zero$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ALU_Zero));
// synopsys translate_off
defparam \Arena_ALU_Zero~I .input_async_reset = "none";
defparam \Arena_ALU_Zero~I .input_power_up = "low";
defparam \Arena_ALU_Zero~I .input_register_mode = "none";
defparam \Arena_ALU_Zero~I .input_sync_reset = "none";
defparam \Arena_ALU_Zero~I .oe_async_reset = "none";
defparam \Arena_ALU_Zero~I .oe_power_up = "low";
defparam \Arena_ALU_Zero~I .oe_register_mode = "none";
defparam \Arena_ALU_Zero~I .oe_sync_reset = "none";
defparam \Arena_ALU_Zero~I .operation_mode = "output";
defparam \Arena_ALU_Zero~I .output_async_reset = "none";
defparam \Arena_ALU_Zero~I .output_power_up = "low";
defparam \Arena_ALU_Zero~I .output_register_mode = "none";
defparam \Arena_ALU_Zero~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
