{
  "Top": "uz_FOC",
  "RtlTop": "uz_FOC",
  "RtlPrefix": "",
  "RtlSubPrefix": "uz_FOC_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvc900",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "actual_id": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "actual_id",
          "name": "actual_id",
          "usage": "data",
          "direction": "in"
        }]
    },
    "actual_iq": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "actual_iq",
          "name": "actual_iq",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sampletime": {
      "index": "2",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "sampletime",
          "usage": "data",
          "direction": "in"
        }]
    },
    "reset_PL": {
      "index": "3",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "reset_PL",
          "name": "reset_PL",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ref_ud": {
      "index": "4",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ref_ud",
          "name": "ref_ud",
          "usage": "data",
          "direction": "out"
        }]
    },
    "ref_uq": {
      "index": "5",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ref_uq",
          "name": "ref_uq",
          "usage": "data",
          "direction": "out"
        }]
    },
    "set_i_d": {
      "index": "6",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "set_i_d",
          "usage": "data",
          "direction": "in"
        }]
    },
    "set_i_q": {
      "index": "7",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "set_i_q",
          "usage": "data",
          "direction": "in"
        }]
    },
    "KP_d": {
      "index": "8",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "KP_d",
          "usage": "data",
          "direction": "in"
        }]
    },
    "KI_d": {
      "index": "9",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "KI_d",
          "usage": "data",
          "direction": "in"
        }]
    },
    "KP_q": {
      "index": "10",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "KP_q",
          "usage": "data",
          "direction": "in"
        }]
    },
    "KI_q": {
      "index": "11",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "KI_q",
          "usage": "data",
          "direction": "in"
        }]
    },
    "reset_PS": {
      "index": "12",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "reset_PS",
          "usage": "data",
          "direction": "in"
        }]
    },
    "limit": {
      "index": "13",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "limit",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_KP_d": {
      "index": "14",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_KP_d",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_KP_d_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "out_idref": {
      "index": "15",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_idref",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_idref_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "out_status": {
      "index": "16",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_status",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_status_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "test_out_pl": {
      "index": "17",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "test_out_pl",
          "name": "test_out_pl",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -vivado_clock=100MHz",
      "config_export -flow=syn"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "uz_FOC"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 47",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "uz_FOC",
    "Version": "1.0",
    "DisplayName": "Uz_foc",
    "Revision": "2113061635",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_uz_FOC_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/uz_FOC.cpp"],
    "Vhdl": [
      "impl\/vhdl\/uz_FOC_control_s_axi.vhd",
      "impl\/vhdl\/uz_FOC_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/uz_FOC_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/uz_FOC_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/uz_FOC.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/uz_FOC_control_s_axi.v",
      "impl\/verilog\/uz_FOC_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/uz_FOC_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/uz_FOC_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/uz_FOC.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/uz_FOC_v1_0\/data\/uz_FOC.mdd",
      "impl\/misc\/drivers\/uz_FOC_v1_0\/data\/uz_FOC.tcl",
      "impl\/misc\/drivers\/uz_FOC_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/uz_FOC_v1_0\/src\/xuz_foc.c",
      "impl\/misc\/drivers\/uz_FOC_v1_0\/src\/xuz_foc.h",
      "impl\/misc\/drivers\/uz_FOC_v1_0\/src\/xuz_foc_hw.h",
      "impl\/misc\/drivers\/uz_FOC_v1_0\/src\/xuz_foc_linux.c",
      "impl\/misc\/drivers\/uz_FOC_v1_0\/src\/xuz_foc_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/uz_FOC_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/uz_FOC_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/uz_FOC_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/uz_FOC.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "uz_FOC_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name uz_FOC_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "uz_FOC_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name uz_FOC_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "uz_FOC_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name uz_FOC_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "sampletime",
          "access": "W",
          "description": "Data signal of sampletime",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sampletime",
              "access": "W",
              "description": "Bit 31 to 0 of sampletime"
            }]
        },
        {
          "offset": "0x18",
          "name": "set_i_d",
          "access": "W",
          "description": "Data signal of set_i_d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "set_i_d",
              "access": "W",
              "description": "Bit 31 to 0 of set_i_d"
            }]
        },
        {
          "offset": "0x20",
          "name": "set_i_q",
          "access": "W",
          "description": "Data signal of set_i_q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "set_i_q",
              "access": "W",
              "description": "Bit 31 to 0 of set_i_q"
            }]
        },
        {
          "offset": "0x28",
          "name": "KP_d",
          "access": "W",
          "description": "Data signal of KP_d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "KP_d",
              "access": "W",
              "description": "Bit 31 to 0 of KP_d"
            }]
        },
        {
          "offset": "0x30",
          "name": "KI_d",
          "access": "W",
          "description": "Data signal of KI_d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "KI_d",
              "access": "W",
              "description": "Bit 31 to 0 of KI_d"
            }]
        },
        {
          "offset": "0x38",
          "name": "KP_q",
          "access": "W",
          "description": "Data signal of KP_q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "KP_q",
              "access": "W",
              "description": "Bit 31 to 0 of KP_q"
            }]
        },
        {
          "offset": "0x40",
          "name": "KI_q",
          "access": "W",
          "description": "Data signal of KI_q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "KI_q",
              "access": "W",
              "description": "Bit 31 to 0 of KI_q"
            }]
        },
        {
          "offset": "0x48",
          "name": "reset_PS",
          "access": "W",
          "description": "Data signal of reset_PS",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "reset_PS",
              "access": "W",
              "description": "Bit 0 to 0 of reset_PS"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "limit",
          "access": "W",
          "description": "Data signal of limit",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "limit",
              "access": "W",
              "description": "Bit 31 to 0 of limit"
            }]
        },
        {
          "offset": "0x58",
          "name": "out_KP_d",
          "access": "R",
          "description": "Data signal of out_KP_d",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_KP_d",
              "access": "R",
              "description": "Bit 31 to 0 of out_KP_d"
            }]
        },
        {
          "offset": "0x5c",
          "name": "out_KP_d_ctrl",
          "access": "R",
          "description": "Control signal of out_KP_d",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "out_KP_d_ap_vld",
              "access": "R",
              "description": "Control signal out_KP_d_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x68",
          "name": "out_idref",
          "access": "R",
          "description": "Data signal of out_idref",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_idref",
              "access": "R",
              "description": "Bit 31 to 0 of out_idref"
            }]
        },
        {
          "offset": "0x6c",
          "name": "out_idref_ctrl",
          "access": "R",
          "description": "Control signal of out_idref",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "out_idref_ap_vld",
              "access": "R",
              "description": "Control signal out_idref_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x78",
          "name": "out_status",
          "access": "R",
          "description": "Data signal of out_status",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "out_status",
              "access": "R",
              "description": "Bit 0 to 0 of out_status"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x7c",
          "name": "out_status_ctrl",
          "access": "R",
          "description": "Control signal of out_status",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "out_status_ap_vld",
              "access": "R",
              "description": "Control signal out_status_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "sampletime"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "set_i_d"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "set_i_q"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "KP_d"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "KI_d"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "KP_q"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "KI_q"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "reset_PS"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "limit"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "out_KP_d"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "out_idref"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "120",
          "argName": "out_status"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "actual_id": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"actual_id": "DATA"},
      "ports": ["actual_id"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "actual_id"
        }]
    },
    "actual_iq": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"actual_iq": "DATA"},
      "ports": ["actual_iq"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "actual_iq"
        }]
    },
    "reset_PL": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"reset_PL": "DATA"},
      "ports": ["reset_PL"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "reset_PL"
        }]
    },
    "ref_ud": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ref_ud": "DATA"},
      "ports": ["ref_ud"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ref_ud"
        }]
    },
    "ref_uq": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ref_uq": "DATA"},
      "ports": ["ref_uq"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ref_uq"
        }]
    },
    "test_out_pl": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"test_out_pl": "DATA"},
      "ports": ["test_out_pl"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "test_out_pl"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "actual_id": {
      "dir": "in",
      "width": "32"
    },
    "actual_iq": {
      "dir": "in",
      "width": "32"
    },
    "reset_PL": {
      "dir": "in",
      "width": "1"
    },
    "ref_ud": {
      "dir": "out",
      "width": "32"
    },
    "ref_uq": {
      "dir": "out",
      "width": "32"
    },
    "test_out_pl": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "uz_FOC"},
    "Info": {"uz_FOC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"uz_FOC": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "24",
          "LatencyWorst": "46",
          "PipelineIIMin": "2",
          "PipelineIIMax": "47",
          "PipelineII": "2 ~ 47",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.485"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "8",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1579",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1842",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-05 08:55:38 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
