Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2/soc_system.qsys --block-symbol-file --output-directory=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_NANO_SoC_GHRD_2/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2/soc_system.qsys --synthesis=VERILOG --output-directory=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_NANO_SoC_GHRD_2/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc_system: Done "soc_system" with 5 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
