
*** Running vivado
    with args -log conv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source conv.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/functional_sim/functional_sim.srcs/utils_1/imports/synth_1/conv.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/functional_sim/functional_sim.srcs/utils_1/imports/synth_1/conv.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top conv -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20696
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 927.398 ; gain = 441.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv' [C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/src/conv.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/src/conv.v:175]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/src/conv.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/src/conv.v:230]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/src/conv.v:242]
INFO: [Synth 8-6155] done synthesizing module 'conv' (0#1) [C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/src/conv.v:1]
WARNING: [Synth 8-7129] Port bram0_dout[31] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[30] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[29] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[28] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[27] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[26] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[25] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[24] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[23] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[22] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[21] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[20] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[19] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[18] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[17] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[16] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[15] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[14] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[13] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[12] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[11] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[10] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[9] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[8] in module conv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.715 ; gain = 553.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.715 ; gain = 553.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.715 ; gain = 553.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.715 ; gain = 553.047
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 2     
	   4 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 30    
	   3 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port bram0_dout[31] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[30] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[29] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[28] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[27] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[26] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[25] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[24] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[23] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[22] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[21] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[20] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[19] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[18] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[17] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[16] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[15] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[14] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[13] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[12] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[11] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[10] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[9] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram0_dout[8] in module conv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    82|
|3     |LUT1   |    63|
|4     |LUT2   |   147|
|5     |LUT3   |    57|
|6     |LUT4   |    78|
|7     |LUT5   |    97|
|8     |LUT6   |   150|
|9     |MUXF7  |    12|
|10    |FDCE   |   182|
|11    |FDRE   |    83|
|12    |IBUF   |    11|
|13    |OBUF   |   102|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1065|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1255.824 ; gain = 770.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1265.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'conv' is not ideal for floorplanning, since the cellview 'conv' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1359.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: b6e5e405
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1359.930 ; gain = 880.918
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1359.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/school/digi_sys_exp/DSProject_Final/1_Convolution_IP_Core_Design/functional_sim/functional_sim.runs/synth_1/conv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_utilization_synth.rpt -pb conv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 11:34:41 2025...
