GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/demian/GowinProjects/VideoBuffer/src/gowin_sdpb/gowin_sdpb.v'
Analyzing Verilog file '/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v'
Analyzing Verilog file '/home/demian/GowinProjects/VideoBuffer/src/receive.v'
Compiling module 'receive'("/home/demian/GowinProjects/VideoBuffer/src/receive.v":1)
Compiling module 'UART_MASTER_Top'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":1445)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
Compiling module '**'("/home/demian/GowinProjects/VideoBuffer/src/uart_master/uart_master.v":0)
NOTE  (EX0101) : Current top module is "receive"
WARN  (EX0211) : The output port "led18" of module "receive" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/demian/GowinProjects/VideoBuffer/src/receive.v":8)
WARN  (EX0211) : The output port "led19" of module "receive" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/demian/GowinProjects/VideoBuffer/src/receive.v":9)
WARN  (EX0211) : The output port "led20" of module "receive" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/demian/GowinProjects/VideoBuffer/src/receive.v":10)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/demian/GowinProjects/VideoBuffer/impl/gwsynthesis/VideoBuffer.vg" completed
[100%] Generate report file "/home/demian/GowinProjects/VideoBuffer/impl/gwsynthesis/VideoBuffer_syn.rpt.html" completed
GowinSynthesis finish
