{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557119894629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557119894629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 10:48:14 2019 " "Processing started: Mon May  6 10:48:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557119894629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557119894629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digi_attempt2 -c DUT " "Command: quartus_sta Digi_attempt2 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557119894630 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557119894668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557119894745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557119894745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557119894809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557119894809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557119894885 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557119895953 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "91 " "The Timing Analyzer is analyzing 91 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1557119895994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557119896010 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557119896011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\] " "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557119896015 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:add_instance\|IR\[0\] final:add_instance\|IR\[0\] " "create_clock -period 1.000 -name final:add_instance\|IR\[0\] final:add_instance\|IR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557119896015 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:add_instance\|alu_control_dummy\[0\] final:add_instance\|alu_control_dummy\[0\] " "create_clock -period 1.000 -name final:add_instance\|alu_control_dummy\[0\] final:add_instance\|alu_control_dummy\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557119896015 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:add_instance\|fsm_state.s14 final:add_instance\|fsm_state.s14 " "create_clock -period 1.000 -name final:add_instance\|fsm_state.s14 final:add_instance\|fsm_state.s14" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557119896015 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:add_instance\|fsm_state.s0 final:add_instance\|fsm_state.s0 " "create_clock -period 1.000 -name final:add_instance\|fsm_state.s0 final:add_instance\|fsm_state.s0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557119896015 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:add_instance\|fsm_state.s11 final:add_instance\|fsm_state.s11 " "create_clock -period 1.000 -name final:add_instance\|fsm_state.s11 final:add_instance\|fsm_state.s11" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557119896015 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final:add_instance\|fsm_state.s1 final:add_instance\|fsm_state.s1 " "create_clock -period 1.000 -name final:add_instance\|fsm_state.s1 final:add_instance\|fsm_state.s1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557119896015 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557119896015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector75~5\|combout " "Node \"add_instance\|Selector75~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896017 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector75~5\|datad " "Node \"add_instance\|Selector75~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896017 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896017 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector76~5\|combout " "Node \"add_instance\|Selector76~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector76~5\|datad " "Node \"add_instance\|Selector76~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector77~5\|combout " "Node \"add_instance\|Selector77~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector77~5\|datad " "Node \"add_instance\|Selector77~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector78~5\|combout " "Node \"add_instance\|Selector78~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector78~5\|datad " "Node \"add_instance\|Selector78~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector79~4\|combout " "Node \"add_instance\|Selector79~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector79~4\|datac " "Node \"add_instance\|Selector79~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector80~5\|combout " "Node \"add_instance\|Selector80~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector80~5\|datac " "Node \"add_instance\|Selector80~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector81~5\|combout " "Node \"add_instance\|Selector81~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector81~5\|datad " "Node \"add_instance\|Selector81~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector82~5\|combout " "Node \"add_instance\|Selector82~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector82~5\|datad " "Node \"add_instance\|Selector82~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896018 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896018 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector83~5\|combout " "Node \"add_instance\|Selector83~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector83~5\|datad " "Node \"add_instance\|Selector83~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector84~4\|combout " "Node \"add_instance\|Selector84~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector84~4\|datac " "Node \"add_instance\|Selector84~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector85~4\|combout " "Node \"add_instance\|Selector85~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector85~4\|datad " "Node \"add_instance\|Selector85~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector86~4\|combout " "Node \"add_instance\|Selector86~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector86~4\|datac " "Node \"add_instance\|Selector86~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector87~4\|combout " "Node \"add_instance\|Selector87~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector87~4\|datad " "Node \"add_instance\|Selector87~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector88~5\|combout " "Node \"add_instance\|Selector88~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector88~5\|datad " "Node \"add_instance\|Selector88~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector89~5\|combout " "Node \"add_instance\|Selector89~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector89~5\|datad " "Node \"add_instance\|Selector89~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896019 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector90~5\|combout " "Node \"add_instance\|Selector90~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|Selector90~5\|datad " "Node \"add_instance\|Selector90~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557119896019 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557119896019 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557119896025 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1557119896045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557119896052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.527 " "Worst-case setup slack is -20.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.527           -2228.370 input_vector\[1\]  " "  -20.527           -2228.370 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.607            -225.234 final:add_instance\|alu_control_dummy\[0\]  " "  -18.607            -225.234 final:add_instance\|alu_control_dummy\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.310             -69.650 final:add_instance\|fsm_state.s14  " "   -8.310             -69.650 final:add_instance\|fsm_state.s14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.718             -19.474 final:add_instance\|IR\[0\]  " "   -7.718             -19.474 final:add_instance\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.454             -79.184 final:add_instance\|fsm_state.s0  " "   -7.454             -79.184 final:add_instance\|fsm_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.619            -184.915 final:add_instance\|fsm_state.s11  " "   -6.619            -184.915 final:add_instance\|fsm_state.s11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.967             -26.330 final:add_instance\|fsm_state.s1  " "   -4.967             -26.330 final:add_instance\|fsm_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557119896052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.438 " "Worst-case hold slack is -5.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.438             -59.400 final:add_instance\|alu_control_dummy\[0\]  " "   -5.438             -59.400 final:add_instance\|alu_control_dummy\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.956              -6.243 final:add_instance\|IR\[0\]  " "   -3.956              -6.243 final:add_instance\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.931             -88.721 final:add_instance\|fsm_state.s11  " "   -3.931             -88.721 final:add_instance\|fsm_state.s11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.914             -48.272 final:add_instance\|fsm_state.s14  " "   -3.914             -48.272 final:add_instance\|fsm_state.s14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.981              -2.871 input_vector\[1\]  " "   -1.981              -2.871 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.107              -1.107 final:add_instance\|fsm_state.s1  " "   -1.107              -1.107 final:add_instance\|fsm_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.291               0.000 final:add_instance\|fsm_state.s0  " "    3.291               0.000 final:add_instance\|fsm_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557119896057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557119896057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557119896058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 input_vector\[1\]  " "   -2.289              -2.289 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 final:add_instance\|IR\[0\]  " "    0.500               0.000 final:add_instance\|IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 final:add_instance\|alu_control_dummy\[0\]  " "    0.500               0.000 final:add_instance\|alu_control_dummy\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 final:add_instance\|fsm_state.s0  " "    0.500               0.000 final:add_instance\|fsm_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 final:add_instance\|fsm_state.s1  " "    0.500               0.000 final:add_instance\|fsm_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 final:add_instance\|fsm_state.s11  " "    0.500               0.000 final:add_instance\|fsm_state.s11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 final:add_instance\|fsm_state.s14  " "    0.500               0.000 final:add_instance\|fsm_state.s14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557119896059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557119896059 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1557119896115 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557119896130 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557119896131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 52 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557119896169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  6 10:48:16 2019 " "Processing ended: Mon May  6 10:48:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557119896169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557119896169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557119896169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557119896169 ""}
