$date
	Tue Nov 16 15:46:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module testbench $end
$var wire 1 + reset $end
$var wire 4 , pushSynth [3:0] $end
$var wire 4 - push [3:0] $end
$var wire 1 . popSynth $end
$var wire 1 / pop $end
$var wire 12 0 muxout [11:0] $end
$var wire 1 1 emptyFIFO $end
$var wire 1 2 clk $end
$var wire 4 3 almost_fullFIFO [3:0] $end
$scope module arbitroCond $end
$var wire 1 + reset $end
$var wire 12 4 muxout [11:0] $end
$var wire 1 1 emptyFIFO $end
$var wire 1 2 clk $end
$var wire 4 5 almost_fullFIFO [3:0] $end
$var reg 1 / pop $end
$var reg 4 6 push [3:0] $end
$upscope $end
$scope module arbitroSynth $end
$var wire 1 + reset $end
$var wire 4 7 push [3:0] $end
$var wire 1 . pop $end
$var wire 12 8 muxout [11:0] $end
$var wire 1 1 emptyFIFO $end
$var wire 1 2 clk $end
$var wire 4 9 almost_fullFIFO [3:0] $end
$var wire 1 : _08_ $end
$var wire 1 ; _07_ $end
$var wire 1 < _06_ $end
$var wire 1 = _05_ $end
$var wire 1 > _04_ $end
$var wire 1 ? _03_ $end
$var wire 1 @ _02_ $end
$var wire 1 A _01_ $end
$var wire 1 B _00_ $end
$scope module _09_ $end
$var wire 1 C A $end
$var wire 1 B Y $end
$upscope $end
$scope module _10_ $end
$var wire 1 D A $end
$var wire 1 A Y $end
$upscope $end
$scope module _11_ $end
$var wire 1 @ Y $end
$var wire 1 1 A $end
$upscope $end
$scope module _12_ $end
$var wire 1 E A $end
$var wire 1 F B $end
$var wire 1 ? Y $end
$upscope $end
$scope module _13_ $end
$var wire 1 @ A $end
$var wire 1 ? B $end
$var wire 1 > Y $end
$upscope $end
$scope module _14_ $end
$var wire 1 G A $end
$var wire 1 H B $end
$var wire 1 = Y $end
$upscope $end
$scope module _15_ $end
$var wire 1 = B $end
$var wire 1 < Y $end
$var wire 1 + A $end
$upscope $end
$scope module _16_ $end
$var wire 1 > A $end
$var wire 1 < B $end
$var wire 1 . Y $end
$upscope $end
$scope module _17_ $end
$var wire 1 A A $end
$var wire 1 . B $end
$var wire 1 ; Y $end
$upscope $end
$scope module _18_ $end
$var wire 1 I A $end
$var wire 1 ; B $end
$var wire 1 J Y $end
$upscope $end
$scope module _19_ $end
$var wire 1 K A $end
$var wire 1 . B $end
$var wire 1 : Y $end
$upscope $end
$scope module _20_ $end
$var wire 1 L A $end
$var wire 1 : B $end
$var wire 1 M Y $end
$upscope $end
$scope module _21_ $end
$var wire 1 B A $end
$var wire 1 ; B $end
$var wire 1 N Y $end
$upscope $end
$scope module _22_ $end
$var wire 1 B A $end
$var wire 1 : B $end
$var wire 1 O Y $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 1 / pop $end
$var wire 1 . popSynth $end
$var wire 4 P push [3:0] $end
$var wire 4 Q pushSynth [3:0] $end
$var reg 4 R almost_fullFIFO [3:0] $end
$var reg 1 2 clk $end
$var reg 1 1 emptyFIFO $end
$var reg 12 S muxout [11:0] $end
$var reg 1 + reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 S
b0 R
b0 Q
b0 P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
1B
1A
1@
1?
0>
1=
1<
1;
1:
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
02
01
b0 0
0/
0.
b0 -
b0 ,
0+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#1
12
#2
02
#3
b0 ,
b0 7
b0 Q
0J
1;
0.
1>
0<
0@
11
1+
12
#4
02
#5
12
#6
02
#7
12
#8
02
#9
12
#10
02
#11
12
#12
02
#13
12
#14
02
#15
12
#16
02
#17
b1 ,
b1 7
b1 Q
1J
0;
1.
0>
1@
b1 -
b1 6
b1 P
1/
b10010 0
b10010 4
b10010 8
b10010 S
01
12
#18
02
#19
0J
b10 ,
b10 7
b10 Q
1M
1;
0:
0A
1K
1D
b10 -
b10 6
b10 P
1/
b10001010110 0
b10001010110 4
b10001010110 8
b10001010110 S
12
#20
02
#21
1N
0;
0O
b100 ,
b100 7
b100 Q
0M
1:
1A
0B
1L
0K
1I
0D
1C
b100 -
b100 6
b100 P
1/
b100011010001 0
b100011010001 4
b100011010001 8
b100011010001 S
12
#22
02
#23
0N
b1000 ,
b1000 7
b1000 Q
1O
1;
0:
0A
1K
1D
b1000 -
b1000 6
b1000 P
1/
b110011011001 0
b110011011001 4
b110011011001 8
b110011011001 S
12
#24
02
#25
1J
0;
0O
b1 ,
b1 7
b1 Q
0M
1:
1A
1B
0L
0K
0I
0D
0C
b1 -
b1 6
b1 P
1/
b10010 0
b10010 4
b10010 8
b10010 S
12
#26
02
#27
0J
b10 ,
b10 7
b10 Q
1M
1;
0:
0A
1K
1D
b10 -
b10 6
b10 P
1/
b10001010110 0
b10001010110 4
b10001010110 8
b10001010110 S
12
#28
02
#29
1N
0;
0O
b100 ,
b100 7
b100 Q
0M
1:
1A
0B
1L
0K
1I
0D
1C
b100 -
b100 6
b100 P
1/
b100011010001 0
b100011010001 4
b100011010001 8
b100011010001 S
12
#30
02
#31
0N
b1000 ,
b1000 7
b1000 Q
1O
1;
0:
0A
1K
1D
b1000 -
b1000 6
b1000 P
1/
b110011011001 0
b110011011001 4
b110011011001 8
b110011011001 S
12
#32
02
#33
12
#34
02
#35
b0 ,
b0 7
b0 Q
0O
1:
0.
1>
0?
1F
b0 -
b0 6
b0 P
0/
b1000 3
b1000 5
b1000 9
b1000 R
12
#36
02
#37
1<
0=
1H
b1100 3
b1100 5
b1100 9
b1100 R
12
#38
02
#39
1G
b1110 3
b1110 5
b1110 9
b1110 R
12
#40
02
#41
12
#42
02
#43
12
#44
02
#45
12
#46
02
#47
12
#48
02
#49
12
