// Seed: 3087434455
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output uwire id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5
);
  assign id_2 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri id_3
    , id_19,
    inout wand id_4,
    input supply1 id_5,
    input wand id_6,
    input wire id_7,
    input supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    output supply1 id_11,
    input supply0 id_12,
    input wor id_13
    , id_20,
    input tri1 id_14,
    input wire id_15,
    input wand id_16,
    output wand id_17
);
  wire id_21;
  always assume (1);
  module_0(
      id_2, id_15, id_4, id_8, id_2, id_3
  );
endmodule
