/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "./test.v:1" *)
module nios_system_sram_addr(address, chipselect, clk, reset_n, write_n, writedata, out_port, readdata);
  (* src = "./test.v:18" *)
  wire [10:0] _00_;
  (* src = "./test.v:17" *)
  wire _01_;
  (* src = "./test.v:20" *)
  wire _02_;
  (* src = "./test.v:22" *)
  wire _03_;
  (* src = "./test.v:22" *)
  wire _04_;
  (* src = "./test.v:22" *)
  wire _05_;
  (* src = "./test.v:22" *)
  wire _06_;
  wire [10:0] _07_;
  (* src = "./test.v:5" *)
  input [1:0] address;
  (* src = "./test.v:6" *)
  input chipselect;
  (* src = "./test.v:7" *)
  input clk;
  (* src = "./test.v:11" *)
  wire clk_en;
  (* src = "./test.v:12" *)
  reg [10:0] data_out;
  (* src = "./test.v:3" *)
  output [10:0] out_port;
  (* src = "./test.v:14" *)
  wire [10:0] read_mux_out;
  (* src = "./test.v:4" *)
  output [31:0] readdata;
  (* src = "./test.v:8" *)
  input reset_n;
  (* src = "./test.v:9" *)
  input write_n;
  (* src = "./test.v:10" *)
  input [31:0] writedata;
  assign read_mux_out = { _01_, _01_, _01_, _01_, _01_, _01_, _01_, _01_, _01_, _01_, _01_ } & (* src = "./test.v:17" *) data_out;
  assign _01_ = address == (* src = "./test.v:17" *) 32'd0;
  assign _02_ = reset_n == (* src = "./test.v:20" *) 32'd0;
  assign _03_ = address == (* src = "./test.v:22" *) 32'd0;
  assign _04_ = chipselect && (* src = "./test.v:22" *) _06_;
  assign _05_ = _04_ && (* src = "./test.v:22" *) _03_;
  assign _06_ = ~ (* src = "./test.v:22" *) write_n;
  assign readdata = 32'd0 | (* src = "./test.v:25" *) read_mux_out;
  always @(posedge clk)
      data_out <= _00_;
  assign _07_ = _05_ ? (* src = "./test.v:22" *) writedata[10:0] : data_out;
  assign _00_ = _02_ ? (* full_case = 32'd1 *) (* src = "./test.v:20" *) 11'h000 : _07_;
  assign clk_en = 1'h1;
  assign out_port = data_out;
endmodule
