// Seed: 162614848
module module_0 #(
    parameter id_4 = 32'd33,
    parameter id_6 = 32'd13
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  assign module_1.id_13 = 0;
  inout wor id_1;
  assign id_1 = id_3;
  wire _id_4;
  wire id_5;
  localparam id_6 = -1 - 1;
  logic id_7, id_8;
  assign id_1 = id_6 == 1 ? 1 - {~id_8, -1'b0} : -1;
  logic [id_6 : id_4] id_9;
  ;
  assign id_7 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input wire id_2,
    input tri id_3,
    output wor id_4,
    output tri1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wor id_10,
    input wand id_11,
    output tri0 id_12,
    input wire id_13,
    input wor id_14,
    output wor id_15,
    input supply0 id_16,
    input tri0 id_17,
    output tri0 id_18,
    input wand id_19,
    input tri1 id_20,
    input wand id_21,
    input tri0 id_22,
    output wand id_23
);
  assign id_8 = -1;
  assign id_8 = id_2;
  wire id_25;
  ;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25
  );
  always @(-1 or posedge 1'h0) #1;
endmodule
