$date
  Mon Mar 24 17:45:42 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 3 ! s1_sim[2:0] $end
$var reg 1 " reset_sim $end
$var reg 1 # cpt_sim $end
$var reg 1 $ clock_sim $end
$comment r_sm_test is not handled $end
$var reg 1 % reset_automate $end
$scope module mycomponentsynthcomb01undertest $end
$var reg 1 & reset $end
$var reg 1 ' cpt $end
$var reg 1 ( clock $end
$var reg 3 ) s1[2:0] $end
$var reg 3 * mycompteur[2:0] $end
$upscope $end
$enddefinitions $end
#0
b000 !
1"
1#
0$
1%
1&
1'
0(
b000 )
b000 *
#50000000000
1$
1(
#100000000000
0"
0$
0%
0&
0(
#150000000000
b001 !
1$
1(
b001 )
b001 *
#200000000000
0$
0(
#250000000000
b010 !
1$
1(
b010 )
b010 *
#300000000000
0$
0(
#350000000000
b011 !
1$
1(
b011 )
b011 *
#400000000000
0$
0(
#450000000000
b100 !
1$
1(
b100 )
b100 *
#500000000000
0$
0(
#550000000000
b101 !
1$
1(
b101 )
b101 *
#600000000000
0$
0(
#650000000000
b110 !
1$
1(
b110 )
b110 *
#700000000000
0$
0(
#750000000000
b111 !
1$
1(
b111 )
b111 *
#800000000000
b000 !
1"
0#
0$
1&
0'
0(
b000 )
b000 *
#850000000000
1$
1(
#900000000000
0"
0$
0&
0(
#950000000000
b111 !
1$
1(
b111 )
b111 *
#1000000000000
0$
0(
#1050000000000
b110 !
1$
1(
b110 )
b110 *
#1100000000000
0$
0(
#1150000000000
b101 !
1$
1(
b101 )
b101 *
#1200000000000
0$
0(
#1250000000000
b100 !
1$
1(
b100 )
b100 *
#1300000000000
0$
0(
#1350000000000
b011 !
1$
1(
b011 )
b011 *
#1400000000000
0$
0(
#1450000000000
b010 !
1$
1(
b010 )
b010 *
#1500000000000
0$
0(
#1550000000000
b001 !
1$
1(
b001 )
b001 *
#1600000000000
0$
0(
#1650000000000
b000 !
1$
1(
b000 )
b000 *
#1700000000000
1"
1#
0$
1&
1'
0(
#1750000000000
1$
1(
#1800000000000
0$
0(
#1850000000000
1$
1(
#1900000000000
0$
0(
#1950000000000
1$
1(
#2000000000000
0$
0(
#2050000000000
1$
1(
#2100000000000
0$
0(
#2150000000000
1$
1(
#2200000000000
