{
    "always/always_asterisk_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/always_asterisk_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "always_asterisk_event_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14.7,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "always/always_asterisk_event/no_arch": {
        "test_name": "always/always_asterisk_event/no_arch",
        "generated_blif": "always_asterisk_event_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 2.9,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "always/always_clk/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/always_clk/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "always_clk_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 14.6,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "always/always_clk/no_arch": {
        "test_name": "always/always_clk/no_arch",
        "generated_blif": "always_clk_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 2.8,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "always/always_lone_asterisk/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/always_lone_asterisk/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "always_lone_asterisk_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14.2,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "always/always_lone_asterisk/no_arch": {
        "test_name": "always/always_lone_asterisk/no_arch",
        "generated_blif": "always_lone_asterisk_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 2.9,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "always/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "always_or_event_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "always/always_or_event/no_arch": {
        "test_name": "always/always_or_event/no_arch",
        "generated_blif": "always_or_event_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 3.1,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "always/case_default/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/case_default/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "case_default_generated.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 27.3,
        "simulation_time(ms)": 13.5,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 3,
        "logic element": 38,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 8,
        "Estimated LUTs": 38,
        "Total Node": 38
    },
    "always/case_default/no_arch": {
        "test_name": "always/case_default/no_arch",
        "generated_blif": "case_default_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 15.6,
        "simulation_time(ms)": 13.6,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 3,
        "logic element": 38,
        "Longest Path": 9,
        "Average Path": 8,
        "Estimated LUTs": 38,
        "Total Node": 38
    },
    "always/posedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "always/posedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "posedge_generated.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "always/posedge/no_arch": {
        "test_name": "always/posedge/no_arch",
        "generated_blif": "posedge_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 2.7,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
