<stg><name>IGCN_Pipeline_VITIS_LOOP_12_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:1 %trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="6">
<![CDATA[
for.inc:1 %i_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:3 %icmp_ln12 = icmp_eq  i32 %i_cast, i32 %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:4 %add_ln12 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc10.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:0 %i_cast1 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:2 %testarr_addr = getelementptr i31 %testarr, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="testarr_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="31" op_1_bw="6">
<![CDATA[
for.inc.split:3 %store_ln13 = store i31 %trunc_ln_read, i6 %testarr_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln12 = store i6 %add_ln12, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln12 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.inc10.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="size" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size"/></StgValue>
</port>
<port id="29" name="testarr" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="testarr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="30" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="32" from="StgValue_31" to="i" fromId="31" toId="4">
</dataflow>
<dataflow id="34" from="_ssdm_op_Read.ap_auto.i31" to="trunc_ln_read" fromId="33" toId="5">
</dataflow>
<dataflow id="35" from="trunc_ln" to="trunc_ln_read" fromId="30" toId="5">
</dataflow>
<dataflow id="37" from="_ssdm_op_Read.ap_auto.i32" to="size_read" fromId="36" toId="6">
</dataflow>
<dataflow id="38" from="size" to="size_read" fromId="28" toId="6">
</dataflow>
<dataflow id="40" from="StgValue_39" to="store_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="41" from="i" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="42" from="i" to="i_2" fromId="4" toId="9">
</dataflow>
<dataflow id="43" from="i_2" to="i_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="44" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="50" from="StgValue_31" to="specpipeline_ln0" fromId="31" toId="11">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="53" from="p_str" to="specpipeline_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="i_cast" to="icmp_ln12" fromId="10" toId="12">
</dataflow>
<dataflow id="55" from="size_read" to="icmp_ln12" fromId="6" toId="12">
</dataflow>
<dataflow id="56" from="i_2" to="add_ln12" fromId="9" toId="13">
</dataflow>
<dataflow id="58" from="StgValue_57" to="add_ln12" fromId="57" toId="13">
</dataflow>
<dataflow id="59" from="icmp_ln12" to="br_ln12" fromId="12" toId="14">
</dataflow>
<dataflow id="60" from="i_2" to="i_cast1" fromId="9" toId="15">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="61" toId="16">
</dataflow>
<dataflow id="64" from="empty_5" to="specloopname_ln12" fromId="63" toId="16">
</dataflow>
<dataflow id="65" from="testarr" to="testarr_addr" fromId="29" toId="17">
</dataflow>
<dataflow id="67" from="StgValue_66" to="testarr_addr" fromId="66" toId="17">
</dataflow>
<dataflow id="68" from="i_cast1" to="testarr_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="69" from="trunc_ln_read" to="store_ln13" fromId="5" toId="18">
</dataflow>
<dataflow id="70" from="testarr_addr" to="store_ln13" fromId="17" toId="18">
</dataflow>
<dataflow id="71" from="add_ln12" to="store_ln12" fromId="13" toId="19">
</dataflow>
<dataflow id="72" from="i" to="store_ln12" fromId="4" toId="19">
</dataflow>
<dataflow id="73" from="icmp_ln12" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
