Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:38:25 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : mkSMAdapter4B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.140ns  (arrival time - required time)
  Source:                 thisMesg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.813%)  route 0.093ns (48.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y150        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDSE (Prop_fdse_C_Q)         0.100     1.742    thisMesg_reg[18]/Q
    SLICE_X12Y149        net (fo=4, unset)            0.093     1.835    thisMesg[18]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X12Y149        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X12Y149        FDSE (Hold_fdse_C_D)         0.067     1.975    lastMesg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.101ns  (arrival time - required time)
  Source:                 thisMesg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.261%)  route 0.103ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y150        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDSE (Prop_fdse_C_Q)         0.100     1.742    thisMesg_reg[21]/Q
    SLICE_X10Y148        net (fo=4, unset)            0.103     1.845    thisMesg[21]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y148        net (fo=851, unset)          0.863     2.157    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.909    
    SLICE_X10Y148        FDSE (Hold_fdse_C_D)         0.037     1.946    lastMesg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 wmi_reqF_c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.589%)  route 0.112ns (43.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y156         net (fo=851, unset)          0.617     1.671    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.118     1.789    wmi_reqF_c_r_reg[0]/Q
    SLICE_X6Y149         net (fo=37, unset)           0.112     1.901    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[0]
    SLICE_X6Y149         LUT6 (Prop_lut6_I3_O)        0.028     1.929    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[29]_i_1/O
    SLICE_X6Y149         net (fo=1, routed)           0.000     1.929    wmi_reqF_q_0__D_IN[29]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y149         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.087     2.026    wmi_reqF_q_0_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 thisMesg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.140%)  route 0.096ns (44.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y150        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDSE (Prop_fdse_C_Q)         0.118     1.760    thisMesg_reg[2]/Q
    SLICE_X10Y147        net (fo=5, unset)            0.096     1.856    thisMesg[2]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y147        net (fo=851, unset)          0.863     2.157    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.909    
    SLICE_X10Y147        FDSE (Hold_fdse_C_D)         0.040     1.949    lastMesg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 thisMesg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.630%)  route 0.098ns (45.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y150        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDSE (Prop_fdse_C_Q)         0.118     1.760    thisMesg_reg[23]/Q
    SLICE_X15Y149        net (fo=4, unset)            0.098     1.858    thisMesg[23]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X15Y149        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X15Y149        FDSE (Hold_fdse_C_D)         0.043     1.951    lastMesg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.084ns  (arrival time - required time)
  Source:                 thisMesg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.843%)  route 0.123ns (55.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y151        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.742    thisMesg_reg[15]/Q
    SLICE_X10Y147        net (fo=3, unset)            0.123     1.865    thisMesg[15]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y147        net (fo=851, unset)          0.863     2.157    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.909    
    SLICE_X10Y147        FDSE (Hold_fdse_C_D)         0.040     1.949    lastMesg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 mesgLengthSoFar_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.059%)  route 0.144ns (52.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y154         net (fo=851, unset)          0.619     1.673    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.100     1.773    mesgLengthSoFar_reg[3]/Q
    SLICE_X6Y147         net (fo=4, unset)            0.144     1.917    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I62[3]
    SLICE_X6Y147         LUT6 (Prop_lut6_I1_O)        0.028     1.945    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[17]_i_1/O
    SLICE_X6Y147         net (fo=1, routed)           0.000     1.945    n_337_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y147         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X6Y147         FDSE (Hold_fdse_C_D)         0.087     2.026    wmi_reqF_q_1_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 thisMesg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.860%)  route 0.128ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y151        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.742    thisMesg_reg[22]/Q
    SLICE_X15Y149        net (fo=4, unset)            0.128     1.870    thisMesg[22]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X15Y149        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X15Y149        FDSE (Hold_fdse_C_D)         0.041     1.949    lastMesg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 wmi_reqF_q_1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.613%)  route 0.120ns (48.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y150         net (fo=851, unset)          0.618     1.672    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDSE (Prop_fdse_C_Q)         0.100     1.772    wmi_reqF_q_1_reg[1]/Q
    SLICE_X7Y149         net (fo=1, unset)            0.120     1.892    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I74[1]
    SLICE_X7Y149         LUT6 (Prop_lut6_I0_O)        0.028     1.920    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[1]_i_1/O
    SLICE_X7Y149         net (fo=1, routed)           0.000     1.920    wmi_reqF_q_0__D_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y149         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X7Y149         FDSE (Hold_fdse_C_D)         0.060     1.999    wmi_reqF_q_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.078ns  (arrival time - required time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.424%)  route 0.181ns (58.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y160         net (fo=851, unset)          0.585     1.639    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.100     1.739    fabWordsCurReq_reg[5]/Q
    SLICE_X6Y149         net (fo=6, unset)            0.181     1.920    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I81[2]
    SLICE_X6Y149         LUT6 (Prop_lut6_I3_O)        0.028     1.948    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[5]_i_1/O
    SLICE_X6Y149         net (fo=1, routed)           0.000     1.948    wmi_reqF_q_0__D_IN[5]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y149         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X6Y149         FDSE (Hold_fdse_C_D)         0.087     2.026    wmi_reqF_q_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 wmi_reqF_q_1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.230%)  route 0.155ns (54.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y155         net (fo=851, unset)          0.587     1.641    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDSE (Prop_fdse_C_Q)         0.100     1.741    wmi_reqF_q_1_reg[3]/Q
    SLICE_X7Y149         net (fo=1, unset)            0.155     1.896    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I74[3]
    SLICE_X7Y149         LUT6 (Prop_lut6_I0_O)        0.028     1.924    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[3]_i_1/O
    SLICE_X7Y149         net (fo=1, routed)           0.000     1.924    wmi_reqF_q_0__D_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y149         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X7Y149         FDSE (Hold_fdse_C_D)         0.061     2.000    wmi_reqF_q_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 thisMesg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.860%)  route 0.128ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y151        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.742    thisMesg_reg[12]/Q
    SLICE_X11Y146        net (fo=5, unset)            0.128     1.870    thisMesg[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y146        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X11Y146        FDSE (Hold_fdse_C_D)         0.038     1.946    lastMesg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 thisMesg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.860%)  route 0.128ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y150        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.100     1.742    thisMesg_reg[0]/Q
    SLICE_X10Y146        net (fo=3, unset)            0.128     1.870    thisMesg[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y146        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X10Y146        FDRE (Hold_fdre_C_D)         0.037     1.945    lastMesg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 wsiM_trafficSticky_reg/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wsiM_statusR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.082%)  route 0.113ns (48.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X18Y153        net (fo=851, unset)          0.586     1.640    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y153        FDRE (Prop_fdre_C_Q)         0.118     1.758    wsiM_trafficSticky_reg/Q
    SLICE_X18Y148        net (fo=2, unset)            0.113     1.871    wsiM_trafficSticky
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X18Y148        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X18Y148        FDRE (Hold_fdre_C_D)         0.037     1.945    wsiM_statusR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 thisMesg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.082%)  route 0.113ns (48.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y152        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDSE (Prop_fdse_C_Q)         0.118     1.760    thisMesg_reg[13]/Q
    SLICE_X10Y147        net (fo=4, unset)            0.113     1.873    thisMesg[13]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y147        net (fo=851, unset)          0.863     2.157    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.909    
    SLICE_X10Y147        FDSE (Hold_fdse_C_D)         0.037     1.946    lastMesg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 thisMesg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.213%)  route 0.117ns (49.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y154        net (fo=851, unset)          0.587     1.641    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDSE (Prop_fdse_C_Q)         0.118     1.759    thisMesg_reg[10]/Q
    SLICE_X11Y146        net (fo=5, unset)            0.117     1.876    thisMesg[10]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y146        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X11Y146        FDSE (Hold_fdse_C_D)         0.040     1.948    lastMesg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 thisMesg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.082%)  route 0.113ns (48.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=851, unset)          0.587     1.641    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDSE (Prop_fdse_C_Q)         0.118     1.759    thisMesg_reg[4]/Q
    SLICE_X12Y146        net (fo=5, unset)            0.113     1.872    thisMesg[4]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X12Y146        net (fo=851, unset)          0.861     2.155    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.907    
    SLICE_X12Y146        FDSE (Hold_fdse_C_D)         0.037     1.944    lastMesg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 wmi_reqF_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.138%)  route 0.162ns (55.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y156         net (fo=851, unset)          0.587     1.641    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.100     1.741    wmi_reqF_c_r_reg[1]/Q
    SLICE_X7Y149         net (fo=40, unset)           0.162     1.903    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[1]
    SLICE_X7Y149         LUT5 (Prop_lut5_I3_O)        0.028     1.931    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[28]_i_1/O
    SLICE_X7Y149         net (fo=1, routed)           0.000     1.931    wmi_reqF_q_0__D_IN[28]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y149         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X7Y149         FDRE (Hold_fdre_C_D)         0.061     2.000    wmi_reqF_q_0_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 thisMesg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.963%)  route 0.123ns (51.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y150        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDSE (Prop_fdse_C_Q)         0.118     1.760    thisMesg_reg[3]/Q
    SLICE_X10Y146        net (fo=4, unset)            0.123     1.883    thisMesg[3]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y146        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X10Y146        FDSE (Hold_fdse_C_D)         0.040     1.948    lastMesg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 thisMesg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.213%)  route 0.117ns (49.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y154        net (fo=851, unset)          0.587     1.641    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDSE (Prop_fdse_C_Q)         0.118     1.759    thisMesg_reg[11]/Q
    SLICE_X10Y146        net (fo=5, unset)            0.117     1.876    thisMesg[11]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y146        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X10Y146        FDSE (Hold_fdse_C_D)         0.032     1.940    lastMesg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 thisMesg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.322%)  route 0.142ns (58.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y151        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.742    thisMesg_reg[17]/Q
    SLICE_X15Y149        net (fo=4, unset)            0.142     1.884    thisMesg[17]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X15Y149        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X15Y149        FDSE (Hold_fdse_C_D)         0.040     1.948    lastMesg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 mesgLengthSoFar_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.120%)  route 0.138ns (51.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y154         net (fo=851, unset)          0.619     1.673    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.100     1.773    mesgLengthSoFar_reg[1]/Q
    SLICE_X3Y146         net (fo=4, unset)            0.138     1.911    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I62[1]
    SLICE_X3Y146         LUT6 (Prop_lut6_I1_O)        0.028     1.939    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[15]_i_1/O
    SLICE_X3Y146         net (fo=1, routed)           0.000     1.939    n_339_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y146         net (fo=851, unset)          0.894     2.188    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.940    
    SLICE_X3Y146         FDSE (Hold_fdse_C_D)         0.060     2.000    wmi_reqF_q_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 wmi_reqF_c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.676%)  route 0.126ns (46.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y156         net (fo=851, unset)          0.617     1.671    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y156         FDRE (Prop_fdre_C_Q)         0.118     1.789    wmi_reqF_c_r_reg[0]/Q
    SLICE_X7Y149         net (fo=37, unset)           0.126     1.915    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[0]
    SLICE_X7Y149         LUT4 (Prop_lut4_I2_O)        0.028     1.943    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[31]_i_2/O
    SLICE_X7Y149         net (fo=1, routed)           0.000     1.943    wmi_reqF_q_0__D_IN[31]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y149         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X7Y149         FDRE (Hold_fdre_C_D)         0.060     1.999    wmi_reqF_q_0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 fabWordsCurReq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.976%)  route 0.186ns (56.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X8Y161         net (fo=851, unset)          0.585     1.639    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y161         FDRE (Prop_fdre_C_Q)         0.118     1.757    fabWordsCurReq_reg[9]/Q
    SLICE_X6Y149         net (fo=6, unset)            0.186     1.943    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I81[6]
    SLICE_X6Y149         LUT6 (Prop_lut6_I3_O)        0.028     1.971    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[9]_i_1/O
    SLICE_X6Y149         net (fo=1, routed)           0.000     1.971    wmi_reqF_q_0__D_IN[9]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y149         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X6Y149         FDSE (Hold_fdse_C_D)         0.087     2.026    wmi_reqF_q_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 thisMesg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (47.012%)  route 0.133ns (52.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y152        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.118     1.760    thisMesg_reg[16]/Q
    SLICE_X17Y149        net (fo=4, unset)            0.133     1.893    thisMesg[16]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X17Y149        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X17Y149        FDRE (Hold_fdre_C_D)         0.040     1.948    lastMesg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 mesgLengthSoFar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.667%)  route 0.172ns (57.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=851, unset)          0.619     1.673    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDRE (Prop_fdre_C_Q)         0.100     1.773    mesgLengthSoFar_reg[7]/Q
    SLICE_X6Y147         net (fo=4, unset)            0.172     1.945    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I62[7]
    SLICE_X6Y147         LUT6 (Prop_lut6_I1_O)        0.028     1.973    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[21]_i_1/O
    SLICE_X6Y147         net (fo=1, routed)           0.000     1.973    n_333_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X6Y147         net (fo=851, unset)          0.893     2.187    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.939    
    SLICE_X6Y147         FDSE (Hold_fdse_C_D)         0.087     2.026    wmi_reqF_q_1_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 thisMesg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.062%)  route 0.156ns (60.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X11Y150        net (fo=851, unset)          0.588     1.642    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDSE (Prop_fdse_C_Q)         0.100     1.742    thisMesg_reg[9]/Q
    SLICE_X12Y146        net (fo=4, unset)            0.156     1.898    thisMesg[9]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X12Y146        net (fo=851, unset)          0.861     2.155    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.907    
    SLICE_X12Y146        FDSE (Hold_fdse_C_D)         0.040     1.947    lastMesg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.047ns  (arrival time - required time)
  Source:                 thisMesg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.736%)  route 0.140ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X10Y154        net (fo=851, unset)          0.587     1.641    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDSE (Prop_fdse_C_Q)         0.118     1.759    thisMesg_reg[20]/Q
    SLICE_X15Y149        net (fo=4, unset)            0.140     1.899    thisMesg[20]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X15Y149        net (fo=851, unset)          0.862     2.156    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.908    
    SLICE_X15Y149        FDSE (Hold_fdse_C_D)         0.038     1.946    lastMesg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.047ns  (arrival time - required time)
  Source:                 fabWordsCurReq_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.427%)  route 0.214ns (62.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y160         net (fo=851, unset)          0.585     1.639    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.100     1.739    fabWordsCurReq_reg[7]/Q
    SLICE_X2Y148         net (fo=6, unset)            0.214     1.953    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/I81[4]
    SLICE_X2Y148         LUT6 (Prop_lut6_I2_O)        0.028     1.981    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[7]_i_1/O
    SLICE_X2Y148         net (fo=1, routed)           0.000     1.981    n_346_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X2Y148         net (fo=851, unset)          0.895     2.189    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.941    
    SLICE_X2Y148         FDSE (Hold_fdse_C_D)         0.087     2.028    wmi_reqF_q_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.046ns  (arrival time - required time)
  Source:                 mesgReqAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_1_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.497%)  route 0.168ns (53.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.899     1.028    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X8Y153         net (fo=851, unset)          0.587     1.641    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.118     1.759    mesgReqAddr_reg[1]/Q
    SLICE_X0Y147         net (fo=3, unset)            0.168     1.927    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/out[0]
    SLICE_X0Y147         LUT6 (Prop_lut6_I0_O)        0.028     1.955    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[13]_i_1/O
    SLICE_X0Y147         net (fo=1, routed)           0.000     1.955    n_341_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            0.968     1.264    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.294    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X0Y147         net (fo=851, unset)          0.895     2.189    wciS0_Clk_IBUF_BUFG
                         clock pessimism             -0.247     1.941    
    SLICE_X0Y147         FDSE (Hold_fdse_C_D)         0.060     2.001    wmi_reqF_q_1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                 -0.046    




