# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831210

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 2816  
				add                 sp, sp, t1
i0000000000:	li                  x23, 10   
				la                  sp, begin_signature
				li                  t1, 5336  
				add                 sp, sp, t1
i0000000001:	lw                  a2, 76(sp)          
i0000000002:	addi                sp, sp, -512
i0000000003:	fence                         
i0000000004:	subw                a3, a3, a4
i0000000005:	remw                s10, gp, a4
i0000000006:	lui                 a3, 29    
i0000000007:	subw                a5, a5, a0
i0000000008:	srlw                a1, a5, a2
i0000000009:	sh                  s1, -138(sp)        
i000000000a:	xor                 a1, a1, a3
i000000000b:	divw                a3, a3, s10
i000000000c:	srli                a4, a4, 18
i000000000d:	sraiw               s11, s9, 29
i000000000e:	xor                 a3, a5, a3
i000000000f:	addi                a2, a2, -2
i0000000010:	lhu                 a4, -1126(sp)       
i0000000011:	sd                  t0, 768(sp)         
i0000000012:	remuw               t2, t4, zero
i0000000013:	divu                a4, s10, s1
i0000000014:	sub                 zero, a1, a3
i0000000015:	addi                sp, sp, 224
				la                  sp, begin_signature
				li                  t1, 4448  
				add                 sp, sp, t1
i0000000016:	sw                  a1, 56(sp)          
i0000000017:	mulw                a4, a0, s4
i0000000018:	sraw                a3, t5, t2
i0000000019:	ld                  a4, 24(sp)          
i000000001a:	ld                  a6, -1416(sp)       
i000000001b:	srai                a5, a5, 9 
i000000001c:	or                  a0, a0, s0
i000000001d:	addw                a0, a0, a3
i000000001e:	mul                 t1, a1, a4
i000000001f:	ld                  a4, 24(sp)          
i0000000020:	remw                a1, a2, a4
i0000000021:	srai                s0, s0, 24
i0000000022:	srai                a0, a0, 18
i0000000023:	remu                t3, t1, s6
i0000000024:	lw                  a5, 24(sp)          
i0000000025:	sd                  t0, -1832(sp)       
				la                  sp, begin_signature
				li                  t1, 4968  
				add                 sp, sp, t1
i0000000026:	sd                  a3, 48(sp)          
				la                  sp, begin_signature
				li                  t1, 11784 
				add                 sp, sp, t1
i0000000027:	sw                  a3, 52(sp)          
i0000000028:	ld                  a6, 224(sp)         
				li                  x24, 12   
				addi                x23, x23, 1
				lwu                 s5, -1676(sp)       
				sb                  s3, -1657(sp)       
				slli                s1, a6, 35
				addi                s0, sp, 496
				or                  s9, a5, a5
				fence                         
				srai                s0, s0, 12
	
b0000000029:
				pre_branch_macro                        
				bge                 x24, x23, i000000001e
				post_branch_macro                       
	
				sd                  tp, 1080(sp)        
				mulw                s0, s0, s0
				fence                         
				sw                  t4, 64(sp)          
				remw                a5, s0, a4
				srai                s0, s0, 12
				fence.i                       
				li                  x23, 10   
i0000000029:	addi                s0, sp, 192
i000000002a:	srai                a4, a4, 18
i000000002b:	sltiu               a0, t1, 1127
i000000002c:	mulhu               t1, zero, s11
i000000002d:	srai                a0, a0, 15
i000000002e:	lbu                 a3, -1507(sp)       
i000000002f:	srai                a2, a2, 9 
i0000000030:	srli                a1, a1, 15
i0000000031:	xor                 s0, s0, a0
i0000000032:	fence.i                       
i0000000033:	srli                a0, a0, 7 
i0000000034:	addi                a4, zero, 3
i0000000035:	div                 s5, s9, t6
i0000000036:	srai                a0, a0, 5 
i0000000037:	addi                s10, s5, 446
i0000000038:	srai                a5, a5, 4 
i0000000039:	fence                         
i000000003a:	divuw               a4, t4, s3
i000000003b:	mulhsu              a0, a3, a0
				la                  sp, begin_signature
				li                  t1, 5136  
				add                 sp, sp, t1
i000000003c:	lhu                 a4, -1992(sp)       
i000000003d:	fence                         
i000000003e:	mulw                a0, a1, a7
i000000003f:	sd                  a3, 112(sp)         
i0000000040:	lw                  a2, 56(sp)          
i0000000041:	fence.i                       
i0000000042:	fence.i                       
i0000000043:	lhu                 s9, -574(sp)        
i0000000044:	lb                  a0, 1587(sp)        
i0000000045:	fence                         
i0000000046:	divu                t4, t4, a1
i0000000047:	addi                a1, sp, 416
i0000000048:	srlw                t3, s1, t0
i0000000049:	lhu                 a7, -1056(sp)       
				la                  sp, begin_signature
				li                  t1, 2624  
				add                 sp, sp, t1
i000000004a:	lw                  a4, 2028(sp)        
i000000004b:	sw                  t0, -652(sp)        
i000000004c:	addi                s1, sp, 320
i000000004d:	lwu                 a0, 460(sp)         
i000000004e:	addw                a3, a3, a5
i000000004f:	lui                 a1, 412309
i0000000050:	lwu                 s2, -1356(sp)       
				sraiw               s1, a5, 18
				divu                t6, a5, a4
				lw                  s0, 2020(sp)        
				addi                s11, zero, -27
				lw                  t6, -1220(sp)       
				sd                  s10, 120(sp)        
				sub                 a5, a5, s1
	
b0000000051:
				la                  x21, i0000000058    
				jalr                x1, x21, 0          
	
				sd                  s1, 32(sp)          
				srli                a5, a5, 9 
				sw                  s0, 52(sp)          
				addw                t3, s9, t3
				lwu                 s11, 396(sp)        
				add                 zero, zero, a5
				slt                 a5, t6, gp
i0000000051:	slliw               a1, t2, 6 
i0000000052:	sd                  a3, -232(sp)        
i0000000053:	subw                a3, a5, s6
i0000000054:	sw                  a4, -796(sp)        
				la                  sp, begin_signature
				li                  t1, 10568 
				add                 sp, sp, t1
i0000000055:	ld                  s6, -56(sp)         
i0000000056:	divw                a1, s11, t3
i0000000057:	lui                 t2, 9     
i0000000058:	addiw               a1, a1, -29
i0000000059:	fence                         
i000000005a:	addiw               s1, t4, 1393
i000000005b:	sd                  t0, 64(sp)          
i000000005c:	lw                  a0, 16(sp)          
i000000005d:	slli                a1, s5, 1 
i000000005e:	addw                a5, a5, a1
i000000005f:	srli                a3, a3, 1 
i0000000060:	subw                a3, a3, a4
				la                  sp, begin_signature
				li                  t1, 2800  
				add                 sp, sp, t1
i0000000061:	sd                  t0, -288(sp)        
i0000000062:	addw                a4, a4, a5
i0000000063:	lwu                 a1, -1108(sp)       
i0000000064:	sub                 a4, a4, s0
i0000000065:	fence.i                       
i0000000066:	addi                sp, sp, -288
i0000000067:	andi                a1, a1, -18
				la                  sp, begin_signature
				li                  t1, 7592  
				add                 sp, sp, t1
i0000000068:	lbu                 t3, 578(sp)         
i0000000069:	srai                s1, s1, 12
i000000006a:	rem                 a4, a1, a0
i000000006b:	mulw                a1, a7, s11
i000000006c:	sw                  a1, 92(sp)          
i000000006d:	srli                a5, a5, 8 
i000000006e:	ld                  a5, 0(sp)           
i000000006f:	fence                         
i0000000070:	addw                zero, t1, s9
i0000000071:	divu                s3, a7, t5
i0000000072:	fence                         
i0000000073:	srai                a5, a5, 11
i0000000074:	srai                a1, a1, 18
i0000000075:	divu                a3, a6, a6
i0000000076:	srai                a1, a1, 7 
i0000000077:	srai                a3, a3, 3 
i0000000078:	addiw               a2, a3, 1331
				li                  x22, 12   
				addi                x23, x23, 1
				srli                s1, s1, 14
				addiw               a4, a4, 1337
				xori                a5, a6, -269
				srli                s0, s0, 3 
				addi                sp, sp, 240
				fence.i                       
				subw                s0, s0, a5
	
b0000000079:
				beq                 x23, x22, 1f        
				la                  x22, i0000000073    
				jalr                x0, x22, 0          
				1: li x23, 10                           
	
				srai                s1, s1, 14
				sd                  s1, 784(sp)         
				addi                a4, zero, -17
				addw                a5, a5, a4
				mulhsu              a4, a4, s0
				addi                sp, sp, 256
				sh                  a5, -1336(sp)       
				la                  sp, begin_signature
				li                  t1, 7072  
				add                 sp, sp, t1
i0000000079:	lw                  s8, 52(sp)          
i000000007a:	div                 a0, a4, a1
				la                  sp, begin_signature
				li                  t1, 5960  
				add                 sp, sp, t1
i000000007b:	ld                  s11, -1912(sp)      
i000000007c:	divu                a2, a1, a1
i000000007d:	addi                s1, s1, -32
i000000007e:	fence                         
i000000007f:	srai                a4, a4, 6 
i0000000080:	remu                gp, s8, s10
i0000000081:	addi                sp, sp, 32
i0000000082:	lw                  a3, 56(sp)          
i0000000083:	add                 s11, s11, a4
i0000000084:	lwu                 s6, 1164(sp)        
i0000000085:	mulw                a2, a3, a3
i0000000086:	sd                  a5, 0(sp)           
i0000000087:	mulhu               s1, a3, a4
i0000000088:	addi                a3, zero, -3
i0000000089:	ld                  a0, -1024(sp)       
				la                  sp, begin_signature
				li                  t1, 8032  
				add                 sp, sp, t1
i000000008a:	sd                  a0, 80(sp)          
i000000008b:	sb                  gp, -571(sp)        
i000000008c:	srli                a0, a0, 7 
i000000008d:	srliw               s2, a0, 14
i000000008e:	fence.i                       
i000000008f:	srli                s0, s0, 9 
i0000000090:	lw                  a3, 64(sp)          
i0000000091:	lui                 t1, 157597
i0000000092:	sb                  a0, 406(sp)         
i0000000093:	addi                a1, sp, 296
i0000000094:	fence.i                       
i0000000095:	srli                a1, a2, 56
i0000000096:	sd                  s10, 160(sp)        
i0000000097:	sra                 s5, s10, t4
i0000000098:	srai                s0, s0, 7 
i0000000099:	lwu                 a4, -1952(sp)       
				la                  sp, begin_signature
				li                  t1, 5840  
				add                 sp, sp, t1
i000000009a:	ld                  a0, 1768(sp)        
i000000009b:	fence                         
i000000009c:	divw                s1, a6, a2
				la                  sp, begin_signature
				li                  t1, 10496 
				add                 sp, sp, t1
i000000009d:	lhu                 a0, 206(sp)         
i000000009e:	slli                a1, a1, 28
i000000009f:	fence                         
i00000000a0:	mulw                a1, a1, a1
				li                  x17, 11   
				li                  x23, 10   
				la                  sp, begin_signature
				li                  t1, 6384  
				add                 sp, sp, t1
				divu                s3, a4, a5
				or                  a5, t4, s2
				remw                s0, tp, s4
				lhu                 s3, -860(sp)        
				sd                  s1, 56(sp)          
				mulhsu              a4, a4, a5
				fence.i                       
	
b00000000a1:
				pre_branch_macro                        
				bge                 x17, x23, i00000000c2
				post_branch_macro                       
	
				addi                s0, sp, 128
				addiw               s1, s1, -9
				addi                sp, sp, -32
				addi                s1, a4, -1961
				lb                  t4, 188(sp)         
				addiw               a5, a5, 1165
				sw                  s9, 920(sp)         
				li                  x23, 10   
i00000000a1:	subw                a0, a0, a3
i00000000a2:	mulhsu              a1, zero, t5
i00000000a3:	lw                  a1, 56(sp)          
i00000000a4:	sd                  a5, 24(sp)          
				la                  sp, begin_signature
				li                  t1, 10928 
				add                 sp, sp, t1
i00000000a5:	lw                  s5, -1416(sp)       
				la                  sp, begin_signature
				li                  t1, 7520  
				add                 sp, sp, t1
i00000000a6:	sd                  a0, 64(sp)          
i00000000a7:	slt                 a0, a1, a0
i00000000a8:	ld                  a6, 232(sp)         
i00000000a9:	lw                  a0, 48(sp)          
i00000000aa:	srli                a3, a3, 2 
i00000000ab:	andi                a1, t6, 1978
i00000000ac:	srlw                a1, a3, a1
i00000000ad:	sd                  s2, 64(sp)          
i00000000ae:	andi                a2, a2, 7 
i00000000af:	ld                  s0, -1680(sp)       
i00000000b0:	subw                a5, a5, a3
i00000000b1:	addiw               a2, a2, -17
i00000000b2:	fence                         
i00000000b3:	fence.i                       
i00000000b4:	andi                s1, s1, -3
i00000000b5:	addi                sp, sp, -208
i00000000b6:	addi                sp, sp, -400
i00000000b7:	srli                a2, a2, 7 
i00000000b8:	fence.i                       
i00000000b9:	fence.i                       
i00000000ba:	srai                a2, a2, 11
i00000000bb:	sd                  a4, 64(sp)          
i00000000bc:	addi                sp, sp, -32
i00000000bd:	fence                         
i00000000be:	addi                a4, sp, 292
i00000000bf:	sd                  a4, 64(sp)          
i00000000c0:	srlw                a1, s3, s11
i00000000c1:	xori                t1, a3, 346
i00000000c2:	sub                 s0, s0, a3
i00000000c3:	lw                  a4, 52(sp)          
i00000000c4:	divuw               a3, a4, a0
i00000000c5:	ld                  a3, 1672(sp)        
i00000000c6:	subw                a1, a1, a3
i00000000c7:	addi                a0, sp, 396
i00000000c8:	remu                s10, zero, a5
				la                  sp, begin_signature
				li                  t1, 6976  
				add                 sp, sp, t1
				srli                s0, s0, 14
				sd                  t3, 752(sp)         
				lh                  s0, 80(sp)          
				ld                  s3, 56(sp)          
				sw                  s8, 92(sp)          
				xor                 s1, s1, a4
				srai                a4, a4, 13
	
b00000000c9:
				jal                 x1, i00000000eb     
	
				sw                  zero, 56(sp)        
				divu                a4, gp, t2
				addi                s1, sp, 44
				addi                sp, sp, -224
				divu                s0, s4, zero
				mulh                a5, s1, s0
				srlw                a5, a5, s0
				la                  sp, begin_signature
				li                  t1, 5800  
				add                 sp, sp, t1
i00000000c9:	lw                  s0, 8(sp)           
				la                  sp, begin_signature
				li                  t1, 3344  
				add                 sp, sp, t1
i00000000ca:	lh                  t4, -882(sp)        
i00000000cb:	addiw               a3, a1, 1866
i00000000cc:	lw                  s6, 100(sp)         
				la                  sp, begin_signature
				li                  t1, 12096 
				add                 sp, sp, t1
i00000000cd:	ld                  a1, 64(sp)          
i00000000ce:	addi                a1, sp, 408
i00000000cf:	sub                 a2, a2, s1
i00000000d0:	fence.i                       
i00000000d1:	mulh                s5, gp, t6
i00000000d2:	mul                 a3, a6, t3
i00000000d3:	sd                  a0, 1016(sp)        
				la                  sp, begin_signature
				li                  t1, 6184  
				add                 sp, sp, t1
i00000000d4:	ld                  a1, 8(sp)           
i00000000d5:	xori                gp, s1, 1654
i00000000d6:	srli                a0, a0, 14
i00000000d7:	addw                a1, a1, a0
i00000000d8:	addi                a0, sp, 212
i00000000d9:	remw                t5, a0, a3
i00000000da:	slti                a3, t6, -1292
i00000000db:	addi                a0, sp, 392
i00000000dc:	srli                a4, a4, 16
i00000000dd:	sd                  s10, 160(sp)        
				la                  sp, begin_signature
				li                  t1, 2456  
				add                 sp, sp, t1
i00000000de:	sw                  a0, 128(sp)         
i00000000df:	srai                a5, a5, 6 
i00000000e0:	lui                 a3, 407331
i00000000e1:	lbu                 t2, -1159(sp)       
i00000000e2:	lh                  a3, 1954(sp)        
i00000000e3:	srli                a1, a1, 3 
i00000000e4:	srli                a5, a5, 15
i00000000e5:	addiw               t6, a0, -1506
i00000000e6:	slli                a4, a4, 4 
i00000000e7:	sd                  a5, 128(sp)         
i00000000e8:	lw                  a1, 28(sp)          
i00000000e9:	auipc               s0, 220393
i00000000ea:	lui                 t5, 30    
i00000000eb:	srai                a0, a0, 7 
i00000000ec:	addi                sp, sp, -288
i00000000ed:	ld                  a3, 96(sp)          
i00000000ee:	mulh                zero, s1, s2
i00000000ef:	lui                 a3, 323109
i00000000f0:	addi                sp, sp, -80
				xor                 s9, tp, a7
				srai                a5, a5, 13
				srli                t3, t2, 35
				sraw                zero, t4, a7
				addi                s0, sp, 380
				sw                  s11, 696(sp)        
				sb                  a5, 356(sp)         
	
b00000000f1:
				jal                 x1, i0000000107     
	
				subw                a5, a5, s0
				srli                s1, s1, 5 
				lb                  s1, 1102(sp)        
				sh                  a4, -1812(sp)       
				srli                s0, s0, 13
				addi                sp, sp, -304
				addw                s0, s0, s1
i00000000f1:	lw                  a0, 124(sp)         
i00000000f2:	ld                  s2, 944(sp)         
