vendor_name = ModelSim
source_file = 1, H:/lab2_ceg3155_v2/full_adder.vhd
source_file = 1, H:/lab2_ceg3155_v2/RippleAdder.vhd
source_file = 1, H:/lab2_ceg3155_v2/adder_subtractor.vhd
source_file = 1, H:/lab2_ceg3155_v2/TEST.vwf
source_file = 1, H:/lab2_ceg3155_v2/enabledsrlatch.vhd
source_file = 1, H:/lab2_ceg3155_v2/enardFF_2.vhd
source_file = 1, H:/lab2_ceg3155_v2/fourbitregister.vhd
source_file = 1, H:/lab2_ceg3155_v2/MUX2_1.vhd
source_file = 1, H:/lab2_ceg3155_v2/Mux4_1.vhd
source_file = 1, H:/lab2_ceg3155_v2/Right_Shift_four_Bit_Register.vhd
source_file = 1, H:/lab2_ceg3155_v2/Testrightsgiftregister.vwf
source_file = 1, H:/lab2_ceg3155_v2/fourBitRegister_LoadHoldDec.vhd
source_file = 1, H:/lab2_ceg3155_v2/TestdecrementRegister.vwf
source_file = 1, H:/lab2_ceg3155_v2/Booth_Datapath.vhd
source_file = 1, H:/lab2_ceg3155_v2/BoothCtrl_OneHot.vhd
source_file = 1, H:/lab2_ceg3155_v2/Multiplication.bdf
source_file = 1, H:/lab2_ceg3155_v2/Testmultiplication.vwf
source_file = 1, H:/lab2_ceg3155_v2/Logical_Right_Shift_four_bit_register.vhd
source_file = 1, H:/lab2_ceg3155_v2/multiplicationtest.vwf
source_file = 1, H:/lab2_ceg3155_v2/atestingMul2.vwf
source_file = 1, H:/lab2_ceg3155_v2/testingg.vwf
source_file = 1, H:/lab2_ceg3155_v2/Waveform.vwf
source_file = 1, H:/lab2_ceg3155_v2/ALU.bdf
source_file = 1, H:/lab2_ceg3155_v2/onebitcomparator.vhd
source_file = 1, H:/lab2_ceg3155_v2/fourBitComparator.vhd
source_file = 1, H:/lab2_ceg3155_v2/eightBitRegister.vhd
source_file = 1, H:/lab2_ceg3155_v2/Mux4_1_8bits.vhd
source_file = 1, H:/lab2_ceg3155_v2/Waveform1alu.vwf
source_file = 1, H:/lab2_ceg3155_v2/aluTesting.vwf
source_file = 1, H:/lab2_ceg3155_v2/output_files/Waveform89.vwf
source_file = 1, H:/lab2_ceg3155_v2/Multiplication_Control_Logic_One_Hot.vhd
source_file = 1, H:/lab2_ceg3155_v2/multiplicationtest_v2.vwf
source_file = 1, H:/lab2_ceg3155_v2/testingMultiplication.vwf
source_file = 1, H:/lab2_ceg3155_v2/testingmull.vwf
source_file = 1, H:/lab2_ceg3155_v2/test5.vwf
source_file = 1, H:/lab2_ceg3155_v2/test6.vwf
source_file = 1, H:/lab2_ceg3155_v2/testingRihtSgift.vwf
source_file = 1, H:/lab2_ceg3155_v2/tewst7.vwf
source_file = 1, H:/lab2_ceg3155_v2/fourBitRegister_SignHandling.vhd
source_file = 1, H:/lab2_ceg3155_v2/fiveBitRegister_SignHandling_R.vhd
source_file = 1, H:/lab2_ceg3155_v2/RippleAdder_Fivebit.vhd
source_file = 1, H:/lab2_ceg3155_v2/adder_subtractor_5bit.vhd
source_file = 1, H:/lab2_ceg3155_v2/Logical_Left_Shift_FiveBit_withMag.vhd
source_file = 1, H:/lab2_ceg3155_v2/Arithmetic_Left_Shift_Q_four_bit_register.vhd
source_file = 1, H:/lab2_ceg3155_v2/D_Abs_Register_4.vhd
source_file = 1, H:/lab2_ceg3155_v2/StartPulse_OnReset.vhd
source_file = 1, H:/lab2_ceg3155_v2/Waveform1.vwf
source_file = 1, H:/lab2_ceg3155_v2/Waveform2.vwf
source_file = 1, H:/lab2_ceg3155_v2/reg4_divisor_mag.vhd
source_file = 1, H:/lab2_ceg3155_v2/simulation/qsim/Testingreg4division.vwf
source_file = 1, H:/lab2_ceg3155_v2/reg5_R_shift.vhd
source_file = 1, H:/lab2_ceg3155_v2/simulation/qsim/Testingreg5Rwithshiftleft.vwf
source_file = 1, H:/lab2_ceg3155_v2/reg4_Q_shift_setlsb.vhd
source_file = 1, H:/lab2_ceg3155_v2/simulation/testingQregzitharitmeticshiftandtomagandsetlsb.vwf
source_file = 1, H:/lab2_ceg3155_v2/sign_applyR5_to4.vhd
source_file = 1, H:/lab2_ceg3155_v2/sign_applyQ4.vhd
source_file = 1, H:/lab2_ceg3155_v2/simulation/qsim/TestingSignHandlingQRegister.vwf
source_file = 1, H:/lab2_ceg3155_v2/dec_counter4.vhd
source_file = 1, H:/lab2_ceg3155_v2/simulation/qsim/TestingDecrement.vwf
source_file = 1, H:/lab2_ceg3155_v2/Non_Restoring_Datapath.vhd
source_file = 1, H:/lab2_ceg3155_v2/Non_Restoring_Control_Logic_One_Hot.vhd
source_file = 1, H:/lab2_ceg3155_v2/Division_non_restoring.bdf
source_file = 1, H:/lab2_ceg3155_v2/Waveform3.vwf
source_file = 1, H:/lab2_ceg3155_v2/Non_Restoring_Controller.vhd
source_file = 1, H:/lab2_ceg3155_v2/Waveform4.vwf
source_file = 1, H:/lab2_ceg3155_v2/Waveform5.vwf
source_file = 1, H:/lab2_ceg3155_v2/Waveform6.vwf
source_file = 1, H:/lab2_ceg3155_v2/db/lab2.cbx.xml
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, H:/lab2_ceg3155_v2/lpm_constant1.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/cbx.lst
design_name = ALU
instance = comp, \inst1|inst|Remain_reg|r[3] , inst1|inst|Remain_reg|r[3], ALU, 1
instance = comp, \inst|RP|FA_0|int_Carry_out~0 , inst|RP|FA_0|int_Carry_out~0, ALU, 1
instance = comp, \inst|RP|FA_1|O_Carry_out~0 , inst|RP|FA_1|O_Carry_out~0, ALU, 1
instance = comp, \inst2|inst5|M_reg|lsb|int_q , inst2|inst5|M_reg|lsb|int_q, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit2FF|int_q , inst2|inst5|N_cnt|bit2FF|int_q, ALU, 1
instance = comp, \inst1|inst|D_reg|r_mag[2] , inst1|inst|D_reg|r_mag[2], ALU, 1
instance = comp, \inst1|inst|Remain_reg|r~7 , inst1|inst|Remain_reg|r~7, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit2MUX|Mux2_1_3|o_val~0 , inst2|inst5|N_cnt|bit2MUX|Mux2_1_3|o_val~0, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit2MUX|Mux2_1_3|o_val~1 , inst2|inst5|N_cnt|bit2MUX|Mux2_1_3|o_val~1, ALU, 1
instance = comp, \inst1|inst|D_reg|r_mag~1 , inst1|inst|D_reg|r_mag~1, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r~10 , inst1|inst|Remain_reg|r~10, ALU, 1
instance = comp, \CarryOut~output , CarryOut~output, ALU, 1
instance = comp, \OverflowOut~output , OverflowOut~output, ALU, 1
instance = comp, \ZeroOut~output , ZeroOut~output, ALU, 1
instance = comp, \OUT[7]~output , OUT[7]~output, ALU, 1
instance = comp, \OUT[6]~output , OUT[6]~output, ALU, 1
instance = comp, \OUT[5]~output , OUT[5]~output, ALU, 1
instance = comp, \OUT[4]~output , OUT[4]~output, ALU, 1
instance = comp, \OUT[3]~output , OUT[3]~output, ALU, 1
instance = comp, \OUT[2]~output , OUT[2]~output, ALU, 1
instance = comp, \OUT[1]~output , OUT[1]~output, ALU, 1
instance = comp, \OUT[0]~output , OUT[0]~output, ALU, 1
instance = comp, \OperandB[3]~input , OperandB[3]~input, ALU, 1
instance = comp, \OperandA[2]~input , OperandA[2]~input, ALU, 1
instance = comp, \OperandB[2]~input , OperandB[2]~input, ALU, 1
instance = comp, \OpSel[1]~input , OpSel[1]~input, ALU, 1
instance = comp, \inst6~0 , inst6~0, ALU, 1
instance = comp, \inst|RP|FA_2|O_Carry_out~0 , inst|RP|FA_2|O_Carry_out~0, ALU, 1
instance = comp, \OperandA[3]~input , OperandA[3]~input, ALU, 1
instance = comp, \inst|RP|FA_3|O_Carry_out~0 , inst|RP|FA_3|O_Carry_out~0, ALU, 1
instance = comp, \inst|RP|o_overFlow , inst|RP|o_overFlow, ALU, 1
instance = comp, \inst2|inst5|M_reg|msb|int_q~feeder , inst2|inst5|M_reg|msb|int_q~feeder, ALU, 1
instance = comp, \GReset~input , GReset~input, ALU, 1
instance = comp, \inst2|inst|S0_init|int_q~feeder , inst2|inst|S0_init|int_q~feeder, ALU, 1
instance = comp, \inst2|inst|S0_init|int_q , inst2|inst|S0_init|int_q, ALU, 1
instance = comp, \inst2|inst5|M_reg|msb|int_q , inst2|inst5|M_reg|msb|int_q, ALU, 1
instance = comp, \inst2|inst5|M_reg|tsb|int_q , inst2|inst5|M_reg|tsb|int_q, ALU, 1
instance = comp, \OperandB[0]~input , OperandB[0]~input, ALU, 1
instance = comp, \inst2|inst5|Q1ff|int_q~0 , inst2|inst5|Q1ff|int_q~0, ALU, 1
instance = comp, \inst2|inst5|Q1ff|int_q , inst2|inst5|Q1ff|int_q, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit0MUX|Mux2_1_1|int_and1 , inst2|inst5|N_cnt|bit0MUX|Mux2_1_1|int_and1, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit0FF|int_q~_wirecell , inst2|inst5|N_cnt|bit0FF|int_q~_wirecell, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit0FF|int_q , inst2|inst5|N_cnt|bit0FF|int_q, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit1MUX|Mux2_1_3|o_val~0 , inst2|inst5|N_cnt|bit1MUX|Mux2_1_3|o_val~0, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit1FF|int_q , inst2|inst5|N_cnt|bit1FF|int_q, ALU, 1
instance = comp, \inst2|inst|int_Condition_S4~0 , inst2|inst|int_Condition_S4~0, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit3MUX|Mux2_1_3|o_val~0 , inst2|inst5|N_cnt|bit3MUX|Mux2_1_3|o_val~0, ALU, 1
instance = comp, \inst2|inst5|N_cnt|bit3FF|int_q , inst2|inst5|N_cnt|bit3FF|int_q, ALU, 1
instance = comp, \inst2|inst|int_G_loop~0 , inst2|inst|int_G_loop~0, ALU, 1
instance = comp, \inst2|inst|int_Condition_S2 , inst2|inst|int_Condition_S2, ALU, 1
instance = comp, \inst2|inst|S2_add|int_q , inst2|inst|S2_add|int_q, ALU, 1
instance = comp, \inst2|inst5|A_reg|b2FF|int_q~1 , inst2|inst5|A_reg|b2FF|int_q~1, ALU, 1
instance = comp, \inst2|inst|int_Condition_S3 , inst2|inst|int_Condition_S3, ALU, 1
instance = comp, \inst2|inst|S3_shift|int_q , inst2|inst|S3_shift|int_q, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b2MUX|Mux2_1_3|o_val~0 , inst2|inst5|Q_reg|b2MUX|Mux2_1_3|o_val~0, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b0FF|int_q~0 , inst2|inst5|Q_reg|b0FF|int_q~0, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b2FF|int_q , inst2|inst5|Q_reg|b2FF|int_q, ALU, 1
instance = comp, \OperandB[1]~input , OperandB[1]~input, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b1MUX|Mux2_1_3|o_val~0 , inst2|inst5|Q_reg|b1MUX|Mux2_1_3|o_val~0, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b1FF|int_q , inst2|inst5|Q_reg|b1FF|int_q, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b0MUX|Mux2_1_3|o_val~0 , inst2|inst5|Q_reg|b0MUX|Mux2_1_3|o_val~0, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b0FF|int_q , inst2|inst5|Q_reg|b0FF|int_q, ALU, 1
instance = comp, \inst2|inst|int_Condition_S1 , inst2|inst|int_Condition_S1, ALU, 1
instance = comp, \inst2|inst|S1_sub|int_q , inst2|inst|S1_sub|int_q, ALU, 1
instance = comp, \inst2|inst5|U_ADD|RP|FA_2|o_Sum~0 , inst2|inst5|U_ADD|RP|FA_2|o_Sum~0, ALU, 1
instance = comp, \OperandA[1]~input , OperandA[1]~input, ALU, 1
instance = comp, \inst2|inst5|M_reg|ssb|int_q , inst2|inst5|M_reg|ssb|int_q, ALU, 1
instance = comp, \inst2|inst5|A_mux0|int_and1 , inst2|inst5|A_mux0|int_and1, ALU, 1
instance = comp, \inst2|inst5|A_reg|b2FF|int_q~0 , inst2|inst5|A_reg|b2FF|int_q~0, ALU, 1
instance = comp, \inst2|inst5|A_reg|b0FF|int_q , inst2|inst5|A_reg|b0FF|int_q, ALU, 1
instance = comp, \inst2|inst5|U_ADD|RP|FA_1|o_Sum~0 , inst2|inst5|U_ADD|RP|FA_1|o_Sum~0, ALU, 1
instance = comp, \inst2|inst5|A_mux1|int_and1 , inst2|inst5|A_mux1|int_and1, ALU, 1
instance = comp, \inst2|inst5|A_reg|b1FF|int_q , inst2|inst5|A_reg|b1FF|int_q, ALU, 1
instance = comp, \inst2|inst5|U_ADD|RP|FA_1|O_Carry_out~0 , inst2|inst5|U_ADD|RP|FA_1|O_Carry_out~0, ALU, 1
instance = comp, \inst2|inst5|U_ADD|RP|FA_1|O_Carry_out~1 , inst2|inst5|U_ADD|RP|FA_1|O_Carry_out~1, ALU, 1
instance = comp, \inst2|inst5|A_mux2|int_and1 , inst2|inst5|A_mux2|int_and1, ALU, 1
instance = comp, \inst2|inst5|A_reg|b2FF|int_q , inst2|inst5|A_reg|b2FF|int_q, ALU, 1
instance = comp, \inst2|inst5|U_ADD|RP|FA_2|O_Carry_out~0 , inst2|inst5|U_ADD|RP|FA_2|O_Carry_out~0, ALU, 1
instance = comp, \inst2|inst5|U_ADD|RP|FA_3|o_Sum~0 , inst2|inst5|U_ADD|RP|FA_3|o_Sum~0, ALU, 1
instance = comp, \inst2|inst5|A_reg|msbFF|int_q~0 , inst2|inst5|A_reg|msbFF|int_q~0, ALU, 1
instance = comp, \inst2|inst5|A_reg|msbFF|int_q , inst2|inst5|A_reg|msbFF|int_q, ALU, 1
instance = comp, \inst2|inst|int_Condition_S4~1 , inst2|inst|int_Condition_S4~1, ALU, 1
instance = comp, \inst2|inst|S4_done|int_q , inst2|inst|S4_done|int_q, ALU, 1
instance = comp, \inst2|inst5|ProdHi|msb|int_q , inst2|inst5|ProdHi|msb|int_q, ALU, 1
instance = comp, \inst1|inst|N_cnt|r_cnt[0]~1 , inst1|inst|N_cnt|r_cnt[0]~1, ALU, 1
instance = comp, \inst1|inst|N_cnt|r_cnt[0] , inst1|inst|N_cnt|r_cnt[0], ALU, 1
instance = comp, \inst1|inst|N_cnt|r_cnt[1]~2 , inst1|inst|N_cnt|r_cnt[1]~2, ALU, 1
instance = comp, \inst1|inst|N_cnt|r_cnt[1] , inst1|inst|N_cnt|r_cnt[1], ALU, 1
instance = comp, \inst1|inst|N_cnt|Add0~0 , inst1|inst|N_cnt|Add0~0, ALU, 1
instance = comp, \inst1|c1|Selector1~0 , inst1|c1|Selector1~0, ALU, 1
instance = comp, \inst1|c1|cur.S1_SHIFT , inst1|c1|cur.S1_SHIFT, ALU, 1
instance = comp, \inst1|c1|cur.S2_DECIDE , inst1|c1|cur.S2_DECIDE, ALU, 1
instance = comp, \inst1|c1|cur.S3_DEC~feeder , inst1|c1|cur.S3_DEC~feeder, ALU, 1
instance = comp, \inst1|c1|cur.S3_DEC , inst1|c1|cur.S3_DEC, ALU, 1
instance = comp, \inst1|inst|N_cnt|r_cnt[2]~0 , inst1|inst|N_cnt|r_cnt[2]~0, ALU, 1
instance = comp, \inst1|inst|N_cnt|r_cnt[2] , inst1|inst|N_cnt|r_cnt[2], ALU, 1
instance = comp, \inst1|c1|Selector4~0 , inst1|c1|Selector4~0, ALU, 1
instance = comp, \inst1|c1|cur.S4_FIX , inst1|c1|cur.S4_FIX, ALU, 1
instance = comp, \inst1|c1|cur.S5_LATCH , inst1|c1|cur.S5_LATCH, ALU, 1
instance = comp, \inst1|c1|Selector0~0 , inst1|c1|Selector0~0, ALU, 1
instance = comp, \inst1|c1|cur.IDLE , inst1|c1|cur.IDLE, ALU, 1
instance = comp, \inst1|c1|nxt.S0_INIT~0 , inst1|c1|nxt.S0_INIT~0, ALU, 1
instance = comp, \inst1|c1|cur.S0_INIT , inst1|c1|cur.S0_INIT, ALU, 1
instance = comp, \inst1|inst|D_reg|r_sign , inst1|inst|D_reg|r_sign, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_sign~feeder , inst1|inst|Quotient_reg|r_sign~feeder, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_sign , inst1|inst|Quotient_reg|r_sign, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r[4]~3 , inst1|inst|Remain_reg|r[4]~3, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r[4]~8 , inst1|inst|Remain_reg|r[4]~8, ALU, 1
instance = comp, \inst1|inst|D_reg|r_mag~2 , inst1|inst|D_reg|r_mag~2, ALU, 1
instance = comp, \inst1|inst|D_reg|r_mag[3] , inst1|inst|D_reg|r_mag[3], ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag~4 , inst1|inst|Quotient_reg|r_mag~4, ALU, 1
instance = comp, \inst1|inst|D_reg|r_mag[0] , inst1|inst|D_reg|r_mag[0], ALU, 1
instance = comp, \inst1|c1|Selector6~0 , inst1|c1|Selector6~0, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r~5 , inst1|inst|Remain_reg|r~5, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r[4]~4 , inst1|inst|Remain_reg|r[4]~4, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r[0] , inst1|inst|Remain_reg|r[0], ALU, 1
instance = comp, \inst1|inst|U_ADD|RP|FA_0|int_Carry_out~0 , inst1|inst|U_ADD|RP|FA_0|int_Carry_out~0, ALU, 1
instance = comp, \inst1|inst|D_reg|r_mag~0 , inst1|inst|D_reg|r_mag~0, ALU, 1
instance = comp, \inst1|inst|D_reg|r_mag[1] , inst1|inst|D_reg|r_mag[1], ALU, 1
instance = comp, \inst1|inst|U_ADD|int_B_xor[1] , inst1|inst|U_ADD|int_B_xor[1], ALU, 1
instance = comp, \inst1|inst|U_ADD|RP|FA_0|int_C3 , inst1|inst|U_ADD|RP|FA_0|int_C3, ALU, 1
instance = comp, \inst1|inst|U_ADD|RP|FA_1|o_Sum , inst1|inst|U_ADD|RP|FA_1|o_Sum, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r~2 , inst1|inst|Remain_reg|r~2, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r[1] , inst1|inst|Remain_reg|r[1], ALU, 1
instance = comp, \inst1|inst|U_ADD|RP|FA_1|O_Carry_out~0 , inst1|inst|U_ADD|RP|FA_1|O_Carry_out~0, ALU, 1
instance = comp, \inst1|inst|U_ADD|RP|FA_2|o_Sum , inst1|inst|U_ADD|RP|FA_2|o_Sum, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r~6 , inst1|inst|Remain_reg|r~6, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r[2] , inst1|inst|Remain_reg|r[2], ALU, 1
instance = comp, \inst1|inst|U_ADD|RP|FA_2|O_Carry_out~0 , inst1|inst|U_ADD|RP|FA_2|O_Carry_out~0, ALU, 1
instance = comp, \inst1|inst|U_ADD|RP|FA_3|O_Carry_out~0 , inst1|inst|U_ADD|RP|FA_3|O_Carry_out~0, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r[4]~9 , inst1|inst|Remain_reg|r[4]~9, ALU, 1
instance = comp, \inst1|inst|Remain_reg|r[4] , inst1|inst|Remain_reg|r[4], ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag~0 , inst1|inst|Quotient_reg|r_mag~0, ALU, 1
instance = comp, \OperandA[0]~input , OperandA[0]~input, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag[0] , inst1|inst|Quotient_reg|r_mag[0], ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag~6 , inst1|inst|Quotient_reg|r_mag~6, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag~3 , inst1|inst|Quotient_reg|r_mag~3, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag[2]~feeder , inst1|inst|Quotient_reg|r_mag[2]~feeder, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag~1 , inst1|inst|Quotient_reg|r_mag~1, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag[2]~2 , inst1|inst|Quotient_reg|r_mag[2]~2, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag[1] , inst1|inst|Quotient_reg|r_mag[1], ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag[2] , inst1|inst|Quotient_reg|r_mag[2], ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag~5 , inst1|inst|Quotient_reg|r_mag~5, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag~7 , inst1|inst|Quotient_reg|r_mag~7, ALU, 1
instance = comp, \inst1|inst|Quotient_reg|r_mag[3] , inst1|inst|Quotient_reg|r_mag[3], ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|Add0~0 , inst1|inst|Q_reg_sign|Add0~0, ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|sgn~4 , inst1|inst|Q_reg_sign|sgn~4, ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|r_out[3] , inst1|inst|Q_reg_sign|r_out[3], ALU, 1
instance = comp, \inst22|gen_bits:7:Mux2_1_3k|int_and2~0 , inst22|\gen_bits:7:Mux2_1_3k|int_and2~0, ALU, 1
instance = comp, \inst2|inst5|ProdLo|lsb|int_q , inst2|inst5|ProdLo|lsb|int_q, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|r_out[0]~feeder , inst1|inst|R_reg_sign|r_out[0]~feeder, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|r_out[0] , inst1|inst|R_reg_sign|r_out[0], ALU, 1
instance = comp, \inst22|gen_bits:0:Mux2_1_3k|o_val~0 , inst22|\gen_bits:0:Mux2_1_3k|o_val~0, ALU, 1
instance = comp, \inst22|gen_bits:0:Mux2_1_3k|o_val~1 , inst22|\gen_bits:0:Mux2_1_3k|o_val~1, ALU, 1
instance = comp, \inst2|inst5|ProdHi|ssb|int_q , inst2|inst5|ProdHi|ssb|int_q, ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|sgn~3 , inst1|inst|Q_reg_sign|sgn~3, ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|r_out[1] , inst1|inst|Q_reg_sign|r_out[1], ALU, 1
instance = comp, \inst22|gen_bits:5:Mux2_1_3k|int_and2~0 , inst22|\gen_bits:5:Mux2_1_3k|int_and2~0, ALU, 1
instance = comp, \inst21~1 , inst21~1, ALU, 1
instance = comp, \inst|int_B_xor[1] , inst|int_B_xor[1], ALU, 1
instance = comp, \OpSel[0]~input , OpSel[0]~input, ALU, 1
instance = comp, \inst|RP|FA_0|int_C3 , inst|RP|FA_0|int_C3, ALU, 1
instance = comp, \inst|RP|FA_1|o_Sum , inst|RP|FA_1|o_Sum, ALU, 1
instance = comp, \inst2|inst5|ProdLo|ssb|int_q , inst2|inst5|ProdLo|ssb|int_q, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|res~0 , inst1|inst|R_reg_sign|res~0, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|r_out[1] , inst1|inst|R_reg_sign|r_out[1], ALU, 1
instance = comp, \inst22|gen_bits:1:Mux2_1_3k|o_val~0 , inst22|\gen_bits:1:Mux2_1_3k|o_val~0, ALU, 1
instance = comp, \inst22|gen_bits:1:Mux2_1_3k|o_val~1 , inst22|\gen_bits:1:Mux2_1_3k|o_val~1, ALU, 1
instance = comp, \inst|RP|FA_2|o_Sum~0 , inst|RP|FA_2|o_Sum~0, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|res~1 , inst1|inst|R_reg_sign|res~1, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|r_out[2] , inst1|inst|R_reg_sign|r_out[2], ALU, 1
instance = comp, \inst2|inst5|ProdLo|tsb|int_q , inst2|inst5|ProdLo|tsb|int_q, ALU, 1
instance = comp, \inst22|gen_bits:2:Mux2_1_3k|o_val~0 , inst22|\gen_bits:2:Mux2_1_3k|o_val~0, ALU, 1
instance = comp, \inst22|gen_bits:2:Mux2_1_3k|o_val~1 , inst22|\gen_bits:2:Mux2_1_3k|o_val~1, ALU, 1
instance = comp, \inst2|inst5|ProdHi|lsb|int_q , inst2|inst5|ProdHi|lsb|int_q, ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|r_out[0]~feeder , inst1|inst|Q_reg_sign|r_out[0]~feeder, ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|r_out[0] , inst1|inst|Q_reg_sign|r_out[0], ALU, 1
instance = comp, \inst22|gen_bits:4:Mux2_1_3k|int_and2~0 , inst22|\gen_bits:4:Mux2_1_3k|int_and2~0, ALU, 1
instance = comp, \inst2|inst5|ProdHi|tsb|int_q , inst2|inst5|ProdHi|tsb|int_q, ALU, 1
instance = comp, \inst1|inst|comb~0 , inst1|inst|comb~0, ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|sgn~2 , inst1|inst|Q_reg_sign|sgn~2, ALU, 1
instance = comp, \inst1|inst|Q_reg_sign|r_out[2] , inst1|inst|Q_reg_sign|r_out[2], ALU, 1
instance = comp, \inst4|comp2|int_GT1~0 , inst4|comp2|int_GT1~0, ALU, 1
instance = comp, \inst21~0 , inst21~0, ALU, 1
instance = comp, \GClock~input , GClock~input, ALU, 1
instance = comp, \GClock~inputclkctrl , GClock~inputclkctrl, ALU, 1
instance = comp, \inst5|bit7|int_q~feeder , inst5|bit7|int_q~feeder, ALU, 1
instance = comp, \inst5|bit7|int_q , inst5|bit7|int_q, ALU, 1
instance = comp, \inst5|bit6|int_q , inst5|bit6|int_q, ALU, 1
instance = comp, \inst5|bit5|int_q~feeder , inst5|bit5|int_q~feeder, ALU, 1
instance = comp, \inst5|bit5|int_q , inst5|bit5|int_q, ALU, 1
instance = comp, \inst5|bit4|int_q~feeder , inst5|bit4|int_q~feeder, ALU, 1
instance = comp, \inst5|bit4|int_q , inst5|bit4|int_q, ALU, 1
instance = comp, \inst|RP|FA_3|o_Sum~0 , inst|RP|FA_3|o_Sum~0, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b3MUX|Mux2_1_3|o_val~0 , inst2|inst5|Q_reg|b3MUX|Mux2_1_3|o_val~0, ALU, 1
instance = comp, \inst2|inst5|Q_reg|b3FF|int_q , inst2|inst5|Q_reg|b3FF|int_q, ALU, 1
instance = comp, \inst2|inst5|ProdLo|msb|int_q , inst2|inst5|ProdLo|msb|int_q, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|Add0~0 , inst1|inst|R_reg_sign|Add0~0, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|res~2 , inst1|inst|R_reg_sign|res~2, ALU, 1
instance = comp, \inst1|inst|R_reg_sign|r_out[3] , inst1|inst|R_reg_sign|r_out[3], ALU, 1
instance = comp, \inst22|gen_bits:3:Mux2_1_3k|o_val~0 , inst22|\gen_bits:3:Mux2_1_3k|o_val~0, ALU, 1
instance = comp, \inst22|gen_bits:3:Mux2_1_3k|o_val~1 , inst22|\gen_bits:3:Mux2_1_3k|o_val~1, ALU, 1
instance = comp, \inst5|bit3|int_q , inst5|bit3|int_q, ALU, 1
instance = comp, \inst5|bit2|int_q , inst5|bit2|int_q, ALU, 1
instance = comp, \inst5|bit1|int_q , inst5|bit1|int_q, ALU, 1
instance = comp, \inst5|bit0|int_q , inst5|bit0|int_q, ALU, 1
