/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  reg [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_32z = ~((celloutsig_0_14z | celloutsig_0_19z[3]) & (celloutsig_0_8z | celloutsig_0_30z));
  assign celloutsig_0_34z = ~((celloutsig_0_29z | celloutsig_0_11z) & (celloutsig_0_1z | celloutsig_0_16z));
  assign celloutsig_0_35z = ~((celloutsig_0_32z | celloutsig_0_4z) & (celloutsig_0_16z | celloutsig_0_27z));
  assign celloutsig_1_0z = ~((in_data[133] | in_data[146]) & (in_data[181] | in_data[126]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[102]) & (in_data[107] | celloutsig_1_12z));
  assign celloutsig_1_3z = ~((celloutsig_1_12z | celloutsig_1_2z) & (in_data[122] | celloutsig_1_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_12z | celloutsig_1_12z) & (celloutsig_1_12z | celloutsig_1_16z));
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_5z) & (celloutsig_1_7z | celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_7z) & (celloutsig_1_5z | celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_7z) & (celloutsig_1_11z | celloutsig_1_2z));
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_1z) & (celloutsig_0_5z[0] | celloutsig_0_6z[4]));
  assign celloutsig_0_8z = ~((celloutsig_0_4z | celloutsig_0_2z) & (celloutsig_0_7z | celloutsig_0_0z));
  assign celloutsig_0_1z = ~((in_data[61] | celloutsig_0_0z) & (in_data[27] | in_data[40]));
  assign celloutsig_0_10z = ~((in_data[68] | celloutsig_0_1z) & (celloutsig_0_6z[7] | celloutsig_0_9z));
  assign celloutsig_0_12z = ~((in_data[30] | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_7z | celloutsig_0_4z) & (celloutsig_0_11z | celloutsig_0_13z));
  assign celloutsig_0_16z = ~((celloutsig_0_4z | celloutsig_0_12z) & (celloutsig_0_12z | celloutsig_0_5z[3]));
  assign celloutsig_0_21z = ~((celloutsig_0_6z[13] | celloutsig_0_20z) & (celloutsig_0_2z | celloutsig_0_17z));
  assign celloutsig_0_0z = in_data[82] & ~(in_data[21]);
  assign celloutsig_0_27z = celloutsig_0_7z & ~(in_data[74]);
  assign celloutsig_0_29z = in_data[95] & ~(celloutsig_0_8z);
  assign celloutsig_0_30z = celloutsig_0_21z & ~(celloutsig_0_29z);
  assign celloutsig_1_5z = celloutsig_1_16z & ~(celloutsig_1_12z);
  assign celloutsig_0_4z = celloutsig_0_0z & ~(in_data[92]);
  assign celloutsig_1_9z = celloutsig_1_3z & ~(celloutsig_1_7z);
  assign celloutsig_1_12z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_16z = celloutsig_1_2z & ~(celloutsig_1_3z);
  assign celloutsig_1_18z = celloutsig_1_10z & ~(celloutsig_1_16z);
  assign celloutsig_0_9z = celloutsig_0_1z & ~(celloutsig_0_7z);
  assign celloutsig_0_11z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_13z = celloutsig_0_10z & ~(celloutsig_0_6z[1]);
  assign celloutsig_0_14z = celloutsig_0_1z & ~(celloutsig_0_4z);
  assign celloutsig_0_17z = celloutsig_0_5z[1] & ~(celloutsig_0_14z);
  assign celloutsig_0_20z = celloutsig_0_13z & ~(celloutsig_0_17z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_0z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_5z = in_data[85:81];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[21:8], celloutsig_0_5z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_19z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_15z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
