
*** Running vivado
    with args -log MAC_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MAC_top.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source MAC_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/utils_1/imports/synth_1/MAC_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/utils_1/imports/synth_1/MAC_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MAC_top -part xc7a200tfbv484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
WARNING: [Vivado_Tcl 4-1101] Global synthesis options have changed for the design, incremental synthesis will not be run
INFO: [Device 21-403] Loading part xc7a200tfbv484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 451978
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.055 ; gain = 0.000 ; free physical = 611 ; free virtual = 20530
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/gmii_to_rgmii.v:20]
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:13]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/home/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57178]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (1#1) [/home/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57178]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (2#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:13]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/rgmii_tx.v:13]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [/home/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (4#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/rgmii_tx.v:13]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (5#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/gmii_to_rgmii.v:20]
INFO: [Synth 8-6157] synthesizing module 'clock_ctl' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:22]
INFO: [Synth 8-6157] synthesizing module 'pll_mac' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-451573-mlyue/realtime/pll_mac_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_mac' (6#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-451573-mlyue/realtime/pll_mac_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_ctl' (7#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDIO' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:23]
WARNING: [Synth 8-6014] Unused sequential element MDIO_data_rx_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:189]
WARNING: [Synth 8-6014] Unused sequential element reg_data_rx_en_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:282]
WARNING: [Synth 8-3848] Net err_en in module/entity MDIO does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:50]
INFO: [Synth 8-6155] done synthesizing module 'MDIO' (8#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_ctl' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:24]
WARNING: [Synth 8-6014] Unused sequential element mode_check_en_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:163]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[0] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[2] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[3] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[6] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[7] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[8] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[9] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[11] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[12] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[13] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[14] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[15] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[16] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[17] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[18] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[19] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[20] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[21] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[22] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[23] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[24] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[25] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[26] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[27] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[28] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[29] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[30] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[31] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
INFO: [Synth 8-6155] done synthesizing module 'reg_ctl' (9#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:24]
INFO: [Synth 8-6157] synthesizing module 'MAC_rx_ctl_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC_rx_ctl' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:4]
WARNING: [Synth 8-567] referenced signal 'mac_length' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:343]
WARNING: [Synth 8-6014] Unused sequential element sw_en_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:199]
WARNING: [Synth 8-3848] Net data_added_en in module/entity MAC_rx_ctl does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:30]
WARNING: [Synth 8-3848] Net mac_rx_que_fifo_wr_en in module/entity MAC_rx_ctl does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:38]
WARNING: [Synth 8-3848] Net mac_rx_que_fifo_din in module/entity MAC_rx_ctl does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:39]
INFO: [Synth 8-6155] done synthesizing module 'MAC_rx_ctl' (10#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:4]
INFO: [Synth 8-6157] synthesizing module 'CRC_chk' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v:50]
INFO: [Synth 8-6155] done synthesizing module 'CRC_chk' (11#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v:50]
WARNING: [Synth 8-3848] Net crc_data in module/entity MAC_rx_ctl_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:42]
INFO: [Synth 8-6155] done synthesizing module 'MAC_rx_ctl_top' (12#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC_tx_ctl' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:41]
WARNING: [Synth 8-567] referenced signal 'mac_tx_que_fifo_empty' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:232]
WARNING: [Synth 8-567] referenced signal 'sys_rst_n' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:240]
WARNING: [Synth 8-567] referenced signal 'mac_tx_que_fifo_rd_en' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:240]
WARNING: [Synth 8-567] referenced signal 'mac_tx_que_fifo_dout' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:240]
WARNING: [Synth 8-3848] Net gmii_tx_en in module/entity MAC_tx_ctl does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:74]
INFO: [Synth 8-6155] done synthesizing module 'MAC_tx_ctl' (13#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:41]
INFO: [Synth 8-6157] synthesizing module 'rx_fifo_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:91]
WARNING: [Synth 8-567] referenced signal 'data_added' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:106]
INFO: [Synth 8-6157] synthesizing module 'mac_rx_fifo' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-451573-mlyue/realtime/mac_rx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx_fifo' (14#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-451573-mlyue/realtime/mac_rx_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mac_ctl_fifo_18x16' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-451573-mlyue/realtime/mac_ctl_fifo_18x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_ctl_fifo_18x16' (15#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-451573-mlyue/realtime/mac_ctl_fifo_18x16_stub.v:6]
WARNING: [Synth 8-3848] Net mac_rx_que_fifo_overflow in module/entity rx_fifo_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:36]
WARNING: [Synth 8-3848] Net mac_rx_que_fifo_underflow in module/entity rx_fifo_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'rx_fifo_top' (16#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'tx_fifo_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/tx_fifo_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_fifo' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-451573-mlyue/realtime/mac_tx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_fifo' (17#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-451573-mlyue/realtime/mac_tx_fifo_stub.v:6]
WARNING: [Synth 8-3848] Net mac_tx_que_fifo_overflow in module/entity tx_fifo_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/tx_fifo_top.v:34]
WARNING: [Synth 8-3848] Net mac_tx_que_fifo_underflow in module/entity tx_fifo_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/tx_fifo_top.v:44]
INFO: [Synth 8-6155] done synthesizing module 'tx_fifo_top' (18#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/tx_fifo_top.v:1]
WARNING: [Synth 8-3848] Net mac_tx_fifo_rd_clk in module/entity MAC_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_top.v:89]
WARNING: [Synth 8-3848] Net tx_busy in module/entity MAC_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_top.v:122]
INFO: [Synth 8-6155] done synthesizing module 'MAC_top' (19#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_top.v:1]
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_overflow in module tx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_underflow in module tx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_overflow in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_clk in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_din[7] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_din[6] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_din[5] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_din[4] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_din[3] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_din[2] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_din[1] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_din[0] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_wr_en in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_added[2] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_added[1] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_added[0] in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_added_en in module rx_fifo_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port gmii_tx_en in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_empty in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_almost_empty in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_underflow in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_almost_empty in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_underflow in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_dout[17] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_dout[16] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port speed_mode[2] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port speed_mode[1] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port speed_mode[0] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port duplex_mode[1] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port duplex_mode[0] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_added_en in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_wr_en in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[17] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[16] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[15] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[14] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[13] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[12] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[11] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[10] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[9] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[8] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[7] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[6] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[5] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[4] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[3] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[2] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[1] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_din[0] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port speed_mode[2] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port speed_mode[1] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port speed_mode[0] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_full in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_overflow in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_full in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_full in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_overflow in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[31] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[30] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[29] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[28] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[27] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[26] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[25] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[24] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[23] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[22] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[21] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[20] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[19] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[18] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[17] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[16] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[15] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[14] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[13] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[12] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[11] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[10] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[9] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[8] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[7] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[6] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[5] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[4] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[3] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[2] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[1] in module MAC_rx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc_data[0] in module MAC_rx_ctl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2724.055 ; gain = 0.000 ; free physical = 323 ; free virtual = 20236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2724.055 ; gain = 0.000 ; free physical = 1187 ; free virtual = 21100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2724.055 ; gain = 0.000 ; free physical = 1187 ; free virtual = 21100
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.055 ; gain = 0.000 ; free physical = 1183 ; free virtual = 21096
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'clock_ctl_inst/pll_mac_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.855 ; gain = 0.000 ; free physical = 1149 ; free virtual = 21062
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.855 ; gain = 0.000 ; free physical = 1149 ; free virtual = 21062
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1223 ; free virtual = 21136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1223 ; free virtual = 21136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1223 ; free virtual = 21136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1221 ; free virtual = 21136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1221 ; free virtual = 21136
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MDIO'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MAC_rx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MAC_tx_ctl'
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                     PRE |                         00000010 |                         00000010
                   START |                         00000100 |                         00000100
                 OP_CODE |                         00001000 |                         00001000
                PHY_ADDR |                         00010000 |                         00010000
                REG_ADDR |                         00100000 |                         00100000
                      TA |                         01000000 |                         01000000
                REG_DATA |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'MDIO'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 RX_DROP |                         00000001 |                         00000001
                  RX_IFG |                         00000010 |                         00000010
                 RX_IDLE |                         00000100 |                         00000100
                  RX_PRE |                         00001000 |                         00001000
                  RX_SFD |                         00010000 |                         00010000
                 RX_DATA |                         00100000 |                         00100000
               RX_CRCCHK |                         01000000 |                         01000000
           RX_FFFULLDROP |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'MAC_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                TX_DEFER |                  000000000000001 |                  000000000000001
                  TX_IFG |                  000000000000010 |                  000000000000010
                 TX_IDLE |                  000000000000100 |                  000000000000100
                  TX_PRE |                  000000000001000 |                  000000000001000
                  TX_SFD |                  000000000010000 |                  000000000010000
                 TX_DATA |                  000000000100000 |                  000000000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'MAC_tx_ctl'
WARNING: [Synth 8-327] inferring latch for variable 'mac_length_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:242]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1210 ; free virtual = 21124
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Global synthesis options have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   9 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   7 Input   11 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 11    
	   4 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 12    
	   7 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 15    
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 13    
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 17    
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 5     
	  21 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port gmii_tx_en in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_empty in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_almost_empty in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_underflow in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_almost_empty in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_underflow in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_dout[17] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_que_fifo_dout[16] in module MAC_tx_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port speed_mode[2] in module MAC_tx_ctl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1196 ; free virtual = 21114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1069 ; free virtual = 20989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1064 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1063 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1063 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1063 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1063 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1063 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1063 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1063 ; free virtual = 20983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |pll_mac            |         1|
|2     |mac_rx_fifo        |         1|
|3     |mac_ctl_fifo_18x16 |         2|
|4     |mac_tx_fifo        |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |mac_ctl_fifo_18x16 |     2|
|3     |mac_rx_fifo        |     1|
|4     |mac_tx_fifo        |     1|
|5     |pll_mac            |     1|
|6     |BUFG               |     2|
|7     |CARRY4             |     6|
|8     |IDDR               |     5|
|9     |LUT1               |     6|
|10    |LUT2               |    14|
|11    |LUT3               |    12|
|12    |LUT4               |    32|
|13    |LUT5               |    30|
|14    |LUT6               |    53|
|15    |MUXF7              |     1|
|16    |ODDR               |     5|
|17    |FDCE               |    85|
|18    |FDPE               |     3|
|19    |LD                 |     1|
|20    |LDC                |    16|
|21    |IBUF               |    95|
|22    |IOBUF              |     1|
|23    |OBUF               |    99|
|24    |OBUFT              |     2|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1063 ; free virtual = 20983
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2787.855 ; gain = 0.000 ; free physical = 1117 ; free virtual = 21036
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2787.855 ; gain = 63.801 ; free physical = 1117 ; free virtual = 21036
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.855 ; gain = 0.000 ; free physical = 1113 ; free virtual = 21032
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.855 ; gain = 0.000 ; free physical = 1148 ; free virtual = 21065
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 1 instance 
  LDC => LDCE: 16 instances

Synth Design complete, checksum: b952d70a
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2787.855 ; gain = 64.031 ; free physical = 1344 ; free virtual = 21261
INFO: [Common 17-1381] The checkpoint '/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/MAC_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MAC_top_utilization_synth.rpt -pb MAC_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 28 14:15:12 2022...
