$date
	Fri Oct 30 22:54:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! O [12:0] $end
$var reg 7 " I [6:0] $end
$scope module MROM $end
$var wire 7 # I [6:0] $end
$var reg 13 $ O [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b1000000001000 !
b1000000001000 $
bz0 "
bz0 #
#3
b100000001000 !
b100000001000 $
b1z1 "
b1z1 #
#5
b1000000001000 !
b1000000001000 $
b0z1 "
b0z1 #
#7
b11z1 "
b11z1 #
#9
b100000001000 !
b100000001000 $
b10z1 "
b10z1 #
#11
b1001000010 !
b1001000010 $
b10zz1 "
b10zz1 #
#13
b1001001100000 !
b1001001100000 $
b11zz1 "
b11zz1 #
#15
b11010000010 !
b11010000010 $
b100zz1 "
b100zz1 #
#17
b11010000100 !
b11010000100 $
b101zz1 "
b101zz1 #
#19
b1011010100000 !
b1011010100000 $
b110zz1 "
b110zz1 #
#21
b1000000111000 !
b1000000111000 $
b111zz1 "
b111zz1 #
#23
b100000001000 !
b100000001000 $
b1000z11 "
b1000z11 #
#25
b1000000001000 !
b1000000001000 $
b1000z01 "
b1000z01 #
#27
b1001z11 "
b1001z11 #
#29
b100000001000 !
b100000001000 $
b1001z01 "
b1001z01 #
#31
b11011000010 !
b11011000010 $
b1010zz1 "
b1010zz1 #
#33
b1011011100000 !
b1011011100000 $
b1011zz1 "
b1011zz1 #
#35
b100000001000 !
b100000001000 $
b1100zz1 "
b1100zz1 #
#37
b1001 !
b1001 $
b1101zz1 "
b1101zz1 #
#39
b11100000010 !
b11100000010 $
b1110zz1 "
b1110zz1 #
#41
b1011100100000 !
b1011100100000 $
b1111zz1 "
b1111zz1 #
#43
b1011011100000 !
b1011011100000 $
b10110z1 "
b10110z1 #
#45
b1001001100000 !
b1001001100000 $
b111z1 "
b111z1 #
#47
b1011010100000 !
b1011010100000 $
b110z01 "
b110z01 #
#49
b1000000111000 !
b1000000111000 $
b1110z1 "
b1110z1 #
#50
