###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:44:12 2025
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: MET Hold Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/SI       (^) checked with  leading edge of 'scan_
clk'
Beginpoint: U1_ClkDiv/div_clk_reg_reg/Q (v) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                 0.831
  Arrival Time                  0.846
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.015 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.003 | 
     | scan_clk__L2_I0                               | A v -> Y ^  | INVX2M     | 0.033 | 0.024 |   0.036 |    0.021 | 
     | u_uart_clk_mux/U1                             | B ^ -> Y ^  | MX2X2M     | 0.208 | 0.162 |   0.198 |    0.183 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M | 0.045 | 0.032 |   0.230 |    0.215 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.054 |   0.283 |    0.268 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.046 |   0.330 |    0.315 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.377 |    0.362 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.430 |    0.415 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M | 0.020 | 0.023 |   0.453 |    0.438 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M | 0.014 | 0.019 |   0.473 |    0.458 | 
     | DFT_UART_CLK__L8_I0                           | A v -> Y ^  | INVX4M     | 0.017 | 0.016 |   0.488 |    0.473 | 
     | U1_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q v | SDFFRQX2M  | 0.043 | 0.180 |   0.668 |    0.653 | 
     | U1_ClkDiv/div_clk_reg__Exclude_0              | A v -> Y v  | CLKBUFX1M  | 0.063 | 0.076 |   0.744 |    0.729 | 
     | U1_ClkDiv/FE_PHC29_div_clk_reg__Exclude_0_NET | A v -> Y v  | CLKBUFX2M  | 0.036 | 0.069 |   0.813 |    0.798 | 
     | U1_ClkDiv/U48                                 | A v -> Y ^  | INVX2M     | 0.038 | 0.033 |   0.846 |    0.831 | 
     | U1_ClkDiv/flag_reg                            | SI ^        | SDFFRX4M   | 0.038 | 0.000 |   0.846 |    0.831 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.015 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.027 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.033 | 0.024 |   0.036 |    0.051 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.208 | 0.162 |   0.198 |    0.213 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.120 | 0.102 |   0.300 |    0.315 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.105 | 0.093 |   0.393 |    0.408 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.117 | 0.099 |   0.492 |    0.507 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.132 | 0.108 |   0.600 |    0.615 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.152 | 0.119 |   0.719 |    0.734 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.790 |    0.805 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.017 | 0.023 |   0.813 |    0.828 | 
     | DFT_UART_CLK__L8_I3 | A v -> Y ^ | INVX4M     | 0.105 | 0.066 |   0.879 |    0.894 | 
     | U1_ClkDiv/flag_reg  | CK ^       | SDFFRX4M   | 0.105 | 0.002 |   0.881 |    0.896 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/SI       (^) checked with  leading edge of 'scan_
clk'
Beginpoint: U0_ClkDiv/div_clk_reg_reg/Q (v) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.874
+ Hold                         -0.059
+ Phase Shift                   0.000
= Required Time                 0.815
  Arrival Time                  0.834
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.019 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.007 | 
     | scan_clk__L2_I0                               | A v -> Y ^  | INVX2M     | 0.033 | 0.024 |   0.036 |    0.017 | 
     | u_uart_clk_mux/U1                             | B ^ -> Y ^  | MX2X2M     | 0.208 | 0.162 |   0.198 |    0.179 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M | 0.045 | 0.032 |   0.230 |    0.211 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.054 |   0.283 |    0.264 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.046 |   0.330 |    0.310 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.377 |    0.358 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.430 |    0.411 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M | 0.020 | 0.023 |   0.453 |    0.434 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M | 0.014 | 0.019 |   0.473 |    0.453 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M     | 0.015 | 0.016 |   0.488 |    0.469 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q v | SDFFRQX2M  | 0.042 | 0.178 |   0.666 |    0.647 | 
     | U0_ClkDiv/div_clk_reg__Exclude_0              | A v -> Y v  | CLKBUFX1M  | 0.058 | 0.072 |   0.739 |    0.719 | 
     | U0_ClkDiv/FE_PHC30_div_clk_reg__Exclude_0_NET | A v -> Y v  | BUFX2M     | 0.026 | 0.067 |   0.806 |    0.786 | 
     | U0_ClkDiv/U39                                 | A v -> Y ^  | INVX2M     | 0.035 | 0.029 |   0.834 |    0.815 | 
     | U0_ClkDiv/flag_reg                            | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.834 |    0.815 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.019 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.031 | 
     | scan_clk__L2_I0     | A v -> Y ^ | INVX2M     | 0.033 | 0.024 |   0.036 |    0.055 | 
     | u_uart_clk_mux/U1   | B ^ -> Y ^ | MX2X2M     | 0.208 | 0.162 |   0.198 |    0.218 | 
     | DFT_UART_CLK__L1_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.120 | 0.102 |   0.300 |    0.319 | 
     | DFT_UART_CLK__L2_I3 | A ^ -> Y ^ | CLKBUFX1M  | 0.105 | 0.093 |   0.393 |    0.412 | 
     | DFT_UART_CLK__L3_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.117 | 0.099 |   0.492 |    0.512 | 
     | DFT_UART_CLK__L4_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.132 | 0.108 |   0.600 |    0.620 | 
     | DFT_UART_CLK__L5_I2 | A ^ -> Y ^ | CLKBUFX1M  | 0.152 | 0.119 |   0.719 |    0.739 | 
     | DFT_UART_CLK__L6_I3 | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.790 |    0.810 | 
     | DFT_UART_CLK__L7_I1 | A ^ -> Y v | CLKINVX32M | 0.017 | 0.023 |   0.813 |    0.832 | 
     | DFT_UART_CLK__L8_I2 | A v -> Y ^ | INVX4M     | 0.095 | 0.061 |   0.874 |    0.893 | 
     | U0_ClkDiv/flag_reg  | CK ^       | SDFFRQX2M  | 0.095 | 0.001 |   0.874 |    0.894 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.975
  Arrival Time                  1.047
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.072 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.060 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.047 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.105 | 
     | DFT_UART_CLK__L1_I1                           | A ^ -> Y ^  | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.207 | 
     | DFT_UART_CLK__L2_I2                           | A ^ -> Y v  | INVXLM         | 0.091 | 0.071 |   0.349 |    0.277 | 
     | DFT_UART_CLK__L3_I1                           | A v -> Y ^  | INVXLM         | 0.200 | 0.137 |   0.486 |    0.414 | 
     | DFT_UART_CLK__L4_I1                           | A ^ -> Y ^  | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.489 | 
     | DFT_UART_CLK__L5_I1                           | A ^ -> Y v  | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.512 | 
     | DFT_UART_CLK__L6_I1                           | A v -> Y ^  | INVX4M         | 0.019 | 0.019 |   0.602 |    0.530 | 
     | U0_ClkDiv/U55                                 | A ^ -> Y ^  | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.615 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.687 |    0.615 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.750 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.819 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M      | 0.037 | 0.155 |   1.047 |    0.975 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M      | 0.037 | 0.000 |   1.047 |    0.975 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.072 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.084 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.097 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.249 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.281 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.334 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.381 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.428 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.481 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.504 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.523 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.539 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.692 | 
     | U0_ClkDiv/U55                                 | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.789 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.789 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.925 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    0.994 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.927 |    0.999 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.974
  Arrival Time                  1.048
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.074 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.062 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.049 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.104 | 
     | DFT_UART_CLK__L1_I1                           | A ^ -> Y ^  | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.205 | 
     | DFT_UART_CLK__L2_I2                           | A ^ -> Y v  | INVXLM         | 0.091 | 0.071 |   0.349 |    0.276 | 
     | DFT_UART_CLK__L3_I1                           | A v -> Y ^  | INVXLM         | 0.200 | 0.137 |   0.486 |    0.412 | 
     | DFT_UART_CLK__L4_I1                           | A ^ -> Y ^  | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.488 | 
     | DFT_UART_CLK__L5_I1                           | A ^ -> Y v  | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.510 | 
     | DFT_UART_CLK__L6_I1                           | A v -> Y ^  | INVX4M         | 0.019 | 0.019 |   0.602 |    0.528 | 
     | U0_ClkDiv/U55                                 | A ^ -> Y ^  | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.613 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.687 |    0.613 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.749 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.818 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M      | 0.040 | 0.157 |   1.048 |    0.974 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] | D ^         | SDFFRQX2M      | 0.040 | 0.000 |   1.048 |    0.974 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.074 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.085 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.098 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.251 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.282 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.336 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.382 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.429 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.483 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.506 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.525 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.541 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.694 | 
     | U0_ClkDiv/U55                                 | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.791 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.791 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.926 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    0.995 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.927 |    1.000 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.974
  Arrival Time                  1.052
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.078 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.066 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.054 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.099 | 
     | DFT_UART_CLK__L1_I1                           | A ^ -> Y ^  | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.201 | 
     | DFT_UART_CLK__L2_I2                           | A ^ -> Y v  | INVXLM         | 0.091 | 0.071 |   0.349 |    0.271 | 
     | DFT_UART_CLK__L3_I1                           | A v -> Y ^  | INVXLM         | 0.200 | 0.137 |   0.486 |    0.408 | 
     | DFT_UART_CLK__L4_I1                           | A ^ -> Y ^  | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.483 | 
     | DFT_UART_CLK__L5_I1                           | A ^ -> Y v  | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.505 | 
     | DFT_UART_CLK__L6_I1                           | A v -> Y ^  | INVX4M         | 0.019 | 0.019 |   0.602 |    0.524 | 
     | U0_ClkDiv/U55                                 | A ^ -> Y ^  | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.608 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.687 |    0.608 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.744 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.813 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M      | 0.044 | 0.160 |   1.052 |    0.974 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M      | 0.044 | 0.000 |   1.052 |    0.974 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.078 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.090 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.103 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.255 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.287 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.340 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.387 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.434 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.487 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.510 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.530 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.545 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.699 | 
     | U0_ClkDiv/U55                                 | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.795 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.795 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.931 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.000 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.927 |    1.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.926
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.973
  Arrival Time                  1.054
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.081 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.069 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.056 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.096 | 
     | DFT_UART_CLK__L1_I1                           | A ^ -> Y ^  | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.198 | 
     | DFT_UART_CLK__L2_I2                           | A ^ -> Y v  | INVXLM         | 0.091 | 0.071 |   0.349 |    0.268 | 
     | DFT_UART_CLK__L3_I1                           | A v -> Y ^  | INVXLM         | 0.200 | 0.137 |   0.486 |    0.405 | 
     | DFT_UART_CLK__L4_I1                           | A ^ -> Y ^  | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.480 | 
     | DFT_UART_CLK__L5_I1                           | A ^ -> Y v  | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.503 | 
     | DFT_UART_CLK__L6_I1                           | A v -> Y ^  | INVX4M         | 0.019 | 0.019 |   0.602 |    0.521 | 
     | U0_ClkDiv/U55                                 | A ^ -> Y ^  | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.606 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.687 |    0.606 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.741 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.810 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] | CK ^ -> Q ^ | SDFFRQX2M      | 0.048 | 0.163 |   1.054 |    0.973 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] | D ^         | SDFFRQX2M      | 0.048 | 0.000 |   1.054 |    0.973 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                               | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.081 | 
     | UART_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.093 | 
     | UART_CLK__L2_I0                               | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.106 | 
     | u_uart_clk_mux/U1                             | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.258 | 
     | DFT_UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.290 | 
     | DFT_UART_CLK__L2_I1                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.343 | 
     | DFT_UART_CLK__L3_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.390 | 
     | DFT_UART_CLK__L4_I0                           | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.437 | 
     | DFT_UART_CLK__L5_I0                           | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.490 | 
     | DFT_UART_CLK__L6_I0                           | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.513 | 
     | DFT_UART_CLK__L7_I0                           | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.532 | 
     | DFT_UART_CLK__L8_I1                           | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.548 | 
     | U0_ClkDiv/div_clk_reg_reg                     | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.701 | 
     | U0_ClkDiv/U55                                 | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.798 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.798 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.934 | 
     | DFT_UART_TX_CLK__L1_I0                        | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.003 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.926 |    1.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/D (^) checked with  leading edge of 'UART_
TX_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q (^) triggered by  leading edge of 'UART_
TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.973
  Arrival Time                  1.056
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.083 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.071 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.058 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.094 | 
     | DFT_UART_CLK__L1_I1       | A ^ -> Y ^  | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.196 | 
     | DFT_UART_CLK__L2_I2       | A ^ -> Y v  | INVXLM         | 0.091 | 0.071 |   0.349 |    0.266 | 
     | DFT_UART_CLK__L3_I1       | A v -> Y ^  | INVXLM         | 0.200 | 0.137 |   0.486 |    0.403 | 
     | DFT_UART_CLK__L4_I1       | A ^ -> Y ^  | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.478 | 
     | DFT_UART_CLK__L5_I1       | A ^ -> Y v  | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.501 | 
     | DFT_UART_CLK__L6_I1       | A v -> Y ^  | INVX4M         | 0.019 | 0.019 |   0.602 |    0.519 | 
     | U0_ClkDiv/U55             | A ^ -> Y ^  | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.604 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.687 |    0.604 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.739 | 
     | DFT_UART_TX_CLK__L1_I0    | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.808 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.052 | 0.165 |   1.056 |    0.973 | 
     | U0_PULSE_GEN/pls_flop_reg | D ^         | SDFFRQX2M      | 0.052 | 0.000 |   1.056 |    0.973 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.083 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.095 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.108 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.260 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.292 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.345 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.392 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.439 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.492 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.515 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.534 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.550 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.703 | 
     | U0_ClkDiv/U55             | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.800 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.800 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.936 | 
     | DFT_UART_TX_CLK__L1_I0    | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.005 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.927 |    1.010 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/D      (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_TX_FSM/busy_reg/Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.926
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.971
  Arrival Time                  1.076
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                |             |                |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.105 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.093 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.080 | 
     | u_uart_clk_mux/U1              | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.072 | 
     | DFT_UART_CLK__L1_I1            | A ^ -> Y ^  | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.174 | 
     | DFT_UART_CLK__L2_I2            | A ^ -> Y v  | INVXLM         | 0.091 | 0.071 |   0.349 |    0.244 | 
     | DFT_UART_CLK__L3_I1            | A v -> Y ^  | INVXLM         | 0.200 | 0.137 |   0.486 |    0.381 | 
     | DFT_UART_CLK__L4_I1            | A ^ -> Y ^  | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.456 | 
     | DFT_UART_CLK__L5_I1            | A ^ -> Y v  | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.479 | 
     | DFT_UART_CLK__L6_I1            | A v -> Y ^  | INVX4M         | 0.019 | 0.019 |   0.602 |    0.497 | 
     | U0_ClkDiv/U55                  | A ^ -> Y ^  | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.582 | 
     | U0_ClkDiv                      | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.687 |    0.582 | 
     | u_uart_TX_clk_mux/U1           | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.717 | 
     | DFT_UART_TX_CLK__L1_I0         | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.786 | 
     | U0_UART/u_tx/u_TX_FSM/busy_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.083 | 0.184 |   1.075 |    0.970 | 
     | U0_PULSE_GEN/rcv_flop_reg      | D ^         | SDFFRQX2M      | 0.083 | 0.000 |   1.076 |    0.971 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.105 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.117 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.130 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.282 | 
     | DFT_UART_CLK__L1_I0       | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.314 | 
     | DFT_UART_CLK__L2_I1       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.367 | 
     | DFT_UART_CLK__L3_I0       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.414 | 
     | DFT_UART_CLK__L4_I0       | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.461 | 
     | DFT_UART_CLK__L5_I0       | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.514 | 
     | DFT_UART_CLK__L6_I0       | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.537 | 
     | DFT_UART_CLK__L7_I0       | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.556 | 
     | DFT_UART_CLK__L8_I1       | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.572 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.725 | 
     | U0_ClkDiv/U55             | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.822 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.822 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.958 | 
     | DFT_UART_TX_CLK__L1_I0    | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.027 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.926 |    1.031 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[0] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[0] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.036
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.109 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.097 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.084 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.069 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.170 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.241 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.377 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.453 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.475 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.493 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.549 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.549 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.654 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.736 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0]   | CK ^ -> QN v | SDFFRX1M       | 0.051 | 0.124 |   0.969 |    0.860 | 
     | U0_UART/u_rx/u_deserializer/U44            | B1 v -> Y ^  | OAI2BB2X1M     | 0.034 | 0.068 |   1.036 |    0.928 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[0] | D ^          | SDFFRQX2M      | 0.034 | 0.000 |   1.036 |    0.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.109 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.120 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.133 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.286 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.317 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.371 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.417 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.464 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.518 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.541 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.560 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.576 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.731 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.799 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.799 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.904 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    0.986 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[0] | CK ^        | SDFFRQX2M      | 0.052 | 0.002 |   0.880 |    0.988 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.351
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.399
  Arrival Time                  0.510
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.111 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.100 | 
     | REF_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.011 |   0.023 |   -0.089 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.022 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.121 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^  | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.214 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.185 |   0.510 |    0.399 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.510 |    0.399 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.123 | 
     | REF_CLK__L2_I0                                | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.011 |   0.023 |    0.134 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.245 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.343 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.437 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.163 | 0.026 |   0.351 |    0.463 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.351
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.399
  Arrival Time                  0.511
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.112 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.101 | 
     | REF_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.011 |   0.023 |   -0.089 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.022 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.120 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^  | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.213 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.185 |   0.511 |    0.399 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.511 |    0.399 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.112 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.123 | 
     | REF_CLK__L2_I0                                | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.011 |   0.023 |    0.134 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.246 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.344 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.437 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | CK ^       | SDFFRQX2M  | 0.163 | 0.025 |   0.351 |    0.463 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[5] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[5] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.041
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.113 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.101 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.088 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.064 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.166 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.236 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.373 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.448 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.471 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.488 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.544 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.544 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.650 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.731 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5]   | CK ^ -> QN v | SDFFRX1M       | 0.050 | 0.126 |   0.970 |    0.857 | 
     | U0_UART/u_rx/u_deserializer/U49            | B1 v -> Y ^  | OAI2BB2X1M     | 0.037 | 0.071 |   1.041 |    0.928 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | D ^          | SDFFRQX2M      | 0.037 | 0.000 |   1.041 |    0.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.138 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.290 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.322 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.375 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.422 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.469 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.522 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.545 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.564 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.580 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.735 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.803 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.803 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.909 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    0.990 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | CK ^        | SDFFRQX2M      | 0.052 | 0.003 |   0.880 |    0.993 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[7] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[7] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.043
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.114 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.103 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.090 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.063 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.164 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.235 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.372 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.447 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.469 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.487 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.543 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.543 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.648 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.730 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7]   | CK ^ -> QN v | SDFFRX1M       | 0.054 | 0.129 |   0.973 |    0.859 | 
     | U0_UART/u_rx/u_deserializer/U51            | B1 v -> Y ^  | OAI2BB2X1M     | 0.036 | 0.070 |   1.043 |    0.928 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | D ^          | SDFFRQX2M      | 0.036 | 0.000 |   1.043 |    0.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.114 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.126 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.139 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.292 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.323 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.377 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.423 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.470 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.524 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.547 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.566 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.582 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.737 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.805 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.805 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.910 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    0.992 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | CK ^        | SDFFRQX2M      | 0.052 | 0.003 |   0.880 |    0.995 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.351
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.395
  Arrival Time                  0.510
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.114 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.103 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.011 |   0.023 |   -0.092 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.019 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v  | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.117 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^  | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.211 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.184 |   0.510 |    0.395 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.510 |    0.395 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.115 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.126 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.011 |   0.023 |    0.137 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.248 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.346 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.440 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.161 | 0.026 |   0.351 |    0.466 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.352
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.396
  Arrival Time                  0.512
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.115 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.104 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.011 |   0.023 |   -0.093 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.018 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v  | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.116 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^  | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.210 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.186 |   0.511 |    0.396 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.512 |    0.396 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.115 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.127 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.011 |   0.023 |    0.138 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.249 | 
     | DFT_REF_CLK__L1_I0           | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.347 | 
     | DFT_REF_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.441 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.162 | 0.027 |   0.352 |    0.468 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[6] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[6] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.044
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.116 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.104 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.091 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.061 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.163 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.234 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.370 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.445 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.468 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.486 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.541 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.541 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.647 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.729 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6]   | CK ^ -> QN v | SDFFRX1M       | 0.054 | 0.129 |   0.973 |    0.857 | 
     | U0_UART/u_rx/u_deserializer/U50            | B1 v -> Y ^  | OAI2BB2X1M     | 0.036 | 0.071 |   1.044 |    0.928 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | D ^          | SDFFRQX2M      | 0.036 | 0.000 |   1.044 |    0.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.116 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.128 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.140 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.293 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.324 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.378 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.424 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.472 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.525 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.548 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.567 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.583 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.738 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.806 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.806 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.911 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    0.993 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | CK ^        | SDFFRQX2M      | 0.052 | 0.003 |   0.880 |    0.996 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[2] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[2] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.044
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.116 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.104 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.091 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.061 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.163 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.233 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.370 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.445 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.468 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.485 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.541 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.541 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.647 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.728 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2]   | CK ^ -> QN v | SDFFRX1M       | 0.060 | 0.134 |   0.978 |    0.862 | 
     | U0_UART/u_rx/u_deserializer/U46            | B1 v -> Y ^  | OAI2BB2X1M     | 0.032 | 0.066 |   1.044 |    0.928 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[2] | D ^          | SDFFRQX2M      | 0.032 | 0.000 |   1.044 |    0.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.116 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.128 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.141 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.293 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.325 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.378 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.425 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.472 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.525 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.548 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.567 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.583 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.738 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.806 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.806 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.912 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    0.993 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[2] | CK ^        | SDFFRQX2M      | 0.052 | 0.003 |   0.880 |    0.996 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.349
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.396
  Arrival Time                  0.518
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.122 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.111 | 
     | REF_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.011 |   0.023 |   -0.100 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.012 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.110 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^  | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.203 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.193 |   0.518 |    0.396 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | D ^         | SDFFRQX2M  | 0.047 | 0.000 |   0.518 |    0.396 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.122 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.133 | 
     | REF_CLK__L2_I0                                | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.011 |   0.023 |    0.145 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.256 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.354 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.448 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | CK ^       | SDFFRQX2M  | 0.162 | 0.024 |   0.349 |    0.471 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[3] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[3] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.880
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.928
  Arrival Time                  1.050
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.122 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.110 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.098 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.055 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.157 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.227 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.364 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.439 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.461 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.479 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.535 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.535 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.640 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.722 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3]   | CK ^ -> QN v | SDFFRX1M       | 0.060 | 0.134 |   0.979 |    0.856 | 
     | U0_UART/u_rx/u_deserializer/U47            | B1 v -> Y ^  | OAI2BB2X1M     | 0.036 | 0.072 |   1.050 |    0.928 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | D ^          | SDFFRQX2M      | 0.036 | 0.000 |   1.050 |    0.928 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.122 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.134 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.147 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.299 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.331 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.384 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.431 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.478 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.531 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.555 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.574 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.590 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.745 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.812 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.812 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.918 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.000 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | CK ^        | SDFFRQX2M      | 0.052 | 0.003 |   0.880 |    1.003 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.168
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.123 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |   -0.118 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.168 |   0.168 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M | 0.045 | 0.000 |   0.168 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.123 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.005 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.169
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.124 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |   -0.119 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.168 |   0.168 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M | 0.047 | 0.000 |   0.169 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.124 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.129 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.005 |    0.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.168
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.124 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |   -0.119 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.168 |   0.168 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[11]    | SI ^        | SDFFRQX2M | 0.047 | 0.000 |   0.168 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.124 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.004 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.122 | 0.004 |   0.004 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.170
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.124 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |   -0.119 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.170 |   0.170 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.170 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.124 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.130 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.005 |    0.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/ALU_OUT_VLD_reg/Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.169
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.125 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.001 |   -0.123 | 
     | U0_ALU/ALU_OUT_VLD_reg     | CK ^ -> Q ^ | SDFFRQX2M | 0.053 | 0.169 |   0.169 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[0]     | SI ^        | SDFFRQX2M | 0.053 | 0.000 |   0.169 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.125 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.130 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.005 |    0.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.347
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.394
  Arrival Time                  0.519
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.125 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.114 | 
     | REF_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.011 |   0.023 |   -0.103 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.009 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.107 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^  | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.200 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.193 |   0.519 |    0.394 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.048 | 0.000 |   0.519 |    0.394 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.125 | 
     | REF_CLK__L1_I0                                | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.136 | 
     | REF_CLK__L2_I0                                | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.011 |   0.023 |    0.148 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M  | 0.102 | 0.111 |   0.134 |    0.259 | 
     | DFT_REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX8M  | 0.124 | 0.098 |   0.232 |    0.357 | 
     | DFT_REF_CLK__L2_I1                            | A v -> Y ^ | CLKINVX40M | 0.123 | 0.094 |   0.325 |    0.451 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.162 | 0.022 |   0.347 |    0.472 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.171
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.125 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |   -0.120 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.171 |   0.171 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[8]     | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.171 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.125 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |    0.131 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.006 |    0.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.169
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.125 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.004 |   -0.121 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.169 |   0.169 |    0.043 | 
     | U0_ALU/\ALU_OUT_reg[12]    | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.169 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.125 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.004 |    0.129 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.122 | 0.004 |   0.004 |    0.129 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.167
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.002 |   -0.124 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.167 |   0.167 |    0.041 | 
     | U0_ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.167 |    0.042 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.002 |    0.127 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.122 | 0.002 |   0.002 |    0.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.168
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.003 |   -0.123 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.168 |   0.168 |    0.042 | 
     | U0_ALU/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.168 |    0.042 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.002 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.122 | 0.002 |   0.002 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.170
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |   -0.120 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.170 |   0.170 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[10]    | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.170 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.131 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.005 |    0.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.171
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |   -0.121 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M | 0.050 | 0.171 |   0.171 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[3]     | SI ^        | SDFFRQX2M | 0.050 | 0.000 |   0.171 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |    0.132 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.006 |    0.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.171
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |   -0.121 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M | 0.050 | 0.171 |   0.171 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[2]     | SI ^        | SDFFRQX2M | 0.050 | 0.000 |   0.171 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.132 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.005 |    0.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.171
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |   -0.121 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^ -> Q ^ | SDFFRQX2M | 0.050 | 0.171 |   0.171 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[6]     | SI ^        | SDFFRQX2M | 0.050 | 0.000 |   0.171 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.126 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |    0.131 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.005 |    0.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.172
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.127 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |   -0.121 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M | 0.051 | 0.172 |   0.172 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M | 0.051 | 0.000 |   0.172 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.127 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |    0.132 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.006 |    0.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[1] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[1] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.878
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.926
  Arrival Time                  1.052
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.127 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.115 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.102 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.050 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.152 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.223 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.359 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.434 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.457 | 
     | DFT_UART_CLK__L6_I2                        | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.475 | 
     | U1_ClkDiv/U58                              | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.530 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.530 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.636 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.718 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1]   | CK ^ -> QN v | SDFFRX1M       | 0.054 | 0.127 |   0.972 |    0.845 | 
     | U0_UART/u_rx/u_deserializer/U45            | B1 v -> Y ^  | OAI2BB2X1M     | 0.044 | 0.081 |   1.052 |    0.925 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | D ^          | SDFFRQX2M      | 0.044 | 0.000 |   1.052 |    0.926 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.127 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.139 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.151 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.304 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.335 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.389 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.435 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.482 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.536 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.559 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.578 | 
     | DFT_UART_CLK__L8_I0                        | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.594 | 
     | U1_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.749 | 
     | U1_ClkDiv/U58                              | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.817 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.817 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.922 | 
     | DFT_UART_RX_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.004 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | CK ^        | SDFFRQX2M      | 0.052 | 0.001 |   0.878 |    1.005 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.170
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.128 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.004 |   -0.124 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^ -> Q ^ | SDFFRQX2M | 0.051 | 0.170 |   0.170 |    0.042 | 
     | U0_ALU/\ALU_OUT_reg[13]    | SI ^        | SDFFRQX2M | 0.051 | 0.000 |   0.170 |    0.043 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.128 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.003 |    0.131 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.122 | 0.003 |   0.003 |    0.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[5] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[5] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  1.052
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.130 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.118 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.105 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.047 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.149 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.220 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.356 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.431 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.454 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.472 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.527 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.527 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.633 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.715 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^ -> QN v | SDFFRX1M       | 0.050 | 0.126 |   0.970 |    0.840 | 
     | U0_UART/u_rx/u_deserializer/U38          | B0 v -> Y ^  | OAI2B2X1M      | 0.072 | 0.081 |   1.052 |    0.922 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | D ^          | SDFFRX1M       | 0.072 | 0.000 |   1.052 |    0.922 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.130 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.142 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.154 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.307 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.339 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.392 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.438 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.486 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.539 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.562 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.581 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.597 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.752 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.820 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.820 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.925 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.007 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^        | SDFFRX1M       | 0.052 | 0.003 |   0.881 |    1.011 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.175
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.130 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.005 |   -0.125 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^ -> Q ^ | SDFFRQX2M | 0.057 | 0.175 |   0.175 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[7]     | SI ^        | SDFFRQX2M | 0.057 | 0.000 |   0.175 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.130 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.006 |    0.136 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.006 |    0.136 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[6] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[6] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  1.053
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.131 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.119 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.106 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.046 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.148 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.218 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.355 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.430 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.453 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.470 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.526 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.526 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.632 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.713 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^ -> QN v | SDFFRX1M       | 0.054 | 0.129 |   0.973 |    0.842 | 
     | U0_UART/u_rx/u_deserializer/U34          | B0 v -> Y ^  | OAI2B2X1M      | 0.068 | 0.080 |   1.053 |    0.922 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | D ^          | SDFFRX1M       | 0.068 | 0.000 |   1.053 |    0.922 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.131 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.143 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.156 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.308 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.340 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.393 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.440 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.487 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.540 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.563 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.582 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.598 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.753 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.821 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.821 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.927 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.008 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^        | SDFFRX1M       | 0.052 | 0.003 |   0.881 |    1.012 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[1] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[1] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.879
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.920
  Arrival Time                  1.053
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.132 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.121 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.108 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.045 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.146 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.217 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.354 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.429 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.451 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.469 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.525 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.525 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.630 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.712 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^ -> QN v | SDFFRX1M       | 0.054 | 0.127 |   0.972 |    0.839 | 
     | U0_UART/u_rx/u_deserializer/U30          | B0 v -> Y ^  | OAI2B2X1M      | 0.070 | 0.081 |   1.053 |    0.920 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | D ^          | SDFFRX1M       | 0.070 | 0.000 |   1.053 |    0.920 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.132 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.144 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.157 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.310 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.341 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.395 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.441 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.488 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.542 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.565 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.584 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.600 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.755 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.823 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.823 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.928 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.010 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^        | SDFFRX1M       | 0.052 | 0.002 |   0.879 |    1.012 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[7] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[7] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  1.055
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.133 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.121 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.109 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.044 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.146 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.216 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.353 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.428 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.450 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.468 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.524 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.524 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.629 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.711 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^ -> QN v | SDFFRX1M       | 0.054 | 0.129 |   0.973 |    0.840 | 
     | U0_UART/u_rx/u_deserializer/U28          | B0 v -> Y ^  | OAI2B2X1M      | 0.071 | 0.082 |   1.055 |    0.922 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | D ^          | SDFFRX1M       | 0.071 | 0.000 |   1.055 |    0.922 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.133 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.145 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.158 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.310 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.342 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.395 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.442 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.489 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.542 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.565 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.585 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.600 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.755 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.823 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.823 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.929 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.011 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^        | SDFFRX1M       | 0.052 | 0.003 |   0.881 |    1.014 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[3] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[3] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.975
  Arrival Time                  1.111
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.136 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.124 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.111 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.041 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.143 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.214 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.350 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.425 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.448 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.019 |   0.602 |    0.466 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.551 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.687 |    0.551 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.686 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.756 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[3] | CK ^ -> Q ^  | SDFFRQX2M      | 0.055 | 0.167 |   1.058 |    0.922 | 
     | U0_UART/u_tx/u_serializer/U32              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.030 | 0.053 |   1.111 |    0.975 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[3] | D ^          | SDFFRQX2M      | 0.030 | 0.000 |   1.111 |    0.975 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.136 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.148 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.160 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.313 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.344 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.398 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.444 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.491 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.545 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.568 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.587 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.603 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.756 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.853 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.853 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.988 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.058 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[3] | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.927 |    1.062 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[0] /D  (v) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[0] /QN (^) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.879
+ Hold                         -0.095
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.884
  Arrival Time                  1.020
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.137 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.125 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.112 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.041 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.142 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.213 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.349 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.425 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.447 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.465 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.521 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.521 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.626 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.708 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^ -> QN ^ | SDFFRX1M       | 0.068 | 0.140 |   0.984 |    0.847 | 
     | U0_UART/u_rx/u_deserializer/U32          | B0 ^ -> Y v  | OAI2B2X1M      | 0.033 | 0.036 |   1.020 |    0.884 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | D v          | SDFFRX1M       | 0.033 | 0.000 |   1.020 |    0.884 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.137 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.148 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.161 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.314 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.345 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.399 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.445 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.492 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.546 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.569 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.588 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.604 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.759 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.827 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.827 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.932 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.014 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^        | SDFFRX1M       | 0.052 | 0.001 |   0.879 |    1.015 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[2] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[2] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[2] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.975
  Arrival Time                  1.112
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.137 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.125 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.112 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.040 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.142 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.213 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.349 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.424 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.447 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.019 |   0.602 |    0.465 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.550 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.687 |    0.550 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.685 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.755 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[2] | CK ^ -> Q ^  | SDFFRQX2M      | 0.058 | 0.169 |   1.060 |    0.923 | 
     | U0_UART/u_tx/u_serializer/U30              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.028 | 0.052 |   1.112 |    0.975 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[2] | D ^          | SDFFRQX2M      | 0.028 | 0.000 |   1.112 |    0.975 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.137 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.149 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.161 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.314 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.345 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.399 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.445 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.492 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.546 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.569 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.588 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.604 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.757 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.854 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.854 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.989 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.059 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[2] | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.927 |    1.063 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[4] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[4] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  1.060
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.138 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.126 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.113 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.040 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.141 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.212 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.348 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.424 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.446 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.464 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.520 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.520 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.625 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.707 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^ -> QN v | SDFFRX1M       | 0.060 | 0.134 |   0.978 |    0.841 | 
     | U0_UART/u_rx/u_deserializer/U36          | B0 v -> Y ^  | OAI2B2X1M      | 0.068 | 0.081 |   1.060 |    0.922 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | D ^          | SDFFRX1M       | 0.068 | 0.000 |   1.060 |    0.922 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.138 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.149 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.162 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.315 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.346 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.400 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.446 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.493 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.547 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.570 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.589 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.605 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.760 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.828 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.828 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.933 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.015 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^        | SDFFRX1M       | 0.052 | 0.004 |   0.881 |    1.018 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[2] /D  (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[2] /QN (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.881
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.922
  Arrival Time                  1.060
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |              |                |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.138 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.126 | 
     | UART_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.113 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.040 | 
     | DFT_UART_CLK__L1_I1                      | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.141 | 
     | DFT_UART_CLK__L2_I2                      | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.212 | 
     | DFT_UART_CLK__L3_I1                      | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.348 | 
     | DFT_UART_CLK__L4_I1                      | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.424 | 
     | DFT_UART_CLK__L5_I1                      | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.446 | 
     | DFT_UART_CLK__L6_I2                      | A v -> Y ^   | INVX4M         | 0.019 | 0.018 |   0.601 |    0.464 | 
     | U1_ClkDiv/U58                            | A ^ -> Y ^   | MX2X2M         | 0.033 | 0.056 |   0.657 |    0.519 | 
     | U1_ClkDiv                                | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.657 |    0.519 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^   | MX2X2M         | 0.115 | 0.106 |   0.763 |    0.625 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^   | CLKBUFX40M     | 0.052 | 0.082 |   0.844 |    0.707 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^ -> QN v | SDFFRX1M       | 0.060 | 0.134 |   0.978 |    0.841 | 
     | U0_UART/u_rx/u_deserializer/U26          | B0 v -> Y ^  | OAI2B2X1M      | 0.068 | 0.082 |   1.060 |    0.922 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | D ^          | SDFFRX1M       | 0.068 | 0.000 |   1.060 |    0.922 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                          |             |                |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                          | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.138 | 
     | UART_CLK__L1_I0                          | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.149 | 
     | UART_CLK__L2_I0                          | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.162 | 
     | u_uart_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.315 | 
     | DFT_UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.346 | 
     | DFT_UART_CLK__L2_I1                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.400 | 
     | DFT_UART_CLK__L3_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.446 | 
     | DFT_UART_CLK__L4_I0                      | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.493 | 
     | DFT_UART_CLK__L5_I0                      | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.547 | 
     | DFT_UART_CLK__L6_I0                      | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.570 | 
     | DFT_UART_CLK__L7_I0                      | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.589 | 
     | DFT_UART_CLK__L8_I0                      | A v -> Y ^  | INVX4M         | 0.017 | 0.016 |   0.467 |    0.605 | 
     | U1_ClkDiv/div_clk_reg_reg                | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.155 |   0.622 |    0.760 | 
     | U1_ClkDiv/U58                            | B ^ -> Y ^  | MX2X2M         | 0.033 | 0.068 |   0.690 |    0.828 | 
     | U1_ClkDiv                                | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.690 |    0.828 | 
     | u_uart_RX_clk_mux/U1                     | A ^ -> Y ^  | MX2X2M         | 0.115 | 0.106 |   0.796 |    0.933 | 
     | DFT_UART_RX_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M     | 0.052 | 0.082 |   0.877 |    1.015 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^        | SDFFRX1M       | 0.052 | 0.004 |   0.881 |    1.019 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[4] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[4] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[4] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.975
  Arrival Time                  1.114
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.127 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.114 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.038 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.140 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.210 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.347 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.422 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.445 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.019 |   0.602 |    0.463 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.548 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.687 |    0.548 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.683 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.752 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[4] | CK ^ -> Q ^  | SDFFRQX2M      | 0.061 | 0.171 |   1.062 |    0.923 | 
     | U0_UART/u_tx/u_serializer/U34              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.027 | 0.052 |   1.114 |    0.975 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[4] | D ^          | SDFFRQX2M      | 0.027 | 0.000 |   1.114 |    0.975 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.151 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.164 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.316 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.348 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.401 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.448 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.495 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.548 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.571 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.590 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.606 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.759 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.856 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.856 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.992 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.061 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[4] | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.927 |    1.066 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART/u_tx/u_serializer/\data_reg_reg[5] /CK 
Endpoint:   U0_UART/u_tx/u_serializer/\data_reg_reg[5] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_serializer/\data_reg_reg[5] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.927
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.975
  Arrival Time                  1.114
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^   |                | 0.000 |       |   0.000 |   -0.139 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.127 | 
     | UART_CLK__L2_I0                            | A v -> Y ^   | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.114 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^   | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.038 | 
     | DFT_UART_CLK__L1_I1                        | A ^ -> Y ^   | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.140 | 
     | DFT_UART_CLK__L2_I2                        | A ^ -> Y v   | INVXLM         | 0.091 | 0.071 |   0.349 |    0.210 | 
     | DFT_UART_CLK__L3_I1                        | A v -> Y ^   | INVXLM         | 0.200 | 0.137 |   0.486 |    0.347 | 
     | DFT_UART_CLK__L4_I1                        | A ^ -> Y ^   | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.422 | 
     | DFT_UART_CLK__L5_I1                        | A ^ -> Y v   | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.445 | 
     | DFT_UART_CLK__L6_I1                        | A v -> Y ^   | INVX4M         | 0.019 | 0.019 |   0.602 |    0.463 | 
     | U0_ClkDiv/U55                              | A ^ -> Y ^   | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.548 | 
     | U0_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_0 |       |       |   0.687 |    0.548 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.683 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^   | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.752 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[5] | CK ^ -> Q ^  | SDFFRQX2M      | 0.054 | 0.167 |   1.058 |    0.919 | 
     | U0_UART/u_tx/u_serializer/U36              | A1N ^ -> Y ^ | OAI2BB1X2M     | 0.034 | 0.056 |   1.114 |    0.975 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[5] | D ^          | SDFFRQX2M      | 0.034 | 0.000 |   1.114 |    0.975 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.151 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.164 | 
     | u_uart_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.316 | 
     | DFT_UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.348 | 
     | DFT_UART_CLK__L2_I1                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.401 | 
     | DFT_UART_CLK__L3_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.448 | 
     | DFT_UART_CLK__L4_I0                        | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.495 | 
     | DFT_UART_CLK__L5_I0                        | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.548 | 
     | DFT_UART_CLK__L6_I0                        | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.571 | 
     | DFT_UART_CLK__L7_I0                        | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.590 | 
     | DFT_UART_CLK__L8_I1                        | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.606 | 
     | U0_ClkDiv/div_clk_reg_reg                  | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.759 | 
     | U0_ClkDiv/U55                              | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.856 | 
     | U0_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.856 | 
     | u_uart_TX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.992 | 
     | DFT_UART_TX_CLK__L1_I0                     | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.061 | 
     | U0_UART/u_tx/u_serializer/\data_reg_reg[5] | CK ^        | SDFFRQX2M      | 0.061 | 0.005 |   0.927 |    1.066 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.926
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.974
  Arrival Time                  1.114
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.140 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.128 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.115 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.037 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.139 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.091 | 0.071 |   0.349 |    0.209 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.200 | 0.137 |   0.486 |    0.346 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.421 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.444 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.019 |   0.602 |    0.462 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.547 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.687 |    0.547 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.682 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.751 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] | CK ^ -> Q ^ | SDFFRQX2M      | 0.055 | 0.166 |   1.057 |    0.917 | 
     | U0_UART/u_tx/u_parity_calc/U14              | A0 ^ -> Y ^ | AO2B2X2M       | 0.030 | 0.057 |   1.114 |    0.974 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] | D ^         | SDFFRQX2M      | 0.030 | 0.000 |   1.114 |    0.974 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.140 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.152 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.165 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.317 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.349 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.402 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.449 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.496 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.549 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.572 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.591 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.607 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.760 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.857 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.857 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.993 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.062 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[4] | CK ^        | SDFFRQX2M      | 0.061 | 0.004 |   0.926 |    1.066 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.925
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.974
  Arrival Time                  1.114
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |   -0.140 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |   -0.128 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |   -0.115 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.037 | 
     | DFT_UART_CLK__L1_I1                         | A ^ -> Y ^  | CLKBUFX1M      | 0.119 | 0.102 |   0.279 |    0.139 | 
     | DFT_UART_CLK__L2_I2                         | A ^ -> Y v  | INVXLM         | 0.091 | 0.071 |   0.349 |    0.209 | 
     | DFT_UART_CLK__L3_I1                         | A v -> Y ^  | INVXLM         | 0.200 | 0.137 |   0.486 |    0.346 | 
     | DFT_UART_CLK__L4_I1                         | A ^ -> Y ^  | CLKBUFX40M     | 0.033 | 0.075 |   0.561 |    0.421 | 
     | DFT_UART_CLK__L5_I1                         | A ^ -> Y v  | CLKINVX32M     | 0.017 | 0.022 |   0.584 |    0.444 | 
     | DFT_UART_CLK__L6_I1                         | A v -> Y ^  | INVX4M         | 0.019 | 0.019 |   0.602 |    0.462 | 
     | U0_ClkDiv/U55                               | A ^ -> Y ^  | MX2X2M         | 0.083 | 0.084 |   0.687 |    0.547 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.687 |    0.547 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.822 |    0.682 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.891 |    0.751 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M      | 0.058 | 0.168 |   1.059 |    0.919 | 
     | U0_UART/u_tx/u_parity_calc/U11              | A0 ^ -> Y ^ | AO2B2X2M       | 0.026 | 0.055 |   1.114 |    0.974 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] | D ^         | SDFFRQX2M      | 0.026 | 0.000 |   1.114 |    0.974 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |                | 0.000 |       |   0.000 |    0.140 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M     | 0.007 | 0.012 |   0.012 |    0.152 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX8M      | 0.014 | 0.013 |   0.025 |    0.165 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M         | 0.208 | 0.153 |   0.177 |    0.317 | 
     | DFT_UART_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX24M     | 0.045 | 0.032 |   0.209 |    0.349 | 
     | DFT_UART_CLK__L2_I1                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.054 |   0.262 |    0.402 | 
     | DFT_UART_CLK__L3_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.046 |   0.309 |    0.449 | 
     | DFT_UART_CLK__L4_I0                         | A v -> Y v  | CLKBUFX40M     | 0.019 | 0.047 |   0.356 |    0.496 | 
     | DFT_UART_CLK__L5_I0                         | A v -> Y v  | CLKBUFX40M     | 0.026 | 0.053 |   0.409 |    0.549 | 
     | DFT_UART_CLK__L6_I0                         | A v -> Y ^  | CLKINVX40M     | 0.020 | 0.023 |   0.432 |    0.572 | 
     | DFT_UART_CLK__L7_I0                         | A ^ -> Y v  | CLKINVX32M     | 0.014 | 0.019 |   0.451 |    0.591 | 
     | DFT_UART_CLK__L8_I1                         | A v -> Y ^  | INVX4M         | 0.015 | 0.016 |   0.467 |    0.607 | 
     | U0_ClkDiv/div_clk_reg_reg                   | CK ^ -> Q ^ | SDFFRQX2M      | 0.050 | 0.153 |   0.620 |    0.760 | 
     | U0_ClkDiv/U55                               | B ^ -> Y ^  | MX2X2M         | 0.083 | 0.097 |   0.717 |    0.857 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.717 |    0.857 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.157 | 0.136 |   0.853 |    0.993 | 
     | DFT_UART_TX_CLK__L1_I0                      | A ^ -> Y ^  | BUFX32M        | 0.061 | 0.069 |   0.922 |    1.062 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[1] | CK ^        | SDFFRQX2M      | 0.061 | 0.003 |   0.925 |    1.065 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

