###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        81037   # Number of WRITE/WRITEP commands
num_reads_done                 =       750622   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       597464   # Number of read row buffer hits
num_read_cmds                  =       750620   # Number of READ/READP commands
num_writes_done                =        81043   # Number of read requests issued
num_write_row_hits             =        45790   # Number of write row buffer hits
num_act_cmds                   =       189229   # Number of ACT commands
num_pre_cmds                   =       189200   # Number of PRE commands
num_ondemand_pres              =       166345   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9341437   # Cyles of rank active rank.0
rank_active_cycles.1           =      9020619   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       658563   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       979381   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       781211   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10134   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4536   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3780   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1546   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1842   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3032   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2704   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          933   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1259   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20688   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           21   # Write cmd latency (cycles)
write_latency[40-59]           =           22   # Write cmd latency (cycles)
write_latency[60-79]           =           81   # Write cmd latency (cycles)
write_latency[80-99]           =          230   # Write cmd latency (cycles)
write_latency[100-119]         =          360   # Write cmd latency (cycles)
write_latency[120-139]         =          610   # Write cmd latency (cycles)
write_latency[140-159]         =          875   # Write cmd latency (cycles)
write_latency[160-179]         =         1441   # Write cmd latency (cycles)
write_latency[180-199]         =         2091   # Write cmd latency (cycles)
write_latency[200-]            =        75303   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       282252   # Read request latency (cycles)
read_latency[40-59]            =        94489   # Read request latency (cycles)
read_latency[60-79]            =        99376   # Read request latency (cycles)
read_latency[80-99]            =        45923   # Read request latency (cycles)
read_latency[100-119]          =        35962   # Read request latency (cycles)
read_latency[120-139]          =        29669   # Read request latency (cycles)
read_latency[140-159]          =        20498   # Read request latency (cycles)
read_latency[160-179]          =        16466   # Read request latency (cycles)
read_latency[180-199]          =        13378   # Read request latency (cycles)
read_latency[200-]             =       112607   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.04537e+08   # Write energy
read_energy                    =   3.0265e+09   # Read energy
act_energy                     =  5.17731e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.1611e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.70103e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82906e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62887e+09   # Active standby energy rank.1
average_read_latency           =      122.982   # Average read request latency (cycles)
average_interarrival           =      12.0238   # Average request interarrival latency (cycles)
total_energy                   =  1.68976e+10   # Total energy (pJ)
average_power                  =      1689.76   # Average power (mW)
average_bandwidth              =      7.09687   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        81982   # Number of WRITE/WRITEP commands
num_reads_done                 =       780247   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       589011   # Number of read row buffer hits
num_read_cmds                  =       780244   # Number of READ/READP commands
num_writes_done                =        81986   # Number of read requests issued
num_write_row_hits             =        48418   # Number of write row buffer hits
num_act_cmds                   =       225765   # Number of ACT commands
num_pre_cmds                   =       225737   # Number of PRE commands
num_ondemand_pres              =       203386   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9189699   # Cyles of rank active rank.0
rank_active_cycles.1           =      9149849   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       810301   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       850151   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       812514   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9548   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4515   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3713   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1517   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1881   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3029   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2651   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          952   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1263   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20650   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           33   # Write cmd latency (cycles)
write_latency[40-59]           =           35   # Write cmd latency (cycles)
write_latency[60-79]           =           83   # Write cmd latency (cycles)
write_latency[80-99]           =          179   # Write cmd latency (cycles)
write_latency[100-119]         =          287   # Write cmd latency (cycles)
write_latency[120-139]         =          556   # Write cmd latency (cycles)
write_latency[140-159]         =          760   # Write cmd latency (cycles)
write_latency[160-179]         =         1308   # Write cmd latency (cycles)
write_latency[180-199]         =         1847   # Write cmd latency (cycles)
write_latency[200-]            =        76892   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       270399   # Read request latency (cycles)
read_latency[40-59]            =        91141   # Read request latency (cycles)
read_latency[60-79]            =       112075   # Read request latency (cycles)
read_latency[80-99]            =        51893   # Read request latency (cycles)
read_latency[100-119]          =        40199   # Read request latency (cycles)
read_latency[120-139]          =        34042   # Read request latency (cycles)
read_latency[140-159]          =        22907   # Read request latency (cycles)
read_latency[160-179]          =        18106   # Read request latency (cycles)
read_latency[180-199]          =        14852   # Read request latency (cycles)
read_latency[200-]             =       124630   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.09254e+08   # Write energy
read_energy                    =  3.14594e+09   # Read energy
act_energy                     =  6.17693e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.88944e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.08072e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73437e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70951e+09   # Active standby energy rank.1
average_read_latency           =      130.517   # Average read request latency (cycles)
average_interarrival           =      11.5975   # Average request interarrival latency (cycles)
total_energy                   =  1.71184e+10   # Total energy (pJ)
average_power                  =      1711.84   # Average power (mW)
average_bandwidth              =      7.35772   # Average bandwidth
