m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1
vpara_add_parallel_add_181_pflxnwy
Z1 !s110 1563956955
!i10b 1
!s100 IXk86[gQU?J]2fc]_I=XP1
IBLmFRY_DC0o]Tkz62@BT53
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1563877179
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/para_add/parallel_add_181/sim/para_add_parallel_add_181_pflxnwy.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/para_add/parallel_add_181/sim/para_add_parallel_add_181_pflxnwy.v
Z3 L0 18
Z4 OV;L;10.6d;65
r1
!s85 0
31
Z5 !s108 1563956955.000000
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/para_add/parallel_add_181/sim/para_add_parallel_add_181_pflxnwy.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/para_add/parallel_add_181/sim/para_add_parallel_add_181_pflxnwy.v|-work|parallel_add_181|
!i113 1
Z6 o-work parallel_add_181
Z7 tCvgOpt 0
vparal_add_parallel_add_181_aodnwra
!s110 1563875614
!i10b 1
!s100 PcfZX[T0j4Lf6XDe[S5mb2
I9^Tzdc4n^;iPoVFnW:M9a2
R2
R0
w1562829745
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/paral_add/parallel_add_181/sim/paral_add_parallel_add_181_aodnwra.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/paral_add/parallel_add_181/sim/paral_add_parallel_add_181_aodnwra.v
R3
R4
r1
!s85 0
31
!s108 1563875613.000000
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/paral_add/parallel_add_181/sim/paral_add_parallel_add_181_aodnwra.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/paral_add/parallel_add_181/sim/paral_add_parallel_add_181_aodnwra.v|-work|parallel_add_181|
!i113 1
R6
R7
vparal_add_parallel_add_181_iampdjy
R1
!i10b 1
!s100 77E50hH<XXg[TS51D;J@o0
IQm>M6[OZ=]cMl[kUG3<DA0
R2
R0
w1563876321
8C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/paral_add/parallel_add_181/sim/paral_add_parallel_add_181_iampdjy.v
FC:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/paral_add/parallel_add_181/sim/paral_add_parallel_add_181_iampdjy.v
R3
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/paral_add/parallel_add_181/sim/paral_add_parallel_add_181_iampdjy.v|
!s90 -reportprogress|300|C:/intelFPGA_pro/18.1/Projects/fpga_ml/CNN_test_18_1/paral_add/parallel_add_181/sim/paral_add_parallel_add_181_iampdjy.v|-work|parallel_add_181|
!i113 1
R6
R7
