{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677767925405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677767925406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 09:38:45 2023 " "Processing started: Thu Mar  2 09:38:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677767925406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767925406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3c -c lab3c " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3c -c lab3c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767925406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677767925778 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1677767925778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3c.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3c.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3c " "Found entity 1: lab3c" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677767932183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3c " "Elaborating entity \"lab3c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677767932283 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ABinary lab3c.v(35) " "Verilog HDL Always Construct warning at lab3c.v(35): inferring latch(es) for variable \"ABinary\", which holds its previous value in one or more paths through the always construct" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677767932296 "|lab3c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABinary\[0\] lab3c.v(35) " "Inferred latch for \"ABinary\[0\]\" at lab3c.v(35)" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932296 "|lab3c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABinary\[1\] lab3c.v(35) " "Inferred latch for \"ABinary\[1\]\" at lab3c.v(35)" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932296 "|lab3c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABinary\[2\] lab3c.v(35) " "Inferred latch for \"ABinary\[2\]\" at lab3c.v(35)" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932296 "|lab3c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABinary\[3\] lab3c.v(35) " "Inferred latch for \"ABinary\[3\]\" at lab3c.v(35)" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932296 "|lab3c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABinary\[4\] lab3c.v(35) " "Inferred latch for \"ABinary\[4\]\" at lab3c.v(35)" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932296 "|lab3c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABinary\[5\] lab3c.v(35) " "Inferred latch for \"ABinary\[5\]\" at lab3c.v(35)" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932297 "|lab3c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABinary\[6\] lab3c.v(35) " "Inferred latch for \"ABinary\[6\]\" at lab3c.v(35)" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932297 "|lab3c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABinary\[7\] lab3c.v(35) " "Inferred latch for \"ABinary\[7\]\" at lab3c.v(35)" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767932297 "|lab3c"}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit twodigitdecoder.v(2) " "Verilog HDL Declaration warning at twodigitdecoder.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "twodigitdecoder.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/twodigitdecoder.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1677767932310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twodigitdecoder.v 1 1 " "Using design file twodigitdecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 twodigitdecoder " "Found entity 1: twodigitdecoder" {  } { { "twodigitdecoder.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/twodigitdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677767932312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677767932312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twodigitdecoder twodigitdecoder:Adecoder " "Elaborating entity \"twodigitdecoder\" for hierarchy \"twodigitdecoder:Adecoder\"" {  } { { "lab3c.v" "Adecoder" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677767932312 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex7seg.v 1 1 " "Using design file hex7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/hex7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677767932330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677767932330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:disp0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:disp0\"" {  } { { "lab3c.v" "disp0" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677767932330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677767932707 "|lab3c|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677767932707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677767932759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677767933191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677767933191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677767933323 "|lab3c|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab3c.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/Lab3/3c/lab3c.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677767933323 "|lab3c|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677767933323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677767933324 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677767933324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677767933324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677767933324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677767933341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 09:38:53 2023 " "Processing ended: Thu Mar  2 09:38:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677767933341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677767933341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677767933341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677767933341 ""}
