bbset pdp.runpdp.jobs                {ipmerge designin dummyfill}
bbset pdp.ipmerge.strict             {false}
bbset chipfinish.source {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/LAJ/UFS_3.2/run/FC_f/main/}
bbns pex {

    bbset TopDefFile "/google/gchips/workspace/redondo-asia/tpe/user/askakshay/LAJ/UFS_3.2/run/FC_f/main/pnr/chipfinish/outs/ufs_top.pex.def.gz"
    bbset FillOasisFiles ""
    bbset NumCores 8
    bbset RAM 128000
    bbset TargetExtractRcCorners     {{m25 cworst_ccworst_t} {m25 rcworst_ccworst_t} {85 cworst_ccworst_t} {125 cworst_ccworst_t} {125 rcworst_ccworst_t} {m25 cworst_ccworst} {m25 rcworst_ccworst} {125 cworst_ccworst} {125 rcworst_ccworst} {25 typical} {m25 cbest_ccbest} {125 cbest_ccbest} {m25 rcbest_ccbest} {125 rcbest_ccbest} {0 cworst_ccworst} {0 cworst_ccworst_t} {0 rcworst_ccworst} {0 rcworst_ccworst_t} {125 typical} } {# rc corners to be extracted by signoff tool}
}



bbset pex.MacroDefFiles              {}


bbset pex.MacroLibraryFileExclude "ip_*"

bbset pex.MacroLefFiles              {/google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_dwc_mipi_mphy_type1_g6_22_tsmc2pns/dwc_mipi_mphy_type1_g6_pma_2tx_2rx_ns.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_fiducial_h130/fiducial_h130.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_fiducial_h156/fiducial_h156.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_tphn02p_075od12gpio_c240708/tphn02p_075od12gpio_c240708.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmblvtb4096x32m8twzhodxcp/ts1n02pmblvtb4096x32m8twzhodxcp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmbsvta16384x16m16qbzhocp/ts1n02pmbsvta16384x16m16qbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmbsvta4096x16m4qbzhocp/ts1n02pmbsvta4096x16m4qbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02psbsvta512x118m2bzhocp/ts1n02psbsvta512x118m2bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_p1_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_p1_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_p2_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_p2_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta4096x16m16bzo_hsios_mphy_rom/ts3n02psvta4096x16m16bzo_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta144x128m2sbzhocp/ts6n02psvta144x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta200x128m2sbzhocp/ts6n02psvta200x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta256x256m1sbzhocp/ts6n02psvta256x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta32x256m1sbzhocp/ts6n02psvta32x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta512x128m2sbzhocp/ts6n02psvta512x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta80x256m1sbzhocp/ts6n02psvta80x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x132m1bzhocp/ts6n02psvtb256x132m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x256m1bzhocp/ts6n02psvtb256x256m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x264m1bzhocp/ts6n02psvtb256x264m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb32x264m1bzhocp/ts6n02psvtb32x264m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb512x128m2bzhocp/ts6n02psvtb512x128m2bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x132m1bzhocp/ts6n02psvtb64x132m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x180m1bzhocp/ts6n02psvtb64x180m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x264m1bzhocp/ts6n02psvtb64x264m1bzhocp.lef }

bbset sta.metrics.run_name           {my_run_dir}
set input_type ""
######### DATABASE AS TAGs or LOCAL pointers ###############



#
#
#}
#

################# BLOCK DATABASES   ######################################################################################################################

################# BLOCK DATABASES AS LOCAL POINTERS ###########################
#  NETLISTs

# Explicitly specify the UPF for each mode
bbset mmmc.mode.func.StaUpf { }
bbset mmmc.mode.shift.StaUpf {[bbget .mmmc.mode.func.StaUpf]}
bbset mmmc.mode.capture.StaUpf {[bbget .mmmc.mode.func.StaUpf]}
bbset mmmc.mode.StaUpf {}
##### CONSTRAINTS ############################################################################################################################################################################################################
bbset mmmc.mode.modes {func shift capture}
bbset sta.config.ValidConstraintModeName {[bbget .mmmc.mode.modes]}


bbset mmmc.mode.func.StaSdc "/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.mission.tcl"
bbset mmmc.mode.shift.StaSdc "/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.shift.tcl"
bbset mmmc.mode.capture.StaSdc "/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.capture.tcl"




#reporting automation

#################################
##### IR and R2R and XV #########
################################
bbset sta.config.ValidConstraintModeName {func shift capture func_R2R shift_R2R capture_R2R func_R2R_case0 func_R2R_case1 shift_R2R_case0 shift_R2R_case1 capture_R2R_case0 capture_R2R_case1 func_IR shift_IR50}

bbns mmmc {
  bbns mode {
    bbset modes {func shift capture func_R2R shift_R2R capture_R2R}
    bbns func_IR {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_IR50 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns capture_IR {
      bbset StaSdc   {[bbget mmmc.mode.capture.StaSdc]}
    }
    bbns func_R2R {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_R2R {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns capture_R2R {
      bbset StaSdc   {[bbget mmmc.mode.capture.StaSdc]}
    }
    bbns func_R2R_case0 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_R2R_case0 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns capture_R2R_case0 {
      bbset StaSdc   {[bbget mmmc.mode.capture.StaSdc]}
    }
    bbns func_R2R_case1 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_R2R_case1 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns capture_R2R_case1 {
      bbset StaSdc   {[bbget mmmc.mode.capture.StaSdc]}
    }
    bbns func_XV1 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns func_XV2 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns func_XV3 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_XV1 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns shift_XV2 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns shift_XV3 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
  }
}


################ MMMC settings #################################################################
#source /google/gchips/workspace/redondo-asia/tpe/user/vitragsheth/my_trial_work/malibu_latest/repo/SCF/malibu/soc_mmmc_info/global_mmmc.var 
bbset sta.config.setup_upf.ContinueOnSupplyNetNotFound {True} ;# avoid flow break when supply net not found


bbns mmmc {
  bbns vdomain {
	bbset vdomains "AVDD075_USBDP_VPDIG VDDQ04_CLKBUF_0_B VDDQ08_CLKBUF_0_B VDDQ12_CLKBUF_0_B VDD_AOSS_OD VDD_HSION VDD_STBY AVDD075_EUSB0 AVDD075_EUSB1 AVDD12_EUSB0 AVDD12_EUSB1 AVDD075_CLKBUF_HSION AVDD075_OLS_EUSB0 AVDD075_OLS_EUSB1 AVDD075_OLS_USBDP AVDD075_USBDP_VP AVDD075_VOUT_EUSB0 AVDD075_VOUT_EUSB1 AVDD075_VOUT_USBDP AVDD04_OLS_USBDP AVDD04_OLS_EUSB0 AVDD04_OLS_EUSB1 AVDD12_OLS_EUSB0 AVDD12_OLS_EUSB1 AVDD12_OLS_USBDP AVDD12_USBDP AVDD12_VOUT_EUSB0 AVDD12_VOUT_EUSB1 AVDD12_VOUT_USBDP AVDD075_EUSB0_AVSS_EUSB0 AVDD075_EUSB1_AVSS_EUSB1 PADSS_HSION_STBY_BK_ESDB_cut1  PADSS_HSION_STBY_BK_ESD12_cut1  PADSS_HSION_STBY_BK_ESD12B_cut1"

	bbns AVDD075_USBDP_VPDIG { 
		bbset rail "AVDD075_USBDP_VPDIG|VVDD_AVDD075_USB3DP_VPDIG_PG"
	}
	bbns VDDQ04_CLKBUF_0_B { 
		bbset rail "VDDQ04_CLKBUF_0_B"
	}
	bbns VDDQ08_CLKBUF_0_B { 
		bbset rail "VDDQ08_CLKBUF_0_B"
	}
	bbns VDDQ12_CLKBUF_0_B { 
		bbset rail "VDDQ12_CLKBUF_0_B"
	}
	bbns VDD_AOSS_OD { 
		bbset rail "VDD_AOSS_OD"
	}
	bbns VDD_HSION { 
		bbset rail "VDD_HSION$|VVDD_DP|VVDD_EBU_TOP|VVDD_USBDP_PCS|VVDD_USB2SS_TOP|VVDD_USB2SSCTRL_PSW|VVDD_USB_PSW|VVDD_USB_TOP"
	}
	bbns VDD_STBY { 
		bbset rail "VDD_STBY"
	}
	bbns AVDD075_EUSB0 {
		bbset rail "AVDD075_EUSB0"
	}
	bbns AVDD075_EUSB1 {
		bbset rail "AVDD075_EUSB1"
	}
	bbns AVDD12_EUSB0 {
		bbset rail "AVDD12_EUSB0"
	}
	bbns AVDD12_EUSB1 {
		bbset rail "AVDD12_EUSB1"
	}
	bbns AVDD075_CLKBUF_HSION {
		 bbset rail "AVDD075_CLKBUF_HSION"
	}
	bbns AVDD075_OLS_EUSB0 {
		 bbset rail "AVDD075_OLS_EUSB0"
	}
	bbns AVDD075_OLS_EUSB1 {
		 bbset rail "AVDD075_OLS_EUSB1"
	}
	bbns AVDD075_OLS_USBDP {
		bbset rail "AVDD075_OLS_USBDP"
	}
	bbns AVDD075_USBDP_VP {
		bbset rail "AVDD075_USBDP_VP"
	}
	bbns AVDD075_VOUT_EUSB0 {
		bbset rail "AVDD075_VOUT_EUSB0"
	}
	bbns AVDD075_VOUT_EUSB1 {
		bbset rail "AVDD075_VOUT_EUSB1"
	}
	bbns AVDD075_VOUT_USBDP {
		bbset rail "AVDD075_VOUT_USBDP"
	}
	bbns AVDD04_OLS_USBDP {
		bbset rail "AVDD04_OLS_USBDP"
	}
	bbns AVDD04_OLS_EUSB0 {
		bbset rail "AVDD04_OLS_EUSB0"
	}
	bbns AVDD04_OLS_EUSB1 {
		bbset rail "AVDD04_OLS_EUSB1"
	}
	bbns AVDD12_OLS_EUSB0 {
		bbset rail "AVDD12_OLS_EUSB0"
	}
	bbns AVDD12_OLS_EUSB1 {
		bbset rail "AVDD12_OLS_EUSB1"
	}
	bbns AVDD12_OLS_USBDP {
		bbset rail "AVDD12_OLS_USBDP"
	}
	bbns AVDD12_USBDP {
		bbset rail "AVDD12_USBDP"
		}
	bbns AVDD12_VOUT_EUSB0 {
		bbset rail "AVDD12_VOUT_EUSB0"
	}
	bbns AVDD12_VOUT_EUSB1 {
		bbset rail "AVDD12_VOUT_EUSB1"
	}
	bbns AVDD12_VOUT_USBDP {
		bbset rail "AVDD12_VOUT_USBDP"
	}
	bbns AVDD075_EUSB0_AVSS_EUSB0 {
		bbset rail "AVDD075_EUSB0_AVSS_EUSB0"
	}
	bbns AVDD075_EUSB1_AVSS_EUSB1 {
		bbset rail "AVDD075_EUSB1_AVSS_EUSB1"
	}
	bbns PADSS_HSION_STBY_BK_ESDB_cut1 {
		bbset rail "PADSS_HSION_STBY_BK_ESDB_cut1"
	}
	bbns PADSS_HSION_STBY_BK_ESD12_cut1 {
		bbset rail "PADSS_HSION_STBY_BK_ESD12_cut1"
	}
	bbns PADSS_HSION_STBY_BK_ESD12B_cut1 {
		bbset rail "PADSS_HSION_STBY_BK_ESD12B_cut1"
	}

}
    bbns scenarios {
        bbset constraints {
           {apply "*.ssgnp-NM-*" {VDDQ04_CLKBUF_0_B 0p6750} {VDDQ08_CLKBUF_0_B 0p6750} {VDDQ12_CLKBUF_0_B 0p6750} {VDD_AOSS_OD 0p6750} {VDD_HSION 0p6750} {VDD_STBY  0p6750} {AVDD075_USBDP_VPDIG 0p6750} {AVDD075_EUSB0 0p6750} {AVDD075_EUSB1 0p6750} {AVDD12_EUSB0 0p6750} {AVDD12_EUSB1 0p6750} {AVDD075_CLKBUF_HSION 0p6750} {AVDD075_OLS_EUSB0 0p675} {AVDD075_OLS_EUSB1 0p675} {AVDD075_OLS_USBDP 0p675} {AVDD075_USBDP_VP 0p675} {AVDD075_VOUT_EUSB0 0p675} {AVDD075_VOUT_EUSB1 0p675} {AVDD075_VOUT_USBDP 0p675} {AVDD04_OLS_USBDP 0p675} {AVDD04_OLS_EUSB0 0p675} {AVDD04_OLS_EUSB1 0p675} {AVDD12_OLS_EUSB0 0p675} {AVDD12_OLS_EUSB1 0p675} {AVDD12_OLS_USBDP 0p675} {AVDD12_USBDP 0p675} {AVDD12_VOUT_EUSB0 0p675} {AVDD12_VOUT_EUSB1 0p675} {AVDD12_VOUT_USBDP 0p675} {AVDD075_EUSB0_AVSS_EUSB0 0p675} {AVDD075_EUSB1_AVSS_EUSB1 0p675} {PADSS_HSION_STBY_BK_ESDB_cut1 0p6750 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080} } 
           {apply "*.ssgnp-UD-*" {VDDQ04_CLKBUF_0_B 0p6750} {VDDQ08_CLKBUF_0_B 0p6750} {VDDQ12_CLKBUF_0_B 0p6750} {VDD_AOSS_OD 0p5850} {VDD_HSION 0p6750} {VDD_STBY  0p6750} {AVDD075_USBDP_VPDIG 0p6750} {AVDD075_EUSB0 0p6750} {AVDD075_EUSB1 0p6750} {AVDD12_EUSB0 0p6750} {AVDD12_EUSB1 0p6750} {AVDD075_CLKBUF_HSION 0p6750} {AVDD075_OLS_EUSB0 0p675} {AVDD075_OLS_EUSB1 0p675} {AVDD075_OLS_USBDP 0p675} {AVDD075_USBDP_VP 0p675} {AVDD075_VOUT_EUSB0 0p675} {AVDD075_VOUT_EUSB1 0p675} {AVDD075_VOUT_USBDP 0p675} {AVDD04_OLS_USBDP 0p675} {AVDD04_OLS_EUSB0 0p675} {AVDD04_OLS_EUSB1 0p675} {AVDD12_OLS_EUSB0 0p675} {AVDD12_OLS_EUSB1 0p675} {AVDD12_OLS_USBDP 0p675} {AVDD12_USBDP 0p675} {AVDD12_VOUT_EUSB0 0p675} {AVDD12_VOUT_EUSB1 0p675} {AVDD12_VOUT_USBDP 0p675} {AVDD075_EUSB0_AVSS_EUSB0 0p675} {AVDD075_EUSB1_AVSS_EUSB1 0p675} {PADSS_HSION_STBY_BK_ESDB_cut1 0p6750 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080}} 
           {apply "*.ssgnp-SUD-*" {VDDQ04_CLKBUF_0_B 0p6750} {VDDQ08_CLKBUF_0_B 0p6750} {VDDQ12_CLKBUF_0_B 0p6750} {VDD_AOSS_OD 0p5400} {VDD_HSION 0p6750} {VDD_STBY  0p6750} {AVDD075_USBDP_VPDIG 0p6750} {AVDD075_EUSB0 0p6750} {AVDD075_EUSB1 0p6750} {AVDD12_EUSB0 0p6750} {AVDD12_EUSB1 0p6750} {AVDD075_CLKBUF_HSION 0p6750} {AVDD075_OLS_EUSB0 0p675} {AVDD075_OLS_EUSB1 0p675} {AVDD075_OLS_USBDP 0p675} {AVDD075_USBDP_VP 0p675} {AVDD075_VOUT_EUSB0 0p675} {AVDD075_VOUT_EUSB1 0p675} {AVDD075_VOUT_USBDP 0p675} {AVDD04_OLS_USBDP 0p675} {AVDD04_OLS_EUSB0 0p675} {AVDD04_OLS_EUSB1 0p675} {AVDD12_OLS_EUSB0 0p675} {AVDD12_OLS_EUSB1 0p675} {AVDD12_OLS_USBDP 0p675} {AVDD12_USBDP 0p675} {AVDD12_VOUT_EUSB0 0p675} {AVDD12_VOUT_EUSB1 0p675} {AVDD12_VOUT_USBDP 0p675} {AVDD075_EUSB0_AVSS_EUSB0 0p675} {AVDD075_EUSB1_AVSS_EUSB1 0p675} {PADSS_HSION_STBY_BK_ESDB_cut1 0p6750 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080}} 
           {apply "*.ssgnp-UUD-*" {VDDQ04_CLKBUF_0_B 0p6750} {VDDQ08_CLKBUF_0_B 0p6750} {VDDQ12_CLKBUF_0_B 0p6750} {VDD_AOSS_OD 0p4750} {VDD_HSION 0p6750} {VDD_STBY  0p6750} {AVDD075_USBDP_VPDIG 0p6750} {AVDD075_EUSB0 0p6750} {AVDD075_EUSB1 0p6750} {AVDD12_EUSB0 0p6750} {AVDD12_EUSB1 0p6750} {AVDD075_CLKBUF_HSION 0p6750} {AVDD075_OLS_EUSB0 0p675} {AVDD075_OLS_EUSB1 0p675} {AVDD075_OLS_USBDP 0p675} {AVDD075_USBDP_VP 0p675} {AVDD075_VOUT_EUSB0 0p675} {AVDD075_VOUT_EUSB1 0p675} {AVDD075_VOUT_USBDP 0p675} {AVDD04_OLS_USBDP 0p675} {AVDD04_OLS_EUSB0 0p675} {AVDD04_OLS_EUSB1 0p675} {AVDD12_OLS_EUSB0 0p675} {AVDD12_OLS_EUSB1 0p675} {AVDD12_OLS_USBDP 0p675} {AVDD12_USBDP 0p675} {AVDD12_VOUT_EUSB0 0p675} {AVDD12_VOUT_EUSB1 0p675} {AVDD075_EUSB0_AVSS_EUSB0 0p675} {AVDD075_EUSB1_AVSS_EUSB1 0p675} {PADSS_HSION_STBY_BK_ESDB_cut1 0p6750 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080}} 
            {apply "*.ffgnp-NM-*" {VDDQ04_CLKBUF_0_B 0p8250} {VDDQ08_CLKBUF_0_B 0p8250} {VDDQ12_CLKBUF_0_B 0p8250} {VDD_AOSS_OD 0p8250} {VDD_HSION 0p8250} {VDD_STBY  0p8250} {AVDD075_USBDP_VPDIG 0p8250} {AVDD075_EUSB0 0p8250} {AVDD075_EUSB1 0p8250} {AVDD12_EUSB0 0p8250} {AVDD12_EUSB1 0p8250} {AVDD075_CLKBUF_HSION 0p8250} {AVDD075_OLS_EUSB0 0p825} {AVDD075_OLS_EUSB1 0p825} {AVDD075_OLS_USBDP 0p825} {AVDD075_USBDP_VP 0p825} {AVDD075_VOUT_EUSB0 0p825} {AVDD075_VOUT_EUSB1 0p825} {AVDD075_VOUT_USBDP 0p825} {AVDD04_OLS_USBDP 0p825} {AVDD04_OLS_EUSB0 0p825} {AVDD04_OLS_EUSB1 0p825} {AVDD12_OLS_EUSB0 0p825} {AVDD12_OLS_EUSB1 0p825} {AVDD12_OLS_USBDP 0p825} {AVDD12_USBDP 0p825} {AVDD12_VOUT_EUSB0 0p825} {AVDD12_VOUT_EUSB1 0p825} {AVDD12_VOUT_USBDP 0p825} {AVDD075_EUSB0_AVSS_EUSB0 0p825} {AVDD075_EUSB1_AVSS_EUSB1 0p825} {PADSS_HSION_STBY_BK_ESDB_cut1 0p8250 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080}}
            {create "*.*"}
       }
    }
}

bbset sta.config.hierarchy_info.ErrorOutIfExistsDefaultCollection {False} 


#  {tcxo_clock_buffer_top {avdd_1v}}
#  }
################# CONFIGS   #########################
##:: MEMORY
##:: SDF,TWEAKER,ETM,SDC,TWF,HS
bbset sta.config.gen_sdf.enable {False}
bbset sta.config.etm.enable {False}
bbset sta.config.etm.UpfSupplyPrecedence {external}
#
# Disabled reporting for better runtime

# save SDC info for debug

# Enable metrix generation and upload
bbset sta.config.gen_report_metrics.enable {False}
bbset sta.config.upload_metrics.enable {False}                                                           {#enable dashboard upload plugin}


bbset sta.config.generate_merge_dashboard_metrics.enable {True}                                                          {# No Comment}
bbset sta.config.generate_merge_dashboard_metrics.upload {True}                                                          {# No Comment}
bbset sta.config.gen_sta_dashboard.send_email {0}





############# METRCIS #############################


# Mail list
bbset sta.metrics.maillist           {apradeep@google.com askakshay@google.com}

#####################################################  STA scenarios  #############################################


bbset sta.runs { capture.ssgnp-NM-0-cworst_ccworst_t func.ssgnp-NM-0-cworst_ccworst_t  shift.ssgnp-NM-0-cworst_ccworst_t capture.ffgnp-NM-125-cbest_ccbest func.ssgnp-NM-0-cworst_ccworst shift.ffgnp-NM-125-cworst_ccworst} 

##### Continue on Error
bbset sta.config.setup_sdc.ContinueOnError {True}
bbset sta.config.link_design.ErrorOnBlackBoxes {False}                                                           {# error out if there is black-boxes}
bbset sta.config.link_design.ErrorOnDesignMismatch {False}
bbset sta.config.setup_sdc.SaveSourceFileInformation.enable {True}  ;# doesnt work in the latest session
bbset sta.config.setup_sdc.SaveSourceFileInformation {True}
#####Enable for placement stage
bbset sta.config.mtbf_checker.enable {True}                                                           {#Enable mtbf checker plugin}
bbset sta.config.setup_hypertrace.enable {False}
### DvD settings for IR-STA

##########################
#####CLOCK DIVERGENCE#####
############################

##################
######  R2R  #####
##################
### pick ref non split var and add below vars
#####structure_check
#######added below as ulvtll remove for rest ####
bbset sta.config.derate.VtMismatch.DominateVt {ulvtll}

#################
####GSPAN XV#####
#################
bbset sta.config.constraint_drc.enable {Ture}
bbset sta.config.constraint_drc.Scenarios {*.*}
bbset sta.config.pc_eco_session.enable   {True}
###########voltage mismatches in UUD/UD/SUD############
bbset sta.config.addl_settings.app_vars {{si_xtalk_use_physical_exclusivity_on_ignore_arrival_nets True}
                                      {timing_enable_clock_propagation_through_three_state_enable_pins true} {upf_use_driver_receiver_for_io_voltages true}}


#### SCF central vars
bbns scf { 
    bbset SOC_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/soc_constraints/LAJ_A0_M3/LAJ_A0_M3_20250424"
    bbset FUNC_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/func_common_constraints/LAJ_A0_M3/LAJ_A0_M3_21_APR_2025"
    bbset SCF_CODE_HOME "/google/gchips/ipreleases/lajolla_scf/scf_code/LAJ_A0_M3/LAJ_A0_M3_05_Feb_V3_2025"
    bbset scf.DFT_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/dft_common_constraints/LAJ_A0_M3/LAJ_A0_M3_01_APR_2025_REV1"
    bbset scf.TECH_HOME "/google/gchips/ipreleases/lajolla_scf/tech_common_constraints/LAJ_A0_M3/LAJ_A0_M3_16_APR_2025_REV4"    
}
bbset scf.common_constraints_override 1
bbset sta.config.hooks.pre_gba_analysis {/google/gchips/workspace/redondo-asia/tpe/user/kathyayanij/LAJ/hooks/pre_gba_analysis.tcl}
bbset sta.config.hooks.post_analysis {/google/gchips/workspace/redondo-asia/tpe/user/apradeep/Projects/lajolla/common_items/meth/hooks/post_gba.tcl}


########### STA vars END###############



################
#### PCECO #####
################

bbns pceco {
    bbns config {
        bbset EcoSessionName {eco_session} -comment {ECO session name}
        bbns block {
            bbns begin {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for setup node}
                bbset enable {1}                     -comment {Enable setup node}
            }
            bbns config {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for pceco config code}
                bbset enable {1}                     -comment {Enable config node}
                bbset PreFlow   {outs/pre_flow.sh}  -comment {Pre-flow shell script name}
                bbset RunScript {outs/pceco.tcl}    -comment {PCECO run script name}
                bbset PostFlow  {outs/post_flow.sh} -comment {Post-flow shell script name}
            }
            bbns scen {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for pceco config code}
                bbset enable {1}                     -comment {Enable scen node}
            }
            bbns pceco {
                bbset res    {CORES/16 RAM/350000}   -comment {Resource for pceco main node}
                bbset enable {1}                     -comment {Enable pceco node}
                bbset EnableLogScreener {0}          -comment {Enable logscreener at the end of pceco node}
            }
        }
    }
}


bbns pceco {
    bbset TopCellName   {[bbget ".info.BLOCK"]}
    #bbset EcoDesignList {[concat [bbget ".pceco.TOP_CELL_NAME"] [bbfiles -legacy_mode subblocks -block [bbget ".pceco.TopCellName"]]]}
  	bbset EcoDesignList {ufs_top}
}


#enable specific recipe for specific run


bbns pceco {
    bbns plugins {
        bbns write_eco_tcl {
            bbset enable {true} -comment {enable/disable this plugin}
            bbset ValidEcoTclFormat  {innovus icc2} -immutable -comment {List of valid formats in which ECO Tcl can be written. Type: list}
            bbset EcoTclFormat       {innovus icc2} -comment {Target formats in which ECO Tcl is to be written. Type: list}
            bbset EcoTclPrefix       {eco} -comment {Prefix name used in ECO tcl: outs/{top_block_name}.{prefix}.{format}.tcl}
            bbset InvTclProc         {[bbget .info.PD_TOOLS_DIR]/eco/pceco/lib/tcl/invs_eco_proc/pc_invs_proc.tcl} -comment {Pre-defined proc for Invs ECO tcl}
        }
    }
}

bbns pceco {
    bbset SetupScenarios  {capture.ssgnp-NM-0-cworst_ccworst_t func.ssgnp-NM-0-cworst_ccworst_t  shift.ssgnp-NM-0-cworst_ccworst_t} -comment {Scenario list for setup fixing}
    bbset HoldScenarios   {capture.ffgnp-NM-125-cbest_ccbest func.ssgnp-NM-0-cworst_ccworst shift.ffgnp-NM-125-cworst_ccworst} -comment {Scenario list for hold fixing}
}

bbns pceco {
  bbns plugings {
    bbns set_host_options {
      bbset enable {true} -comment {enable/disable this plugin}
      bbset WorkerSubmitCmd   {nc submit} -comment {Command to submit NC jobs for DMSA}
      bbset WorkerResources   {[bbget "sta.config.block.bb_sta.res"]} -comment {NC resources used in worker submission. E.g. "CORES/32 RAM/50000 reservation:large"}
      bbset MaxCoresPerWorker {32} -comment {The maximum number of CPU cores that can be used in current and remote processes}
    }
  }
}

bbns pceco {
    bbns plugins {
        bbset save_pre_eco_session.enable  {false} -comment {Saving of Pre-ECO  sessions}
        bbset save_post_eco_session.enable {false} -comment {Saving of Post-ECO sessions}
    }
}

# Disable DMSA whatif
bbset pceco.plugins.whatif_dmsa.enable {True}




bblappend pceco.plugins.setup_dont_touch.DontTouchInst {*UPF_ISO*} 



bbset pnr.applyeco.EnableIncrementalRoute 1
bbset pnr.applyeco.EnableIncrementalPlace 1
bbset pnr.Stages {applyeco chipfinish}


###############
### PCECO #####
###############

bbns pceco {
    bbns config {
        bbset EcoSessionName {eco_session} -comment {ECO session name}
        bbns block {
            bbns begin {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for setup node}
                bbset enable {1}                     -comment {Enable setup node}
            }
            bbns config {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for pceco config code}
                bbset enable {1}                     -comment {Enable config node}
                bbset PreFlow   {outs/pre_flow.sh}  -comment {Pre-flow shell script name}
                bbset RunScript {outs/pceco.tcl}    -comment {PCECO run script name}
                bbset PostFlow  {outs/post_flow.sh} -comment {Post-flow shell script name}
            }
            bbns scen {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for pceco config code}
                bbset enable {1}                     -comment {Enable scen node}
            }
            bbns pceco {
                bbset res    {CORES/64 RAM/512000}   -comment {Resource for pceco main node}
                bbset enable {1}                     -comment {Enable pceco node}
                bbset EnableLogScreener {0}          -comment {Enable logscreener at the end of pceco node}
            }
        }
    }
}

#10 corners -> 20 cores -> 5 ECO licenses
#13 corners -> 26 cores -> 6 ECO licenses
#21 corners -> 42 cores -> 7 ECO licenses`


bbns pceco {
    bbns plugins {
        bbns write_eco_tcl {
            bbset enable {true} -comment {enable/disable this plugin}
            bbset ValidEcoTclFormat  {innovus icc2 pt} -immutable -comment {List of valid formats in which ECO Tcl can be written. Type: list}
            bbset EcoTclFormat       {innovus icc2 pt} -comment {Target formats in which ECO Tcl is to be written. Type: list}
            bbset EcoTclPrefix       {eco} -comment {Prefix name used in ECO tcl: outs/{top_block_name}.{prefix}.{format}.tcl}
            bbset InvTclProc         {[bbget .info.PD_TOOLS_DIR]/eco/pceco/lib/tcl/invs_eco_proc/pc_invs_proc.tcl} -comment {Pre-defined proc for Invs ECO tcl}
        }
    }
}

bbns pceco {
  bbns plugings {
    bbns set_host_options {
      bbset enable {true} -comment {enable/disable this plugin}
      bbset WorkerSubmitCmd   {nc submit} -comment {Command to submit NC jobs for DMSA}
      bbset WorkerResources   {[bbget "sta.config.block.bb_sta.res"]} -comment {NC resources used in worker submission. E.g. "CORES/32 RAM/50000 reservation:large"}
      bbset MaxCoresPerWorker {32} -comment {The maximum number of CPU cores that can be used in current and remote processes}
    }
  }
}

bbns pceco {
    bbns plugins {
        bbset save_pre_eco_session.enable  {False} -comment {Saving of Pre-ECO  sessions}
        bbset save_post_eco_session.enable {True} -comment {Saving of Post-ECO sessions}
    }
}


# Disable DMSA whatif
bbset pceco.plugins.whatif_dmsa.enable {false}


bbset pceco.plugins.max_cap_eco.Methods {size_cell insert_buffer}
bbset pceco.plugins.max_tran_eco.Methods {size_cell insert_buffer}
bbset pceco.plugins.setup_eco.Methods {size_cell insert_buffer}
#bbrecipe_apply extract_setup_margin
bbset pceco.plugins.smsa_eco.EnableExtractMargin {True}
bbset pceco.plugins.switch_to_smsa.EnableExtractMargin {False}


#generate incremental UPF
bbset pceco.plugins.write_eco_tcl.PostHook {/google/gchips/workspace/redondo-asia/tpe/user/vitragsheth/my_trial_work/redondo/run/reporting/generate_incremental_upf_for_pceco.tcl}

bblappend pceco.plugins.setup_dont_touch.DontTouchInst {*UPF_ISO*} 
bblappend pceco.plugins.setup_dont_touch.SizeOnlyCells {*SYNC*}  

bbset pceco.plugins.eco_cell_types.DelayCellList {BUFF*ULVT* DELA*ULVT* DELC*ULVT* DELE*ULVT* DELG*ULVT*}
bblappend eco.DontUseCells {restrict(AllElvtCells)}
bblappend eco.DontUseCells {restrict(SvtCells)}
#bblappend eco.DontUseCells {restrict(UlvtCells)}


bbset pceco.plugins.smsa_eco.DRCType {-ff}

bbset pdp.runpdp.jobs                {ipmerge designin dummyfill}
bbset pdp.ipmerge.strict             {false}
bbset chipfinish.source {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/LAJ/UFS_3.2/run/FC_f/main/}
bbns pex {

    bbset TopDefFile "/google/gchips/workspace/redondo-asia/tpe/user/askakshay/LAJ/UFS_3.2/run/FC_f/main/pnr/chipfinish/outs/ufs_top.pex.def.gz"
    bbset FillOasisFiles ""
    bbset NumCores 8
    bbset RAM 128000
    bbset TargetExtractRcCorners     {{m25 cworst_ccworst_t} {m25 rcworst_ccworst_t} {85 cworst_ccworst_t} {125 cworst_ccworst_t} {125 rcworst_ccworst_t} {m25 cworst_ccworst} {m25 rcworst_ccworst} {125 cworst_ccworst} {125 rcworst_ccworst} {25 typical} {m25 cbest_ccbest} {125 cbest_ccbest} {m25 rcbest_ccbest} {125 rcbest_ccbest} {0 cworst_ccworst} {0 cworst_ccworst_t} {0 rcworst_ccworst} {0 rcworst_ccworst_t} {125 typical} } {# rc corners to be extracted by signoff tool}
}



bbset pex.MacroDefFiles              {}


bbset pex.MacroLibraryFileExclude "ip_*"

bbset pex.MacroLefFiles              {/google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_dwc_mipi_mphy_type1_g6_22_tsmc2pns/dwc_mipi_mphy_type1_g6_pma_2tx_2rx_ns.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_fiducial_h130/fiducial_h130.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_fiducial_h156/fiducial_h156.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_tphn02p_075od12gpio_c240708/tphn02p_075od12gpio_c240708.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmblvtb4096x32m8twzhodxcp/ts1n02pmblvtb4096x32m8twzhodxcp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmbsvta16384x16m16qbzhocp/ts1n02pmbsvta16384x16m16qbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmbsvta4096x16m4qbzhocp/ts1n02pmbsvta4096x16m4qbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02psbsvta512x118m2bzhocp/ts1n02psbsvta512x118m2bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_p1_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_p1_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_p2_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_p2_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta4096x16m16bzo_hsios_mphy_rom/ts3n02psvta4096x16m16bzo_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta144x128m2sbzhocp/ts6n02psvta144x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta200x128m2sbzhocp/ts6n02psvta200x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta256x256m1sbzhocp/ts6n02psvta256x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta32x256m1sbzhocp/ts6n02psvta32x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta512x128m2sbzhocp/ts6n02psvta512x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta80x256m1sbzhocp/ts6n02psvta80x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x132m1bzhocp/ts6n02psvtb256x132m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x256m1bzhocp/ts6n02psvtb256x256m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x264m1bzhocp/ts6n02psvtb256x264m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb32x264m1bzhocp/ts6n02psvtb32x264m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb512x128m2bzhocp/ts6n02psvtb512x128m2bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x132m1bzhocp/ts6n02psvtb64x132m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x180m1bzhocp/ts6n02psvtb64x180m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x264m1bzhocp/ts6n02psvtb64x264m1bzhocp.lef }

bbset sta.metrics.run_name           {my_run_dir}
set input_type ""
######### DATABASE AS TAGs or LOCAL pointers ###############



#
#
#}
#

################# BLOCK DATABASES   ######################################################################################################################

################# BLOCK DATABASES AS LOCAL POINTERS ###########################
#  NETLISTs

# Explicitly specify the UPF for each mode
bbset mmmc.mode.func.StaUpf { }
bbset mmmc.mode.shift.StaUpf {[bbget .mmmc.mode.func.StaUpf]}
bbset mmmc.mode.capture.StaUpf {[bbget .mmmc.mode.func.StaUpf]}
bbset mmmc.mode.StaUpf {}
##### CONSTRAINTS ############################################################################################################################################################################################################
bbset mmmc.mode.modes {func shift capture}
bbset sta.config.ValidConstraintModeName {[bbget .mmmc.mode.modes]}


bbset mmmc.mode.func.StaSdc "/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.mission.tcl"
bbset mmmc.mode.shift.StaSdc "/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.shift.tcl"
bbset mmmc.mode.capture.StaSdc "/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.capture.tcl"




#reporting automation

#################################
##### IR and R2R and XV #########
################################
bbset sta.config.ValidConstraintModeName {func shift capture func_R2R shift_R2R capture_R2R func_R2R_case0 func_R2R_case1 shift_R2R_case0 shift_R2R_case1 capture_R2R_case0 capture_R2R_case1 func_IR shift_IR50}

bbns mmmc {
  bbns mode {
    bbset modes {func shift capture func_R2R shift_R2R capture_R2R}
    bbns func_IR {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_IR50 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns capture_IR {
      bbset StaSdc   {[bbget mmmc.mode.capture.StaSdc]}
    }
    bbns func_R2R {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_R2R {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns capture_R2R {
      bbset StaSdc   {[bbget mmmc.mode.capture.StaSdc]}
    }
    bbns func_R2R_case0 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_R2R_case0 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns capture_R2R_case0 {
      bbset StaSdc   {[bbget mmmc.mode.capture.StaSdc]}
    }
    bbns func_R2R_case1 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_R2R_case1 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns capture_R2R_case1 {
      bbset StaSdc   {[bbget mmmc.mode.capture.StaSdc]}
    }
    bbns func_XV1 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns func_XV2 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns func_XV3 {
      bbset StaSdc   {[bbget mmmc.mode.func.StaSdc]}
    }
    bbns shift_XV1 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns shift_XV2 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
    bbns shift_XV3 {
      bbset StaSdc   {[bbget mmmc.mode.shift.StaSdc]}
    }
  }
}


################ MMMC settings #################################################################
#source /google/gchips/workspace/redondo-asia/tpe/user/vitragsheth/my_trial_work/malibu_latest/repo/SCF/malibu/soc_mmmc_info/global_mmmc.var 
bbset sta.config.setup_upf.ContinueOnSupplyNetNotFound {True} ;# avoid flow break when supply net not found


bbns mmmc {
  bbns vdomain {
	bbset vdomains "AVDD075_USBDP_VPDIG VDDQ04_CLKBUF_0_B VDDQ08_CLKBUF_0_B VDDQ12_CLKBUF_0_B VDD_AOSS_OD VDD_HSION VDD_STBY AVDD075_EUSB0 AVDD075_EUSB1 AVDD12_EUSB0 AVDD12_EUSB1 AVDD075_CLKBUF_HSION AVDD075_OLS_EUSB0 AVDD075_OLS_EUSB1 AVDD075_OLS_USBDP AVDD075_USBDP_VP AVDD075_VOUT_EUSB0 AVDD075_VOUT_EUSB1 AVDD075_VOUT_USBDP AVDD04_OLS_USBDP AVDD04_OLS_EUSB0 AVDD04_OLS_EUSB1 AVDD12_OLS_EUSB0 AVDD12_OLS_EUSB1 AVDD12_OLS_USBDP AVDD12_USBDP AVDD12_VOUT_EUSB0 AVDD12_VOUT_EUSB1 AVDD12_VOUT_USBDP AVDD075_EUSB0_AVSS_EUSB0 AVDD075_EUSB1_AVSS_EUSB1 PADSS_HSION_STBY_BK_ESDB_cut1  PADSS_HSION_STBY_BK_ESD12_cut1  PADSS_HSION_STBY_BK_ESD12B_cut1"

	bbns AVDD075_USBDP_VPDIG { 
		bbset rail "AVDD075_USBDP_VPDIG|VVDD_AVDD075_USB3DP_VPDIG_PG"
	}
	bbns VDDQ04_CLKBUF_0_B { 
		bbset rail "VDDQ04_CLKBUF_0_B"
	}
	bbns VDDQ08_CLKBUF_0_B { 
		bbset rail "VDDQ08_CLKBUF_0_B"
	}
	bbns VDDQ12_CLKBUF_0_B { 
		bbset rail "VDDQ12_CLKBUF_0_B"
	}
	bbns VDD_AOSS_OD { 
		bbset rail "VDD_AOSS_OD"
	}
	bbns VDD_HSION { 
		bbset rail "VDD_HSION$|VVDD_DP|VVDD_EBU_TOP|VVDD_USBDP_PCS|VVDD_USB2SS_TOP|VVDD_USB2SSCTRL_PSW|VVDD_USB_PSW|VVDD_USB_TOP"
	}
	bbns VDD_STBY { 
		bbset rail "VDD_STBY"
	}
	bbns AVDD075_EUSB0 {
		bbset rail "AVDD075_EUSB0"
	}
	bbns AVDD075_EUSB1 {
		bbset rail "AVDD075_EUSB1"
	}
	bbns AVDD12_EUSB0 {
		bbset rail "AVDD12_EUSB0"
	}
	bbns AVDD12_EUSB1 {
		bbset rail "AVDD12_EUSB1"
	}
	bbns AVDD075_CLKBUF_HSION {
		 bbset rail "AVDD075_CLKBUF_HSION"
	}
	bbns AVDD075_OLS_EUSB0 {
		 bbset rail "AVDD075_OLS_EUSB0"
	}
	bbns AVDD075_OLS_EUSB1 {
		 bbset rail "AVDD075_OLS_EUSB1"
	}
	bbns AVDD075_OLS_USBDP {
		bbset rail "AVDD075_OLS_USBDP"
	}
	bbns AVDD075_USBDP_VP {
		bbset rail "AVDD075_USBDP_VP"
	}
	bbns AVDD075_VOUT_EUSB0 {
		bbset rail "AVDD075_VOUT_EUSB0"
	}
	bbns AVDD075_VOUT_EUSB1 {
		bbset rail "AVDD075_VOUT_EUSB1"
	}
	bbns AVDD075_VOUT_USBDP {
		bbset rail "AVDD075_VOUT_USBDP"
	}
	bbns AVDD04_OLS_USBDP {
		bbset rail "AVDD04_OLS_USBDP"
	}
	bbns AVDD04_OLS_EUSB0 {
		bbset rail "AVDD04_OLS_EUSB0"
	}
	bbns AVDD04_OLS_EUSB1 {
		bbset rail "AVDD04_OLS_EUSB1"
	}
	bbns AVDD12_OLS_EUSB0 {
		bbset rail "AVDD12_OLS_EUSB0"
	}
	bbns AVDD12_OLS_EUSB1 {
		bbset rail "AVDD12_OLS_EUSB1"
	}
	bbns AVDD12_OLS_USBDP {
		bbset rail "AVDD12_OLS_USBDP"
	}
	bbns AVDD12_USBDP {
		bbset rail "AVDD12_USBDP"
		}
	bbns AVDD12_VOUT_EUSB0 {
		bbset rail "AVDD12_VOUT_EUSB0"
	}
	bbns AVDD12_VOUT_EUSB1 {
		bbset rail "AVDD12_VOUT_EUSB1"
	}
	bbns AVDD12_VOUT_USBDP {
		bbset rail "AVDD12_VOUT_USBDP"
	}
	bbns AVDD075_EUSB0_AVSS_EUSB0 {
		bbset rail "AVDD075_EUSB0_AVSS_EUSB0"
	}
	bbns AVDD075_EUSB1_AVSS_EUSB1 {
		bbset rail "AVDD075_EUSB1_AVSS_EUSB1"
	}
	bbns PADSS_HSION_STBY_BK_ESDB_cut1 {
		bbset rail "PADSS_HSION_STBY_BK_ESDB_cut1"
	}
	bbns PADSS_HSION_STBY_BK_ESD12_cut1 {
		bbset rail "PADSS_HSION_STBY_BK_ESD12_cut1"
	}
	bbns PADSS_HSION_STBY_BK_ESD12B_cut1 {
		bbset rail "PADSS_HSION_STBY_BK_ESD12B_cut1"
	}

}
    bbns scenarios {
        bbset constraints {
           {apply "*.ssgnp-NM-*" {VDDQ04_CLKBUF_0_B 0p6750} {VDDQ08_CLKBUF_0_B 0p6750} {VDDQ12_CLKBUF_0_B 0p6750} {VDD_AOSS_OD 0p6750} {VDD_HSION 0p6750} {VDD_STBY  0p6750} {AVDD075_USBDP_VPDIG 0p6750} {AVDD075_EUSB0 0p6750} {AVDD075_EUSB1 0p6750} {AVDD12_EUSB0 0p6750} {AVDD12_EUSB1 0p6750} {AVDD075_CLKBUF_HSION 0p6750} {AVDD075_OLS_EUSB0 0p675} {AVDD075_OLS_EUSB1 0p675} {AVDD075_OLS_USBDP 0p675} {AVDD075_USBDP_VP 0p675} {AVDD075_VOUT_EUSB0 0p675} {AVDD075_VOUT_EUSB1 0p675} {AVDD075_VOUT_USBDP 0p675} {AVDD04_OLS_USBDP 0p675} {AVDD04_OLS_EUSB0 0p675} {AVDD04_OLS_EUSB1 0p675} {AVDD12_OLS_EUSB0 0p675} {AVDD12_OLS_EUSB1 0p675} {AVDD12_OLS_USBDP 0p675} {AVDD12_USBDP 0p675} {AVDD12_VOUT_EUSB0 0p675} {AVDD12_VOUT_EUSB1 0p675} {AVDD12_VOUT_USBDP 0p675} {AVDD075_EUSB0_AVSS_EUSB0 0p675} {AVDD075_EUSB1_AVSS_EUSB1 0p675} {PADSS_HSION_STBY_BK_ESDB_cut1 0p6750 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080} } 
           {apply "*.ssgnp-UD-*" {VDDQ04_CLKBUF_0_B 0p6750} {VDDQ08_CLKBUF_0_B 0p6750} {VDDQ12_CLKBUF_0_B 0p6750} {VDD_AOSS_OD 0p5850} {VDD_HSION 0p6750} {VDD_STBY  0p6750} {AVDD075_USBDP_VPDIG 0p6750} {AVDD075_EUSB0 0p6750} {AVDD075_EUSB1 0p6750} {AVDD12_EUSB0 0p6750} {AVDD12_EUSB1 0p6750} {AVDD075_CLKBUF_HSION 0p6750} {AVDD075_OLS_EUSB0 0p675} {AVDD075_OLS_EUSB1 0p675} {AVDD075_OLS_USBDP 0p675} {AVDD075_USBDP_VP 0p675} {AVDD075_VOUT_EUSB0 0p675} {AVDD075_VOUT_EUSB1 0p675} {AVDD075_VOUT_USBDP 0p675} {AVDD04_OLS_USBDP 0p675} {AVDD04_OLS_EUSB0 0p675} {AVDD04_OLS_EUSB1 0p675} {AVDD12_OLS_EUSB0 0p675} {AVDD12_OLS_EUSB1 0p675} {AVDD12_OLS_USBDP 0p675} {AVDD12_USBDP 0p675} {AVDD12_VOUT_EUSB0 0p675} {AVDD12_VOUT_EUSB1 0p675} {AVDD12_VOUT_USBDP 0p675} {AVDD075_EUSB0_AVSS_EUSB0 0p675} {AVDD075_EUSB1_AVSS_EUSB1 0p675} {PADSS_HSION_STBY_BK_ESDB_cut1 0p6750 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080}} 
           {apply "*.ssgnp-SUD-*" {VDDQ04_CLKBUF_0_B 0p6750} {VDDQ08_CLKBUF_0_B 0p6750} {VDDQ12_CLKBUF_0_B 0p6750} {VDD_AOSS_OD 0p5400} {VDD_HSION 0p6750} {VDD_STBY  0p6750} {AVDD075_USBDP_VPDIG 0p6750} {AVDD075_EUSB0 0p6750} {AVDD075_EUSB1 0p6750} {AVDD12_EUSB0 0p6750} {AVDD12_EUSB1 0p6750} {AVDD075_CLKBUF_HSION 0p6750} {AVDD075_OLS_EUSB0 0p675} {AVDD075_OLS_EUSB1 0p675} {AVDD075_OLS_USBDP 0p675} {AVDD075_USBDP_VP 0p675} {AVDD075_VOUT_EUSB0 0p675} {AVDD075_VOUT_EUSB1 0p675} {AVDD075_VOUT_USBDP 0p675} {AVDD04_OLS_USBDP 0p675} {AVDD04_OLS_EUSB0 0p675} {AVDD04_OLS_EUSB1 0p675} {AVDD12_OLS_EUSB0 0p675} {AVDD12_OLS_EUSB1 0p675} {AVDD12_OLS_USBDP 0p675} {AVDD12_USBDP 0p675} {AVDD12_VOUT_EUSB0 0p675} {AVDD12_VOUT_EUSB1 0p675} {AVDD12_VOUT_USBDP 0p675} {AVDD075_EUSB0_AVSS_EUSB0 0p675} {AVDD075_EUSB1_AVSS_EUSB1 0p675} {PADSS_HSION_STBY_BK_ESDB_cut1 0p6750 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080}} 
           {apply "*.ssgnp-UUD-*" {VDDQ04_CLKBUF_0_B 0p6750} {VDDQ08_CLKBUF_0_B 0p6750} {VDDQ12_CLKBUF_0_B 0p6750} {VDD_AOSS_OD 0p4750} {VDD_HSION 0p6750} {VDD_STBY  0p6750} {AVDD075_USBDP_VPDIG 0p6750} {AVDD075_EUSB0 0p6750} {AVDD075_EUSB1 0p6750} {AVDD12_EUSB0 0p6750} {AVDD12_EUSB1 0p6750} {AVDD075_CLKBUF_HSION 0p6750} {AVDD075_OLS_EUSB0 0p675} {AVDD075_OLS_EUSB1 0p675} {AVDD075_OLS_USBDP 0p675} {AVDD075_USBDP_VP 0p675} {AVDD075_VOUT_EUSB0 0p675} {AVDD075_VOUT_EUSB1 0p675} {AVDD075_VOUT_USBDP 0p675} {AVDD04_OLS_USBDP 0p675} {AVDD04_OLS_EUSB0 0p675} {AVDD04_OLS_EUSB1 0p675} {AVDD12_OLS_EUSB0 0p675} {AVDD12_OLS_EUSB1 0p675} {AVDD12_OLS_USBDP 0p675} {AVDD12_USBDP 0p675} {AVDD12_VOUT_EUSB0 0p675} {AVDD12_VOUT_EUSB1 0p675} {AVDD075_EUSB0_AVSS_EUSB0 0p675} {AVDD075_EUSB1_AVSS_EUSB1 0p675} {PADSS_HSION_STBY_BK_ESDB_cut1 0p6750 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080}} 
            {apply "*.ffgnp-NM-*" {VDDQ04_CLKBUF_0_B 0p8250} {VDDQ08_CLKBUF_0_B 0p8250} {VDDQ12_CLKBUF_0_B 0p8250} {VDD_AOSS_OD 0p8250} {VDD_HSION 0p8250} {VDD_STBY  0p8250} {AVDD075_USBDP_VPDIG 0p8250} {AVDD075_EUSB0 0p8250} {AVDD075_EUSB1 0p8250} {AVDD12_EUSB0 0p8250} {AVDD12_EUSB1 0p8250} {AVDD075_CLKBUF_HSION 0p8250} {AVDD075_OLS_EUSB0 0p825} {AVDD075_OLS_EUSB1 0p825} {AVDD075_OLS_USBDP 0p825} {AVDD075_USBDP_VP 0p825} {AVDD075_VOUT_EUSB0 0p825} {AVDD075_VOUT_EUSB1 0p825} {AVDD075_VOUT_USBDP 0p825} {AVDD04_OLS_USBDP 0p825} {AVDD04_OLS_EUSB0 0p825} {AVDD04_OLS_EUSB1 0p825} {AVDD12_OLS_EUSB0 0p825} {AVDD12_OLS_EUSB1 0p825} {AVDD12_OLS_USBDP 0p825} {AVDD12_USBDP 0p825} {AVDD12_VOUT_EUSB0 0p825} {AVDD12_VOUT_EUSB1 0p825} {AVDD12_VOUT_USBDP 0p825} {AVDD075_EUSB0_AVSS_EUSB0 0p825} {AVDD075_EUSB1_AVSS_EUSB1 0p825} {PADSS_HSION_STBY_BK_ESDB_cut1 0p8250 }  {PADSS_HSION_STBY_BK_ESD12_cut1 1p080 }  {PADSS_HSION_STBY_BK_ESD12B_cut1 1p080}}
            {create "*.*"}
       }
    }
}

bbset sta.config.hierarchy_info.ErrorOutIfExistsDefaultCollection {False} 


#  {tcxo_clock_buffer_top {avdd_1v}}
#  }
################# CONFIGS   #########################
##:: MEMORY
##:: SDF,TWEAKER,ETM,SDC,TWF,HS
bbset sta.config.gen_sdf.enable {False}
bbset sta.config.etm.enable {False}
bbset sta.config.etm.UpfSupplyPrecedence {external}
#
# Disabled reporting for better runtime

# save SDC info for debug

# Enable metrix generation and upload
bbset sta.config.gen_report_metrics.enable {False}
bbset sta.config.upload_metrics.enable {False}                                                           {#enable dashboard upload plugin}


bbset sta.config.generate_merge_dashboard_metrics.enable {True}                                                          {# No Comment}
bbset sta.config.generate_merge_dashboard_metrics.upload {True}                                                          {# No Comment}
bbset sta.config.gen_sta_dashboard.send_email {0}





############# METRCIS #############################


# Mail list
bbset sta.metrics.maillist           {apradeep@google.com askakshay@google.com}

#####################################################  STA scenarios  #############################################


bbset sta.runs { capture.ssgnp-NM-0-cworst_ccworst_t func.ssgnp-NM-0-cworst_ccworst_t  shift.ssgnp-NM-0-cworst_ccworst_t capture.ffgnp-NM-125-cbest_ccbest func.ssgnp-NM-0-cworst_ccworst shift.ffgnp-NM-125-cworst_ccworst} 

##### Continue on Error
bbset sta.config.setup_sdc.ContinueOnError {True}
bbset sta.config.link_design.ErrorOnBlackBoxes {False}                                                           {# error out if there is black-boxes}
bbset sta.config.link_design.ErrorOnDesignMismatch {False}
bbset sta.config.setup_sdc.SaveSourceFileInformation.enable {True}  ;# doesnt work in the latest session
bbset sta.config.setup_sdc.SaveSourceFileInformation {True}
#####Enable for placement stage
bbset sta.config.mtbf_checker.enable {True}                                                           {#Enable mtbf checker plugin}
bbset sta.config.setup_hypertrace.enable {False}
### DvD settings for IR-STA

##########################
#####CLOCK DIVERGENCE#####
############################

##################
######  R2R  #####
##################
### pick ref non split var and add below vars
#####structure_check
#######added below as ulvtll remove for rest ####
bbset sta.config.derate.VtMismatch.DominateVt {ulvtll}

#################
####GSPAN XV#####
#################
bbset sta.config.constraint_drc.enable {Ture}
bbset sta.config.constraint_drc.Scenarios {*.*}
bbset sta.config.pc_eco_session.enable   {True}
###########voltage mismatches in UUD/UD/SUD############
bbset sta.config.addl_settings.app_vars {{si_xtalk_use_physical_exclusivity_on_ignore_arrival_nets True}
                                      {timing_enable_clock_propagation_through_three_state_enable_pins true} {upf_use_driver_receiver_for_io_voltages true}}


#### SCF central vars
bbns scf { 
    bbset SOC_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/soc_constraints/LAJ_A0_M3/LAJ_A0_M3_20250424"
    bbset FUNC_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/func_common_constraints/LAJ_A0_M3/LAJ_A0_M3_21_APR_2025"
    bbset SCF_CODE_HOME "/google/gchips/ipreleases/lajolla_scf/scf_code/LAJ_A0_M3/LAJ_A0_M3_05_Feb_V3_2025"
    bbset scf.DFT_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/dft_common_constraints/LAJ_A0_M3/LAJ_A0_M3_01_APR_2025_REV1"
    bbset scf.TECH_HOME "/google/gchips/ipreleases/lajolla_scf/tech_common_constraints/LAJ_A0_M3/LAJ_A0_M3_16_APR_2025_REV4"    
}
bbset scf.common_constraints_override 1
bbset sta.config.hooks.pre_gba_analysis {/google/gchips/workspace/redondo-asia/tpe/user/kathyayanij/LAJ/hooks/pre_gba_analysis.tcl}
bbset sta.config.hooks.post_analysis {/google/gchips/workspace/redondo-asia/tpe/user/apradeep/Projects/lajolla/common_items/meth/hooks/post_gba.tcl}


########### STA vars END###############



################
#### PCECO #####
################

bbns pceco {
    bbns config {
        bbset EcoSessionName {eco_session} -comment {ECO session name}
        bbns block {
            bbns begin {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for setup node}
                bbset enable {1}                     -comment {Enable setup node}
            }
            bbns config {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for pceco config code}
                bbset enable {1}                     -comment {Enable config node}
                bbset PreFlow   {outs/pre_flow.sh}  -comment {Pre-flow shell script name}
                bbset RunScript {outs/pceco.tcl}    -comment {PCECO run script name}
                bbset PostFlow  {outs/post_flow.sh} -comment {Post-flow shell script name}
            }
            bbns scen {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for pceco config code}
                bbset enable {1}                     -comment {Enable scen node}
            }
            bbns pceco {
                bbset res    {CORES/16 RAM/350000}   -comment {Resource for pceco main node}
                bbset enable {1}                     -comment {Enable pceco node}
                bbset EnableLogScreener {0}          -comment {Enable logscreener at the end of pceco node}
            }
        }
    }
}


bbns pceco {
    bbset TopCellName   {[bbget ".info.BLOCK"]}
    #bbset EcoDesignList {[concat [bbget ".pceco.TOP_CELL_NAME"] [bbfiles -legacy_mode subblocks -block [bbget ".pceco.TopCellName"]]]}
  	bbset EcoDesignList {ufs_top}
}


#enable specific recipe for specific run


bbns pceco {
    bbns plugins {
        bbns write_eco_tcl {
            bbset enable {true} -comment {enable/disable this plugin}
            bbset ValidEcoTclFormat  {innovus icc2} -immutable -comment {List of valid formats in which ECO Tcl can be written. Type: list}
            bbset EcoTclFormat       {innovus icc2} -comment {Target formats in which ECO Tcl is to be written. Type: list}
            bbset EcoTclPrefix       {eco} -comment {Prefix name used in ECO tcl: outs/{top_block_name}.{prefix}.{format}.tcl}
            bbset InvTclProc         {[bbget .info.PD_TOOLS_DIR]/eco/pceco/lib/tcl/invs_eco_proc/pc_invs_proc.tcl} -comment {Pre-defined proc for Invs ECO tcl}
        }
    }
}

bbns pceco {
    bbset SetupScenarios  {capture.ssgnp-NM-0-cworst_ccworst_t func.ssgnp-NM-0-cworst_ccworst_t  shift.ssgnp-NM-0-cworst_ccworst_t} -comment {Scenario list for setup fixing}
    bbset HoldScenarios   {capture.ffgnp-NM-125-cbest_ccbest func.ssgnp-NM-0-cworst_ccworst shift.ffgnp-NM-125-cworst_ccworst} -comment {Scenario list for hold fixing}
}

bbns pceco {
  bbns plugings {
    bbns set_host_options {
      bbset enable {true} -comment {enable/disable this plugin}
      bbset WorkerSubmitCmd   {nc submit} -comment {Command to submit NC jobs for DMSA}
      bbset WorkerResources   {[bbget "sta.config.block.bb_sta.res"]} -comment {NC resources used in worker submission. E.g. "CORES/32 RAM/50000 reservation:large"}
      bbset MaxCoresPerWorker {32} -comment {The maximum number of CPU cores that can be used in current and remote processes}
    }
  }
}

bbns pceco {
    bbns plugins {
        bbset save_pre_eco_session.enable  {false} -comment {Saving of Pre-ECO  sessions}
        bbset save_post_eco_session.enable {false} -comment {Saving of Post-ECO sessions}
    }
}

# Disable DMSA whatif
bbset pceco.plugins.whatif_dmsa.enable {True}




bblappend pceco.plugins.setup_dont_touch.DontTouchInst {*UPF_ISO*} 



bbset pnr.applyeco.EnableIncrementalRoute 1
bbset pnr.applyeco.EnableIncrementalPlace 1
bbset pnr.Stages {applyeco chipfinish}


###############
### PCECO #####
###############

bbns pceco {
    bbns config {
        bbset EcoSessionName {eco_session} -comment {ECO session name}
        bbns block {
            bbns begin {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for setup node}
                bbset enable {1}                     -comment {Enable setup node}
            }
            bbns config {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for pceco config code}
                bbset enable {1}                     -comment {Enable config node}
                bbset PreFlow   {outs/pre_flow.sh}  -comment {Pre-flow shell script name}
                bbset RunScript {outs/pceco.tcl}    -comment {PCECO run script name}
                bbset PostFlow  {outs/post_flow.sh} -comment {Post-flow shell script name}
            }
            bbns scen {
                bbset res    {CORES/1 RAM/25000}     -comment {Resource for pceco config code}
                bbset enable {1}                     -comment {Enable scen node}
            }
            bbns pceco {
                bbset res    {CORES/64 RAM/512000}   -comment {Resource for pceco main node}
                bbset enable {1}                     -comment {Enable pceco node}
                bbset EnableLogScreener {0}          -comment {Enable logscreener at the end of pceco node}
            }
        }
    }
}

#10 corners -> 20 cores -> 5 ECO licenses
#13 corners -> 26 cores -> 6 ECO licenses
#21 corners -> 42 cores -> 7 ECO licenses`


bbns pceco {
    bbns plugins {
        bbns write_eco_tcl {
            bbset enable {true} -comment {enable/disable this plugin}
            bbset ValidEcoTclFormat  {innovus icc2 pt} -immutable -comment {List of valid formats in which ECO Tcl can be written. Type: list}
            bbset EcoTclFormat       {innovus icc2 pt} -comment {Target formats in which ECO Tcl is to be written. Type: list}
            bbset EcoTclPrefix       {eco} -comment {Prefix name used in ECO tcl: outs/{top_block_name}.{prefix}.{format}.tcl}
            bbset InvTclProc         {[bbget .info.PD_TOOLS_DIR]/eco/pceco/lib/tcl/invs_eco_proc/pc_invs_proc.tcl} -comment {Pre-defined proc for Invs ECO tcl}
        }
    }
}

bbns pceco {
  bbns plugings {
    bbns set_host_options {
      bbset enable {true} -comment {enable/disable this plugin}
      bbset WorkerSubmitCmd   {nc submit} -comment {Command to submit NC jobs for DMSA}
      bbset WorkerResources   {[bbget "sta.config.block.bb_sta.res"]} -comment {NC resources used in worker submission. E.g. "CORES/32 RAM/50000 reservation:large"}
      bbset MaxCoresPerWorker {32} -comment {The maximum number of CPU cores that can be used in current and remote processes}
    }
  }
}

bbns pceco {
    bbns plugins {
        bbset save_pre_eco_session.enable  {False} -comment {Saving of Pre-ECO  sessions}
        bbset save_post_eco_session.enable {True} -comment {Saving of Post-ECO sessions}
    }
}


# Disable DMSA whatif
bbset pceco.plugins.whatif_dmsa.enable {false}


bbset pceco.plugins.max_cap_eco.Methods {size_cell insert_buffer}
bbset pceco.plugins.max_tran_eco.Methods {size_cell insert_buffer}
bbset pceco.plugins.setup_eco.Methods {size_cell insert_buffer}
#bbrecipe_apply extract_setup_margin
bbset pceco.plugins.smsa_eco.EnableExtractMargin {True}
bbset pceco.plugins.switch_to_smsa.EnableExtractMargin {False}


#generate incremental UPF
bbset pceco.plugins.write_eco_tcl.PostHook {/google/gchips/workspace/redondo-asia/tpe/user/vitragsheth/my_trial_work/redondo/run/reporting/generate_incremental_upf_for_pceco.tcl}

bblappend pceco.plugins.setup_dont_touch.DontTouchInst {*UPF_ISO*} 
bblappend pceco.plugins.setup_dont_touch.SizeOnlyCells {*SYNC*}  

bbset pceco.plugins.eco_cell_types.DelayCellList {BUFF*ULVT* DELA*ULVT* DELC*ULVT* DELE*ULVT* DELG*ULVT*}
bblappend eco.DontUseCells {restrict(AllElvtCells)}
bblappend eco.DontUseCells {restrict(SvtCells)}
#bblappend eco.DontUseCells {restrict(UlvtCells)}


bbset pceco.plugins.smsa_eco.DRCType {-ff}

# --- Auto-gen settings by ECO script for branch: main ---
bbset hierarchy.f'ufs_top'.chipfinish.source {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/LAJ/UFS_3.2/run/FC_f/main/}
bbset pex.FillOasisFiles {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/PDCompiler/UFS/run/Trial11/main/pdp/dummyfill/outs/ufs_top.dummyfill.beol.oas}
#May not need pex.source
bbset pex.source {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/PDCompiler/UFS/run/Trial11/main/pex}
bbset pdp.ipmerge.layout {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/LAJ/UFS_3.2/run/FC_f/main/pnr/chipfinish/outs/ufs_top.oasis}
bbset pnr.applyeco.InputDatabase {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/LAJ/UFS_3.2/run/FC_f/main/pnr/chipfinish/outs/ufs_top.ndm}
bbset pnr.applyeco.ECOChangeFile {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/PDCompiler/UFS/run/Trial11/main/pceco/pceco/outs/eco.fc.tcl}
bbset pnr.applyeco.ECOPrefix "MECO_main_"
bbset fc.ApplyEcoIncrementalUPF {/google/gchips/workspace/redondo-asia/tpe/user/askakshay/PDCompiler/UFS/run/Trial11/main/pceco/pceco/outs/ufs_top.incr.upf}
# --- End Auto-gen settings ---

bbset pceco.EcoOrder {SMSA1}
bbset pceco.SMSA1 {max_tran_eco max_cap_eco}
