#![allow(dead_code)]

use crate::acpi::Acpi;
use crate::apic_regs::*;
use crate::interrupts::InterruptIndex;
use crate::interrupts::PICS;
use core::ptr::{read_volatile, write_volatile};
use x86_64::registers::model_specific::Msr;
use x86_64::structures::paging::page_table::PageTableFlags;
use x86_64::structures::paging::{FrameAllocator, OffsetPageTable, PhysFrame, Size2MiB, Size4KiB};
use x86_64::PhysAddr;

// Other constants
const APIC_BASE: u64 = 0x0_0000_FEE0_0000;

pub unsafe fn mp_init(apic_id: u8, trampoline: u32) {
    log::info!("Booting core {}", apic_id);
    // Send INIT ipi
    let low = InterCmdRegLow::new()
            .with_vec(0) // INIT needs vec to be zero
            .with_trigger_mode(0) // level-sensitive
            .with_msg_type(0b101) // INIT type
            .with_level(0) // 0 for INIT
            ;
    let high = InterCmdRegHigh::new().with_dest(apic_id);
    send_ipi(&low, &high);

    // Convert func pointer to u64
    let trampoline = trampoline as u64;

    // Check if trampoline in first MB
    if trampoline >= 0x0010_0000 {
        panic!("Trampoline is outside the 1MB reachable space");
    }

    // Check that we can safely shift the pointer 12 bits to the right
    if trampoline & 0xfff != 0 {
        panic!("Trampoline address must have lower 12 bits set to zero");
    }

    // Convert trampoline func pointer to u8
    let to_vec = (trampoline >> 12) as u8;

    if (0xA0..=0xBF).contains(&to_vec) {
        panic!("Trampoline vector can't use 0xA0-0xBF. Reserved by spec.");
    }

    // Send STARTUP ipi
    let low = InterCmdRegLow::new()
            .with_vec(to_vec) // Core execute code at 0x000VV000
            .with_trigger_mode(0) // level-sensitive
            .with_msg_type(0b110) // STARTUP type
            .with_level(1) // 1 for everything else
            ;
    //TODO: Read spec again and implement wait here

    let high = InterCmdRegHigh::new().with_dest(apic_id);
    send_ipi(&low, &high);
}

#[inline]
fn ipi_pending() -> bool {
    unsafe {
        let r = InterCmdRegLow::from_bytes(read_apic(Register::InterCmdRegLow).to_le_bytes());
        r.delivery_status() == 1
    }
}

unsafe fn send_ipi(low: &InterCmdRegLow, high: &InterCmdRegHigh) {
    write_apic(
        Register::InterCmdRegHigh,
        u32::from_le_bytes(high.into_bytes()),
    );
    write_apic(
        Register::InterCmdRegLow,
        u32::from_le_bytes(low.into_bytes()),
    );

    if ipi_pending() {
        panic!("APIC has not completed sending the IPI");
    }
}

fn is_supported() -> bool {
    use core::arch::x86_64::__cpuid;
    let feature = unsafe { __cpuid(0x0000_0001) };
    let feature = feature.edx & (1 << 9);
    feature != 0
}

// IMPORTANT: Fix to be migrated
unsafe fn init_chained_pics(acpi: &Acpi) {
    PICS.lock().initialize();
    if !acpi.mask_pics {
        // log::info!("Virtual wire mode is active");
        let keyboard_enable = InterruptIndex::Keyboard.as_pic_enable_mask();
        let serial_enable =
            InterruptIndex::COM1.as_pic_enable_mask() & InterruptIndex::COM2.as_pic_enable_mask();
        let pic2 = InterruptIndex::Pic2.as_pic_enable_mask();
        PICS.lock()
            .mask(keyboard_enable & serial_enable & pic2, 0xff);
        // PICS.lock().mask(0, 0);
    } else {
        use x86_64::instructions::port::Port;
        let mut imcr_low: Port<u8> = Port::new(0x22);
        let mut imcr_high: Port<u8> = Port::new(0x23);

        imcr_low.write(0x70); // Select imcr register
        imcr_high.write(0x01); // go through apic
        PICS.lock().mask_all();
        log::warn!("Redirecting PIC to io acpi this has not been tested");
    }
}

pub unsafe fn init(
    mapper: &mut OffsetPageTable,
    frame_allocator: &mut impl FrameAllocator<Size4KiB>,
    acpi: &Acpi,
    boot_info: &'static bootloader::bootinfo::BootInfo,
) {
    if !is_supported() {
        panic!("Apic is not available");
    }

    let frame = PhysFrame::<Size2MiB>::containing_address(PhysAddr::new(APIC_BASE));
    // Map page for apic base address
    crate::memory::id_map(
        mapper,
        frame_allocator,
        frame,
        Some(
            PageTableFlags::WRITABLE
                | PageTableFlags::NO_CACHE
                | PageTableFlags::NO_EXECUTE
                | PageTableFlags::HUGE_PAGE,
        ),
    )
    .unwrap();

    // Enable apic by writing MSR base reg
    let mut apic_base_reg = Msr::new(0x0000_001B);
    let mut base_reg = ApicBaseReg::from_bytes(apic_base_reg.read().to_le_bytes());

    // Verify LAPIC base address with saved constant APIC_BASE.
    let mut base_addr: u64 = base_reg.apic_base_addr() << 12;
    if base_addr != APIC_BASE {
        log::warn!("APIC base address is different {:#x} then normally {:#x}. Make sure that we do not map LAPIC into usable memory!!",  base_addr, APIC_BASE);
        base_addr = APIC_BASE;
    }
    // Make sure LAPIC base does not lie in usable memory
    if let Some(region) = boot_info.memory_map.get_region_by_addr(base_addr) {
        use bootloader::bootinfo::MemoryRegionType;
        if core::ptr::read_unaligned(core::ptr::addr_of!(region.region_type))
            == MemoryRegionType::Usable
        {
            panic!("LAPIC is mapped into usable memory!");
        }
    }
    // Enable LAPIC and set base address to constant APIC_BASE
    base_reg.set_apic_enable(1);
    base_reg.set_apic_base_addr(APIC_BASE >> 12); // Gets shifted by 12 bits to the left says Documentation
    let payload = u64::from_le_bytes(base_reg.into_bytes());
    apic_base_reg.write(payload);

    let id = apic_id();

    // Only execute if bootstrap core
    if base_reg.bootstrap_core() == 1 {
        log::info!("BSP is apic id: {}", id);

        // Initialize or mask chained pics
        init_chained_pics(acpi);
    }

    // Map spurious interrupts to index
    // and set apic enable bit
    let spur_vec = SpuriousInterReg::new()
        .with_vec(InterruptIndex::Spurious.as_u8())
        .with_apic_enable(1)
        .with_fcc(0);
    let spur_vec = u32::from_le_bytes(spur_vec.into_bytes());
    write_apic(Register::SpurInterVecReg, spur_vec);

    // Read, parse & save apic version
    let apic_version = read_apic(Register::ApicVersion);
    let version = ApicVersion::from_bytes(apic_version.to_le_bytes());

    // Only execute if bootstrap core
    if base_reg.bootstrap_core() == 1 {
        log::info!(
            "APIC version: {}, max lvt entries: {}, extendend: {}",
            version.ver(),
            version.max_lvt_entries(),
            version.extended_apic_space(),
        );
    }

    // Allow all interrupts
    write_apic(Register::TaskPrioReg, 0);

    init_timer();
}

unsafe fn init_timer() {
    // Divide by two
    let div = DivideConfReg::new().with_div(0).with_div2(0);
    let div = u32::from_le_bytes(div.into_bytes());
    write_apic(Register::DivideConfReg, div);

    // clear mask & periodic timer
    let timer = TimerLvtReg::new()
        .with_vec(InterruptIndex::Timer.as_u8())
        .with_delivery_status(0)
        .with_mask(0)
        .with_timer_mode(1); // Periodic timer inters
    let timer = u32::from_le_bytes(timer.into_bytes());
    write_apic(Register::ApicTimer, timer);

    // Calculate this on every cpu anew
    // by measuring the time with a different clock
    let one_ms = 423845;
    write_apic(Register::TimerInitialCount, one_ms * 1000);
}

fn apic_id_from_mem() -> u8 {
    let id_reg = unsafe { read_apic(Register::ApicId) };
    let res = ApicId::from_bytes(id_reg.to_le_bytes());
    res.aid()
}

unsafe fn read_apic(register: Register) -> u32 {
    let offset = register as u64;
    let ptr = (APIC_BASE + offset) as *mut u32;
    read_volatile(ptr)
}

unsafe fn write_apic(register: Register, value: u32) {
    let offset = register as u64;
    let ptr = (APIC_BASE + offset) as *mut u32;
    write_volatile(ptr, value);
}

pub unsafe fn end_of_interrupt() {
    write_apic(Register::EndOfInterrupt, 0);
}

pub fn is_bsp() -> bool {
    let apic_base_reg = Msr::new(0x0000_001B);
    unsafe {
        let base_reg = ApicBaseReg::from_bytes(apic_base_reg.read().to_le_bytes());
        base_reg.bootstrap_core() == 1
    }
}

pub fn apic_id() -> u8 {
    use core::arch::x86_64::__cpuid;
    let res = unsafe { __cpuid(0x0000_0001) };

    (res.ebx >> 24) as u8
}
