/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Jan  9 09:07:45 2017
 *                 Full Compile MD5 Checksum  0d3bdac60f1034c1b63ae814a1da030b
 *                     (minus title and desc)
 *                 MD5 Checksum               5e3a2738d28bbd216f6ab8dd8d31cf98
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
********************************************************************************/

#ifndef BCHP_CLKGEN_H__
#define BCHP_CLKGEN_H__

/***************************************************************************
 *CLKGEN - clkgen registers
 ***************************************************************************/
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 0x07028000 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 0x07028004 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 0x07028008 /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 0x0702800c /* [RW][32] PLL CHANNEL control CH 3 */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 0x07028010 /* [RW][32] PLL CHANNEL control CH 4 */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5 0x07028014 /* [RW][32] PLL CHANNEL control CH 5 */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CONTROL         0x07028018 /* [RW][32] Miscellaneous Controls */
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV             0x0702801c /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN            0x07028020 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL3_SYS_PLL_HOLD_CH_ALL     0x07028024 /* [RW][32] Hold PLL all channels */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_CTRL        0x07028028 /* [RW][32] Ldo voltage control */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_PWRON       0x0702802c /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LOCK_STATUS     0x07028030 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC            0x07028034 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2           0x07028038 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL3_SYS_PLL_OUTSEL_SEL      0x0702803c /* [RW][32] selection of the output clock from the PLL core */
#define BCHP_CLKGEN_PLL3_SYS_PLL_PWRON           0x07028040 /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET           0x07028044 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL3_SYS_PLL_STATUS          0x07028048 /* [RO][32] Status */
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST            0x0702804c /* [RW][32] enable and selection pf PLL test */
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON        0x07028050 /* [RW][32] Bandgap Power on */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 0x07028054 /* [RW][32] PLL CHANNEL control CH 0 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 0x07028058 /* [RW][32] PLL CHANNEL control CH 1 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 0x0702805c /* [RW][32] PLL CHANNEL control CH 2 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 0x07028060 /* [RW][32] PLL CHANNEL control CH 3 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 0x07028064 /* [RW][32] PLL CHANNEL control CH 4 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 0x07028068 /* [RW][32] PLL CHANNEL control CH 5 */
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV             0x0702806c /* [RW][32] Pre multiplier */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN            0x07028070 /* [RW][32] PLL GAIN */
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL     0x07028074 /* [RW][32] Hold PLL all channels */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL        0x07028078 /* [RW][32] Ldo voltage control */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON       0x0702807c /* [RW][32] LDO Power on */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS     0x07028080 /* [RO][32] Lock Status */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC            0x07028084 /* [RW][32] Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC2           0x07028088 /* [RW][32] Mscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON           0x0702808c /* [RW][32] Poweron */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET           0x07028090 /* [RW][32] Resets */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH 0x07028094 /* [RW][32] Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW 0x07028098 /* [RW][32] Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS          0x0702809c /* [RO][32] Status */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE 0x070280a0 /* [RW][32] Aif wb sat top inst clock enable */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS 0x070280a4 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_ENABLE   0x070280a8 /* [RW][32] Aif wb sat top inst enable */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK 0x070280ac /* [RW][32] Aif wb sat top inst observe clock */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_SEL      0x070280b0 /* [RW][32] Aif wb sat top inst sel */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE         0x070280b4 /* [RW][32] Disable CLKGEN's clocks */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS  0x070280b8 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL        0x070280bc /* [RW][32] Clock Monitor Control */
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT      0x070280c0 /* [RW][32] Clock Monitor Max Reference Count */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER    0x070280c4 /* [RO][32] Clock Monitor Reference Counter */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE       0x070280c8 /* [RO][32] Clock Monitor Reference Counter */
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER   0x070280cc /* [RO][32] Clock Monitor View Counter */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE 0x070280d0 /* [RW][32] Disable DEMOD_XPT_INST's clocks */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS 0x070280d4 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE        0x070280d8 /* [RW][32] Demod xpt inst enable */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2    0x070280dc /* [RW][32] Disable AVS_TOP 54MHz clocks during S2 standby. */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE 0x070280e0 /* [RW][32] Secure AVS_TOP clock disable. Set at start-up to guarantee AVS_TOP is clock gated in S2 standby. */
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL     0x070280e4 /* [RW][32] Distributed Observation Controls */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE   0x070280e8 /* [RW][32] Disable FSK_TOP_INST's clocks */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_STATUS 0x070280ec /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE    0x070280f0 /* [RW][32] Fsk top inst clock enable */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS 0x070280f4 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_FSK_TOP_INST_OBSERVE_CLOCK   0x070280f8 /* [RW][32] Fsk top inst observe clock */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE  0x070280fc /* [RW][32] Disable LEAP_TOP_INST's clocks */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS 0x07028100 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE   0x07028104 /* [RW][32] Leap top inst clock enable */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS 0x07028108 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION     0x0702810c /* [RW][32] Select observation clk */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION     0x07028110 /* [RW][32] Select observation clk */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE            0x07028114 /* [RW][32] Disable PAD's clocks */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS     0x07028118 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_PAD_MUX_SELECT               0x0702811c /* [RW][32] Mux selects for Pad clocks */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE 0x07028120 /* [RW][32] Disable PERIPH_TOP_INST's clocks */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS 0x07028124 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK 0x07028128 /* [RW][32] Periph top inst observe clock */
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_STATUS    0x0702812c /* [RO][32] PLL3_SYS Reset Status */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS    0x07028130 /* [RO][32] PLL4_SYS Reset Status */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE           0x07028134 /* [RW][32] Disable */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP           0x07028138 /* [RW][32] Power management LDO PLL */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE 0x0702813c /* [RW][32] Sds afec top 0 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS 0x07028140 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK 0x07028144 /* [RW][32] Sds afec top 0 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE 0x07028148 /* [RW][32] Sds afec top 10 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS 0x0702814c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK 0x07028150 /* [RW][32] Sds afec top 10 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE 0x07028154 /* [RW][32] Sds afec top 11 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS 0x07028158 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK 0x0702815c /* [RW][32] Sds afec top 11 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE 0x07028160 /* [RW][32] Sds afec top 12 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS 0x07028164 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK 0x07028168 /* [RW][32] Sds afec top 12 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE 0x0702816c /* [RW][32] Sds afec top 13 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS 0x07028170 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK 0x07028174 /* [RW][32] Sds afec top 13 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE 0x07028178 /* [RW][32] Sds afec top 14 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS 0x0702817c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK 0x07028180 /* [RW][32] Sds afec top 14 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE 0x07028184 /* [RW][32] Sds afec top 15 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS 0x07028188 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK 0x0702818c /* [RW][32] Sds afec top 15 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE 0x07028190 /* [RW][32] Sds afec top 1 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS 0x07028194 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK 0x07028198 /* [RW][32] Sds afec top 1 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE 0x0702819c /* [RW][32] Sds afec top 2 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS 0x070281a0 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK 0x070281a4 /* [RW][32] Sds afec top 2 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE 0x070281a8 /* [RW][32] Sds afec top 3 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS 0x070281ac /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK 0x070281b0 /* [RW][32] Sds afec top 3 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE 0x070281b4 /* [RW][32] Sds afec top 4 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS 0x070281b8 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK 0x070281bc /* [RW][32] Sds afec top 4 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE 0x070281c0 /* [RW][32] Sds afec top 5 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS 0x070281c4 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK 0x070281c8 /* [RW][32] Sds afec top 5 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE 0x070281cc /* [RW][32] Sds afec top 6 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS 0x070281d0 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK 0x070281d4 /* [RW][32] Sds afec top 6 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE 0x070281d8 /* [RW][32] Sds afec top 7 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS 0x070281dc /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK 0x070281e0 /* [RW][32] Sds afec top 7 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE 0x070281e4 /* [RW][32] Sds afec top 8 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS 0x070281e8 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK 0x070281ec /* [RW][32] Sds afec top 8 inst observe clock */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE 0x070281f0 /* [RW][32] Sds afec top 9 inst clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS 0x070281f4 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK 0x070281f8 /* [RW][32] Sds afec top 9 inst observe clock */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE 0x070281fc /* [RW][32] Disable SDS_TOP_2X_0_INST's clocks */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS 0x07028200 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE 0x07028204 /* [RW][32] Sds top 2x 0 inst clock enable */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS 0x07028208 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK 0x0702820c /* [RW][32] Sds top 2x 0 inst observe clock */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE 0x07028210 /* [RW][32] Disable SDS_TOP_2X_1_INST's clocks */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS 0x07028214 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE 0x07028218 /* [RW][32] Sds top 2x 1 inst clock enable */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS 0x0702821c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK 0x07028220 /* [RW][32] Sds top 2x 1 inst observe clock */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE 0x07028224 /* [RW][32] Disable SDS_TOP_2X_2_INST's clocks */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS 0x07028228 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE 0x0702822c /* [RW][32] Sds top 2x 2 inst clock enable */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS 0x07028230 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK 0x07028234 /* [RW][32] Sds top 2x 2 inst observe clock */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE 0x07028238 /* [RW][32] Disable SDS_TOP_2X_3_INST's clocks */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS 0x0702823c /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE 0x07028240 /* [RW][32] Sds top 2x 3 inst clock enable */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS 0x07028244 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK 0x07028248 /* [RW][32] Sds top 2x 3 inst observe clock */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE 0x0702824c /* [RW][32] Disable SDS_TOP_2X_4_INST's clocks */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS 0x07028250 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE 0x07028254 /* [RW][32] Sds top 2x 4 inst clock enable */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS 0x07028258 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK 0x0702825c /* [RW][32] Sds top 2x 4 inst observe clock */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE 0x07028260 /* [RW][32] Disable SDS_TOP_2X_5_INST's clocks */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS 0x07028264 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE 0x07028268 /* [RW][32] Sds top 2x 5 inst clock enable */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS 0x0702826c /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK 0x07028270 /* [RW][32] Sds top 2x 5 inst observe clock */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE 0x07028274 /* [RW][32] Disable SDS_TOP_2X_6_INST's clocks */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS 0x07028278 /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE 0x0702827c /* [RW][32] Sds top 2x 6 inst clock enable */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS 0x07028280 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK 0x07028284 /* [RW][32] Sds top 2x 6 inst observe clock */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE 0x07028288 /* [RW][32] Disable SDS_TOP_2X_7_INST's clocks */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS 0x0702828c /* [RO][32] Clock Disable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE 0x07028290 /* [RW][32] Sds top 2x 7 inst clock enable */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS 0x07028294 /* [RO][32] Clock Enable Status */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK 0x07028298 /* [RW][32] Sds top 2x 7 inst observe clock */
#define BCHP_CLKGEN_SPARE                        0x0702829c /* [RW][32] Spares */
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE   0x070282a0 /* [RW][32] Stb chan top 0 inst enable */
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_OBSERVE_CLOCK 0x070282a4 /* [RW][32] Stb chan top 0 inst observe clock */
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE   0x070282a8 /* [RW][32] Stb chan top 1 inst enable */
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_OBSERVE_CLOCK 0x070282ac /* [RW][32] Stb chan top 1 inst observe clock */
#define BCHP_CLKGEN_TESTPORT                     0x070282b0 /* [RW][32] Special Testport Controls */

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT 11

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK   0x000001fe
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT  1
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000024

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT 11

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK   0x000001fe
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT  1
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x00000009

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT 11

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK   0x000001fe
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT  1
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x00000024

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT 11

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK   0x000001fe
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT  1
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT 0x00000006

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK 0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT 11

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK   0x000001fe
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT  1
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT 0x0000001b

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK 0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT 11

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK   0x000001fe
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT  1
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT 0x00000024

/* CLKGEN :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK 0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_CLKGEN_PLL3_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CONTROL_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL3_SYS_PLL_CONTROL_reserved0_SHIFT           1

/* CLKGEN :: PLL3_SYS_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_CONTROL_REF_SEL_SHIFT             0
#define BCHP_CLKGEN_PLL3_SYS_PLL_CONTROL_REF_SEL_DEFAULT           0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV_reserved0_MASK                0xffffc000
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV_reserved0_SHIFT               14

/* CLKGEN :: PLL3_SYS_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV_PDIV_MASK                     0x00003c00
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV_PDIV_SHIFT                    10
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV_PDIV_DEFAULT                  0x00000001

/* CLKGEN :: PLL3_SYS_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV_NDIV_INT_MASK                 0x000003ff
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV_NDIV_INT_SHIFT                0
#define BCHP_CLKGEN_PLL3_SYS_PLL_DIV_NDIV_INT_DEFAULT              0x00000036

/***************************************************************************
 *PLL3_SYS_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_GAIN :: reserved0 [31:07] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN_reserved0_MASK               0xffffff80
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN_reserved0_SHIFT              7

/* CLKGEN :: PLL3_SYS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [06:03] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x00000078
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 3
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000005

/* CLKGEN :: PLL3_SYS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL3_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000003

/***************************************************************************
 *PLL3_SYS_PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_HOLD_CH_ALL_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL3_SYS_PLL_HOLD_CH_ALL_reserved0_SHIFT       1

/* CLKGEN :: PLL3_SYS_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK      0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT     0
#define BCHP_CLKGEN_PLL3_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT   0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_LDO_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_CTRL_reserved0_MASK           0xffffffc0
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_CTRL_reserved0_SHIFT          6

/* CLKGEN :: PLL3_SYS_PLL_LDO_CTRL :: LDO_CTRL [05:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_CTRL_LDO_CTRL_MASK            0x0000003f
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_CTRL_LDO_CTRL_SHIFT           0
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_CTRL_LDO_CTRL_DEFAULT         0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_PWRON_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_PWRON_reserved0_SHIFT         1

/* CLKGEN :: PLL3_SYS_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK      0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT     0
#define BCHP_CLKGEN_PLL3_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT   0x00000001

/***************************************************************************
 *PLL3_SYS_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL3_SYS_PLL_LOCK_STATUS_reserved0_SHIFT       1

/* CLKGEN :: PLL3_SYS_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_LOCK_STATUS_LOCK_MASK             0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_LOCK_STATUS_LOCK_SHIFT            0

/***************************************************************************
 *PLL3_SYS_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_MISC :: VCO_PREDIV_RATIO [31:31] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_VCO_PREDIV_RATIO_MASK        0x80000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_VCO_PREDIV_RATIO_SHIFT       31
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_VCO_PREDIV_RATIO_DEFAULT     0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: T2D_DELAY_SEL_LOW [30:28] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_T2D_DELAY_SEL_LOW_MASK       0x70000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_T2D_DELAY_SEL_LOW_SHIFT      28
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_T2D_DELAY_SEL_LOW_DEFAULT    0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: SEL_MEASURE_UNIT [27:25] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_SEL_MEASURE_UNIT_MASK        0x0e000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_SEL_MEASURE_UNIT_SHIFT       25
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_SEL_MEASURE_UNIT_DEFAULT     0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: RESET_MEASURE_MODE [24:24] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_RESET_MEASURE_MODE_MASK      0x01000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_RESET_MEASURE_MODE_SHIFT     24
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_RESET_MEASURE_MODE_DEFAULT   0x00000001

/* CLKGEN :: PLL3_SYS_PLL_MISC :: LOAD_DCO_BYP_WORD [23:23] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_LOAD_DCO_BYP_WORD_MASK       0x00800000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_LOAD_DCO_BYP_WORD_SHIFT      23
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_LOAD_DCO_BYP_WORD_DEFAULT    0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: FREQ_BYP_WORD [22:07] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_FREQ_BYP_WORD_MASK           0x007fff80
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_FREQ_BYP_WORD_SHIFT          7
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_FREQ_BYP_WORD_DEFAULT        0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: EN_DCO_OUTPUT [06:06] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_DCO_OUTPUT_MASK           0x00000040
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_DCO_OUTPUT_SHIFT          6
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_DCO_OUTPUT_DEFAULT        0x00000001

/* CLKGEN :: PLL3_SYS_PLL_MISC :: EN_DCO_BYP_WORD [05:05] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_DCO_BYP_WORD_MASK         0x00000020
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_DCO_BYP_WORD_SHIFT        5
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_DCO_BYP_WORD_DEFAULT      0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: EN_BANGBANG_MODE [04:04] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_BANGBANG_MODE_MASK        0x00000010
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_BANGBANG_MODE_SHIFT       4
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_EN_BANGBANG_MODE_DEFAULT     0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: CTRL_MEASURE_MODE [03:02] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_CTRL_MEASURE_MODE_MASK       0x0000000c
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_CTRL_MEASURE_MODE_SHIFT      2
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_CTRL_MEASURE_MODE_DEFAULT    0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: CHANGE_MEASURE_UNIT [01:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_CHANGE_MEASURE_UNIT_MASK     0x00000002
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_CHANGE_MEASURE_UNIT_SHIFT    1
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_CHANGE_MEASURE_UNIT_DEFAULT  0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC :: BOOST_BIAS_CIRCUIT [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_BOOST_BIAS_CIRCUIT_MASK      0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_BOOST_BIAS_CIRCUIT_SHIFT     0
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC_BOOST_BIAS_CIRCUIT_DEFAULT   0x00000001

/***************************************************************************
 *PLL3_SYS_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: VCO_POST_MUX_EN [31:31] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_VCO_POST_MUX_EN_MASK        0x80000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_VCO_POST_MUX_EN_SHIFT       31
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_VCO_POST_MUX_EN_DEFAULT     0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: T2D_DELAY_SEL_HIGH [30:30] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_T2D_DELAY_SEL_HIGH_MASK     0x40000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_T2D_DELAY_SEL_HIGH_SHIFT    30
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_T2D_DELAY_SEL_HIGH_DEFAULT  0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: SEL_TEST_CLK [29:29] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_SEL_TEST_CLK_MASK           0x20000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_SEL_TEST_CLK_SHIFT          29
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_SEL_TEST_CLK_DEFAULT        0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: SEL_DIFF_REFCLK_SRC [28:28] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_SEL_DIFF_REFCLK_SRC_MASK    0x10000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_SEL_DIFF_REFCLK_SRC_SHIFT   28
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_SEL_DIFF_REFCLK_SRC_DEFAULT 0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: REFD2C_BIAS [27:25] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_REFD2C_BIAS_MASK            0x0e000000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_REFD2C_BIAS_SHIFT           25
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_REFD2C_BIAS_DEFAULT         0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: PLLRESERVED0 [24:15] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_PLLRESERVED0_MASK           0x01ff8000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_PLLRESERVED0_SHIFT          15
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_PLLRESERVED0_DEFAULT        0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: O_FREF_DISABLE [14:14] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_O_FREF_DISABLE_MASK         0x00004000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_O_FREF_DISABLE_SHIFT        14
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_O_FREF_DISABLE_DEFAULT      0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: KI_STARTLOW [13:13] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_KI_STARTLOW_MASK            0x00002000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_KI_STARTLOW_SHIFT           13
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_KI_STARTLOW_DEFAULT         0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: KI_BOOST [12:12] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_KI_BOOST_MASK               0x00001000
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_KI_BOOST_SHIFT              12
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_KI_BOOST_DEFAULT            0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: INTERNAL_RESET_MODE [11:10] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_INTERNAL_RESET_MODE_MASK    0x00000c00
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_INTERNAL_RESET_MODE_SHIFT   10
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_INTERNAL_RESET_MODE_DEFAULT 0x00000003

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: EN_TEST_CLK [09:09] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_TEST_CLK_MASK            0x00000200
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_TEST_CLK_SHIFT           9
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_TEST_CLK_DEFAULT         0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: EN_BYPCLK_1 [08:08] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_BYPCLK_1_MASK            0x00000100
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_BYPCLK_1_SHIFT           8
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_BYPCLK_1_DEFAULT         0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: EN_BYPCLK_0 [07:07] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_BYPCLK_0_MASK            0x00000080
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_BYPCLK_0_SHIFT           7
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_BYPCLK_0_DEFAULT         0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: EN_50OHM [06:06] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_50OHM_MASK               0x00000040
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_50OHM_SHIFT              6
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_EN_50OHM_DEFAULT            0x00000000

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: DCO_PWM_RATE_CTRL [05:04] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_DCO_PWM_RATE_CTRL_MASK      0x00000030
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_DCO_PWM_RATE_CTRL_SHIFT     4
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_DCO_PWM_RATE_CTRL_DEFAULT   0x00000002

/* CLKGEN :: PLL3_SYS_PLL_MISC2 :: CTRL_2ND_POLE [03:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_CTRL_2ND_POLE_MASK          0x0000000f
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_CTRL_2ND_POLE_SHIFT         0
#define BCHP_CLKGEN_PLL3_SYS_PLL_MISC2_CTRL_2ND_POLE_DEFAULT       0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_OUTSEL_SEL - selection of the output clock from the PLL core
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_OUTSEL_SEL :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_OUTSEL_SEL_reserved0_MASK         0xfffffff8
#define BCHP_CLKGEN_PLL3_SYS_PLL_OUTSEL_SEL_reserved0_SHIFT        3

/* CLKGEN :: PLL3_SYS_PLL_OUTSEL_SEL :: OUTPUT_SEL [02:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_OUTSEL_SEL_OUTPUT_SEL_MASK        0x00000007
#define BCHP_CLKGEN_PLL3_SYS_PLL_OUTSEL_SEL_OUTPUT_SEL_SHIFT       0
#define BCHP_CLKGEN_PLL3_SYS_PLL_OUTSEL_SEL_OUTPUT_SEL_DEFAULT     0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_PWRON_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL3_SYS_PLL_PWRON_reserved0_SHIFT             1

/* CLKGEN :: PLL3_SYS_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_PWRON_PWRON_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_PWRON_PWRON_PLL_SHIFT             0
#define BCHP_CLKGEN_PLL3_SYS_PLL_PWRON_PWRON_PLL_DEFAULT           0x00000001

/***************************************************************************
 *PLL3_SYS_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL3_SYS_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_RESETD_SHIFT                1
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_RESETD_DEFAULT              0x00000000

/* CLKGEN :: PLL3_SYS_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_RESETA_SHIFT                0
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_RESETA_DEFAULT              0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_STATUS :: TEST_STATUS [31:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_STATUS_TEST_STATUS_MASK           0xffffffff
#define BCHP_CLKGEN_PLL3_SYS_PLL_STATUS_TEST_STATUS_SHIFT          0

/***************************************************************************
 *PLL3_SYS_PLL_TEST - enable and selection pf PLL test
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_TEST :: reserved0 [31:04] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST_reserved0_MASK               0xfffffff0
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST_reserved0_SHIFT              4

/* CLKGEN :: PLL3_SYS_PLL_TEST :: TEST_SEL [03:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST_TEST_SEL_MASK                0x0000000e
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST_TEST_SEL_SHIFT               1
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST_TEST_SEL_DEFAULT             0x00000000

/* CLKGEN :: PLL3_SYS_PLL_TEST :: TEST_ENABLE [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST_TEST_ENABLE_MASK             0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST_TEST_ENABLE_SHIFT            0
#define BCHP_CLKGEN_PLL3_SYS_PLL_TEST_TEST_ENABLE_DEFAULT          0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_BG_PWRON - Bandgap Power on
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_BG_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_reserved0_SHIFT          1

/* CLKGEN :: PLL4_SYS_PLL_BG_PWRON :: BG_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_MASK        0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_SHIFT       0
#define BCHP_CLKGEN_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_DEFAULT     0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT 0x00000014

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT 0x00000028

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT 0x0000000a

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT 0x000000a0

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT 0x00000008

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK  0xfffff800
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT 11

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK   0x000001fe
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT  1
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT 0x0000000a

/* CLKGEN :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_DIV :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_reserved0_MASK                0xffffc000
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_reserved0_SHIFT               14

/* CLKGEN :: PLL4_SYS_PLL_DIV :: PDIV [13:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_PDIV_MASK                     0x00003c00
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_PDIV_SHIFT                    10
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_PDIV_DEFAULT                  0x00000001

/* CLKGEN :: PLL4_SYS_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_NDIV_INT_MASK                 0x000003ff
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_NDIV_INT_SHIFT                0
#define BCHP_CLKGEN_PLL4_SYS_PLL_DIV_NDIV_INT_DEFAULT              0x00000028

/***************************************************************************
 *PLL4_SYS_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_reserved0_MASK               0xfffffc00
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_reserved0_SHIFT              10

/* CLKGEN :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000008

/* CLKGEN :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000038
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      3
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT    0x00000000

/* CLKGEN :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000004

/***************************************************************************
 *PLL4_SYS_PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_reserved0_SHIFT       1

/* CLKGEN :: PLL4_SYS_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK      0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT     0
#define BCHP_CLKGEN_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT   0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_LDO_CTRL :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_reserved0_MASK           0xffff0000
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_reserved0_SHIFT          16

/* CLKGEN :: PLL4_SYS_PLL_LDO_CTRL :: LDO_CTRL [15:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_MASK            0x0000ffff
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_SHIFT           0
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_DEFAULT         0x00005005

/***************************************************************************
 *PLL4_SYS_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_reserved0_SHIFT         1

/* CLKGEN :: PLL4_SYS_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK      0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT     0
#define BCHP_CLKGEN_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT   0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL4_SYS_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000002
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       1

/* CLKGEN :: PLL4_SYS_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_LOCK_MASK             0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_LOCK_STATUS_LOCK_SHIFT            0

/***************************************************************************
 *PLL4_SYS_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_MISC :: VCO_RANGE_LOW [31:31] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_MASK           0x80000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_SHIFT          31
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_DEFAULT        0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: VCO_RANGE_HIGH [30:30] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_MASK          0x40000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_SHIFT         30
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_DEFAULT       0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: VCO_DIV2 [29:29] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_DIV2_MASK                0x20000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_DIV2_SHIFT               29
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_VCO_DIV2_DEFAULT             0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: STAT_UPDATE [28:28] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_UPDATE_MASK             0x10000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_UPDATE_SHIFT            28
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_UPDATE_DEFAULT          0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: STAT_SELECT [27:25] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_SELECT_MASK             0x0e000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_SELECT_SHIFT            25
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_SELECT_DEFAULT          0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: STAT_RESET [24:24] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_RESET_MASK              0x01000000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_RESET_SHIFT             24
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_RESET_DEFAULT           0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: STAT_MODE [23:22] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_MODE_MASK               0x00c00000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_MODE_SHIFT              22
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_STAT_MODE_DEFAULT            0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: REF_ALT_OFFS [21:21] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_MASK            0x00200000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_SHIFT           21
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_DEFAULT         0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: PWM_RATE [20:19] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_PWM_RATE_MASK                0x00180000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_PWM_RATE_SHIFT               19
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_PWM_RATE_DEFAULT             0x00000003

/* CLKGEN :: PLL4_SYS_PLL_MISC :: POST_CTRL_RESETB [18:17] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_POST_CTRL_RESETB_MASK        0x00060000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_POST_CTRL_RESETB_SHIFT       17
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_POST_CTRL_RESETB_DEFAULT     0x00000003

/* CLKGEN :: PLL4_SYS_PLL_MISC :: NDIV_RELOCK [16:16] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_NDIV_RELOCK_MASK             0x00010000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_NDIV_RELOCK_SHIFT            16
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_NDIV_RELOCK_DEFAULT          0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: FAST_LOCK [15:15] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_FAST_LOCK_MASK               0x00008000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_FAST_LOCK_SHIFT              15
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_FAST_LOCK_DEFAULT            0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: DITHER_DISABLE [14:14] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DITHER_DISABLE_MASK          0x00004000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DITHER_DISABLE_SHIFT         14
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DITHER_DISABLE_DEFAULT       0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [13:13] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00002000
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 13
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: DCO_CTRL_BYPASS [12:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00001ffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        1
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT      0x00000000

/* CLKGEN :: PLL4_SYS_PLL_MISC :: AUX_CTRL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_AUX_CTRL_MASK                0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_AUX_CTRL_SHIFT               0
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC_AUX_CTRL_DEFAULT             0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_MISC2 :: PLLRESERVED0 [31:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC2_PLLRESERVED0_MASK           0xffffffff
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC2_PLLRESERVED0_SHIFT          0
#define BCHP_CLKGEN_PLL4_SYS_PLL_MISC2_PLLRESERVED0_DEFAULT        0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_PWRON - Poweron
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_reserved0_SHIFT             1

/* CLKGEN :: PLL4_SYS_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_PWRON_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_PWRON_PLL_SHIFT             0
#define BCHP_CLKGEN_PLL4_SYS_PLL_PWRON_PWRON_PLL_DEFAULT           0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL4_SYS_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETD_SHIFT                1
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETD_DEFAULT              0x00000000

/* CLKGEN :: PLL4_SYS_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETA_SHIFT                0
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_RESETA_DEFAULT              0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00400000
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 22
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* CLKGEN :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x003fffff
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 0
#define BCHP_CLKGEN_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_STATUS - Status
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS_reserved0_MASK             0xfffff000
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS_reserved0_SHIFT            12

/* CLKGEN :: PLL4_SYS_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS_TEST_STATUS_MASK           0x00000fff
#define BCHP_CLKGEN_PLL4_SYS_PLL_STATUS_TEST_STATUS_SHIFT          0

/***************************************************************************
 *AIF_WB_SAT_TOP_INST_CLOCK_ENABLE - Aif wb sat top inst clock enable
 ***************************************************************************/
/* CLKGEN :: AIF_WB_SAT_TOP_INST_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT 2

/* CLKGEN :: AIF_WB_SAT_TOP_INST_CLOCK_ENABLE :: AIF0_PMB_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_AIF0_PMB_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_AIF0_PMB_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_AIF0_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: AIF_WB_SAT_TOP_INST_CLOCK_ENABLE :: AIF0_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_AIF0_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_AIF0_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_AIF0_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS :: AIF0_PMB_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS_AIF0_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS_AIF0_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS :: AIF0_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS_AIF0_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_CLOCK_ENABLE_STATUS_AIF0_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *AIF_WB_SAT_TOP_INST_ENABLE - Aif wb sat top inst enable
 ***************************************************************************/
/* CLKGEN :: AIF_WB_SAT_TOP_INST_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_ENABLE_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_ENABLE_reserved0_SHIFT     1

/* CLKGEN :: AIF_WB_SAT_TOP_INST_ENABLE :: AIF0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_ENABLE_AIF0_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_ENABLE_AIF0_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_ENABLE_AIF0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK - Aif wb sat top inst observe clock
 ***************************************************************************/
/* CLKGEN :: AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:02] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT 2

/* CLKGEN :: AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK :: AIF1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK_AIF1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK_AIF1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK_AIF1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK :: AIF0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK_AIF0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK_AIF0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_OBSERVE_CLOCK_AIF0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *AIF_WB_SAT_TOP_INST_SEL - Aif wb sat top inst sel
 ***************************************************************************/
/* CLKGEN :: AIF_WB_SAT_TOP_INST_SEL :: reserved0 [31:01] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_SEL_reserved0_MASK         0xfffffffe
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_SEL_reserved0_SHIFT        1

/* CLKGEN :: AIF_WB_SAT_TOP_INST_SEL :: AIF_BYPASS_CLK_ADC_SEL [00:00] */
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_SEL_AIF_BYPASS_CLK_ADC_SEL_MASK 0x00000001
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_SEL_AIF_BYPASS_CLK_ADC_SEL_SHIFT 0
#define BCHP_CLKGEN_AIF_WB_SAT_TOP_INST_SEL_AIF_BYPASS_CLK_ADC_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE - Disable CLKGEN's clocks
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_SHIFT           1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_OSC_DIGITAL_CLOCK [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_SHIFT 0
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_OSC_DIGITAL_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_reserved0_MASK     0xfffffffe
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_reserved0_SHIFT    1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE_STATUS :: DISABLE_OSC_DIGITAL_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_DISABLE_OSC_DIGITAL_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS_DISABLE_OSC_DIGITAL_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *CLOCK_MONITOR_CONTROL - Clock Monitor Control
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_CONTROL :: reserved0 [31:04] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_reserved0_MASK           0xfffffff0
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_reserved0_SHIFT          4

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: STOP_VIEW_COUNTER [03:03] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_MASK   0x00000008
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_SHIFT  3
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_DEFAULT 0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: STOP_REF_COUNTER [02:02] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_MASK    0x00000004
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_SHIFT   2
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_DEFAULT 0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: RESET_COUNTERS [01:01] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_MASK      0x00000002
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_SHIFT     1
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_DEFAULT   0x00000001

/* CLKGEN :: CLOCK_MONITOR_CONTROL :: LAUNCH_AUTO_REF_COUNT [00:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_MASK 0x00000001
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_SHIFT 0
#define BCHP_CLKGEN_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_DEFAULT 0x00000001

/***************************************************************************
 *CLOCK_MONITOR_MAX_COUNT - Clock Monitor Max Reference Count
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_MAX_COUNT :: SET_MAX_REF_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_MASK 0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_SHIFT 0
#define BCHP_CLKGEN_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_DEFAULT 0xffffffff

/***************************************************************************
 *CLOCK_MONITOR_REF_COUNTER - Clock Monitor Reference Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_REF_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_MASK  0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_SHIFT 0

/***************************************************************************
 *CLOCK_MONITOR_REF_DONE - Clock Monitor Reference Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_REF_DONE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_reserved0_SHIFT         1

/* CLKGEN :: CLOCK_MONITOR_REF_DONE :: REF_COUNT_DONE [00:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_MASK     0x00000001
#define BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_SHIFT    0

/***************************************************************************
 *CLOCK_MONITOR_VIEW_COUNTER - Clock Monitor View Counter
 ***************************************************************************/
/* CLKGEN :: CLOCK_MONITOR_VIEW_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_MASK 0xffffffff
#define BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_SHIFT 0

/***************************************************************************
 *DEMOD_XPT_INST_CLOCK_DISABLE - Disable DEMOD_XPT_INST's clocks
 ***************************************************************************/
/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_reserved0_MASK    0xfffffff0
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_reserved0_SHIFT   4

/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE :: DISABLE_DEMOD_XPT_MTSIF_TX2_IN_CLOCK [03:03] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX2_IN_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX2_IN_CLOCK_SHIFT 3
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX2_IN_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE :: DISABLE_DEMOD_XPT_MTSIF_TX1_IN_CLOCK [02:02] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX1_IN_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX1_IN_CLOCK_SHIFT 2
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX1_IN_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE :: DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK [01:01] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_SHIFT 1
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE :: DISABLE_DEMOD_XPT_324_CLOCK [00:00] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_324_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_324_CLOCK_SHIFT 0
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_DISABLE_DEMOD_XPT_324_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *DEMOD_XPT_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:04] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 4

/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE_STATUS :: DISABLE_DEMOD_XPT_MTSIF_TX2_IN_CLOCK_STATUS [03:03] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_MTSIF_TX2_IN_CLOCK_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_MTSIF_TX2_IN_CLOCK_STATUS_SHIFT 3

/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE_STATUS :: DISABLE_DEMOD_XPT_MTSIF_TX1_IN_CLOCK_STATUS [02:02] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_MTSIF_TX1_IN_CLOCK_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_MTSIF_TX1_IN_CLOCK_STATUS_SHIFT 2

/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE_STATUS :: DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_MTSIF_TX0_IN_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: DEMOD_XPT_INST_CLOCK_DISABLE_STATUS :: DISABLE_DEMOD_XPT_324_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_324_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_DEMOD_XPT_INST_CLOCK_DISABLE_STATUS_DISABLE_DEMOD_XPT_324_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *DEMOD_XPT_INST_ENABLE - Demod xpt inst enable
 ***************************************************************************/
/* CLKGEN :: DEMOD_XPT_INST_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE_reserved0_SHIFT          2

/* CLKGEN :: DEMOD_XPT_INST_ENABLE :: XPT_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE_XPT_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE_XPT_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE_XPT_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: DEMOD_XPT_INST_ENABLE :: XPT_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE_XPT_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE_XPT_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_DEMOD_XPT_INST_ENABLE_XPT_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *DISABLE_AVS_TOP_DURING_S2 - Disable AVS_TOP 54MHz clocks during S2 standby.
 ***************************************************************************/
/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_reserved0_SHIFT      1

/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2 :: DISABLE_AVS_TOP [00:00] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_MASK 0x00000001
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_SHIFT 0
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_DISABLE_AVS_TOP_DEFAULT 0x00000000

/***************************************************************************
 *DISABLE_AVS_TOP_DURING_S2_SECURE - Secure AVS_TOP clock disable. Set at start-up to guarantee AVS_TOP is clock gated in S2 standby.
 ***************************************************************************/
/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2_SECURE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_reserved0_SHIFT 1

/* CLKGEN :: DISABLE_AVS_TOP_DURING_S2_SECURE :: DISABLE_AVS_TOP_SECURE [00:00] */
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_MASK 0x00000001
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_SHIFT 0
#define BCHP_CLKGEN_DISABLE_AVS_TOP_DURING_S2_SECURE_DISABLE_AVS_TOP_SECURE_DEFAULT 0x00000000

/***************************************************************************
 *DISTRIBUTED_OBSERVE_CTRL - Distributed Observation Controls
 ***************************************************************************/
/* CLKGEN :: DISTRIBUTED_OBSERVE_CTRL :: reserved0 [31:05] */
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL_reserved0_MASK        0xffffffe0
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL_reserved0_SHIFT       5

/* CLKGEN :: DISTRIBUTED_OBSERVE_CTRL :: ENABLE_DIVIDER [04:04] */
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL_ENABLE_DIVIDER_MASK   0x00000010
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL_ENABLE_DIVIDER_SHIFT  4
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL_ENABLE_DIVIDER_DEFAULT 0x00000000

/* CLKGEN :: DISTRIBUTED_OBSERVE_CTRL :: CONTROL [03:00] */
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL_CONTROL_MASK          0x0000000f
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL_CONTROL_SHIFT         0
#define BCHP_CLKGEN_DISTRIBUTED_OBSERVE_CTRL_CONTROL_DEFAULT       0x00000000

/***************************************************************************
 *FSK_TOP_INST_CLOCK_DISABLE - Disable FSK_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: FSK_TOP_INST_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT     1

/* CLKGEN :: FSK_TOP_INST_CLOCK_DISABLE :: DISABLE_FSK_CH0_DIG_CLOCK [00:00] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_DISABLE_FSK_CH0_DIG_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_DISABLE_FSK_CH0_DIG_CLOCK_SHIFT 0
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_DISABLE_FSK_CH0_DIG_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *FSK_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: FSK_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 1

/* CLKGEN :: FSK_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_FSK_CH0_DIG_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_FSK_CH0_DIG_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_FSK_CH0_DIG_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *FSK_TOP_INST_CLOCK_ENABLE - Fsk top inst clock enable
 ***************************************************************************/
/* CLKGEN :: FSK_TOP_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_reserved0_MASK       0xfffffff8
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT      3

/* CLKGEN :: FSK_TOP_INST_CLOCK_ENABLE :: FSK_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: FSK_TOP_INST_CLOCK_ENABLE :: FSK_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: FSK_TOP_INST_CLOCK_ENABLE :: FSK_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_FSK_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *FSK_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: FSK_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: FSK_TOP_INST_CLOCK_ENABLE_STATUS :: FSK_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS_FSK_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS_FSK_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: FSK_TOP_INST_CLOCK_ENABLE_STATUS :: FSK_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS_FSK_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS_FSK_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: FSK_TOP_INST_CLOCK_ENABLE_STATUS :: FSK_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS_FSK_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_FSK_TOP_INST_CLOCK_ENABLE_STATUS_FSK_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *FSK_TOP_INST_OBSERVE_CLOCK - Fsk top inst observe clock
 ***************************************************************************/
/* CLKGEN :: FSK_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_FSK_TOP_INST_OBSERVE_CLOCK_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_FSK_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT     1

/* CLKGEN :: FSK_TOP_INST_OBSERVE_CLOCK :: FSK_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_FSK_TOP_INST_OBSERVE_CLOCK_FSK_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_FSK_TOP_INST_OBSERVE_CLOCK_FSK_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_FSK_TOP_INST_OBSERVE_CLOCK_FSK_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *LEAP_TOP_INST_CLOCK_DISABLE - Disable LEAP_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_reserved0_MASK     0xfffffff8
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT    3

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE :: DISABLE_LEAP_BSPI_CLOCK [02:02] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_BSPI_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_BSPI_CLOCK_SHIFT 2
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_BSPI_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE :: DISABLE_LEAP_27_CLOCK [01:01] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_27_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_27_CLOCK_SHIFT 1
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_27_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE :: DISABLE_LEAP_216_CLOCK [00:00] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_216_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_216_CLOCK_SHIFT 0
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_DISABLE_LEAP_216_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *LEAP_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_LEAP_BSPI_CLOCK_STATUS [02:02] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_BSPI_CLOCK_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_BSPI_CLOCK_STATUS_SHIFT 2

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_LEAP_27_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_27_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_27_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: LEAP_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_LEAP_216_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_216_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_LEAP_216_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *LEAP_TOP_INST_CLOCK_ENABLE - Leap top inst clock enable
 ***************************************************************************/
/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_reserved0_MASK      0xfffffff8
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_reserved0_SHIFT     3

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: LEAP_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: LEAP_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_216_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_216_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE :: LEAP_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_LEAP_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *LEAP_TOP_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: LEAP_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: LEAP_216_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_216_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_216_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: LEAP_TOP_INST_CLOCK_ENABLE_STATUS :: LEAP_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS_LEAP_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *PAD_CLK_OUT0_OBSERVATION - Select observation clk
 ***************************************************************************/
/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: reserved0 [31:08] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_reserved0_MASK        0xffffff00
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_reserved0_SHIFT       8

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: SELECT_OBSERVE_CLK [07:07] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_MASK 0x00000080
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_SHIFT 7
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_SELECT_OBSERVE_CLK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: OBSERVE_MUX_SELECT [06:01] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_MASK 0x0000007e
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_SHIFT 1
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_MUX_SELECT_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT0_OBSERVATION :: OBSERVE_DIV_ENABLE [00:00] */
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_SHIFT 0
#define BCHP_CLKGEN_PAD_CLK_OUT0_OBSERVATION_OBSERVE_DIV_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLK_OUT1_OBSERVATION - Select observation clk
 ***************************************************************************/
/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: reserved0 [31:08] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_reserved0_MASK        0xffffff00
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_reserved0_SHIFT       8

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: SELECT_OBSERVE_CLK [07:07] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_MASK 0x00000080
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_SHIFT 7
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_SELECT_OBSERVE_CLK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: OBSERVE_MUX_SELECT [06:01] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_MASK 0x0000007e
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_SHIFT 1
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_MUX_SELECT_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLK_OUT1_OBSERVATION :: OBSERVE_DIV_ENABLE [00:00] */
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_SHIFT 0
#define BCHP_CLKGEN_PAD_CLK_OUT1_OBSERVATION_OBSERVE_DIV_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLOCK_DISABLE - Disable PAD's clocks
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_SHIFT              2

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_SHIFT 1
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PAD_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT1_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: PAD_CLOCK_DISABLE_STATUS :: DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS_DISABLE_PAD_OUTPUT_CLK_OUT0_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *PAD_MUX_SELECT - Mux selects for Pad clocks
 ***************************************************************************/
/* CLKGEN :: PAD_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_MASK                  0xfffffffc
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_SHIFT                 2

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLK_OUT1_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_MASK  0x00000002
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_SHIFT 1
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT1_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLK_OUT0_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_MASK  0x00000001
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLK_OUT0_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PERIPH_TOP_INST_CLOCK_DISABLE - Disable PERIPH_TOP_INST's clocks
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_reserved0_MASK   0xffffffe0
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_reserved0_SHIFT  5

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_TMT_216_CLOCK [04:04] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_TMT_216_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_TMT_216_CLOCK_SHIFT 4
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_TMT_216_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_JTAGOTP_54_CLOCK [03:03] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_54_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_54_CLOCK_SHIFT 3
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_54_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_JTAGOTP_216_CLOCK [02:02] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_216_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_216_CLOCK_SHIFT 2
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_JTAGOTP_216_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_AVS_UART_27_CLOCK [01:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_UART_27_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_UART_27_CLOCK_SHIFT 1
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_UART_27_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE :: DISABLE_AVS_3P375_CLOCK [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_3P375_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_3P375_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_DISABLE_AVS_3P375_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PERIPH_TOP_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:05] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 5

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_TMT_216_CLOCK_STATUS [04:04] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_TMT_216_CLOCK_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_TMT_216_CLOCK_STATUS_SHIFT 4

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_JTAGOTP_54_CLOCK_STATUS [03:03] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_JTAGOTP_54_CLOCK_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_JTAGOTP_54_CLOCK_STATUS_SHIFT 3

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_JTAGOTP_216_CLOCK_STATUS [02:02] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_JTAGOTP_216_CLOCK_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_JTAGOTP_216_CLOCK_STATUS_SHIFT 2

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_AVS_UART_27_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AVS_UART_27_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AVS_UART_27_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: PERIPH_TOP_INST_CLOCK_DISABLE_STATUS :: DISABLE_AVS_3P375_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AVS_3P375_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_CLOCK_DISABLE_STATUS_DISABLE_AVS_3P375_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *PERIPH_TOP_INST_OBSERVE_CLOCK - Periph top inst observe clock
 ***************************************************************************/
/* CLKGEN :: PERIPH_TOP_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_reserved0_SHIFT  1

/* CLKGEN :: PERIPH_TOP_INST_OBSERVE_CLOCK :: AVS_TOP_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_PERIPH_TOP_INST_OBSERVE_CLOCK_AVS_TOP_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_RESET_STATUS - PLL3_SYS Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL3_SYS_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_STATUS_reserved0_SHIFT      2

/* CLKGEN :: PLL3_SYS_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL3_SYS_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL3_SYS_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL4_SYS_PLL_RESET_STATUS - PLL4_SYS Reset Status
 ***************************************************************************/
/* CLKGEN :: PLL4_SYS_PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_reserved0_SHIFT      2

/* CLKGEN :: PLL4_SYS_PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT 1

/* CLKGEN :: PLL4_SYS_PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_PLL4_SYS_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT 0

/***************************************************************************
 *PLL_STRAP_OVERRIDE - Disable
 ***************************************************************************/
/* CLKGEN :: PLL_STRAP_OVERRIDE :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_reserved0_SHIFT             1

/* CLKGEN :: PLL_STRAP_OVERRIDE :: STRAP_BSPI_SPEED_DISABLE [00:00] */
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_BSPI_SPEED_DISABLE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_BSPI_SPEED_DISABLE_SHIFT 0
#define BCHP_CLKGEN_PLL_STRAP_OVERRIDE_STRAP_BSPI_SPEED_DISABLE_DEFAULT 0x00000000

/***************************************************************************
 *PM_PLL_LDO_POWERUP - Power management LDO PLL
 ***************************************************************************/
/* CLKGEN :: PM_PLL_LDO_POWERUP :: reserved0 [31:02] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_reserved0_SHIFT             2

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL4_SYS [01:01] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL4_SYS_MASK     0x00000002
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL4_SYS_SHIFT    1
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL4_SYS_DEFAULT  0x00000000

/* CLKGEN :: PM_PLL_LDO_POWERUP :: ISO_CLOCK_PLL3_SYS [00:00] */
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL3_SYS_MASK     0x00000001
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL3_SYS_SHIFT    0
#define BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL3_SYS_DEFAULT  0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_0_INST_CLOCK_ENABLE - Sds afec top 0 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_0_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_0_INST_CLOCK_ENABLE :: AFEC0_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_0_INST_CLOCK_ENABLE :: AFEC0_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_0_INST_CLOCK_ENABLE :: AFEC0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_AFEC0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS :: AFEC0_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS_AFEC0_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS_AFEC0_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS :: AFEC0_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS_AFEC0_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS_AFEC0_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS :: AFEC0_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS_AFEC0_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_CLOCK_ENABLE_STATUS_AFEC0_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK - Sds afec top 0 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_0_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_10_INST_CLOCK_ENABLE - Sds afec top 10 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_10_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_10_INST_CLOCK_ENABLE :: AFEC10_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_10_INST_CLOCK_ENABLE :: AFEC10_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_10_INST_CLOCK_ENABLE :: AFEC10_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_AFEC10_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS :: AFEC10_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS_AFEC10_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS_AFEC10_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS :: AFEC10_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS_AFEC10_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS_AFEC10_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS :: AFEC10_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS_AFEC10_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_CLOCK_ENABLE_STATUS_AFEC10_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK - Sds afec top 10 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_10_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_11_INST_CLOCK_ENABLE - Sds afec top 11 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_11_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_11_INST_CLOCK_ENABLE :: AFEC11_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_11_INST_CLOCK_ENABLE :: AFEC11_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_11_INST_CLOCK_ENABLE :: AFEC11_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_AFEC11_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS :: AFEC11_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS_AFEC11_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS_AFEC11_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS :: AFEC11_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS_AFEC11_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS_AFEC11_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS :: AFEC11_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS_AFEC11_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_CLOCK_ENABLE_STATUS_AFEC11_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK - Sds afec top 11 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_11_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_12_INST_CLOCK_ENABLE - Sds afec top 12 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_12_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_12_INST_CLOCK_ENABLE :: AFEC12_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_12_INST_CLOCK_ENABLE :: AFEC12_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_12_INST_CLOCK_ENABLE :: AFEC12_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_AFEC12_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS :: AFEC12_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS_AFEC12_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS_AFEC12_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS :: AFEC12_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS_AFEC12_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS_AFEC12_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS :: AFEC12_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS_AFEC12_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_CLOCK_ENABLE_STATUS_AFEC12_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK - Sds afec top 12 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_12_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_13_INST_CLOCK_ENABLE - Sds afec top 13 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_13_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_13_INST_CLOCK_ENABLE :: AFEC13_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_13_INST_CLOCK_ENABLE :: AFEC13_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_13_INST_CLOCK_ENABLE :: AFEC13_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_AFEC13_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS :: AFEC13_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS_AFEC13_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS_AFEC13_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS :: AFEC13_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS_AFEC13_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS_AFEC13_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS :: AFEC13_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS_AFEC13_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_CLOCK_ENABLE_STATUS_AFEC13_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK - Sds afec top 13 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_13_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_14_INST_CLOCK_ENABLE - Sds afec top 14 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_14_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_14_INST_CLOCK_ENABLE :: AFEC14_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_14_INST_CLOCK_ENABLE :: AFEC14_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_14_INST_CLOCK_ENABLE :: AFEC14_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_AFEC14_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS :: AFEC14_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS_AFEC14_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS_AFEC14_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS :: AFEC14_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS_AFEC14_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS_AFEC14_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS :: AFEC14_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS_AFEC14_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_CLOCK_ENABLE_STATUS_AFEC14_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK - Sds afec top 14 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_14_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_15_INST_CLOCK_ENABLE - Sds afec top 15 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_15_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_15_INST_CLOCK_ENABLE :: AFEC15_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_15_INST_CLOCK_ENABLE :: AFEC15_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_15_INST_CLOCK_ENABLE :: AFEC15_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_AFEC15_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS :: AFEC15_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS_AFEC15_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS_AFEC15_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS :: AFEC15_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS_AFEC15_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS_AFEC15_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS :: AFEC15_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS_AFEC15_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_CLOCK_ENABLE_STATUS_AFEC15_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK - Sds afec top 15 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_15_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_1_INST_CLOCK_ENABLE - Sds afec top 1 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_1_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_1_INST_CLOCK_ENABLE :: AFEC1_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_1_INST_CLOCK_ENABLE :: AFEC1_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_1_INST_CLOCK_ENABLE :: AFEC1_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_AFEC1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS :: AFEC1_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS_AFEC1_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS_AFEC1_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS :: AFEC1_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS_AFEC1_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS_AFEC1_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS :: AFEC1_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS_AFEC1_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_CLOCK_ENABLE_STATUS_AFEC1_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK - Sds afec top 1 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_1_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_2_INST_CLOCK_ENABLE - Sds afec top 2 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_2_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_2_INST_CLOCK_ENABLE :: AFEC2_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_2_INST_CLOCK_ENABLE :: AFEC2_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_2_INST_CLOCK_ENABLE :: AFEC2_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_AFEC2_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS :: AFEC2_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS_AFEC2_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS_AFEC2_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS :: AFEC2_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS_AFEC2_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS_AFEC2_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS :: AFEC2_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS_AFEC2_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_CLOCK_ENABLE_STATUS_AFEC2_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK - Sds afec top 2 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_2_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_3_INST_CLOCK_ENABLE - Sds afec top 3 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_3_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_3_INST_CLOCK_ENABLE :: AFEC3_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_3_INST_CLOCK_ENABLE :: AFEC3_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_3_INST_CLOCK_ENABLE :: AFEC3_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_AFEC3_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS :: AFEC3_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS_AFEC3_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS_AFEC3_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS :: AFEC3_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS_AFEC3_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS_AFEC3_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS :: AFEC3_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS_AFEC3_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_CLOCK_ENABLE_STATUS_AFEC3_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK - Sds afec top 3 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_3_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_4_INST_CLOCK_ENABLE - Sds afec top 4 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_4_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_4_INST_CLOCK_ENABLE :: AFEC4_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_4_INST_CLOCK_ENABLE :: AFEC4_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_4_INST_CLOCK_ENABLE :: AFEC4_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_AFEC4_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS :: AFEC4_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS_AFEC4_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS_AFEC4_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS :: AFEC4_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS_AFEC4_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS_AFEC4_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS :: AFEC4_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS_AFEC4_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_CLOCK_ENABLE_STATUS_AFEC4_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK - Sds afec top 4 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_4_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_5_INST_CLOCK_ENABLE - Sds afec top 5 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_5_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_5_INST_CLOCK_ENABLE :: AFEC5_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_5_INST_CLOCK_ENABLE :: AFEC5_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_5_INST_CLOCK_ENABLE :: AFEC5_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_AFEC5_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS :: AFEC5_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS_AFEC5_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS_AFEC5_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS :: AFEC5_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS_AFEC5_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS_AFEC5_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS :: AFEC5_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS_AFEC5_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_CLOCK_ENABLE_STATUS_AFEC5_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK - Sds afec top 5 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_5_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_6_INST_CLOCK_ENABLE - Sds afec top 6 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_6_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_6_INST_CLOCK_ENABLE :: AFEC6_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_6_INST_CLOCK_ENABLE :: AFEC6_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_6_INST_CLOCK_ENABLE :: AFEC6_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_AFEC6_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS :: AFEC6_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS_AFEC6_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS_AFEC6_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS :: AFEC6_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS_AFEC6_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS_AFEC6_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS :: AFEC6_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS_AFEC6_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_CLOCK_ENABLE_STATUS_AFEC6_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK - Sds afec top 6 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_6_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_7_INST_CLOCK_ENABLE - Sds afec top 7 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_7_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_7_INST_CLOCK_ENABLE :: AFEC7_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_7_INST_CLOCK_ENABLE :: AFEC7_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_7_INST_CLOCK_ENABLE :: AFEC7_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_AFEC7_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS :: AFEC7_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS_AFEC7_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS_AFEC7_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS :: AFEC7_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS_AFEC7_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS_AFEC7_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS :: AFEC7_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS_AFEC7_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_CLOCK_ENABLE_STATUS_AFEC7_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK - Sds afec top 7 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_7_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_8_INST_CLOCK_ENABLE - Sds afec top 8 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_8_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_8_INST_CLOCK_ENABLE :: AFEC8_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_8_INST_CLOCK_ENABLE :: AFEC8_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_8_INST_CLOCK_ENABLE :: AFEC8_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_AFEC8_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS :: AFEC8_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS_AFEC8_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS_AFEC8_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS :: AFEC8_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS_AFEC8_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS_AFEC8_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS :: AFEC8_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS_AFEC8_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_CLOCK_ENABLE_STATUS_AFEC8_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK - Sds afec top 8 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_8_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_AFEC_TOP_9_INST_CLOCK_ENABLE - Sds afec top 9 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_9_INST_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_9_INST_CLOCK_ENABLE :: AFEC9_PMB_54_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_PMB_54_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_PMB_54_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_9_INST_CLOCK_ENABLE :: AFEC9_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_AFEC_TOP_9_INST_CLOCK_ENABLE :: AFEC9_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_AFEC9_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 3

/* CLKGEN :: SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS :: AFEC9_PMB_54_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS_AFEC9_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS_AFEC9_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS :: AFEC9_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS_AFEC9_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS_AFEC9_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS :: AFEC9_108_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS_AFEC9_108_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_CLOCK_ENABLE_STATUS_AFEC9_108_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK - Sds afec top 9 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK :: AFEC_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_AFEC_TOP_9_INST_OBSERVE_CLOCK_AFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_0_INST_CLOCK_DISABLE - Disable SDS_TOP_2X_0_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_0_INST_CLOCK_ENABLE - Sds top 2x 0 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_reserved0_MASK  0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: SDS_TFEC_PLL_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: SDS_RCVR1_PLL_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: SDS_RCVR0_PLL_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: SDS1_RCVR1_108_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS1_RCVR1_108_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS1_RCVR1_108_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS1_RCVR1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: SDS0_TFEC_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_TFEC_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_TFEC_108_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_TFEC_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: SDS0_RCVR0_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_RCVR0_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_RCVR0_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_RCVR0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: SDS0_PMB_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_PMB_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_PMB_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE :: SDS0_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_SDS0_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: SDS_TFEC_PLL_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: SDS1_RCVR1_108_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS1_RCVR1_108_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS1_RCVR1_108_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: SDS0_TFEC_108_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS0_TFEC_108_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS0_TFEC_108_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: SDS0_RCVR0_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS0_RCVR0_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS0_RCVR0_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: SDS0_PMB_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS0_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS0_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS :: SDS0_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS0_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_CLOCK_ENABLE_STATUS_SDS0_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_0_INST_OBSERVE_CLOCK - Sds top 2x 0 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_0_INST_OBSERVE_CLOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_reserved0_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_0_INST_OBSERVE_CLOCK :: SDS_TFEC_ENABLE_OBSERVE_CLOCK [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_0_INST_OBSERVE_CLOCK :: SDS_RCVR1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_0_INST_OBSERVE_CLOCK :: SDS_RCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_0_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_1_INST_CLOCK_DISABLE - Disable SDS_TOP_2X_1_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_1_INST_CLOCK_ENABLE - Sds top 2x 1 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_reserved0_MASK  0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: SDS_TFEC_PLL_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: SDS_RCVR1_PLL_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: SDS_RCVR0_PLL_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: SDS3_RCVR1_108_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS3_RCVR1_108_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS3_RCVR1_108_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS3_RCVR1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: SDS2_TFEC_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_TFEC_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_TFEC_108_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_TFEC_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: SDS2_RCVR0_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_RCVR0_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_RCVR0_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_RCVR0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: SDS2_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS2_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE :: SDS1_PMB_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS1_PMB_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS1_PMB_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_SDS1_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: SDS_TFEC_PLL_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: SDS3_RCVR1_108_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS3_RCVR1_108_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS3_RCVR1_108_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: SDS2_TFEC_108_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS2_TFEC_108_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS2_TFEC_108_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: SDS2_RCVR0_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS2_RCVR0_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS2_RCVR0_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: SDS2_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS2_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS2_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS :: SDS1_PMB_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS1_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_CLOCK_ENABLE_STATUS_SDS1_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_1_INST_OBSERVE_CLOCK - Sds top 2x 1 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_1_INST_OBSERVE_CLOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_reserved0_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_1_INST_OBSERVE_CLOCK :: SDS_TFEC_ENABLE_OBSERVE_CLOCK [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_1_INST_OBSERVE_CLOCK :: SDS_RCVR1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_1_INST_OBSERVE_CLOCK :: SDS_RCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_1_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_2_INST_CLOCK_DISABLE - Disable SDS_TOP_2X_2_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_2_INST_CLOCK_ENABLE - Sds top 2x 2 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_reserved0_MASK  0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: SDS_TFEC_PLL_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: SDS_RCVR1_PLL_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: SDS_RCVR0_PLL_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: SDS5_RCVR1_108_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS5_RCVR1_108_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS5_RCVR1_108_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS5_RCVR1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: SDS4_TFEC_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_TFEC_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_TFEC_108_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_TFEC_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: SDS4_RCVR0_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_RCVR0_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_RCVR0_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_RCVR0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: SDS4_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS4_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE :: SDS2_PMB_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS2_PMB_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS2_PMB_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_SDS2_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: SDS_TFEC_PLL_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: SDS5_RCVR1_108_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS5_RCVR1_108_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS5_RCVR1_108_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: SDS4_TFEC_108_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS4_TFEC_108_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS4_TFEC_108_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: SDS4_RCVR0_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS4_RCVR0_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS4_RCVR0_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: SDS4_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS4_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS4_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS :: SDS2_PMB_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS2_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_CLOCK_ENABLE_STATUS_SDS2_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_2_INST_OBSERVE_CLOCK - Sds top 2x 2 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_2_INST_OBSERVE_CLOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_reserved0_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_2_INST_OBSERVE_CLOCK :: SDS_TFEC_ENABLE_OBSERVE_CLOCK [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_2_INST_OBSERVE_CLOCK :: SDS_RCVR1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_2_INST_OBSERVE_CLOCK :: SDS_RCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_2_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_3_INST_CLOCK_DISABLE - Disable SDS_TOP_2X_3_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_3_INST_CLOCK_ENABLE - Sds top 2x 3 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_reserved0_MASK  0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: SDS_TFEC_PLL_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: SDS_RCVR1_PLL_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: SDS_RCVR0_PLL_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: SDS7_RCVR1_108_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS7_RCVR1_108_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS7_RCVR1_108_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS7_RCVR1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: SDS6_TFEC_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_TFEC_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_TFEC_108_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_TFEC_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: SDS6_RCVR0_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_RCVR0_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_RCVR0_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_RCVR0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: SDS6_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS6_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE :: SDS3_PMB_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS3_PMB_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS3_PMB_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_SDS3_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: SDS_TFEC_PLL_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: SDS7_RCVR1_108_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS7_RCVR1_108_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS7_RCVR1_108_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: SDS6_TFEC_108_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS6_TFEC_108_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS6_TFEC_108_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: SDS6_RCVR0_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS6_RCVR0_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS6_RCVR0_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: SDS6_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS6_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS6_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS :: SDS3_PMB_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS3_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_CLOCK_ENABLE_STATUS_SDS3_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_3_INST_OBSERVE_CLOCK - Sds top 2x 3 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_3_INST_OBSERVE_CLOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_reserved0_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_3_INST_OBSERVE_CLOCK :: SDS_TFEC_ENABLE_OBSERVE_CLOCK [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_3_INST_OBSERVE_CLOCK :: SDS_RCVR1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_3_INST_OBSERVE_CLOCK :: SDS_RCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_3_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_4_INST_CLOCK_DISABLE - Disable SDS_TOP_2X_4_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_4_INST_CLOCK_ENABLE - Sds top 2x 4 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_reserved0_MASK  0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: SDS_TFEC_PLL_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: SDS_RCVR1_PLL_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: SDS_RCVR0_PLL_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: SDS9_RCVR1_108_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS9_RCVR1_108_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS9_RCVR1_108_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS9_RCVR1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: SDS8_TFEC_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_TFEC_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_TFEC_108_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_TFEC_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: SDS8_RCVR0_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_RCVR0_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_RCVR0_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_RCVR0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: SDS8_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS8_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE :: SDS4_PMB_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS4_PMB_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS4_PMB_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_SDS4_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: SDS_TFEC_PLL_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: SDS9_RCVR1_108_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS9_RCVR1_108_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS9_RCVR1_108_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: SDS8_TFEC_108_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS8_TFEC_108_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS8_TFEC_108_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: SDS8_RCVR0_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS8_RCVR0_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS8_RCVR0_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: SDS8_54_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS8_54_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS8_54_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS :: SDS4_PMB_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS4_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_CLOCK_ENABLE_STATUS_SDS4_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_4_INST_OBSERVE_CLOCK - Sds top 2x 4 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_4_INST_OBSERVE_CLOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_reserved0_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_4_INST_OBSERVE_CLOCK :: SDS_TFEC_ENABLE_OBSERVE_CLOCK [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_4_INST_OBSERVE_CLOCK :: SDS_RCVR1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_4_INST_OBSERVE_CLOCK :: SDS_RCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_4_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_5_INST_CLOCK_DISABLE - Disable SDS_TOP_2X_5_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_5_INST_CLOCK_ENABLE - Sds top 2x 5 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_reserved0_MASK  0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: SDS_TFEC_PLL_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: SDS_RCVR1_PLL_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: SDS_RCVR0_PLL_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: SDS5_PMB_54_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS5_PMB_54_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS5_PMB_54_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS5_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: SDS11_RCVR1_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS11_RCVR1_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS11_RCVR1_108_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS11_RCVR1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: SDS10_TFEC_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_TFEC_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_TFEC_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_TFEC_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: SDS10_RCVR0_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_RCVR0_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_RCVR0_108_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_RCVR0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE :: SDS10_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_SDS10_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: SDS_TFEC_PLL_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: SDS5_PMB_54_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS5_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS5_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: SDS11_RCVR1_108_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS11_RCVR1_108_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS11_RCVR1_108_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: SDS10_TFEC_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS10_TFEC_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS10_TFEC_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: SDS10_RCVR0_108_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS10_RCVR0_108_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS10_RCVR0_108_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS :: SDS10_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS10_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_CLOCK_ENABLE_STATUS_SDS10_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_5_INST_OBSERVE_CLOCK - Sds top 2x 5 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_5_INST_OBSERVE_CLOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_reserved0_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_5_INST_OBSERVE_CLOCK :: SDS_TFEC_ENABLE_OBSERVE_CLOCK [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_5_INST_OBSERVE_CLOCK :: SDS_RCVR1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_5_INST_OBSERVE_CLOCK :: SDS_RCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_5_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_6_INST_CLOCK_DISABLE - Disable SDS_TOP_2X_6_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_6_INST_CLOCK_ENABLE - Sds top 2x 6 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_reserved0_MASK  0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: SDS_TFEC_PLL_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: SDS_RCVR1_PLL_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: SDS_RCVR0_PLL_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: SDS6_PMB_54_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS6_PMB_54_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS6_PMB_54_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS6_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: SDS13_RCVR1_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS13_RCVR1_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS13_RCVR1_108_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS13_RCVR1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: SDS12_TFEC_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_TFEC_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_TFEC_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_TFEC_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: SDS12_RCVR0_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_RCVR0_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_RCVR0_108_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_RCVR0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE :: SDS12_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_SDS12_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: SDS_TFEC_PLL_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: SDS6_PMB_54_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS6_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS6_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: SDS13_RCVR1_108_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS13_RCVR1_108_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS13_RCVR1_108_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: SDS12_TFEC_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS12_TFEC_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS12_TFEC_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: SDS12_RCVR0_108_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS12_RCVR0_108_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS12_RCVR0_108_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS :: SDS12_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS12_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_CLOCK_ENABLE_STATUS_SDS12_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_6_INST_OBSERVE_CLOCK - Sds top 2x 6 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_6_INST_OBSERVE_CLOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_reserved0_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_6_INST_OBSERVE_CLOCK :: SDS_TFEC_ENABLE_OBSERVE_CLOCK [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_6_INST_OBSERVE_CLOCK :: SDS_RCVR1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_6_INST_OBSERVE_CLOCK :: SDS_RCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_6_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_7_INST_CLOCK_DISABLE - Disable SDS_TOP_2X_7_INST's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_DISABLE :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS - Clock Disable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS_reserved0_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR1_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS :: DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_DISABLE_STATUS_DISABLE_SDS_RCVR0_108_PRESPMBALANCE_CLOCK_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_7_INST_CLOCK_ENABLE - Sds top 2x 7 inst clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_reserved0_MASK  0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: SDS_TFEC_PLL_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_SHIFT 7
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_TFEC_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: SDS_RCVR1_PLL_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_SHIFT 6
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_RCVR1_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: SDS_RCVR0_PLL_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_SHIFT 5
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS_RCVR0_PLL_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: SDS7_PMB_54_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS7_PMB_54_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS7_PMB_54_CLOCK_ENABLE_SHIFT 4
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS7_PMB_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: SDS15_RCVR1_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS15_RCVR1_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS15_RCVR1_108_CLOCK_ENABLE_SHIFT 3
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS15_RCVR1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: SDS14_TFEC_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_TFEC_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_TFEC_108_CLOCK_ENABLE_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_TFEC_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: SDS14_RCVR0_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_RCVR0_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_RCVR0_108_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_RCVR0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE :: SDS14_54_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_54_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_54_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_SDS14_54_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS - Clock Enable Status
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: reserved0 [31:08] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_reserved0_SHIFT 8

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: SDS_TFEC_PLL_CLOCK_ENABLE_STATUS [07:07] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000080
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS_TFEC_PLL_CLOCK_ENABLE_STATUS_SHIFT 7

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS [06:06] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000040
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS_RCVR1_PLL_CLOCK_ENABLE_STATUS_SHIFT 6

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS [05:05] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_MASK 0x00000020
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS_RCVR0_PLL_CLOCK_ENABLE_STATUS_SHIFT 5

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: SDS7_PMB_54_CLOCK_ENABLE_STATUS [04:04] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS7_PMB_54_CLOCK_ENABLE_STATUS_MASK 0x00000010
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS7_PMB_54_CLOCK_ENABLE_STATUS_SHIFT 4

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: SDS15_RCVR1_108_CLOCK_ENABLE_STATUS [03:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS15_RCVR1_108_CLOCK_ENABLE_STATUS_MASK 0x00000008
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS15_RCVR1_108_CLOCK_ENABLE_STATUS_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: SDS14_TFEC_108_CLOCK_ENABLE_STATUS [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS14_TFEC_108_CLOCK_ENABLE_STATUS_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS14_TFEC_108_CLOCK_ENABLE_STATUS_SHIFT 2

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: SDS14_RCVR0_108_CLOCK_ENABLE_STATUS [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS14_RCVR0_108_CLOCK_ENABLE_STATUS_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS14_RCVR0_108_CLOCK_ENABLE_STATUS_SHIFT 1

/* CLKGEN :: SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS :: SDS14_54_CLOCK_ENABLE_STATUS [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS14_54_CLOCK_ENABLE_STATUS_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_CLOCK_ENABLE_STATUS_SDS14_54_CLOCK_ENABLE_STATUS_SHIFT 0

/***************************************************************************
 *SDS_TOP_2X_7_INST_OBSERVE_CLOCK - Sds top 2x 7 inst observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_TOP_2X_7_INST_OBSERVE_CLOCK :: reserved0 [31:03] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffff8
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_reserved0_SHIFT 3

/* CLKGEN :: SDS_TOP_2X_7_INST_OBSERVE_CLOCK :: SDS_TFEC_ENABLE_OBSERVE_CLOCK [02:02] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_SHIFT 2
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_TFEC_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_7_INST_OBSERVE_CLOCK :: SDS_RCVR1_ENABLE_OBSERVE_CLOCK [01:01] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_SHIFT 1
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_RCVR1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/* CLKGEN :: SDS_TOP_2X_7_INST_OBSERVE_CLOCK :: SDS_RCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_SDS_TOP_2X_7_INST_OBSERVE_CLOCK_SDS_RCVR0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *SPARE - Spares
 ***************************************************************************/
/* CLKGEN :: SPARE :: SPARE_RESET_LOW [31:12] */
#define BCHP_CLKGEN_SPARE_SPARE_RESET_LOW_MASK                     0xfffff000
#define BCHP_CLKGEN_SPARE_SPARE_RESET_LOW_SHIFT                    12
#define BCHP_CLKGEN_SPARE_SPARE_RESET_LOW_DEFAULT                  0x00000000

/* CLKGEN :: SPARE :: SPARE_RESET_HIGH [11:00] */
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_MASK                    0x00000fff
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_SHIFT                   0
#define BCHP_CLKGEN_SPARE_SPARE_RESET_HIGH_DEFAULT                 0x00000000

/***************************************************************************
 *STB_CHAN_TOP_0_INST_ENABLE - Stb chan top 0 inst enable
 ***************************************************************************/
/* CLKGEN :: STB_CHAN_TOP_0_INST_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE_reserved0_SHIFT     2

/* CLKGEN :: STB_CHAN_TOP_0_INST_ENABLE :: CHAN0_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE_CHAN0_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE_CHAN0_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE_CHAN0_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_CHAN_TOP_0_INST_ENABLE :: CHAN0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE_CHAN0_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE_CHAN0_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_ENABLE_CHAN0_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_CHAN_TOP_0_INST_OBSERVE_CLOCK - Stb chan top 0 inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_CHAN_TOP_0_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: STB_CHAN_TOP_0_INST_OBSERVE_CLOCK :: CHAN0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_OBSERVE_CLOCK_CHAN0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_OBSERVE_CLOCK_CHAN0_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_CHAN_TOP_0_INST_OBSERVE_CLOCK_CHAN0_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *STB_CHAN_TOP_1_INST_ENABLE - Stb chan top 1 inst enable
 ***************************************************************************/
/* CLKGEN :: STB_CHAN_TOP_1_INST_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE_reserved0_SHIFT     2

/* CLKGEN :: STB_CHAN_TOP_1_INST_ENABLE :: CHAN1_54_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE_CHAN1_54_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE_CHAN1_54_CLOCK_ENABLE_SHIFT 1
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE_CHAN1_54_CLOCK_ENABLE_DEFAULT 0x00000001

/* CLKGEN :: STB_CHAN_TOP_1_INST_ENABLE :: CHAN1_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE_CHAN1_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE_CHAN1_108_CLOCK_ENABLE_SHIFT 0
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_ENABLE_CHAN1_108_CLOCK_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *STB_CHAN_TOP_1_INST_OBSERVE_CLOCK - Stb chan top 1 inst observe clock
 ***************************************************************************/
/* CLKGEN :: STB_CHAN_TOP_1_INST_OBSERVE_CLOCK :: reserved0 [31:01] */
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_OBSERVE_CLOCK_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_OBSERVE_CLOCK_reserved0_SHIFT 1

/* CLKGEN :: STB_CHAN_TOP_1_INST_OBSERVE_CLOCK :: CHAN1_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_OBSERVE_CLOCK_CHAN1_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_OBSERVE_CLOCK_CHAN1_ENABLE_OBSERVE_CLOCK_SHIFT 0
#define BCHP_CLKGEN_STB_CHAN_TOP_1_INST_OBSERVE_CLOCK_CHAN1_ENABLE_OBSERVE_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *TESTPORT - Special Testport Controls
 ***************************************************************************/
/* CLKGEN :: TESTPORT :: reserved0 [31:01] */
#define BCHP_CLKGEN_TESTPORT_reserved0_MASK                        0xfffffffe
#define BCHP_CLKGEN_TESTPORT_reserved0_SHIFT                       1

/* CLKGEN :: TESTPORT :: PLL_TEST_STATUS_SELECT [00:00] */
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_MASK           0x00000001
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_SHIFT          0
#define BCHP_CLKGEN_TESTPORT_PLL_TEST_STATUS_SELECT_DEFAULT        0x00000000

#endif /* #ifndef BCHP_CLKGEN_H__ */

/* End of File */
