{"name":"CAN1","description":"FLEXCAN","groupName":"CAN","baseAddress":"0x401D0000","registers":[{"name":"MCR","description":"Module Configuration Register","addressOffset":0,"size":32,"access":"read-write","resetValue":"0x5980000F","resetMask":"0xFFFFFFFF","fields":[{"name":"MAXMB","description":"This 7-bit field defines the number of the last Message Buffers that will take part in the matching and arbitration processes","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"IDAM","description":"This 2-bit field identifies the format of the elements of the Rx FIFO filter table, as shown below","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"IDAM_0","description":"Format A One full ID (standard or extended) per ID filter Table element.","value":0},{"name":"IDAM_1","description":"Format B Two full standard IDs or two partial 14-bit extended IDs per ID filter Table element.","value":1},{"name":"IDAM_2","description":"Format C Four partial 8-bit IDs (standard or extended) per ID filter Table element.","value":2},{"name":"IDAM_3","description":"Format D All frames rejected.","value":3}]},{"name":"AEN","description":"This bit is supplied for backwards compatibility reasons","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AEN_0","description":"Abort disabled","value":0},{"name":"AEN_1","description":"Abort enabled","value":1}]},{"name":"LPRIOEN","description":"This bit is provided for backwards compatibility reasons","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPRIOEN_0","description":"Local Priority disabled","value":0},{"name":"LPRIOEN_1","description":"Local Priority enabled","value":1}]},{"name":"IRMQ","description":"This bit indicates whether Rx matching process will be based either on individual masking and queue or on masking scheme with RXMGMASK, RX14MASK and RX15MASK, RXFGMASK","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IRMQ_0","description":"Individual Rx masking and queue feature are disabled.For backward compatibility, the reading of C/S word locks the MB even if it is EMPTY.","value":0},{"name":"IRMQ_1","description":"Individual Rx masking and queue feature are enabled.","value":1}]},{"name":"SRXDIS","description":"This bit defines whether FlexCAN is allowed to receive frames transmitted by itself","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SRXDIS_0","description":"Self reception enabled","value":0},{"name":"SRXDIS_1","description":"Self reception disabled","value":1}]},{"name":"WAKSRC","description":"This bit defines whether the integrated low-pass filter is applied to protect the FLEXCAN_RX input from spurious wake up","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WAKSRC_0","description":"FLEXCAN uses the unfiltered FLEXCAN_RX input to detect recessive to dominant edges on the CAN bus.","value":0},{"name":"WAKSRC_1","description":"FLEXCAN uses the filtered FLEXCAN_RX input to detect recessive to dominant edges on the CAN bus","value":1}]},{"name":"LPMACK","description":"This read-only bit indicates that FLEXCAN is either in Disable Mode or Stop Mode","bitOffset":20,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPMACK_0","description":"FLEXCAN not in any of the low power modes","value":0},{"name":"LPMACK_1","description":"FLEXCAN is either in Disable Mode, or Stop mode","value":1}]},{"name":"WRNEN","description":"When asserted, this bit enables the generation of the TWRN_INT and RWRN_INT flags in the Error and Status Register","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRNEN_0","description":"TWRN_INT and RWRN_INT bits are zero, independent of the values in the error counters.","value":0},{"name":"WRNEN_1","description":"TWRN_INT and RWRN_INT bits are set when the respective error counter transition from <96 to >= 96.","value":1}]},{"name":"SLFWAK","description":"This bit enables the Self Wake Up feature when FLEXCAN is in Stop Mode","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SLFWAK_0","description":"FLEXCAN Self Wake Up feature is disabled","value":0},{"name":"SLFWAK_1","description":"FLEXCAN Self Wake Up feature is enabled","value":1}]},{"name":"SUPV","description":"This bit configures some of the FLEXCAN registers to be either in Supervisor or User Mode","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SUPV_0","description":"FlexCAN is in User Mode. Affected registers allow both Supervisor and Unrestricted accesses","value":0},{"name":"SUPV_1","description":"FlexCAN is in Supervisor Mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location","value":1}]},{"name":"FRZACK","description":"This read-only bit indicates that FLEXCAN is in Freeze Mode and its prescaler is stopped","bitOffset":24,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"FRZACK_0","description":"FLEXCAN not in Freeze Mode, prescaler running","value":0},{"name":"FRZACK_1","description":"FLEXCAN in Freeze Mode, prescaler stopped","value":1}]},{"name":"SOFTRST","description":"When this bit is asserted, FlexCAN resets its internal state machines and some of the memory mapped registers","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SOFTRST_0","description":"No reset request","value":0},{"name":"SOFTRST_1","description":"Reset the registers","value":1}]},{"name":"WAKMSK","description":"This bit enables the Wake Up Interrupt generation.","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WAKMSK_0","description":"Wake Up Interrupt is disabled","value":0},{"name":"WAKMSK_1","description":"Wake Up Interrupt is enabled","value":1}]},{"name":"NOTRDY","description":"This read-only bit indicates that FLEXCAN is either in Disable Mode, Stop Mode or Freeze Mode","bitOffset":27,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOTRDY_0","description":"FLEXCAN module is either in Normal Mode, Listen-Only Mode or Loop-Back Mode","value":0},{"name":"NOTRDY_1","description":"FLEXCAN module is either in Disable Mode, Stop Mode or Freeze Mode","value":1}]},{"name":"HALT","description":"Assertion of this bit puts the FLEXCAN module into Freeze Mode","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HALT_0","description":"No Freeze Mode request.","value":0},{"name":"HALT_1","description":"Enters Freeze Mode if the FRZ bit is asserted.","value":1}]},{"name":"RFEN","description":"This bit controls whether the Rx FIFO feature is enabled or not","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RFEN_0","description":"FIFO not enabled","value":0},{"name":"RFEN_1","description":"FIFO enabled","value":1}]},{"name":"FRZ","description":"The FRZ bit specifies the FLEXCAN behavior when the HALT bit in the MCR Register is set or when Debug Mode is requested at Arm level","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FRZ_0","description":"Not enabled to enter Freeze Mode","value":0},{"name":"FRZ_1","description":"Enabled to enter Freeze Mode","value":1}]},{"name":"MDIS","description":"This bit controls whether FLEXCAN is enabled or not","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MDIS_0","description":"Enable the FLEXCAN module","value":0},{"name":"MDIS_1","description":"Disable the FLEXCAN module","value":1}]}]},{"name":"CTRL1","description":"Control 1 Register","addressOffset":4,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"PROPSEG","description":"This 3-bit field defines the length of the Propagation Segment in the bit time","bitOffset":0,"bitWidth":3,"access":"read-write"},{"name":"LOM","description":"This bit configures FLEXCAN to operate in Listen Only Mode","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOM_0","description":"Listen Only Mode is deactivated","value":0},{"name":"LOM_1","description":"FLEXCAN module operates in Listen Only Mode","value":1}]},{"name":"LBUF","description":"This bit defines the ordering mechanism for Message Buffer transmission","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LBUF_0","description":"Buffer with highest priority is transmitted first","value":0},{"name":"LBUF_1","description":"Lowest number buffer is transmitted first","value":1}]},{"name":"TSYN","description":"This bit enables a mechanism that resets the free-running timer each time a message is received in Message Buffer 0","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TSYN_0","description":"Timer Sync feature disabled","value":0},{"name":"TSYN_1","description":"Timer Sync feature enabled","value":1}]},{"name":"BOFFREC","description":"This bit defines how FLEXCAN recovers from Bus Off state","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BOFFREC_0","description":"Automatic recovering from Bus Off state enabled, according to CAN Spec 2.0 part B","value":0},{"name":"BOFFREC_1","description":"Automatic recovering from Bus Off state disabled","value":1}]},{"name":"SMP","description":"This bit defines the sampling mode of CAN bits at the FLEXCAN_RX","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SMP_0","description":"Just one sample is used to determine the bit value","value":0},{"name":"SMP_1","description":"Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples, a majority rule is used","value":1}]},{"name":"RWRNMSK","description":"This bit provides a mask for the Rx Warning Interrupt associated with the RWRN_INT flag in the Error and Status Register","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RWRNMSK_0","description":"Rx Warning Interrupt disabled","value":0},{"name":"RWRNMSK_1","description":"Rx Warning Interrupt enabled","value":1}]},{"name":"TWRNMSK","description":"This bit provides a mask for the Tx Warning Interrupt associated with the TWRN_INT flag in the Error and Status Register","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TWRNMSK_0","description":"Tx Warning Interrupt disabled","value":0},{"name":"TWRNMSK_1","description":"Tx Warning Interrupt enabled","value":1}]},{"name":"LPB","description":"This bit configures FlexCAN to operate in Loop-Back Mode","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPB_0","description":"Loop Back disabled","value":0},{"name":"LPB_1","description":"Loop Back enabled","value":1}]},{"name":"ERRMSK","description":"This bit provides a mask for the Error Interrupt.","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ERRMSK_0","description":"Error interrupt disabled","value":0},{"name":"ERRMSK_1","description":"Error interrupt enabled","value":1}]},{"name":"BOFFMSK","description":"This bit provides a mask for the Bus Off Interrupt.","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BOFFMSK_0","description":"Bus Off interrupt disabled","value":0},{"name":"BOFFMSK_1","description":"Bus Off interrupt enabled","value":1}]},{"name":"PSEG2","description":"This 3-bit field defines the length of Phase Buffer Segment 2 in the bit time","bitOffset":16,"bitWidth":3,"access":"read-write"},{"name":"PSEG1","description":"This 3-bit field defines the length of Phase Buffer Segment 1 in the bit time","bitOffset":19,"bitWidth":3,"access":"read-write"},{"name":"RJW","description":"This 2-bit field defines the maximum number of time quanta One time quantum is equal to the Sclock period","bitOffset":22,"bitWidth":2,"access":"read-write"},{"name":"PRESDIV","description":"This 8-bit field defines the ratio between the PE clock frequency and the Serial Clock (Sclock) frequency","bitOffset":24,"bitWidth":8,"access":"read-write"}]},{"name":"TIMER","description":"Free Running Timer Register","addressOffset":8,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TIMER","description":"TIMER","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"RXMGMASK","description":"Rx Mailboxes Global Mask Register","addressOffset":16,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"MG","description":"These bits mask the Mailbox filter bits as shown in the figure above","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"MG_0","description":"the corresponding bit in the filter is \"don't care\"","value":0},{"name":"MG_1","description":"The corresponding bit in the filter is checked against the one received","value":1}]}]},{"name":"RX14MASK","description":"Rx Buffer 14 Mask Register","addressOffset":20,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"RX14M","description":"These bits mask Mailbox 14 filter bits in the same fashion as RXMGMASK masks other Mailboxes filters (see RXMGMASKRx Mailboxes Global Mask Register )","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"RX14M_0","description":"the corresponding bit in the filter is \"don't care\"","value":0},{"name":"RX14M_1","description":"The corresponding bit in the filter is checked","value":1}]}]},{"name":"RX15MASK","description":"Rx Buffer 15 Mask Register","addressOffset":24,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"RX15M","description":"These bits mask Mailbox 15 filter bits in the same fashion as RXMGMASK masks other Mailboxes filters (see RXMGMASKRx Mailboxes Global Mask Register )","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"RX15M_0","description":"the corresponding bit in the filter is \"don't care\"","value":0},{"name":"RX15M_1","description":"The corresponding bit in the filter is checked","value":1}]}]},{"name":"ECR","description":"Error Counter Register","addressOffset":28,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TX_ERR_COUNTER","description":"Tx_Err_Counter","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"RX_ERR_COUNTER","description":"Rx_Err_Counter","bitOffset":8,"bitWidth":8,"access":"read-write"}]},{"name":"ESR1","description":"Error and Status 1 Register","addressOffset":32,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"WAKINT","description":"When FLEXCAN is Stop Mode and a recessive to dominant transition is detected on the CAN bus and if the WAK_MSK bit in the MCR Register is set, an interrupt is generated to the Arm","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WAKINT_0","description":"No such occurrence","value":0},{"name":"WAKINT_1","description":"Indicates a recessive to dominant transition received on the CAN bus when the FLEXCAN module is in Stop Mode","value":1}]},{"name":"ERRINT","description":"This bit indicates that at least one of the Error Bits (bits 15-10) is set","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ERRINT_0","description":"No such occurrence","value":0},{"name":"ERRINT_1","description":"Indicates setting of any Error Bit in the Error and Status Register","value":1}]},{"name":"BOFFINT","description":"This bit is set when FLEXCAN enters 'Bus Off' state","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BOFFINT_0","description":"No such occurrence","value":0},{"name":"BOFFINT_1","description":"FLEXCAN module entered 'Bus Off' state","value":1}]},{"name":"RX","description":"This bit indicates if FlexCAN is receiving a message. Refer to .","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RX_0","description":"FLEXCAN is receiving a message","value":0},{"name":"RX_1","description":"FLEXCAN is transmitting a message","value":1}]},{"name":"FLTCONF","description":"If the LOM bit in the Control Register is asserted, after some delay that depends on the CAN bit timing the FLT_CONF field will indicate \"Error Passive\"","bitOffset":4,"bitWidth":2,"access":"read-only","enumeratedValues":[{"name":"FLTCONF_0","description":"Error Active","value":0},{"name":"FLTCONF_1","description":"Error Passive","value":1},{"name":"FLTCONF_2","description":"Bus off","value":null}]},{"name":"TX","description":"This bit indicates if FLEXCAN is transmitting a message.Refer to .","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"TX_0","description":"FLEXCAN is receiving a message","value":0},{"name":"TX_1","description":"FLEXCAN is transmitting a message","value":1}]},{"name":"IDLE","description":"This bit indicates when CAN bus is in IDLE state.Refer to .","bitOffset":7,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"IDLE_0","description":"No such occurrence","value":0},{"name":"IDLE_1","description":"CAN bus is now IDLE","value":1}]},{"name":"RXWRN","description":"This bit indicates when repetitive errors are occurring during message reception.","bitOffset":8,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RXWRN_0","description":"No such occurrence","value":0},{"name":"RXWRN_1","description":"Rx_Err_Counter >= 96","value":1}]},{"name":"TXWRN","description":"This bit indicates when repetitive errors are occurring during message transmission.","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"TXWRN_0","description":"No such occurrence","value":0},{"name":"TXWRN_1","description":"TX_Err_Counter >= 96","value":1}]},{"name":"STFERR","description":"This bit indicates that a Stuffing Error has been detected.","bitOffset":10,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"STFERR_0","description":"No such occurrence.","value":0},{"name":"STFERR_1","description":"A Stuffing Error occurred since last read of this register.","value":1}]},{"name":"FRMERR","description":"This bit indicates that a Form Error has been detected by the receiver node, i","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"FRMERR_0","description":"No such occurrence","value":0},{"name":"FRMERR_1","description":"A Form Error occurred since last read of this register","value":1}]},{"name":"CRCERR","description":"This bit indicates that a CRC Error has been detected by the receiver node, i","bitOffset":12,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CRCERR_0","description":"No such occurrence","value":0},{"name":"CRCERR_1","description":"A CRC error occurred since last read of this register.","value":1}]},{"name":"ACKERR","description":"This bit indicates that an Acknowledge Error has been detected by the transmitter node, i","bitOffset":13,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ACKERR_0","description":"No such occurrence","value":0},{"name":"ACKERR_1","description":"An ACK error occurred since last read of this register","value":1}]},{"name":"BIT0ERR","description":"This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"BIT0ERR_0","description":"No such occurrence","value":0},{"name":"BIT0ERR_1","description":"At least one bit sent as dominant is received as recessive","value":1}]},{"name":"BIT1ERR","description":"This bit indicates when an inconsistency occurs between the transmitted and the received bit in a message","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"BIT1ERR_0","description":"No such occurrence","value":0},{"name":"BIT1ERR_1","description":"At least one bit sent as recessive is received as dominant","value":1}]},{"name":"RWRNINT","description":"If the WRN_EN bit in MCR is asserted, the RWRN_INT bit is set when the RX_WRN flag transition from '0' to '1', meaning that the Rx error counters reached 96","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RWRNINT_0","description":"No such occurrence","value":0},{"name":"RWRNINT_1","description":"The Rx error counter transition from < 96 to >= 96","value":1}]},{"name":"TWRNINT","description":"If the WRN_EN bit in MCR is asserted, the TWRN_INT bit is set when the TX_WRN flag transition from '0' to '1', meaning that the Tx error counter reached 96","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TWRNINT_0","description":"No such occurrence","value":0},{"name":"TWRNINT_1","description":"The Tx error counter transition from < 96 to >= 96","value":1}]},{"name":"SYNCH","description":"This read-only flag indicates whether the FlexCAN is synchronized to the CAN bus and able to participate in the communication process","bitOffset":18,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SYNCH_0","description":"FlexCAN is not synchronized to the CAN bus","value":0},{"name":"SYNCH_1","description":"FlexCAN is synchronized to the CAN bus","value":1}]}]},{"name":"IMASK2","description":"Interrupt Masks 2 Register","addressOffset":36,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"BUFHM","description":"Each bit enables or disables the respective FLEXCAN Message Buffer (MB32 to MB63) Interrupt","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"BUFHM_0","description":"The corresponding buffer Interrupt is disabled","value":0},{"name":"BUFHM_1","description":"The corresponding buffer Interrupt is enabled","value":1}]}]},{"name":"IMASK1","description":"Interrupt Masks 1 Register","addressOffset":40,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"BUFLM","description":"Each bit enables or disables the respective FLEXCAN Message Buffer (MB0 to MB31) Interrupt","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"BUFLM_0","description":"The corresponding buffer Interrupt is disabled","value":0},{"name":"BUFLM_1","description":"The corresponding buffer Interrupt is enabled","value":1}]}]},{"name":"IFLAG2","description":"Interrupt Flags 2 Register","addressOffset":44,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"BUFHI","description":"Each bit flags the respective FLEXCAN Message Buffer (MB32 to MB63) interrupt.","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"BUFHI_0","description":"No such occurrence","value":0},{"name":"BUFHI_1","description":"The corresponding buffer has successfully completed transmission or reception","value":1}]}]},{"name":"IFLAG1","description":"Interrupt Flags 1 Register","addressOffset":48,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"BUF4TO0I","description":"If the Rx FIFO is not enabled, these bits flag the interrupts for MB0 to MB4","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"BUF4TO0I_0","description":"No such occurrence","value":0},{"name":"BUF4TO0I_1","description":"Corresponding MB completed transmission/reception","value":1}]},{"name":"BUF5I","description":"If the Rx FIFO is not enabled, this bit flags the interrupt for MB5","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BUF5I_0","description":"No such occurrence","value":0},{"name":"BUF5I_1","description":"MB5 completed transmission/reception or frames available in the FIFO","value":1}]},{"name":"BUF6I","description":"If the Rx FIFO is not enabled, this bit flags the interrupt for MB6","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BUF6I_0","description":"No such occurrence","value":0},{"name":"BUF6I_1","description":"MB6 completed transmission/reception or FIFO almost full","value":1}]},{"name":"BUF7I","description":"If the Rx FIFO is not enabled, this bit flags the interrupt for MB7","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BUF7I_0","description":"No such occurrence","value":0},{"name":"BUF7I_1","description":"MB7 completed transmission/reception or FIFO overflow","value":1}]},{"name":"BUF31TO8I","description":"Each bit flags the respective FLEXCAN Message Buffer (MB8 to MB31) interrupt.","bitOffset":8,"bitWidth":24,"access":"read-write","enumeratedValues":[{"name":"BUF31TO8I_0","description":"No such occurrence","value":0},{"name":"BUF31TO8I_1","description":"The corresponding MB has successfully completed transmission or reception","value":1}]}]},{"name":"CTRL2","description":"Control 2 Register","addressOffset":52,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"EACEN","description":"This bit controls the comparison of IDE and RTR bits within Rx Mailboxes filters with their corresponding bits in the incoming frame by the matching process","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EACEN_0","description":"Rx Mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits.","value":0},{"name":"EACEN_1","description":"Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply.","value":1}]},{"name":"RRS","description":"If this bit is asserted Remote Request Frame is submitted to a matching process and stored in the corresponding Message Buffer in the same fashion of a Data Frame","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RRS_0","description":"Remote Response Frame is generated","value":0},{"name":"RRS_1","description":"Remote Request Frame is stored","value":1}]},{"name":"MRP","description":"If this bit is set the matching process starts from the Mailboxes and if no match occurs the matching continues on the Rx FIFO","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MRP_0","description":"Matching starts from Rx FIFO and continues on Mailboxes","value":0},{"name":"MRP_1","description":"Matching starts from Mailboxes and continues on Rx FIFO","value":1}]},{"name":"TASD","description":"This 5-bit field indicates how many CAN bits the Tx arbitration process start point can be delayed from the first bit of CRC field on CAN bus","bitOffset":19,"bitWidth":5,"access":"read-write"},{"name":"RFFN","description":"This 4-bit field defines the number of Rx FIFO filters according to","bitOffset":24,"bitWidth":4,"access":"read-write"},{"name":"WRMFRZ","description":"Enable unrestricted write access to FlexCAN memory in Freeze mode","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRMFRZ_0","description":"Keep the write access restricted in some regions of FlexCAN memory","value":0},{"name":"WRMFRZ_1","description":"Enable unrestricted write access to FlexCAN memory","value":1}]}]},{"name":"ESR2","description":"Error and Status 2 Register","addressOffset":56,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"IMB","description":"If ESR2[VPS] is asserted, this bit indicates whether there is any inactive Mailbox (CODE field is either 0b1000 or 0b0000)","bitOffset":13,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"IMB_0","description":"If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox.","value":0},{"name":"IMB_1","description":"If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM content is the number of the first one.","value":1}]},{"name":"VPS","description":"This bit indicates whether IMB and LPTM contents are currently valid or not","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"VPS_0","description":"Contents of IMB and LPTM are invalid","value":0},{"name":"VPS_1","description":"Contents of IMB and LPTM are valid","value":1}]},{"name":"LPTM","description":"If ESR2[VPS] is asserted, his 7-bit field indicates the lowest number inactive Mailbox (refer to IMB bit description)","bitOffset":16,"bitWidth":7,"access":"read-only"}]},{"name":"CRCR","description":"CRC Register","addressOffset":68,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXCRC","description":"This field indicates the CRC value of the last message transmitted","bitOffset":0,"bitWidth":15,"access":"read-only"},{"name":"MBCRC","description":"This field indicates the number of the Mailbox corresponding to the value in TXCRC field.","bitOffset":16,"bitWidth":7,"access":"read-only"}]},{"name":"RXFGMASK","description":"Rx FIFO Global Mask Register","addressOffset":72,"size":32,"access":"read-write","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[{"name":"FGM","description":"These bits mask the ID Filter Table elements bits in a perfect alignment","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"FGM_0","description":"The corresponding bit in the filter is \"don't care\"","value":0},{"name":"FGM_1","description":"The corresponding bit in the filter is checked","value":1}]}]},{"name":"RXFIR","description":"Rx FIFO Information Register","addressOffset":76,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"IDHIT","description":"This 9-bit field indicates which Identifier Acceptance Filter (see Rx FIFO Structure) was hit by the received message that is in the output of the Rx FIFO","bitOffset":0,"bitWidth":9,"access":"read-only"}]},{"name":"DBG1","description":"Debug 1 register","addressOffset":88,"size":32,"access":"read-only","resetValue":"0x10000","resetMask":"0xFFFFFFFF","fields":[{"name":"CFSM","description":"CAN Finite State Machine","bitOffset":0,"bitWidth":6,"access":"read-only"},{"name":"CBN","description":"CAN Bit Number","bitOffset":24,"bitWidth":5,"access":"read-only"}]},{"name":"DBG2","description":"Debug 2 register","addressOffset":92,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RMP","description":"Rx Matching Pointer","bitOffset":0,"bitWidth":7,"access":"read-only"},{"name":"MPP","description":"Matching Process in Progress","bitOffset":7,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"MPP_0","description":"No matching process ongoing.","value":0},{"name":"MPP_1","description":"Matching process is in progress.","value":1}]},{"name":"TAP","description":"Tx Arbitration Pointer","bitOffset":8,"bitWidth":7,"access":"read-only"},{"name":"APP","description":"Arbitration Process in Progress","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"APP_0","description":"No matching process ongoing.","value":0},{"name":"APP_1","description":"Matching process is in progress.","value":1}]}]},{"name":"RXIMR%s","description":"Rx Individual Mask Registers","addressOffset":2176,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MI","description":"These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in distinct ways","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"MI_0","description":"the corresponding bit in the filter is \"don't care\"","value":0},{"name":"MI_1","description":"The corresponding bit in the filter is checked","value":1}]}]},{"name":"GFWR","description":"Glitch Filter Width Registers","addressOffset":2528,"size":32,"access":"read-write","resetValue":"0x7F","resetMask":"0xFFFFFFFF","fields":[{"name":"GFWR","description":"It determines the Glitch Filter Width","bitOffset":0,"bitWidth":8,"access":"read-write"}]}],"addressBlock":{"offset":"0","size":"0x9E4","usage":"registers"}}