digraph "CFG for '_Z19SharedMem2RegistersPfi' function" {
	label="CFG for '_Z19SharedMem2RegistersPfi' function";

	Node0x46a2b20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%2:\l  %3 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %4 = getelementptr i8, i8 addrspace(4)* %3, i64 4\l  %5 = bitcast i8 addrspace(4)* %4 to i16 addrspace(4)*\l  %6 = load i16, i16 addrspace(4)* %5, align 4, !range !4, !invariant.load !5\l  %7 = zext i16 %6 to i32\l  %8 = getelementptr inbounds i8, i8 addrspace(4)* %3, i64 12\l  %9 = bitcast i8 addrspace(4)* %8 to i32 addrspace(4)*\l  %10 = load i32, i32 addrspace(4)* %9, align 4, !tbaa !6\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %7\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %14 = add i32 %12, %13\l  %15 = udiv i32 %10, %7\l  %16 = mul i32 %15, %7\l  %17 = icmp ugt i32 %10, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = mul i32 %19, %7\l  %21 = ashr i32 %1, 2\l  %22 = icmp slt i32 %14, %21\l  br i1 %22, label %29, label %26\l|{<s0>T|<s1>F}}"];
	Node0x46a2b20:s0 -> Node0x46a5190;
	Node0x46a2b20:s1 -> Node0x46a5220;
	Node0x46a5360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%23:\l23:                                               \l  %24 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)*\l... @s_memoryA, i32 0, i32 %30\l  %25 = load float, float addrspace(3)* %24, align 4, !tbaa !16\l  br label %26\l}"];
	Node0x46a5360 -> Node0x46a5220;
	Node0x46a5220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%26:\l26:                                               \l  %27 = phi float [ %25, %23 ], [ undef, %2 ]\l  %28 = icmp eq i32 %14, 0\l  br i1 %28, label %33, label %34\l|{<s0>T|<s1>F}}"];
	Node0x46a5220:s0 -> Node0x46a5cb0;
	Node0x46a5220:s1 -> Node0x46a5d00;
	Node0x46a5190 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  %30 = phi i32 [ %31, %29 ], [ %14, %2 ]\l  %31 = add nsw i32 %30, %20\l  %32 = icmp slt i32 %31, %21\l  br i1 %32, label %29, label %23, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x46a5190:s0 -> Node0x46a5190;
	Node0x46a5190:s1 -> Node0x46a5360;
	Node0x46a5cb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%33:\l33:                                               \l  store float %27, float addrspace(1)* %0, align 4, !tbaa !16\l  br label %34\l}"];
	Node0x46a5cb0 -> Node0x46a5d00;
	Node0x46a5d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%34:\l34:                                               \l  ret void\l}"];
}
