// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "05/31/2024 22:27:58"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ERV24 (
	PORTA,
	rden,
	wren,
	address,
	clk,
	GPIO_reset,
	data,
	q,
	reset);
inout 	[31:0] PORTA;
input 	rden;
input 	wren;
input 	[31:0] address;
input 	clk;
input 	GPIO_reset;
input 	[31:0] data;
output 	[31:0] q;
input 	reset;

// Design Ports Information
// address[20]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[19]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[18]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[17]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[16]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PORTA[31]	=>  Location: PIN_J2,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[30]	=>  Location: PIN_G2,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[29]	=>  Location: PIN_F1,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[28]	=>  Location: PIN_G1,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[27]	=>  Location: PIN_F8,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[26]	=>  Location: PIN_E7,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[25]	=>  Location: PIN_D8,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[24]	=>  Location: PIN_C2,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[23]	=>  Location: PIN_F3,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[22]	=>  Location: PIN_C6,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[21]	=>  Location: PIN_G5,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[20]	=>  Location: PIN_A6,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[19]	=>  Location: PIN_N8,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[18]	=>  Location: PIN_B4,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[17]	=>  Location: PIN_E11,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[16]	=>  Location: PIN_B6,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[15]	=>  Location: PIN_C8,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[14]	=>  Location: PIN_A5,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[13]	=>  Location: PIN_A12,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[12]	=>  Location: PIN_F2,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[11]	=>  Location: PIN_B14,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[10]	=>  Location: PIN_A11,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[9]	=>  Location: PIN_B12,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[8]	=>  Location: PIN_A4,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[7]	=>  Location: PIN_K2,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[6]	=>  Location: PIN_D6,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[5]	=>  Location: PIN_M8,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[4]	=>  Location: PIN_A2,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[3]	=>  Location: PIN_L8,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[2]	=>  Location: PIN_B5,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[1]	=>  Location: PIN_T7,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// PORTA[0]	=>  Location: PIN_E6,	 I/O Standard: 3.0-V PCI,	 Current Strength: Minimum Current
// address[28]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[21]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[22]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[23]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[27]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[26]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[25]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[24]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[31]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[30]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[29]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rden	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \address[20]~input_o ;
wire \address[19]~input_o ;
wire \address[18]~input_o ;
wire \address[17]~input_o ;
wire \address[16]~input_o ;
wire \address[15]~input_o ;
wire \address[14]~input_o ;
wire \address[13]~input_o ;
wire \reset~input_o ;
wire \inst4|generation_block[31].io0~o ;
wire \inst4|generation_block[30].io0~o ;
wire \inst4|generation_block[29].io0~o ;
wire \inst4|generation_block[28].io0~o ;
wire \inst4|generation_block[27].io0~o ;
wire \inst4|generation_block[26].io0~o ;
wire \inst4|generation_block[25].io0~o ;
wire \inst4|generation_block[24].io0~o ;
wire \inst4|generation_block[23].io0~o ;
wire \inst4|generation_block[22].io0~o ;
wire \inst4|generation_block[21].io0~o ;
wire \inst4|generation_block[20].io0~o ;
wire \inst4|generation_block[19].io0~o ;
wire \inst4|generation_block[18].io0~o ;
wire \inst4|generation_block[17].io0~o ;
wire \inst4|generation_block[16].io0~o ;
wire \inst4|generation_block[15].io0~o ;
wire \inst4|generation_block[14].io0~o ;
wire \inst4|generation_block[13].io0~o ;
wire \inst4|generation_block[12].io0~o ;
wire \inst4|generation_block[11].io0~o ;
wire \inst4|generation_block[10].io0~o ;
wire \inst4|generation_block[9].io0~o ;
wire \inst4|generation_block[8].io0~o ;
wire \inst4|generation_block[7].io0~o ;
wire \inst4|generation_block[6].io0~o ;
wire \inst4|generation_block[5].io0~o ;
wire \inst4|generation_block[4].io0~o ;
wire \inst4|generation_block[3].io0~o ;
wire \inst4|generation_block[2].io0~o ;
wire \inst4|generation_block[1].io0~o ;
wire \inst4|generation_block[0].io0~o ;
wire \q[31]~output_o ;
wire \q[30]~output_o ;
wire \q[29]~output_o ;
wire \q[28]~output_o ;
wire \q[27]~output_o ;
wire \q[26]~output_o ;
wire \q[25]~output_o ;
wire \q[24]~output_o ;
wire \q[23]~output_o ;
wire \q[22]~output_o ;
wire \q[21]~output_o ;
wire \q[20]~output_o ;
wire \q[19]~output_o ;
wire \q[18]~output_o ;
wire \q[17]~output_o ;
wire \q[16]~output_o ;
wire \q[15]~output_o ;
wire \q[14]~output_o ;
wire \q[13]~output_o ;
wire \q[12]~output_o ;
wire \q[11]~output_o ;
wire \q[10]~output_o ;
wire \q[9]~output_o ;
wire \q[8]~output_o ;
wire \q[7]~output_o ;
wire \q[6]~output_o ;
wire \q[5]~output_o ;
wire \q[4]~output_o ;
wire \q[3]~output_o ;
wire \q[2]~output_o ;
wire \q[1]~output_o ;
wire \q[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \address[0]~input_o ;
wire \address[2]~input_o ;
wire \address[4]~input_o ;
wire \address[8]~input_o ;
wire \address[7]~input_o ;
wire \address[6]~input_o ;
wire \address[9]~input_o ;
wire \inst4|Equal0~0_combout ;
wire \address[3]~input_o ;
wire \address[5]~input_o ;
wire \inst4|Equal0~1_combout ;
wire \inst4|out_port[7]~2_combout ;
wire \address[1]~input_o ;
wire \wren~input_o ;
wire \inst4|Selector0~4_combout ;
wire \inst4|out_port[7]~3_combout ;
wire \data[31]~input_o ;
wire \inst4|Selector0~2_combout ;
wire \inst4|Selector0~3_combout ;
wire \GPIO_reset~input_o ;
wire \GPIO_reset~inputclkctrl_outclk ;
wire \inst4|WideNor0~2_combout ;
wire \inst4|out_port[31]~5_combout ;
wire \address[24]~input_o ;
wire \address[25]~input_o ;
wire \address[27]~input_o ;
wire \address[26]~input_o ;
wire \inst11|WideOr1~0_combout ;
wire \address[23]~input_o ;
wire \address[22]~input_o ;
wire \address[21]~input_o ;
wire \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0_combout ;
wire \address[29]~input_o ;
wire \address[30]~input_o ;
wire \address[28]~input_o ;
wire \address[31]~input_o ;
wire \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1_combout ;
wire \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2_combout ;
wire \inst4|WideNor0~0_combout ;
wire \inst4|out_port[31]~4_combout ;
wire \inst4|q[31]~0_combout ;
wire \inst4|oe_port[31]~feeder_combout ;
wire \inst4|Equal5~0_combout ;
wire \inst4|oe_port[31]~2_combout ;
wire \data[30]~input_o ;
wire \inst4|Selector1~0_combout ;
wire \inst4|Selector1~1_combout ;
wire \inst4|q[30]~1_combout ;
wire \inst4|oe_port[30]~feeder_combout ;
wire \data[29]~input_o ;
wire \inst4|Selector2~2_combout ;
wire \inst4|Selector2~3_combout ;
wire \inst4|q[29]~2_combout ;
wire \inst4|oe_port[29]~feeder_combout ;
wire \data[28]~input_o ;
wire \inst4|Selector3~0_combout ;
wire \inst4|Selector3~1_combout ;
wire \inst4|q[28]~3_combout ;
wire \inst4|oe_port[28]~feeder_combout ;
wire \data[27]~input_o ;
wire \inst4|Selector4~2_combout ;
wire \inst4|Selector4~3_combout ;
wire \inst4|q[27]~4_combout ;
wire \inst4|oe_port[27]~feeder_combout ;
wire \data[26]~input_o ;
wire \inst4|Selector5~0_combout ;
wire \inst4|Selector5~1_combout ;
wire \inst4|q[26]~5_combout ;
wire \inst4|oe_port[26]~feeder_combout ;
wire \data[25]~input_o ;
wire \inst4|Selector6~2_combout ;
wire \inst4|Selector6~3_combout ;
wire \inst4|q[25]~6_combout ;
wire \inst4|oe_port[25]~feeder_combout ;
wire \data[24]~input_o ;
wire \inst4|Selector7~0_combout ;
wire \inst4|Selector7~1_combout ;
wire \inst4|q[24]~7_combout ;
wire \inst4|oe_port[24]~feeder_combout ;
wire \data[23]~input_o ;
wire \inst4|Selector8~2_combout ;
wire \inst4|Selector8~3_combout ;
wire \inst4|q[23]~8_combout ;
wire \inst4|oe_port[23]~feeder_combout ;
wire \data[22]~input_o ;
wire \inst4|Selector9~0_combout ;
wire \inst4|Selector9~1_combout ;
wire \inst4|q[22]~9_combout ;
wire \inst4|oe_port[22]~feeder_combout ;
wire \data[21]~input_o ;
wire \inst4|Selector10~2_combout ;
wire \inst4|Selector10~3_combout ;
wire \inst4|q[21]~10_combout ;
wire \inst4|oe_port[21]~feeder_combout ;
wire \data[20]~input_o ;
wire \inst4|Selector11~0_combout ;
wire \inst4|Selector11~1_combout ;
wire \inst4|q[20]~11_combout ;
wire \inst4|oe_port[20]~feeder_combout ;
wire \data[19]~input_o ;
wire \inst4|Selector12~2_combout ;
wire \inst4|Selector12~3_combout ;
wire \inst4|q[19]~12_combout ;
wire \inst4|oe_port[19]~feeder_combout ;
wire \data[18]~input_o ;
wire \inst4|Selector13~0_combout ;
wire \inst4|Selector13~1_combout ;
wire \inst4|q[18]~13_combout ;
wire \inst4|oe_port[18]~feeder_combout ;
wire \data[17]~input_o ;
wire \inst4|Selector14~2_combout ;
wire \inst4|Selector14~3_combout ;
wire \inst4|q[17]~14_combout ;
wire \inst4|oe_port[17]~feeder_combout ;
wire \data[16]~input_o ;
wire \inst4|Selector15~0_combout ;
wire \inst4|Selector15~1_combout ;
wire \inst4|q[16]~15_combout ;
wire \inst4|oe_port[16]~feeder_combout ;
wire \data[15]~input_o ;
wire \inst4|Selector16~2_combout ;
wire \inst4|Selector16~3_combout ;
wire \inst4|q[15]~16_combout ;
wire \inst4|oe_port[15]~feeder_combout ;
wire \data[14]~input_o ;
wire \inst4|Selector17~0_combout ;
wire \inst4|Selector17~1_combout ;
wire \inst4|q[14]~17_combout ;
wire \inst4|oe_port[14]~feeder_combout ;
wire \data[13]~input_o ;
wire \inst4|Selector18~2_combout ;
wire \inst4|Selector18~3_combout ;
wire \inst4|q[13]~18_combout ;
wire \inst4|oe_port[13]~feeder_combout ;
wire \data[12]~input_o ;
wire \inst4|Selector19~0_combout ;
wire \inst4|Selector19~1_combout ;
wire \inst4|q[12]~19_combout ;
wire \inst4|oe_port[12]~feeder_combout ;
wire \data[11]~input_o ;
wire \inst4|Selector20~2_combout ;
wire \inst4|Selector20~3_combout ;
wire \inst4|q[11]~20_combout ;
wire \inst4|oe_port[11]~feeder_combout ;
wire \data[10]~input_o ;
wire \inst4|Selector21~0_combout ;
wire \inst4|Selector21~1_combout ;
wire \inst4|q[10]~21_combout ;
wire \inst4|oe_port[10]~feeder_combout ;
wire \data[9]~input_o ;
wire \inst4|Selector22~2_combout ;
wire \inst4|Selector22~3_combout ;
wire \inst4|q[9]~22_combout ;
wire \inst4|oe_port[9]~feeder_combout ;
wire \data[8]~input_o ;
wire \inst4|Selector23~0_combout ;
wire \inst4|Selector23~1_combout ;
wire \inst4|q[8]~23_combout ;
wire \inst4|oe_port[8]~feeder_combout ;
wire \data[7]~input_o ;
wire \inst4|Selector24~2_combout ;
wire \inst4|Selector24~3_combout ;
wire \inst4|q[7]~24_combout ;
wire \inst4|oe_port[7]~feeder_combout ;
wire \data[6]~input_o ;
wire \inst4|Selector25~0_combout ;
wire \inst4|Selector25~1_combout ;
wire \inst4|q[6]~25_combout ;
wire \inst4|oe_port[6]~feeder_combout ;
wire \data[5]~input_o ;
wire \inst4|Selector26~2_combout ;
wire \inst4|Selector26~3_combout ;
wire \inst4|q[5]~26_combout ;
wire \inst4|oe_port[5]~feeder_combout ;
wire \data[4]~input_o ;
wire \inst4|Selector27~0_combout ;
wire \inst4|Selector27~1_combout ;
wire \inst4|q[4]~27_combout ;
wire \inst4|oe_port[4]~feeder_combout ;
wire \data[3]~input_o ;
wire \inst4|Selector28~2_combout ;
wire \inst4|Selector28~3_combout ;
wire \inst4|q[3]~28_combout ;
wire \inst4|oe_port[3]~feeder_combout ;
wire \data[2]~input_o ;
wire \inst4|Selector29~0_combout ;
wire \inst4|Selector29~1_combout ;
wire \inst4|q[2]~29_combout ;
wire \inst4|oe_port[2]~feeder_combout ;
wire \data[1]~input_o ;
wire \inst4|Selector30~2_combout ;
wire \inst4|Selector30~3_combout ;
wire \inst4|q[1]~30_combout ;
wire \inst4|oe_port[1]~feeder_combout ;
wire \data[0]~input_o ;
wire \inst4|Selector31~0_combout ;
wire \inst4|Selector31~1_combout ;
wire \inst4|q[0]~31_combout ;
wire \inst4|oe_port[0]~feeder_combout ;
wire \inst4|WideNor0~1_combout ;
wire \rden~input_o ;
wire \inst4|q[31]~32_combout ;
wire \inst4|q[31]~33_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \address[10]~input_o ;
wire \address[11]~input_o ;
wire \address[12]~input_o ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[31]~1_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[30]~2_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[29]~3_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[28]~4_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[27]~5_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[26]~6_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[25]~7_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[24]~8_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[23]~9_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[22]~10_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[21]~11_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[20]~12_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[19]~13_combout ;
wire \inst4|q[18]~feeder_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[18]~14_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[17]~15_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[16]~16_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[15]~17_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[14]~18_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[13]~19_combout ;
wire \inst4|q[12]~feeder_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[12]~20_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[11]~21_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[10]~22_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[9]~23_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[8]~24_combout ;
wire \inst4|q[7]~feeder_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[7]~25_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[6]~26_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[5]~27_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[4]~28_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[3]~29_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[2]~30_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[1]~31_combout ;
wire \inst10|LPM_MUX_component|auto_generated|result_node[0]~32_combout ;
wire [31:0] \inst4|in_port ;
wire [31:0] \inst4|q ;
wire [31:0] \inst4|out_port ;
wire [31:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \inst4|oe_port ;

wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|altsyncram_component|auto_generated|q_a [31] = \inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [30] = \inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [29] = \inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [28] = \inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [27] = \inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [26] = \inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [25] = \inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [24] = \inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [23] = \inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [22] = \inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [21] = \inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [20] = \inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [19] = \inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [18] = \inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [17] = \inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [16] = \inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \inst4|generation_block[31].io0 (
	.i(\inst4|out_port [31]),
	.oe(\inst4|oe_port [31]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[31].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[31].io0 .bus_hold = "false";
defparam \inst4|generation_block[31].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \inst4|generation_block[30].io0 (
	.i(\inst4|out_port [30]),
	.oe(\inst4|oe_port [30]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[30].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[30].io0 .bus_hold = "false";
defparam \inst4|generation_block[30].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \inst4|generation_block[29].io0 (
	.i(\inst4|out_port [29]),
	.oe(\inst4|oe_port [29]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[29].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[29].io0 .bus_hold = "false";
defparam \inst4|generation_block[29].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \inst4|generation_block[28].io0 (
	.i(\inst4|out_port [28]),
	.oe(\inst4|oe_port [28]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[28].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[28].io0 .bus_hold = "false";
defparam \inst4|generation_block[28].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \inst4|generation_block[27].io0 (
	.i(\inst4|out_port [27]),
	.oe(\inst4|oe_port [27]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[27].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[27].io0 .bus_hold = "false";
defparam \inst4|generation_block[27].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \inst4|generation_block[26].io0 (
	.i(\inst4|out_port [26]),
	.oe(\inst4|oe_port [26]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[26].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[26].io0 .bus_hold = "false";
defparam \inst4|generation_block[26].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \inst4|generation_block[25].io0 (
	.i(\inst4|out_port [25]),
	.oe(\inst4|oe_port [25]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[25].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[25].io0 .bus_hold = "false";
defparam \inst4|generation_block[25].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \inst4|generation_block[24].io0 (
	.i(\inst4|out_port [24]),
	.oe(\inst4|oe_port [24]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[24].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[24].io0 .bus_hold = "false";
defparam \inst4|generation_block[24].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \inst4|generation_block[23].io0 (
	.i(\inst4|out_port [23]),
	.oe(\inst4|oe_port [23]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[23].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[23].io0 .bus_hold = "false";
defparam \inst4|generation_block[23].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \inst4|generation_block[22].io0 (
	.i(\inst4|out_port [22]),
	.oe(\inst4|oe_port [22]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[22].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[22].io0 .bus_hold = "false";
defparam \inst4|generation_block[22].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \inst4|generation_block[21].io0 (
	.i(\inst4|out_port [21]),
	.oe(\inst4|oe_port [21]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[21].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[21].io0 .bus_hold = "false";
defparam \inst4|generation_block[21].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \inst4|generation_block[20].io0 (
	.i(\inst4|out_port [20]),
	.oe(\inst4|oe_port [20]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[20].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[20].io0 .bus_hold = "false";
defparam \inst4|generation_block[20].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \inst4|generation_block[19].io0 (
	.i(\inst4|out_port [19]),
	.oe(\inst4|oe_port [19]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[19].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[19].io0 .bus_hold = "false";
defparam \inst4|generation_block[19].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \inst4|generation_block[18].io0 (
	.i(\inst4|out_port [18]),
	.oe(\inst4|oe_port [18]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[18].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[18].io0 .bus_hold = "false";
defparam \inst4|generation_block[18].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \inst4|generation_block[17].io0 (
	.i(\inst4|out_port [17]),
	.oe(\inst4|oe_port [17]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[17].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[17].io0 .bus_hold = "false";
defparam \inst4|generation_block[17].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \inst4|generation_block[16].io0 (
	.i(\inst4|out_port [16]),
	.oe(\inst4|oe_port [16]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[16].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[16].io0 .bus_hold = "false";
defparam \inst4|generation_block[16].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \inst4|generation_block[15].io0 (
	.i(\inst4|out_port [15]),
	.oe(\inst4|oe_port [15]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[15].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[15].io0 .bus_hold = "false";
defparam \inst4|generation_block[15].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \inst4|generation_block[14].io0 (
	.i(\inst4|out_port [14]),
	.oe(\inst4|oe_port [14]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[14].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[14].io0 .bus_hold = "false";
defparam \inst4|generation_block[14].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \inst4|generation_block[13].io0 (
	.i(\inst4|out_port [13]),
	.oe(\inst4|oe_port [13]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[13].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[13].io0 .bus_hold = "false";
defparam \inst4|generation_block[13].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \inst4|generation_block[12].io0 (
	.i(\inst4|out_port [12]),
	.oe(\inst4|oe_port [12]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[12].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[12].io0 .bus_hold = "false";
defparam \inst4|generation_block[12].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \inst4|generation_block[11].io0 (
	.i(\inst4|out_port [11]),
	.oe(\inst4|oe_port [11]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[11].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[11].io0 .bus_hold = "false";
defparam \inst4|generation_block[11].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \inst4|generation_block[10].io0 (
	.i(\inst4|out_port [10]),
	.oe(\inst4|oe_port [10]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[10].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[10].io0 .bus_hold = "false";
defparam \inst4|generation_block[10].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \inst4|generation_block[9].io0 (
	.i(\inst4|out_port [9]),
	.oe(\inst4|oe_port [9]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[9].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[9].io0 .bus_hold = "false";
defparam \inst4|generation_block[9].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \inst4|generation_block[8].io0 (
	.i(\inst4|out_port [8]),
	.oe(\inst4|oe_port [8]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[8].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[8].io0 .bus_hold = "false";
defparam \inst4|generation_block[8].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \inst4|generation_block[7].io0 (
	.i(\inst4|out_port [7]),
	.oe(\inst4|oe_port [7]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[7].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[7].io0 .bus_hold = "false";
defparam \inst4|generation_block[7].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \inst4|generation_block[6].io0 (
	.i(\inst4|out_port [6]),
	.oe(\inst4|oe_port [6]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[6].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[6].io0 .bus_hold = "false";
defparam \inst4|generation_block[6].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \inst4|generation_block[5].io0 (
	.i(\inst4|out_port [5]),
	.oe(\inst4|oe_port [5]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[5].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[5].io0 .bus_hold = "false";
defparam \inst4|generation_block[5].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \inst4|generation_block[4].io0 (
	.i(\inst4|out_port [4]),
	.oe(\inst4|oe_port [4]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[4].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[4].io0 .bus_hold = "false";
defparam \inst4|generation_block[4].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \inst4|generation_block[3].io0 (
	.i(\inst4|out_port [3]),
	.oe(\inst4|oe_port [3]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[3].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[3].io0 .bus_hold = "false";
defparam \inst4|generation_block[3].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \inst4|generation_block[2].io0 (
	.i(\inst4|out_port [2]),
	.oe(\inst4|oe_port [2]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[2].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[2].io0 .bus_hold = "false";
defparam \inst4|generation_block[2].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \inst4|generation_block[1].io0 (
	.i(\inst4|out_port [1]),
	.oe(\inst4|oe_port [1]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[1].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[1].io0 .bus_hold = "false";
defparam \inst4|generation_block[1].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \inst4|generation_block[0].io0 (
	.i(\inst4|out_port [0]),
	.oe(\inst4|oe_port [0]),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\inst4|generation_block[0].io0~o ),
	.obar());
// synopsys translate_off
defparam \inst4|generation_block[0].io0 .bus_hold = "false";
defparam \inst4|generation_block[0].io0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \q[31]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[31]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \q[30]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[30]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \q[29]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[29]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \q[28]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[28]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \q[27]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[27]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \q[26]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[26]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \q[25]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[25]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \q[24]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[24]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \q[23]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[23]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \q[22]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[22]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \q[21]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[21]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \q[20]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[20]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \q[19]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[19]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \q[18]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[18]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \q[17]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[17]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \q[16]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \q[15]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[15]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \q[14]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[14]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \q[13]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[13]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \q[12]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[12]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \q[11]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[11]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \q[10]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[10]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \q[9]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[9]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \q[8]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[8]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \q[7]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[7]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \q[6]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[6]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \q[5]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[5]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \q[4]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[4]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \q[3]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[3]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \q[2]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[2]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \q[1]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \q[0]~output (
	.i(\inst10|LPM_MUX_component|auto_generated|result_node[0]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N15
cycloneive_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneive_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (!\address[8]~input_o  & (!\address[7]~input_o  & (!\address[6]~input_o  & !\address[9]~input_o )))

	.dataa(\address[8]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[9]~input_o ),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'h0001;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneive_lcell_comb \inst4|Equal0~1 (
// Equation(s):
// \inst4|Equal0~1_combout  = (!\address[4]~input_o  & (\inst4|Equal0~0_combout  & (!\address[3]~input_o  & !\address[5]~input_o )))

	.dataa(\address[4]~input_o ),
	.datab(\inst4|Equal0~0_combout ),
	.datac(\address[3]~input_o ),
	.datad(\address[5]~input_o ),
	.cin(gnd),
	.combout(\inst4|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~1 .lut_mask = 16'h0004;
defparam \inst4|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneive_lcell_comb \inst4|out_port[7]~2 (
// Equation(s):
// \inst4|out_port[7]~2_combout  = (\address[0]~input_o  & (!\address[2]~input_o  & \inst4|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\address[0]~input_o ),
	.datac(\address[2]~input_o ),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|out_port[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|out_port[7]~2 .lut_mask = 16'h0C00;
defparam \inst4|out_port[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneive_lcell_comb \inst4|Selector0~4 (
// Equation(s):
// \inst4|Selector0~4_combout  = (\wren~input_o ) # ((\address[1]~input_o  & (\inst4|Equal0~1_combout  & !\address[2]~input_o )))

	.dataa(\address[1]~input_o ),
	.datab(\inst4|Equal0~1_combout ),
	.datac(\address[2]~input_o ),
	.datad(\wren~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~4 .lut_mask = 16'hFF08;
defparam \inst4|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneive_lcell_comb \inst4|out_port[7]~3 (
// Equation(s):
// \inst4|out_port[7]~3_combout  = (\inst4|Equal0~1_combout  & (!\address[2]~input_o  & \address[1]~input_o ))

	.dataa(gnd),
	.datab(\inst4|Equal0~1_combout ),
	.datac(\address[2]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\inst4|out_port[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|out_port[7]~3 .lut_mask = 16'h0C00;
defparam \inst4|out_port[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cycloneive_lcell_comb \inst4|Selector0~2 (
// Equation(s):
// \inst4|Selector0~2_combout  = (\data[31]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [31])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[31]~input_o  & (\inst4|out_port [31] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\data[31]~input_o ),
	.datac(\inst4|out_port[7]~2_combout ),
	.datad(\inst4|out_port [31]),
	.cin(gnd),
	.combout(\inst4|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~2 .lut_mask = 16'h76C4;
defparam \inst4|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cycloneive_lcell_comb \inst4|Selector0~3 (
// Equation(s):
// \inst4|Selector0~3_combout  = (\inst4|Selector0~2_combout  & (((\inst4|Selector0~4_combout ) # (\inst4|out_port [31])) # (!\inst4|out_port[7]~2_combout )))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector0~4_combout ),
	.datac(\inst4|out_port [31]),
	.datad(\inst4|Selector0~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector0~3 .lut_mask = 16'hFD00;
defparam \inst4|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \GPIO_reset~input (
	.i(GPIO_reset),
	.ibar(gnd),
	.o(\GPIO_reset~input_o ));
// synopsys translate_off
defparam \GPIO_reset~input .bus_hold = "false";
defparam \GPIO_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \GPIO_reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GPIO_reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GPIO_reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GPIO_reset~inputclkctrl .clock_type = "global clock";
defparam \GPIO_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneive_lcell_comb \inst4|WideNor0~2 (
// Equation(s):
// \inst4|WideNor0~2_combout  = (\address[2]~input_o ) # (((!\address[1]~input_o  & \address[0]~input_o )) # (!\inst4|Equal0~1_combout ))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\address[2]~input_o ),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideNor0~2 .lut_mask = 16'hF4FF;
defparam \inst4|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneive_lcell_comb \inst4|out_port[31]~5 (
// Equation(s):
// \inst4|out_port[31]~5_combout  = ((\address[2]~input_o ) # ((!\inst4|WideNor0~2_combout  & !\wren~input_o ))) # (!\inst4|Equal0~1_combout )

	.dataa(\inst4|WideNor0~2_combout ),
	.datab(\inst4|Equal0~1_combout ),
	.datac(\address[2]~input_o ),
	.datad(\wren~input_o ),
	.cin(gnd),
	.combout(\inst4|out_port[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|out_port[31]~5 .lut_mask = 16'hF3F7;
defparam \inst4|out_port[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \address[24]~input (
	.i(address[24]),
	.ibar(gnd),
	.o(\address[24]~input_o ));
// synopsys translate_off
defparam \address[24]~input .bus_hold = "false";
defparam \address[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \address[25]~input (
	.i(address[25]),
	.ibar(gnd),
	.o(\address[25]~input_o ));
// synopsys translate_off
defparam \address[25]~input .bus_hold = "false";
defparam \address[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \address[27]~input (
	.i(address[27]),
	.ibar(gnd),
	.o(\address[27]~input_o ));
// synopsys translate_off
defparam \address[27]~input .bus_hold = "false";
defparam \address[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \address[26]~input (
	.i(address[26]),
	.ibar(gnd),
	.o(\address[26]~input_o ));
// synopsys translate_off
defparam \address[26]~input .bus_hold = "false";
defparam \address[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N0
cycloneive_lcell_comb \inst11|WideOr1~0 (
// Equation(s):
// \inst11|WideOr1~0_combout  = (\address[24]~input_o ) # ((\address[25]~input_o ) # ((\address[27]~input_o ) # (\address[26]~input_o )))

	.dataa(\address[24]~input_o ),
	.datab(\address[25]~input_o ),
	.datac(\address[27]~input_o ),
	.datad(\address[26]~input_o ),
	.cin(gnd),
	.combout(\inst11|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \inst11|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \address[23]~input (
	.i(address[23]),
	.ibar(gnd),
	.o(\address[23]~input_o ));
// synopsys translate_off
defparam \address[23]~input .bus_hold = "false";
defparam \address[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \address[22]~input (
	.i(address[22]),
	.ibar(gnd),
	.o(\address[22]~input_o ));
// synopsys translate_off
defparam \address[22]~input .bus_hold = "false";
defparam \address[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \address[21]~input (
	.i(address[21]),
	.ibar(gnd),
	.o(\address[21]~input_o ));
// synopsys translate_off
defparam \address[21]~input .bus_hold = "false";
defparam \address[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0 (
// Equation(s):
// \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0_combout  = (\address[23]~input_o ) # ((\address[22]~input_o ) # (\address[21]~input_o ))

	.dataa(gnd),
	.datab(\address[23]~input_o ),
	.datac(\address[22]~input_o ),
	.datad(\address[21]~input_o ),
	.cin(gnd),
	.combout(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0 .lut_mask = 16'hFFFC;
defparam \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \address[29]~input (
	.i(address[29]),
	.ibar(gnd),
	.o(\address[29]~input_o ));
// synopsys translate_off
defparam \address[29]~input .bus_hold = "false";
defparam \address[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \address[30]~input (
	.i(address[30]),
	.ibar(gnd),
	.o(\address[30]~input_o ));
// synopsys translate_off
defparam \address[30]~input .bus_hold = "false";
defparam \address[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \address[28]~input (
	.i(address[28]),
	.ibar(gnd),
	.o(\address[28]~input_o ));
// synopsys translate_off
defparam \address[28]~input .bus_hold = "false";
defparam \address[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \address[31]~input (
	.i(address[31]),
	.ibar(gnd),
	.o(\address[31]~input_o ));
// synopsys translate_off
defparam \address[31]~input .bus_hold = "false";
defparam \address[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_lcell_comb \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1 (
// Equation(s):
// \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1_combout  = (\address[28]~input_o  & ((\address[29]~input_o ) # ((\address[30]~input_o ) # (\address[31]~input_o ))))

	.dataa(\address[29]~input_o ),
	.datab(\address[30]~input_o ),
	.datac(\address[28]~input_o ),
	.datad(\address[31]~input_o ),
	.cin(gnd),
	.combout(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1 .lut_mask = 16'hF0E0;
defparam \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneive_lcell_comb \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2 (
// Equation(s):
// \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2_combout  = (\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0_combout ) # ((\inst11|WideOr1~0_combout  & \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1_combout ))

	.dataa(\inst11|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0_combout ),
	.datad(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2 .lut_mask = 16'hFAF0;
defparam \inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneive_lcell_comb \inst4|WideNor0~0 (
// Equation(s):
// \inst4|WideNor0~0_combout  = ((\address[1]~input_o ) # (!\address[2]~input_o )) # (!\inst4|Equal0~1_combout )

	.dataa(gnd),
	.datab(\inst4|Equal0~1_combout ),
	.datac(\address[1]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\inst4|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideNor0~0 .lut_mask = 16'hF3FF;
defparam \inst4|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneive_lcell_comb \inst4|out_port[31]~4 (
// Equation(s):
// \inst4|out_port[31]~4_combout  = (!\inst4|out_port[31]~5_combout  & (!\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2_combout  & \inst4|WideNor0~0_combout ))

	.dataa(gnd),
	.datab(\inst4|out_port[31]~5_combout ),
	.datac(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2_combout ),
	.datad(\inst4|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\inst4|out_port[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|out_port[31]~4 .lut_mask = 16'h0300;
defparam \inst4|out_port[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N1
dffeas \inst4|out_port[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[31] .is_wysiwyg = "true";
defparam \inst4|out_port[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
cycloneive_lcell_comb \inst4|q[31]~0 (
// Equation(s):
// \inst4|q[31]~0_combout  = (\wren~input_o  & (\data[31]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [31])))

	.dataa(\wren~input_o ),
	.datab(\data[31]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [31]),
	.cin(gnd),
	.combout(\inst4|q[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[31]~0 .lut_mask = 16'hDD88;
defparam \inst4|q[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cycloneive_lcell_comb \inst4|oe_port[31]~feeder (
// Equation(s):
// \inst4|oe_port[31]~feeder_combout  = \inst4|q[31]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[31]~0_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[31]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneive_lcell_comb \inst4|Equal5~0 (
// Equation(s):
// \inst4|Equal5~0_combout  = (\address[1]~input_o ) # (((!\inst4|Equal0~1_combout ) # (!\address[2]~input_o )) # (!\address[0]~input_o ))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\address[2]~input_o ),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal5~0 .lut_mask = 16'hBFFF;
defparam \inst4|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneive_lcell_comb \inst4|oe_port[31]~2 (
// Equation(s):
// \inst4|oe_port[31]~2_combout  = (!\inst4|Equal5~0_combout  & (!\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0_combout  & ((!\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1_combout ) # (!\inst11|WideOr1~0_combout ))))

	.dataa(\inst11|WideOr1~0_combout ),
	.datab(\inst4|Equal5~0_combout ),
	.datac(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~0_combout ),
	.datad(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~1_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[31]~2 .lut_mask = 16'h0103;
defparam \inst4|oe_port[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N3
dffeas \inst4|oe_port[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[31] .is_wysiwyg = "true";
defparam \inst4|oe_port[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N18
cycloneive_lcell_comb \inst4|Selector1~0 (
// Equation(s):
// \inst4|Selector1~0_combout  = (\inst4|out_port[7]~3_combout  & (\inst4|out_port[7]~2_combout  $ (((!\data[30]~input_o ))))) # (!\inst4|out_port[7]~3_combout  & (\data[30]~input_o  & ((\wren~input_o ) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\wren~input_o ),
	.datad(\data[30]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~0 .lut_mask = 16'hD922;
defparam \inst4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N0
cycloneive_lcell_comb \inst4|Selector1~1 (
// Equation(s):
// \inst4|Selector1~1_combout  = (\inst4|Selector1~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [30])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector1~0_combout  & (((\inst4|out_port[7]~2_combout  & \inst4|out_port [30]))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [30]),
	.datad(\inst4|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~1 .lut_mask = 16'h7DC0;
defparam \inst4|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N1
dffeas \inst4|out_port[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[30] .is_wysiwyg = "true";
defparam \inst4|out_port[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cycloneive_lcell_comb \inst4|q[30]~1 (
// Equation(s):
// \inst4|q[30]~1_combout  = (\wren~input_o  & (\data[30]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [30])))

	.dataa(\wren~input_o ),
	.datab(\data[30]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [30]),
	.cin(gnd),
	.combout(\inst4|q[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[30]~1 .lut_mask = 16'hDD88;
defparam \inst4|q[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N16
cycloneive_lcell_comb \inst4|oe_port[30]~feeder (
// Equation(s):
// \inst4|oe_port[30]~feeder_combout  = \inst4|q[30]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[30]~1_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[30]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N17
dffeas \inst4|oe_port[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[30] .is_wysiwyg = "true";
defparam \inst4|oe_port[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneive_lcell_comb \inst4|Selector2~2 (
// Equation(s):
// \inst4|Selector2~2_combout  = (\data[29]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [29])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[29]~input_o  & (\inst4|out_port [29] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\data[29]~input_o ),
	.datac(\inst4|out_port[7]~2_combout ),
	.datad(\inst4|out_port [29]),
	.cin(gnd),
	.combout(\inst4|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~2 .lut_mask = 16'h76C4;
defparam \inst4|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneive_lcell_comb \inst4|Selector2~3 (
// Equation(s):
// \inst4|Selector2~3_combout  = (\inst4|Selector2~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [29]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [29]),
	.datad(\inst4|Selector2~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N1
dffeas \inst4|out_port[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[29] .is_wysiwyg = "true";
defparam \inst4|out_port[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cycloneive_lcell_comb \inst4|q[29]~2 (
// Equation(s):
// \inst4|q[29]~2_combout  = (\wren~input_o  & (\data[29]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [29])))

	.dataa(\wren~input_o ),
	.datab(\data[29]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [29]),
	.cin(gnd),
	.combout(\inst4|q[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[29]~2 .lut_mask = 16'hDD88;
defparam \inst4|q[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
cycloneive_lcell_comb \inst4|oe_port[29]~feeder (
// Equation(s):
// \inst4|oe_port[29]~feeder_combout  = \inst4|q[29]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[29]~2_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[29]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N7
dffeas \inst4|oe_port[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[29] .is_wysiwyg = "true";
defparam \inst4|oe_port[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
cycloneive_lcell_comb \inst4|Selector3~0 (
// Equation(s):
// \inst4|Selector3~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[28]~input_o  & ((\wren~input_o ) # (\inst4|out_port[7]~3_combout )))) # (!\inst4|out_port[7]~2_combout  & (\data[28]~input_o  $ (((\inst4|out_port[7]~3_combout )))))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\data[28]~input_o ),
	.datac(\wren~input_o ),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~0 .lut_mask = 16'h99C4;
defparam \inst4|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneive_lcell_comb \inst4|Selector3~1 (
// Equation(s):
// \inst4|Selector3~1_combout  = (\inst4|Selector3~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [28])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector3~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [28])))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector3~0_combout ),
	.datac(\inst4|out_port [28]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~1 .lut_mask = 16'h68EC;
defparam \inst4|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \inst4|out_port[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[28] .is_wysiwyg = "true";
defparam \inst4|out_port[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
cycloneive_lcell_comb \inst4|q[28]~3 (
// Equation(s):
// \inst4|q[28]~3_combout  = (\wren~input_o  & (\data[28]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [28])))

	.dataa(\wren~input_o ),
	.datab(\data[28]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [28]),
	.cin(gnd),
	.combout(\inst4|q[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[28]~3 .lut_mask = 16'hDD88;
defparam \inst4|q[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
cycloneive_lcell_comb \inst4|oe_port[28]~feeder (
// Equation(s):
// \inst4|oe_port[28]~feeder_combout  = \inst4|q[28]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|q[28]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|oe_port[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[28]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|oe_port[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N1
dffeas \inst4|oe_port[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[28] .is_wysiwyg = "true";
defparam \inst4|oe_port[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cycloneive_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cycloneive_lcell_comb \inst4|Selector4~2 (
// Equation(s):
// \inst4|Selector4~2_combout  = (\data[27]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [27])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[27]~input_o  & (\inst4|out_port [27] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [27]),
	.datad(\data[27]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~2 .lut_mask = 16'h5DE0;
defparam \inst4|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cycloneive_lcell_comb \inst4|Selector4~3 (
// Equation(s):
// \inst4|Selector4~3_combout  = (\inst4|Selector4~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [27]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [27]),
	.datad(\inst4|Selector4~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N5
dffeas \inst4|out_port[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[27] .is_wysiwyg = "true";
defparam \inst4|out_port[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneive_lcell_comb \inst4|q[27]~4 (
// Equation(s):
// \inst4|q[27]~4_combout  = (\wren~input_o  & (\data[27]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [27])))

	.dataa(\data[27]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [27]),
	.cin(gnd),
	.combout(\inst4|q[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[27]~4 .lut_mask = 16'hBB88;
defparam \inst4|q[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneive_lcell_comb \inst4|oe_port[27]~feeder (
// Equation(s):
// \inst4|oe_port[27]~feeder_combout  = \inst4|q[27]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[27]~4_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[27]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \inst4|oe_port[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[27] .is_wysiwyg = "true";
defparam \inst4|oe_port[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N8
cycloneive_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N12
cycloneive_lcell_comb \inst4|Selector5~0 (
// Equation(s):
// \inst4|Selector5~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[26]~input_o  & ((\wren~input_o ) # (\inst4|out_port[7]~3_combout )))) # (!\inst4|out_port[7]~2_combout  & (\data[26]~input_o  $ (((\inst4|out_port[7]~3_combout )))))

	.dataa(\data[26]~input_o ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\wren~input_o ),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~0 .lut_mask = 16'h99A2;
defparam \inst4|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N24
cycloneive_lcell_comb \inst4|Selector5~1 (
// Equation(s):
// \inst4|Selector5~1_combout  = (\inst4|Selector5~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [26])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector5~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [26])))

	.dataa(\inst4|Selector5~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [26]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N25
dffeas \inst4|out_port[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[26] .is_wysiwyg = "true";
defparam \inst4|out_port[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneive_lcell_comb \inst4|q[26]~5 (
// Equation(s):
// \inst4|q[26]~5_combout  = (\wren~input_o  & (\data[26]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [26])))

	.dataa(\data[26]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [26]),
	.cin(gnd),
	.combout(\inst4|q[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[26]~5 .lut_mask = 16'hBB88;
defparam \inst4|q[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneive_lcell_comb \inst4|oe_port[26]~feeder (
// Equation(s):
// \inst4|oe_port[26]~feeder_combout  = \inst4|q[26]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[26]~5_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[26]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N21
dffeas \inst4|oe_port[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[26] .is_wysiwyg = "true";
defparam \inst4|oe_port[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cycloneive_lcell_comb \inst4|Selector6~2 (
// Equation(s):
// \inst4|Selector6~2_combout  = (\data[25]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [25])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[25]~input_o  & (\inst4|out_port [25] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [25]),
	.datad(\data[25]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~2 .lut_mask = 16'h5DE0;
defparam \inst4|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cycloneive_lcell_comb \inst4|Selector6~3 (
// Equation(s):
// \inst4|Selector6~3_combout  = (\inst4|Selector6~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [25]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [25]),
	.datad(\inst4|Selector6~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \inst4|out_port[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[25] .is_wysiwyg = "true";
defparam \inst4|out_port[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneive_lcell_comb \inst4|q[25]~6 (
// Equation(s):
// \inst4|q[25]~6_combout  = (\wren~input_o  & (\data[25]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [25])))

	.dataa(\data[25]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [25]),
	.cin(gnd),
	.combout(\inst4|q[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[25]~6 .lut_mask = 16'hBB88;
defparam \inst4|q[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneive_lcell_comb \inst4|oe_port[25]~feeder (
// Equation(s):
// \inst4|oe_port[25]~feeder_combout  = \inst4|q[25]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[25]~6_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[25]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \inst4|oe_port[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[25] .is_wysiwyg = "true";
defparam \inst4|oe_port[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cycloneive_lcell_comb \inst4|Selector7~0 (
// Equation(s):
// \inst4|Selector7~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[24]~input_o  & ((\inst4|out_port[7]~3_combout ) # (\wren~input_o )))) # (!\inst4|out_port[7]~2_combout  & (\inst4|out_port[7]~3_combout  $ ((\data[24]~input_o ))))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|out_port[7]~3_combout ),
	.datac(\data[24]~input_o ),
	.datad(\wren~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~0 .lut_mask = 16'hB494;
defparam \inst4|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N6
cycloneive_lcell_comb \inst4|Selector7~1 (
// Equation(s):
// \inst4|Selector7~1_combout  = (\inst4|Selector7~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [24])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector7~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [24])))

	.dataa(\inst4|Selector7~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [24]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N7
dffeas \inst4|out_port[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[24] .is_wysiwyg = "true";
defparam \inst4|out_port[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cycloneive_lcell_comb \inst4|q[24]~7 (
// Equation(s):
// \inst4|q[24]~7_combout  = (\wren~input_o  & (\data[24]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [24])))

	.dataa(\data[24]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [24]),
	.cin(gnd),
	.combout(\inst4|q[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[24]~7 .lut_mask = 16'hBB88;
defparam \inst4|q[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cycloneive_lcell_comb \inst4|oe_port[24]~feeder (
// Equation(s):
// \inst4|oe_port[24]~feeder_combout  = \inst4|q[24]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[24]~7_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[24]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N17
dffeas \inst4|oe_port[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[24] .is_wysiwyg = "true";
defparam \inst4|oe_port[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N8
cycloneive_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cycloneive_lcell_comb \inst4|Selector8~2 (
// Equation(s):
// \inst4|Selector8~2_combout  = (\data[23]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [23])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[23]~input_o  & (\inst4|out_port [23] & ((\inst4|out_port[7]~2_combout ) # 
// (\inst4|out_port[7]~3_combout ))))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|out_port[7]~3_combout ),
	.datac(\data[23]~input_o ),
	.datad(\inst4|out_port [23]),
	.cin(gnd),
	.combout(\inst4|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~2 .lut_mask = 16'h3EB0;
defparam \inst4|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cycloneive_lcell_comb \inst4|Selector8~3 (
// Equation(s):
// \inst4|Selector8~3_combout  = (\inst4|Selector8~2_combout  & (((\inst4|Selector0~4_combout ) # (\inst4|out_port [23])) # (!\inst4|out_port[7]~2_combout )))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector0~4_combout ),
	.datac(\inst4|out_port [23]),
	.datad(\inst4|Selector8~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~3 .lut_mask = 16'hFD00;
defparam \inst4|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N29
dffeas \inst4|out_port[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector8~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[23] .is_wysiwyg = "true";
defparam \inst4|out_port[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneive_lcell_comb \inst4|q[23]~8 (
// Equation(s):
// \inst4|q[23]~8_combout  = (\wren~input_o  & (\data[23]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [23])))

	.dataa(\data[23]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [23]),
	.cin(gnd),
	.combout(\inst4|q[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[23]~8 .lut_mask = 16'hBB88;
defparam \inst4|q[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cycloneive_lcell_comb \inst4|oe_port[23]~feeder (
// Equation(s):
// \inst4|oe_port[23]~feeder_combout  = \inst4|q[23]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[23]~8_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[23]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N7
dffeas \inst4|oe_port[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[23] .is_wysiwyg = "true";
defparam \inst4|oe_port[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N10
cycloneive_lcell_comb \inst4|Selector9~0 (
// Equation(s):
// \inst4|Selector9~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[22]~input_o  & ((\wren~input_o ) # (\inst4|out_port[7]~3_combout )))) # (!\inst4|out_port[7]~2_combout  & (\data[22]~input_o  $ (((\inst4|out_port[7]~3_combout )))))

	.dataa(\data[22]~input_o ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\wren~input_o ),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~0 .lut_mask = 16'h99A2;
defparam \inst4|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N4
cycloneive_lcell_comb \inst4|Selector9~1 (
// Equation(s):
// \inst4|Selector9~1_combout  = (\inst4|Selector9~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [22])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector9~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [22])))

	.dataa(\inst4|Selector9~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [22]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N5
dffeas \inst4|out_port[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[22] .is_wysiwyg = "true";
defparam \inst4|out_port[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cycloneive_lcell_comb \inst4|q[22]~9 (
// Equation(s):
// \inst4|q[22]~9_combout  = (\wren~input_o  & (\data[22]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [22])))

	.dataa(\data[22]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [22]),
	.cin(gnd),
	.combout(\inst4|q[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[22]~9 .lut_mask = 16'hBB88;
defparam \inst4|q[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cycloneive_lcell_comb \inst4|oe_port[22]~feeder (
// Equation(s):
// \inst4|oe_port[22]~feeder_combout  = \inst4|q[22]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[22]~9_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[22]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N29
dffeas \inst4|oe_port[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[22] .is_wysiwyg = "true";
defparam \inst4|oe_port[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cycloneive_lcell_comb \inst4|Selector10~2 (
// Equation(s):
// \inst4|Selector10~2_combout  = (\data[21]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [21])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[21]~input_o  & (\inst4|out_port [21] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [21]),
	.datad(\data[21]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector10~2 .lut_mask = 16'h5DE0;
defparam \inst4|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneive_lcell_comb \inst4|Selector10~3 (
// Equation(s):
// \inst4|Selector10~3_combout  = (\inst4|Selector10~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [21]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [21]),
	.datad(\inst4|Selector10~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector10~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N9
dffeas \inst4|out_port[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[21] .is_wysiwyg = "true";
defparam \inst4|out_port[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \inst4|q[21]~10 (
// Equation(s):
// \inst4|q[21]~10_combout  = (\wren~input_o  & (\data[21]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [21])))

	.dataa(\wren~input_o ),
	.datab(\data[21]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [21]),
	.cin(gnd),
	.combout(\inst4|q[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[21]~10 .lut_mask = 16'hDD88;
defparam \inst4|q[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \inst4|oe_port[21]~feeder (
// Equation(s):
// \inst4|oe_port[21]~feeder_combout  = \inst4|q[21]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[21]~10_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[21]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N1
dffeas \inst4|oe_port[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[21] .is_wysiwyg = "true";
defparam \inst4|oe_port[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N24
cycloneive_lcell_comb \inst4|Selector11~0 (
// Equation(s):
// \inst4|Selector11~0_combout  = (\inst4|out_port[7]~3_combout  & (\inst4|out_port[7]~2_combout  $ (((!\data[20]~input_o ))))) # (!\inst4|out_port[7]~3_combout  & (\data[20]~input_o  & ((\wren~input_o ) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\wren~input_o ),
	.datad(\data[20]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~0 .lut_mask = 16'hD922;
defparam \inst4|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N2
cycloneive_lcell_comb \inst4|Selector11~1 (
// Equation(s):
// \inst4|Selector11~1_combout  = (\inst4|Selector11~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [20])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector11~0_combout  & (((\inst4|out_port[7]~2_combout  & \inst4|out_port [20]))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [20]),
	.datad(\inst4|Selector11~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~1 .lut_mask = 16'h7DC0;
defparam \inst4|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N3
dffeas \inst4|out_port[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[20] .is_wysiwyg = "true";
defparam \inst4|out_port[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N24
cycloneive_lcell_comb \inst4|q[20]~11 (
// Equation(s):
// \inst4|q[20]~11_combout  = (\wren~input_o  & (\data[20]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [20])))

	.dataa(\wren~input_o ),
	.datab(\data[20]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [20]),
	.cin(gnd),
	.combout(\inst4|q[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[20]~11 .lut_mask = 16'hDD88;
defparam \inst4|q[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
cycloneive_lcell_comb \inst4|oe_port[20]~feeder (
// Equation(s):
// \inst4|oe_port[20]~feeder_combout  = \inst4|q[20]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[20]~11_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[20]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N11
dffeas \inst4|oe_port[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[20] .is_wysiwyg = "true";
defparam \inst4|oe_port[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneive_lcell_comb \inst4|Selector12~2 (
// Equation(s):
// \inst4|Selector12~2_combout  = (\data[19]~input_o  & (((!\inst4|out_port [19] & \inst4|out_port[7]~2_combout )) # (!\inst4|out_port[7]~3_combout ))) # (!\data[19]~input_o  & (\inst4|out_port [19] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\data[19]~input_o ),
	.datac(\inst4|out_port [19]),
	.datad(\inst4|out_port[7]~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector12~2 .lut_mask = 16'h7C64;
defparam \inst4|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneive_lcell_comb \inst4|Selector12~3 (
// Equation(s):
// \inst4|Selector12~3_combout  = (\inst4|Selector12~2_combout  & (((\inst4|Selector0~4_combout ) # (\inst4|out_port [19])) # (!\inst4|out_port[7]~2_combout )))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector0~4_combout ),
	.datac(\inst4|out_port [19]),
	.datad(\inst4|Selector12~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector12~3 .lut_mask = 16'hFD00;
defparam \inst4|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N9
dffeas \inst4|out_port[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[19] .is_wysiwyg = "true";
defparam \inst4|out_port[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \inst4|q[19]~12 (
// Equation(s):
// \inst4|q[19]~12_combout  = (\wren~input_o  & (\data[19]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [19])))

	.dataa(\wren~input_o ),
	.datab(\data[19]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [19]),
	.cin(gnd),
	.combout(\inst4|q[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[19]~12 .lut_mask = 16'hDD88;
defparam \inst4|q[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \inst4|oe_port[19]~feeder (
// Equation(s):
// \inst4|oe_port[19]~feeder_combout  = \inst4|q[19]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[19]~12_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[19]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \inst4|oe_port[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[19] .is_wysiwyg = "true";
defparam \inst4|oe_port[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N20
cycloneive_lcell_comb \inst4|Selector13~0 (
// Equation(s):
// \inst4|Selector13~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[18]~input_o  & ((\wren~input_o ) # (\inst4|out_port[7]~3_combout )))) # (!\inst4|out_port[7]~2_combout  & (\data[18]~input_o  $ (((\inst4|out_port[7]~3_combout )))))

	.dataa(\data[18]~input_o ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\wren~input_o ),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~0 .lut_mask = 16'h99A2;
defparam \inst4|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N18
cycloneive_lcell_comb \inst4|Selector13~1 (
// Equation(s):
// \inst4|Selector13~1_combout  = (\inst4|Selector13~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [18])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector13~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [18])))

	.dataa(\inst4|Selector13~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [18]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N19
dffeas \inst4|out_port[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[18] .is_wysiwyg = "true";
defparam \inst4|out_port[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \inst4|q[18]~13 (
// Equation(s):
// \inst4|q[18]~13_combout  = (\wren~input_o  & (\data[18]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [18])))

	.dataa(gnd),
	.datab(\data[18]~input_o ),
	.datac(\wren~input_o ),
	.datad(\inst4|oe_port [18]),
	.cin(gnd),
	.combout(\inst4|q[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[18]~13 .lut_mask = 16'hCFC0;
defparam \inst4|q[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \inst4|oe_port[18]~feeder (
// Equation(s):
// \inst4|oe_port[18]~feeder_combout  = \inst4|q[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[18]~13_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[18]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \inst4|oe_port[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[18] .is_wysiwyg = "true";
defparam \inst4|oe_port[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneive_lcell_comb \inst4|Selector14~2 (
// Equation(s):
// \inst4|Selector14~2_combout  = (\data[17]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [17])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[17]~input_o  & (\inst4|out_port [17] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [17]),
	.datad(\data[17]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector14~2 .lut_mask = 16'h5DE0;
defparam \inst4|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneive_lcell_comb \inst4|Selector14~3 (
// Equation(s):
// \inst4|Selector14~3_combout  = (\inst4|Selector14~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [17]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [17]),
	.datad(\inst4|Selector14~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector14~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N27
dffeas \inst4|out_port[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[17] .is_wysiwyg = "true";
defparam \inst4|out_port[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cycloneive_lcell_comb \inst4|q[17]~14 (
// Equation(s):
// \inst4|q[17]~14_combout  = (\wren~input_o  & (\data[17]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [17])))

	.dataa(\data[17]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [17]),
	.cin(gnd),
	.combout(\inst4|q[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[17]~14 .lut_mask = 16'hBB88;
defparam \inst4|q[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneive_lcell_comb \inst4|oe_port[17]~feeder (
// Equation(s):
// \inst4|oe_port[17]~feeder_combout  = \inst4|q[17]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[17]~14_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[17]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \inst4|oe_port[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[17] .is_wysiwyg = "true";
defparam \inst4|oe_port[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cycloneive_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N22
cycloneive_lcell_comb \inst4|Selector15~0 (
// Equation(s):
// \inst4|Selector15~0_combout  = (\inst4|out_port[7]~3_combout  & ((\inst4|out_port[7]~2_combout  $ (!\data[16]~input_o )))) # (!\inst4|out_port[7]~3_combout  & (\data[16]~input_o  & ((\wren~input_o ) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\wren~input_o ),
	.datac(\inst4|out_port[7]~2_combout ),
	.datad(\data[16]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector15~0 .lut_mask = 16'hE50A;
defparam \inst4|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N12
cycloneive_lcell_comb \inst4|Selector15~1 (
// Equation(s):
// \inst4|Selector15~1_combout  = (\inst4|Selector15~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [16])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector15~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [16])))

	.dataa(\inst4|Selector15~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [16]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector15~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N13
dffeas \inst4|out_port[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[16] .is_wysiwyg = "true";
defparam \inst4|out_port[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneive_lcell_comb \inst4|q[16]~15 (
// Equation(s):
// \inst4|q[16]~15_combout  = (\wren~input_o  & (\data[16]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [16])))

	.dataa(\data[16]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [16]),
	.cin(gnd),
	.combout(\inst4|q[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[16]~15 .lut_mask = 16'hBB88;
defparam \inst4|q[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneive_lcell_comb \inst4|oe_port[16]~feeder (
// Equation(s):
// \inst4|oe_port[16]~feeder_combout  = \inst4|q[16]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|q[16]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|oe_port[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[16]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|oe_port[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \inst4|oe_port[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[16] .is_wysiwyg = "true";
defparam \inst4|oe_port[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneive_lcell_comb \inst4|Selector16~2 (
// Equation(s):
// \inst4|Selector16~2_combout  = (\data[15]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [15])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[15]~input_o  & (\inst4|out_port [15] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\data[15]~input_o ),
	.datad(\inst4|out_port [15]),
	.cin(gnd),
	.combout(\inst4|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector16~2 .lut_mask = 16'h5ED0;
defparam \inst4|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneive_lcell_comb \inst4|Selector16~3 (
// Equation(s):
// \inst4|Selector16~3_combout  = (\inst4|Selector16~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [15]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [15]),
	.datad(\inst4|Selector16~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector16~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N13
dffeas \inst4|out_port[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector16~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[15] .is_wysiwyg = "true";
defparam \inst4|out_port[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneive_lcell_comb \inst4|q[15]~16 (
// Equation(s):
// \inst4|q[15]~16_combout  = (\wren~input_o  & (\data[15]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [15])))

	.dataa(\data[15]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [15]),
	.cin(gnd),
	.combout(\inst4|q[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[15]~16 .lut_mask = 16'hBB88;
defparam \inst4|q[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cycloneive_lcell_comb \inst4|oe_port[15]~feeder (
// Equation(s):
// \inst4|oe_port[15]~feeder_combout  = \inst4|q[15]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[15]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N3
dffeas \inst4|oe_port[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[15] .is_wysiwyg = "true";
defparam \inst4|oe_port[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N22
cycloneive_lcell_comb \inst4|Selector17~0 (
// Equation(s):
// \inst4|Selector17~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[14]~input_o  & ((\wren~input_o ) # (\inst4|out_port[7]~3_combout )))) # (!\inst4|out_port[7]~2_combout  & (\data[14]~input_o  $ (((\inst4|out_port[7]~3_combout )))))

	.dataa(\data[14]~input_o ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\wren~input_o ),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector17~0 .lut_mask = 16'h99A2;
defparam \inst4|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N8
cycloneive_lcell_comb \inst4|Selector17~1 (
// Equation(s):
// \inst4|Selector17~1_combout  = (\inst4|Selector17~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [14])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector17~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [14])))

	.dataa(\inst4|Selector17~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [14]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector17~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \inst4|out_port[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[14] .is_wysiwyg = "true";
defparam \inst4|out_port[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cycloneive_lcell_comb \inst4|q[14]~17 (
// Equation(s):
// \inst4|q[14]~17_combout  = (\wren~input_o  & (\data[14]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [14])))

	.dataa(\data[14]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [14]),
	.cin(gnd),
	.combout(\inst4|q[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[14]~17 .lut_mask = 16'hBB88;
defparam \inst4|q[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cycloneive_lcell_comb \inst4|oe_port[14]~feeder (
// Equation(s):
// \inst4|oe_port[14]~feeder_combout  = \inst4|q[14]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[14]~17_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[14]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N11
dffeas \inst4|oe_port[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[14] .is_wysiwyg = "true";
defparam \inst4|oe_port[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneive_lcell_comb \inst4|Selector18~2 (
// Equation(s):
// \inst4|Selector18~2_combout  = (\data[13]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [13])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[13]~input_o  & (\inst4|out_port [13] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [13]),
	.datad(\data[13]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector18~2 .lut_mask = 16'h5DE0;
defparam \inst4|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneive_lcell_comb \inst4|Selector18~3 (
// Equation(s):
// \inst4|Selector18~3_combout  = (\inst4|Selector18~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [13]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [13]),
	.datad(\inst4|Selector18~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector18~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N23
dffeas \inst4|out_port[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector18~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[13] .is_wysiwyg = "true";
defparam \inst4|out_port[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneive_lcell_comb \inst4|q[13]~18 (
// Equation(s):
// \inst4|q[13]~18_combout  = (\wren~input_o  & (\data[13]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [13])))

	.dataa(\data[13]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [13]),
	.cin(gnd),
	.combout(\inst4|q[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[13]~18 .lut_mask = 16'hBB88;
defparam \inst4|q[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cycloneive_lcell_comb \inst4|oe_port[13]~feeder (
// Equation(s):
// \inst4|oe_port[13]~feeder_combout  = \inst4|q[13]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[13]~18_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[13]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N3
dffeas \inst4|oe_port[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[13] .is_wysiwyg = "true";
defparam \inst4|oe_port[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N28
cycloneive_lcell_comb \inst4|Selector19~0 (
// Equation(s):
// \inst4|Selector19~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[12]~input_o  & ((\wren~input_o ) # (\inst4|out_port[7]~3_combout )))) # (!\inst4|out_port[7]~2_combout  & (\data[12]~input_o  $ (((\inst4|out_port[7]~3_combout )))))

	.dataa(\data[12]~input_o ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\wren~input_o ),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector19~0 .lut_mask = 16'h99A2;
defparam \inst4|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N26
cycloneive_lcell_comb \inst4|Selector19~1 (
// Equation(s):
// \inst4|Selector19~1_combout  = (\inst4|Selector19~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [12])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector19~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [12])))

	.dataa(\inst4|Selector19~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [12]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector19~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N27
dffeas \inst4|out_port[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[12] .is_wysiwyg = "true";
defparam \inst4|out_port[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N18
cycloneive_lcell_comb \inst4|q[12]~19 (
// Equation(s):
// \inst4|q[12]~19_combout  = (\wren~input_o  & (\data[12]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [12])))

	.dataa(gnd),
	.datab(\wren~input_o ),
	.datac(\data[12]~input_o ),
	.datad(\inst4|oe_port [12]),
	.cin(gnd),
	.combout(\inst4|q[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[12]~19 .lut_mask = 16'hF3C0;
defparam \inst4|q[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N24
cycloneive_lcell_comb \inst4|oe_port[12]~feeder (
// Equation(s):
// \inst4|oe_port[12]~feeder_combout  = \inst4|q[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[12]~19_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[12]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N25
dffeas \inst4|oe_port[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[12] .is_wysiwyg = "true";
defparam \inst4|oe_port[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneive_lcell_comb \inst4|Selector20~2 (
// Equation(s):
// \inst4|Selector20~2_combout  = (\data[11]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [11])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[11]~input_o  & (\inst4|out_port [11] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\data[11]~input_o ),
	.datad(\inst4|out_port [11]),
	.cin(gnd),
	.combout(\inst4|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector20~2 .lut_mask = 16'h5ED0;
defparam \inst4|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneive_lcell_comb \inst4|Selector20~3 (
// Equation(s):
// \inst4|Selector20~3_combout  = (\inst4|Selector20~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [11]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [11]),
	.datad(\inst4|Selector20~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector20~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N21
dffeas \inst4|out_port[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector20~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[11] .is_wysiwyg = "true";
defparam \inst4|out_port[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneive_lcell_comb \inst4|q[11]~20 (
// Equation(s):
// \inst4|q[11]~20_combout  = (\wren~input_o  & (\data[11]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [11])))

	.dataa(\data[11]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [11]),
	.cin(gnd),
	.combout(\inst4|q[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[11]~20 .lut_mask = 16'hBB88;
defparam \inst4|q[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneive_lcell_comb \inst4|oe_port[11]~feeder (
// Equation(s):
// \inst4|oe_port[11]~feeder_combout  = \inst4|q[11]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[11]~20_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[11]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \inst4|oe_port[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[11] .is_wysiwyg = "true";
defparam \inst4|oe_port[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N1
cycloneive_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N30
cycloneive_lcell_comb \inst4|Selector21~0 (
// Equation(s):
// \inst4|Selector21~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[10]~input_o  & ((\inst4|out_port[7]~3_combout ) # (\wren~input_o )))) # (!\inst4|out_port[7]~2_combout  & (\inst4|out_port[7]~3_combout  $ (((\data[10]~input_o )))))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|out_port[7]~3_combout ),
	.datac(\wren~input_o ),
	.datad(\data[10]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~0 .lut_mask = 16'hB944;
defparam \inst4|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N10
cycloneive_lcell_comb \inst4|Selector21~1 (
// Equation(s):
// \inst4|Selector21~1_combout  = (\inst4|Selector21~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [10])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector21~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [10])))

	.dataa(\inst4|Selector21~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [10]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector21~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N11
dffeas \inst4|out_port[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[10] .is_wysiwyg = "true";
defparam \inst4|out_port[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cycloneive_lcell_comb \inst4|q[10]~21 (
// Equation(s):
// \inst4|q[10]~21_combout  = (\wren~input_o  & (\data[10]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [10])))

	.dataa(\data[10]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [10]),
	.cin(gnd),
	.combout(\inst4|q[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[10]~21 .lut_mask = 16'hBB88;
defparam \inst4|q[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cycloneive_lcell_comb \inst4|oe_port[10]~feeder (
// Equation(s):
// \inst4|oe_port[10]~feeder_combout  = \inst4|q[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[10]~21_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[10]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N7
dffeas \inst4|oe_port[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[10] .is_wysiwyg = "true";
defparam \inst4|oe_port[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cycloneive_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cycloneive_lcell_comb \inst4|Selector22~2 (
// Equation(s):
// \inst4|Selector22~2_combout  = (\data[9]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [9])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[9]~input_o  & (\inst4|out_port [9] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [9]),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~2 .lut_mask = 16'h5DE0;
defparam \inst4|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cycloneive_lcell_comb \inst4|Selector22~3 (
// Equation(s):
// \inst4|Selector22~3_combout  = (\inst4|Selector22~2_combout  & ((\inst4|Selector0~4_combout ) # ((\inst4|out_port [9]) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|Selector0~4_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [9]),
	.datad(\inst4|Selector22~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector22~3 .lut_mask = 16'hFB00;
defparam \inst4|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N15
dffeas \inst4|out_port[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector22~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[9] .is_wysiwyg = "true";
defparam \inst4|out_port[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneive_lcell_comb \inst4|q[9]~22 (
// Equation(s):
// \inst4|q[9]~22_combout  = (\wren~input_o  & (\data[9]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [9])))

	.dataa(\data[9]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [9]),
	.cin(gnd),
	.combout(\inst4|q[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[9]~22 .lut_mask = 16'hBB88;
defparam \inst4|q[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneive_lcell_comb \inst4|oe_port[9]~feeder (
// Equation(s):
// \inst4|oe_port[9]~feeder_combout  = \inst4|q[9]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[9]~22_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[9]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N13
dffeas \inst4|oe_port[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[9] .is_wysiwyg = "true";
defparam \inst4|oe_port[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N16
cycloneive_lcell_comb \inst4|Selector23~0 (
// Equation(s):
// \inst4|Selector23~0_combout  = (\inst4|out_port[7]~3_combout  & (\data[8]~input_o  $ (((!\inst4|out_port[7]~2_combout ))))) # (!\inst4|out_port[7]~3_combout  & (\data[8]~input_o  & ((\wren~input_o ) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\data[8]~input_o ),
	.datab(\inst4|out_port[7]~3_combout ),
	.datac(\wren~input_o ),
	.datad(\inst4|out_port[7]~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector23~0 .lut_mask = 16'hA866;
defparam \inst4|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N8
cycloneive_lcell_comb \inst4|Selector23~1 (
// Equation(s):
// \inst4|Selector23~1_combout  = (\inst4|Selector23~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [8])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector23~0_combout  & (((\inst4|out_port[7]~2_combout  & \inst4|out_port [8]))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [8]),
	.datad(\inst4|Selector23~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector23~1 .lut_mask = 16'h7DC0;
defparam \inst4|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N9
dffeas \inst4|out_port[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[8] .is_wysiwyg = "true";
defparam \inst4|out_port[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N12
cycloneive_lcell_comb \inst4|q[8]~23 (
// Equation(s):
// \inst4|q[8]~23_combout  = (\wren~input_o  & (\data[8]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [8])))

	.dataa(\data[8]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [8]),
	.cin(gnd),
	.combout(\inst4|q[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[8]~23 .lut_mask = 16'hBB88;
defparam \inst4|q[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N6
cycloneive_lcell_comb \inst4|oe_port[8]~feeder (
// Equation(s):
// \inst4|oe_port[8]~feeder_combout  = \inst4|q[8]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[8]~23_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[8]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N7
dffeas \inst4|oe_port[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[8] .is_wysiwyg = "true";
defparam \inst4|oe_port[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cycloneive_lcell_comb \inst4|Selector24~2 (
// Equation(s):
// \inst4|Selector24~2_combout  = (\data[7]~input_o  & (((!\inst4|out_port [7] & \inst4|out_port[7]~2_combout )) # (!\inst4|out_port[7]~3_combout ))) # (!\data[7]~input_o  & (\inst4|out_port [7] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\data[7]~input_o ),
	.datac(\inst4|out_port [7]),
	.datad(\inst4|out_port[7]~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector24~2 .lut_mask = 16'h7C64;
defparam \inst4|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneive_lcell_comb \inst4|Selector24~3 (
// Equation(s):
// \inst4|Selector24~3_combout  = (\inst4|Selector24~2_combout  & (((\inst4|Selector0~4_combout ) # (\inst4|out_port [7])) # (!\inst4|out_port[7]~2_combout )))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector0~4_combout ),
	.datac(\inst4|out_port [7]),
	.datad(\inst4|Selector24~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector24~3 .lut_mask = 16'hFD00;
defparam \inst4|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N27
dffeas \inst4|out_port[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector24~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[7] .is_wysiwyg = "true";
defparam \inst4|out_port[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \inst4|q[7]~24 (
// Equation(s):
// \inst4|q[7]~24_combout  = (\wren~input_o  & (\data[7]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [7])))

	.dataa(gnd),
	.datab(\data[7]~input_o ),
	.datac(\wren~input_o ),
	.datad(\inst4|oe_port [7]),
	.cin(gnd),
	.combout(\inst4|q[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[7]~24 .lut_mask = 16'hCFC0;
defparam \inst4|q[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \inst4|oe_port[7]~feeder (
// Equation(s):
// \inst4|oe_port[7]~feeder_combout  = \inst4|q[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[7]~24_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[7]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \inst4|oe_port[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[7] .is_wysiwyg = "true";
defparam \inst4|oe_port[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N26
cycloneive_lcell_comb \inst4|Selector25~0 (
// Equation(s):
// \inst4|Selector25~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[6]~input_o  & ((\inst4|out_port[7]~3_combout ) # (\wren~input_o )))) # (!\inst4|out_port[7]~2_combout  & (\inst4|out_port[7]~3_combout  $ (((\data[6]~input_o )))))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|out_port[7]~3_combout ),
	.datac(\wren~input_o ),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~0 .lut_mask = 16'hB944;
defparam \inst4|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N26
cycloneive_lcell_comb \inst4|Selector25~1 (
// Equation(s):
// \inst4|Selector25~1_combout  = (\inst4|Selector25~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [6])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector25~0_combout  & (((\inst4|out_port[7]~2_combout  & \inst4|out_port [6]))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [6]),
	.datad(\inst4|Selector25~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector25~1 .lut_mask = 16'h7DC0;
defparam \inst4|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N27
dffeas \inst4|out_port[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[6] .is_wysiwyg = "true";
defparam \inst4|out_port[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N2
cycloneive_lcell_comb \inst4|q[6]~25 (
// Equation(s):
// \inst4|q[6]~25_combout  = (\wren~input_o  & (\data[6]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [6])))

	.dataa(\data[6]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [6]),
	.cin(gnd),
	.combout(\inst4|q[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[6]~25 .lut_mask = 16'hBB88;
defparam \inst4|q[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N24
cycloneive_lcell_comb \inst4|oe_port[6]~feeder (
// Equation(s):
// \inst4|oe_port[6]~feeder_combout  = \inst4|q[6]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[6]~25_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[6]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N25
dffeas \inst4|oe_port[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[6] .is_wysiwyg = "true";
defparam \inst4|oe_port[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneive_lcell_comb \inst4|Selector26~2 (
// Equation(s):
// \inst4|Selector26~2_combout  = (\data[5]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [5])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[5]~input_o  & (\inst4|out_port [5] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\data[5]~input_o ),
	.datac(\inst4|out_port[7]~2_combout ),
	.datad(\inst4|out_port [5]),
	.cin(gnd),
	.combout(\inst4|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~2 .lut_mask = 16'h76C4;
defparam \inst4|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneive_lcell_comb \inst4|Selector26~3 (
// Equation(s):
// \inst4|Selector26~3_combout  = (\inst4|Selector26~2_combout  & (((\inst4|Selector0~4_combout ) # (\inst4|out_port [5])) # (!\inst4|out_port[7]~2_combout )))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector0~4_combout ),
	.datac(\inst4|out_port [5]),
	.datad(\inst4|Selector26~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector26~3 .lut_mask = 16'hFD00;
defparam \inst4|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N21
dffeas \inst4|out_port[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector26~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[5] .is_wysiwyg = "true";
defparam \inst4|out_port[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \inst4|q[5]~26 (
// Equation(s):
// \inst4|q[5]~26_combout  = (\wren~input_o  & (\data[5]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [5])))

	.dataa(\wren~input_o ),
	.datab(\data[5]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [5]),
	.cin(gnd),
	.combout(\inst4|q[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[5]~26 .lut_mask = 16'hDD88;
defparam \inst4|q[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \inst4|oe_port[5]~feeder (
// Equation(s):
// \inst4|oe_port[5]~feeder_combout  = \inst4|q[5]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[5]~26_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[5]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \inst4|oe_port[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[5] .is_wysiwyg = "true";
defparam \inst4|oe_port[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N4
cycloneive_lcell_comb \inst4|Selector27~0 (
// Equation(s):
// \inst4|Selector27~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[4]~input_o  & ((\inst4|out_port[7]~3_combout ) # (\wren~input_o )))) # (!\inst4|out_port[7]~2_combout  & (\inst4|out_port[7]~3_combout  $ (((\data[4]~input_o )))))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|out_port[7]~3_combout ),
	.datac(\wren~input_o ),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector27~0 .lut_mask = 16'hB944;
defparam \inst4|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N28
cycloneive_lcell_comb \inst4|Selector27~1 (
// Equation(s):
// \inst4|Selector27~1_combout  = (\inst4|Selector27~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [4])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector27~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [4])))

	.dataa(\inst4|Selector27~0_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [4]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector27~1 .lut_mask = 16'h68EA;
defparam \inst4|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N29
dffeas \inst4|out_port[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[4] .is_wysiwyg = "true";
defparam \inst4|out_port[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N28
cycloneive_lcell_comb \inst4|q[4]~27 (
// Equation(s):
// \inst4|q[4]~27_combout  = (\wren~input_o  & (\data[4]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [4])))

	.dataa(\data[4]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [4]),
	.cin(gnd),
	.combout(\inst4|q[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[4]~27 .lut_mask = 16'hBB88;
defparam \inst4|q[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N10
cycloneive_lcell_comb \inst4|oe_port[4]~feeder (
// Equation(s):
// \inst4|oe_port[4]~feeder_combout  = \inst4|q[4]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[4]~27_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[4]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N11
dffeas \inst4|oe_port[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[4] .is_wysiwyg = "true";
defparam \inst4|oe_port[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneive_lcell_comb \inst4|Selector28~2 (
// Equation(s):
// \inst4|Selector28~2_combout  = (\data[3]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [3])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[3]~input_o  & (\inst4|out_port [3] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\data[3]~input_o ),
	.datad(\inst4|out_port [3]),
	.cin(gnd),
	.combout(\inst4|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector28~2 .lut_mask = 16'h5ED0;
defparam \inst4|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneive_lcell_comb \inst4|Selector28~3 (
// Equation(s):
// \inst4|Selector28~3_combout  = (\inst4|Selector28~2_combout  & (((\inst4|Selector0~4_combout ) # (\inst4|out_port [3])) # (!\inst4|out_port[7]~2_combout )))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector0~4_combout ),
	.datac(\inst4|out_port [3]),
	.datad(\inst4|Selector28~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector28~3 .lut_mask = 16'hFD00;
defparam \inst4|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \inst4|out_port[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector28~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[3] .is_wysiwyg = "true";
defparam \inst4|out_port[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \inst4|q[3]~28 (
// Equation(s):
// \inst4|q[3]~28_combout  = (\wren~input_o  & (\data[3]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [3])))

	.dataa(\wren~input_o ),
	.datab(\data[3]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [3]),
	.cin(gnd),
	.combout(\inst4|q[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[3]~28 .lut_mask = 16'hDD88;
defparam \inst4|q[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \inst4|oe_port[3]~feeder (
// Equation(s):
// \inst4|oe_port[3]~feeder_combout  = \inst4|q[3]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[3]~28_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[3]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \inst4|oe_port[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[3] .is_wysiwyg = "true";
defparam \inst4|oe_port[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N22
cycloneive_lcell_comb \inst4|Selector29~0 (
// Equation(s):
// \inst4|Selector29~0_combout  = (\inst4|out_port[7]~2_combout  & (\data[2]~input_o  & ((\inst4|out_port[7]~3_combout ) # (\wren~input_o )))) # (!\inst4|out_port[7]~2_combout  & (\inst4|out_port[7]~3_combout  $ (((\data[2]~input_o )))))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|out_port[7]~3_combout ),
	.datac(\wren~input_o ),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\inst4|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~0 .lut_mask = 16'hB944;
defparam \inst4|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N30
cycloneive_lcell_comb \inst4|Selector29~1 (
// Equation(s):
// \inst4|Selector29~1_combout  = (\inst4|Selector29~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [2])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector29~0_combout  & (((\inst4|out_port[7]~2_combout  & \inst4|out_port [2]))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\inst4|out_port[7]~2_combout ),
	.datac(\inst4|out_port [2]),
	.datad(\inst4|Selector29~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector29~1 .lut_mask = 16'h7DC0;
defparam \inst4|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N31
dffeas \inst4|out_port[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[2] .is_wysiwyg = "true";
defparam \inst4|out_port[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N14
cycloneive_lcell_comb \inst4|q[2]~29 (
// Equation(s):
// \inst4|q[2]~29_combout  = (\wren~input_o  & (\data[2]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [2])))

	.dataa(\data[2]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [2]),
	.cin(gnd),
	.combout(\inst4|q[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[2]~29 .lut_mask = 16'hBB88;
defparam \inst4|q[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N20
cycloneive_lcell_comb \inst4|oe_port[2]~feeder (
// Equation(s):
// \inst4|oe_port[2]~feeder_combout  = \inst4|q[2]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|q[2]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|oe_port[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|oe_port[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N21
dffeas \inst4|oe_port[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[2] .is_wysiwyg = "true";
defparam \inst4|oe_port[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneive_lcell_comb \inst4|Selector30~2 (
// Equation(s):
// \inst4|Selector30~2_combout  = (\data[1]~input_o  & (((\inst4|out_port[7]~2_combout  & !\inst4|out_port [1])) # (!\inst4|out_port[7]~3_combout ))) # (!\data[1]~input_o  & (\inst4|out_port [1] & ((\inst4|out_port[7]~3_combout ) # 
// (\inst4|out_port[7]~2_combout ))))

	.dataa(\inst4|out_port[7]~3_combout ),
	.datab(\data[1]~input_o ),
	.datac(\inst4|out_port[7]~2_combout ),
	.datad(\inst4|out_port [1]),
	.cin(gnd),
	.combout(\inst4|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~2 .lut_mask = 16'h76C4;
defparam \inst4|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneive_lcell_comb \inst4|Selector30~3 (
// Equation(s):
// \inst4|Selector30~3_combout  = (\inst4|Selector30~2_combout  & (((\inst4|Selector0~4_combout ) # (\inst4|out_port [1])) # (!\inst4|out_port[7]~2_combout )))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector0~4_combout ),
	.datac(\inst4|out_port [1]),
	.datad(\inst4|Selector30~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector30~3 .lut_mask = 16'hFD00;
defparam \inst4|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \inst4|out_port[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector30~3_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[1] .is_wysiwyg = "true";
defparam \inst4|out_port[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \inst4|q[1]~30 (
// Equation(s):
// \inst4|q[1]~30_combout  = (\wren~input_o  & (\data[1]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [1])))

	.dataa(\wren~input_o ),
	.datab(\data[1]~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [1]),
	.cin(gnd),
	.combout(\inst4|q[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[1]~30 .lut_mask = 16'hDD88;
defparam \inst4|q[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \inst4|oe_port[1]~feeder (
// Equation(s):
// \inst4|oe_port[1]~feeder_combout  = \inst4|q[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[1]~30_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \inst4|oe_port[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[1] .is_wysiwyg = "true";
defparam \inst4|oe_port[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N8
cycloneive_lcell_comb \inst4|Selector31~0 (
// Equation(s):
// \inst4|Selector31~0_combout  = (\inst4|out_port[7]~3_combout  & (\data[0]~input_o  $ (((!\inst4|out_port[7]~2_combout ))))) # (!\inst4|out_port[7]~3_combout  & (\data[0]~input_o  & ((\wren~input_o ) # (!\inst4|out_port[7]~2_combout ))))

	.dataa(\data[0]~input_o ),
	.datab(\inst4|out_port[7]~3_combout ),
	.datac(\wren~input_o ),
	.datad(\inst4|out_port[7]~2_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~0 .lut_mask = 16'hA866;
defparam \inst4|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N4
cycloneive_lcell_comb \inst4|Selector31~1 (
// Equation(s):
// \inst4|Selector31~1_combout  = (\inst4|Selector31~0_combout  & ((\inst4|out_port[7]~2_combout  $ (\inst4|out_port [0])) # (!\inst4|out_port[7]~3_combout ))) # (!\inst4|Selector31~0_combout  & (\inst4|out_port[7]~2_combout  & (\inst4|out_port [0])))

	.dataa(\inst4|out_port[7]~2_combout ),
	.datab(\inst4|Selector31~0_combout ),
	.datac(\inst4|out_port [0]),
	.datad(\inst4|out_port[7]~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector31~1 .lut_mask = 16'h68EC;
defparam \inst4|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y27_N5
dffeas \inst4|out_port[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|out_port[31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|out_port [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|out_port[0] .is_wysiwyg = "true";
defparam \inst4|out_port[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N0
cycloneive_lcell_comb \inst4|q[0]~31 (
// Equation(s):
// \inst4|q[0]~31_combout  = (\wren~input_o  & (\data[0]~input_o )) # (!\wren~input_o  & ((\inst4|oe_port [0])))

	.dataa(\data[0]~input_o ),
	.datab(\wren~input_o ),
	.datac(gnd),
	.datad(\inst4|oe_port [0]),
	.cin(gnd),
	.combout(\inst4|q[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[0]~31 .lut_mask = 16'hBB88;
defparam \inst4|q[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N18
cycloneive_lcell_comb \inst4|oe_port[0]~feeder (
// Equation(s):
// \inst4|oe_port[0]~feeder_combout  = \inst4|q[0]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[0]~31_combout ),
	.cin(gnd),
	.combout(\inst4|oe_port[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|oe_port[0]~feeder .lut_mask = 16'hFF00;
defparam \inst4|oe_port[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y27_N19
dffeas \inst4|oe_port[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|oe_port[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\GPIO_reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|oe_port[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|oe_port [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|oe_port[0] .is_wysiwyg = "true";
defparam \inst4|oe_port[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \inst4|generation_block[31].io0_ibuf (
	.i(PORTA[31]),
	.ibar(gnd),
	.o(\inst4|in_port [31]));
// synopsys translate_off
defparam \inst4|generation_block[31].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[31].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneive_lcell_comb \inst4|WideNor0~1 (
// Equation(s):
// \inst4|WideNor0~1_combout  = (\address[2]~input_o ) # (!\inst4|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\address[2]~input_o ),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideNor0~1 .lut_mask = 16'hF0FF;
defparam \inst4|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \rden~input (
	.i(rden),
	.ibar(gnd),
	.o(\rden~input_o ));
// synopsys translate_off
defparam \rden~input .bus_hold = "false";
defparam \rden~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneive_lcell_comb \inst4|q[31]~32 (
// Equation(s):
// \inst4|q[31]~32_combout  = (\GPIO_reset~input_o ) # (!\rden~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GPIO_reset~input_o ),
	.datad(\rden~input_o ),
	.cin(gnd),
	.combout(\inst4|q[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[31]~32 .lut_mask = 16'hF0FF;
defparam \inst4|q[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneive_lcell_comb \inst4|q[31]~33 (
// Equation(s):
// \inst4|q[31]~33_combout  = (\inst4|WideNor0~1_combout  & (!\inst4|q[31]~32_combout  & (!\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2_combout  & !\inst4|WideNor0~0_combout )))

	.dataa(\inst4|WideNor0~1_combout ),
	.datab(\inst4|q[31]~32_combout ),
	.datac(\inst14|LPM_DECODE_component|auto_generated|w_anode1w[3]~2_combout ),
	.datad(\inst4|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\inst4|q[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[31]~33 .lut_mask = 16'h0002;
defparam \inst4|q[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N13
dffeas \inst4|q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[31]~0_combout ),
	.asdata(\inst4|in_port [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[31] .is_wysiwyg = "true";
defparam \inst4|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (!\address[22]~input_o  & (\address[21]~input_o  & (!\address[23]~input_o  & !\address[28]~input_o )))

	.dataa(\address[22]~input_o ),
	.datab(\address[21]~input_o ),
	.datac(\address[23]~input_o ),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = 16'h0004;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \address[10]~input (
	.i(address[10]),
	.ibar(gnd),
	.o(\address[10]~input_o ));
// synopsys translate_off
defparam \address[10]~input .bus_hold = "false";
defparam \address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \address[11]~input (
	.i(address[11]),
	.ibar(gnd),
	.o(\address[11]~input_o ));
// synopsys translate_off
defparam \address[11]~input .bus_hold = "false";
defparam \address[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \address[12]~input (
	.i(address[12]),
	.ibar(gnd),
	.o(\address[12]~input_o ));
// synopsys translate_off
defparam \address[12]~input .bus_hold = "false";
defparam \address[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[31]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[31]~1 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[31]~1_combout  = (\address[28]~input_o  & ((\inst1|altsyncram_component|auto_generated|q_a [31]) # ((\inst4|q [31] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))) # 
// (!\address[28]~input_o  & (\inst4|q [31] & (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))

	.dataa(\address[28]~input_o ),
	.datab(\inst4|q [31]),
	.datac(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[31]~1 .lut_mask = 16'hEAC0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \inst4|generation_block[30].io0_ibuf (
	.i(PORTA[30]),
	.ibar(gnd),
	.o(\inst4|in_port [30]));
// synopsys translate_off
defparam \inst4|generation_block[30].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[30].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y23_N19
dffeas \inst4|q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[30]~1_combout ),
	.asdata(\inst4|in_port [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[30] .is_wysiwyg = "true";
defparam \inst4|q[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[30]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[30]~2 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[30]~2_combout  = (\address[28]~input_o  & ((\inst1|altsyncram_component|auto_generated|q_a [30]) # ((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & \inst4|q [30])))) # 
// (!\address[28]~input_o  & (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst4|q [30])))

	.dataa(\address[28]~input_o ),
	.datab(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datac(\inst4|q [30]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[30]~2 .lut_mask = 16'hEAC0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \inst4|generation_block[29].io0_ibuf (
	.i(PORTA[29]),
	.ibar(gnd),
	.o(\inst4|in_port [29]));
// synopsys translate_off
defparam \inst4|generation_block[29].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[29].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y23_N21
dffeas \inst4|q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[29]~2_combout ),
	.asdata(\inst4|in_port [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[29] .is_wysiwyg = "true";
defparam \inst4|q[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[29]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[29]~3 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[29]~3_combout  = (\address[28]~input_o  & ((\inst1|altsyncram_component|auto_generated|q_a [29]) # ((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & \inst4|q [29])))) # 
// (!\address[28]~input_o  & (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst4|q [29])))

	.dataa(\address[28]~input_o ),
	.datab(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datac(\inst4|q [29]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[29]~3 .lut_mask = 16'hEAC0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \inst4|generation_block[28].io0_ibuf (
	.i(PORTA[28]),
	.ibar(gnd),
	.o(\inst4|in_port [28]));
// synopsys translate_off
defparam \inst4|generation_block[28].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[28].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y23_N23
dffeas \inst4|q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[28]~3_combout ),
	.asdata(\inst4|in_port [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[28] .is_wysiwyg = "true";
defparam \inst4|q[28] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[28]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N28
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[28]~4 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[28]~4_combout  = (\inst4|q [28] & ((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ) # ((\address[28]~input_o  & \inst1|altsyncram_component|auto_generated|q_a [28])))) # (!\inst4|q 
// [28] & (((\address[28]~input_o  & \inst1|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\inst4|q [28]),
	.datab(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datac(\address[28]~input_o ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[28]~4 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[27]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \inst4|generation_block[27].io0_ibuf (
	.i(PORTA[27]),
	.ibar(gnd),
	.o(\inst4|in_port [27]));
// synopsys translate_off
defparam \inst4|generation_block[27].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[27].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \inst4|q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[27]~4_combout ),
	.asdata(\inst4|in_port [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[27] .is_wysiwyg = "true";
defparam \inst4|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[27]~5 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[27]~5_combout  = (\inst1|altsyncram_component|auto_generated|q_a [27] & ((\address[28]~input_o ) # ((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & \inst4|q [27])))) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [27] & (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [27]))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [27]),
	.datab(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datac(\address[28]~input_o ),
	.datad(\inst4|q [27]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[27]~5 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[26]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \inst4|generation_block[26].io0_ibuf (
	.i(PORTA[26]),
	.ibar(gnd),
	.o(\inst4|in_port [26]));
// synopsys translate_off
defparam \inst4|generation_block[26].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[26].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y24_N19
dffeas \inst4|q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[26]~5_combout ),
	.asdata(\inst4|in_port [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[26] .is_wysiwyg = "true";
defparam \inst4|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[26]~6 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[26]~6_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [26]) # ((\inst1|altsyncram_component|auto_generated|q_a [26] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [26] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [26]),
	.datac(\inst4|q [26]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[26]~6 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \inst4|generation_block[25].io0_ibuf (
	.i(PORTA[25]),
	.ibar(gnd),
	.o(\inst4|in_port [25]));
// synopsys translate_off
defparam \inst4|generation_block[25].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[25].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y24_N25
dffeas \inst4|q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[25]~6_combout ),
	.asdata(\inst4|in_port [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[25] .is_wysiwyg = "true";
defparam \inst4|q[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[25]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[25]~7 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[25]~7_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [25]) # ((\inst1|altsyncram_component|auto_generated|q_a [25] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (((\inst1|altsyncram_component|auto_generated|q_a [25] & \address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst4|q [25]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [25]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[25]~7 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneive_io_ibuf \inst4|generation_block[24].io0_ibuf (
	.i(PORTA[24]),
	.ibar(gnd),
	.o(\inst4|in_port [24]));
// synopsys translate_off
defparam \inst4|generation_block[24].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[24].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y26_N13
dffeas \inst4|q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[24]~7_combout ),
	.asdata(\inst4|in_port [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[24] .is_wysiwyg = "true";
defparam \inst4|q[24] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[24]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[24]~8 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[24]~8_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [24]) # ((\address[28]~input_o  & \inst1|altsyncram_component|auto_generated|q_a [24])))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\address[28]~input_o  & ((\inst1|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\address[28]~input_o ),
	.datac(\inst4|q [24]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[24]~8 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[23]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \inst4|generation_block[23].io0_ibuf (
	.i(PORTA[23]),
	.ibar(gnd),
	.o(\inst4|in_port [23]));
// synopsys translate_off
defparam \inst4|generation_block[23].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[23].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y26_N19
dffeas \inst4|q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[23]~8_combout ),
	.asdata(\inst4|in_port [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[23] .is_wysiwyg = "true";
defparam \inst4|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[23]~9 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[23]~9_combout  = (\inst1|altsyncram_component|auto_generated|q_a [23] & ((\address[28]~input_o ) # ((\inst4|q [23] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [23] & (((\inst4|q [23] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\address[28]~input_o ),
	.datac(\inst4|q [23]),
	.datad(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[23]~9 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \inst4|generation_block[22].io0_ibuf (
	.i(PORTA[22]),
	.ibar(gnd),
	.o(\inst4|in_port [22]));
// synopsys translate_off
defparam \inst4|generation_block[22].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[22].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y26_N25
dffeas \inst4|q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[22]~9_combout ),
	.asdata(\inst4|in_port [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[22] .is_wysiwyg = "true";
defparam \inst4|q[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[22]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[22]~10 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[22]~10_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [22]) # ((\inst1|altsyncram_component|auto_generated|q_a [22] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (((\inst1|altsyncram_component|auto_generated|q_a [22] & \address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst4|q [22]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[22]~10 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[21]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \inst4|generation_block[21].io0_ibuf (
	.i(PORTA[21]),
	.ibar(gnd),
	.o(\inst4|in_port [21]));
// synopsys translate_off
defparam \inst4|generation_block[21].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[21].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \inst4|q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[21]~10_combout ),
	.asdata(\inst4|in_port [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[21] .is_wysiwyg = "true";
defparam \inst4|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[21]~11 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[21]~11_combout  = (\inst1|altsyncram_component|auto_generated|q_a [21] & ((\address[28]~input_o ) # ((\inst4|q [21] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [21] & (((\inst4|q [21] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\address[28]~input_o ),
	.datac(\inst4|q [21]),
	.datad(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[21]~11 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \inst4|generation_block[20].io0_ibuf (
	.i(PORTA[20]),
	.ibar(gnd),
	.o(\inst4|in_port [20]));
// synopsys translate_off
defparam \inst4|generation_block[20].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[20].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y23_N25
dffeas \inst4|q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[20]~11_combout ),
	.asdata(\inst4|in_port [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[20] .is_wysiwyg = "true";
defparam \inst4|q[20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[20]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[20]~12 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[20]~12_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [20]) # ((\inst1|altsyncram_component|auto_generated|q_a [20] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (((\inst1|altsyncram_component|auto_generated|q_a [20] & \address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst4|q [20]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[20]~12 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[19]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \inst4|generation_block[19].io0_ibuf (
	.i(PORTA[19]),
	.ibar(gnd),
	.o(\inst4|in_port [19]));
// synopsys translate_off
defparam \inst4|generation_block[19].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[19].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \inst4|q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[19]~12_combout ),
	.asdata(\inst4|in_port [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[19] .is_wysiwyg = "true";
defparam \inst4|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[19]~13 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[19]~13_combout  = (\inst1|altsyncram_component|auto_generated|q_a [19] & ((\address[28]~input_o ) # ((\inst4|q [19] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [19] & (((\inst4|q [19] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [19]),
	.datab(\address[28]~input_o ),
	.datac(\inst4|q [19]),
	.datad(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[19]~13 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[18]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \inst4|q[18]~feeder (
// Equation(s):
// \inst4|q[18]~feeder_combout  = \inst4|q[18]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[18]~13_combout ),
	.cin(gnd),
	.combout(\inst4|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[18]~feeder .lut_mask = 16'hFF00;
defparam \inst4|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \inst4|generation_block[18].io0_ibuf (
	.i(PORTA[18]),
	.ibar(gnd),
	.o(\inst4|in_port [18]));
// synopsys translate_off
defparam \inst4|generation_block[18].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[18].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \inst4|q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[18]~feeder_combout ),
	.asdata(\inst4|in_port [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[18] .is_wysiwyg = "true";
defparam \inst4|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[18]~14 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[18]~14_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [18]) # ((\inst1|altsyncram_component|auto_generated|q_a [18] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [18] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst4|q [18]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[18]~14 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[17]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \inst4|generation_block[17].io0_ibuf (
	.i(PORTA[17]),
	.ibar(gnd),
	.o(\inst4|in_port [17]));
// synopsys translate_off
defparam \inst4|generation_block[17].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[17].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y30_N29
dffeas \inst4|q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[17]~14_combout ),
	.asdata(\inst4|in_port [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[17] .is_wysiwyg = "true";
defparam \inst4|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[17]~15 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[17]~15_combout  = (\inst1|altsyncram_component|auto_generated|q_a [17] & ((\address[28]~input_o ) # ((\inst4|q [17] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [17] & (\inst4|q [17] & (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\inst4|q [17]),
	.datac(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[17]~15 .lut_mask = 16'hEAC0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[16]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \inst4|generation_block[16].io0_ibuf (
	.i(PORTA[16]),
	.ibar(gnd),
	.o(\inst4|in_port [16]));
// synopsys translate_off
defparam \inst4|generation_block[16].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[16].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y24_N23
dffeas \inst4|q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[16]~15_combout ),
	.asdata(\inst4|in_port [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[16] .is_wysiwyg = "true";
defparam \inst4|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[16]~16 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[16]~16_combout  = (\inst1|altsyncram_component|auto_generated|q_a [16] & ((\address[28]~input_o ) # ((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & \inst4|q [16])))) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [16] & (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst4|q [16])))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datac(\inst4|q [16]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[16]~16 .lut_mask = 16'hEAC0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \inst4|generation_block[15].io0_ibuf (
	.i(PORTA[15]),
	.ibar(gnd),
	.o(\inst4|in_port [15]));
// synopsys translate_off
defparam \inst4|generation_block[15].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[15].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \inst4|q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[15]~16_combout ),
	.asdata(\inst4|in_port [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[15] .is_wysiwyg = "true";
defparam \inst4|q[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y32_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[15]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[15]~17 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[15]~17_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [15]) # ((\inst1|altsyncram_component|auto_generated|q_a [15] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (((\inst1|altsyncram_component|auto_generated|q_a [15] & \address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst4|q [15]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[15]~17 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[14]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \inst4|generation_block[14].io0_ibuf (
	.i(PORTA[14]),
	.ibar(gnd),
	.o(\inst4|in_port [14]));
// synopsys translate_off
defparam \inst4|generation_block[14].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[14].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y26_N3
dffeas \inst4|q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[14]~17_combout ),
	.asdata(\inst4|in_port [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[14] .is_wysiwyg = "true";
defparam \inst4|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[14]~18 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[14]~18_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [14]) # ((\inst1|altsyncram_component|auto_generated|q_a [14] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [14] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(\inst4|q [14]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[14]~18 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[13]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \inst4|generation_block[13].io0_ibuf (
	.i(PORTA[13]),
	.ibar(gnd),
	.o(\inst4|in_port [13]));
// synopsys translate_off
defparam \inst4|generation_block[13].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[13].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y30_N19
dffeas \inst4|q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[13]~18_combout ),
	.asdata(\inst4|in_port [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[13] .is_wysiwyg = "true";
defparam \inst4|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[13]~19 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[13]~19_combout  = (\address[28]~input_o  & ((\inst1|altsyncram_component|auto_generated|q_a [13]) # ((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & \inst4|q [13])))) # 
// (!\address[28]~input_o  & (((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & \inst4|q [13]))))

	.dataa(\address[28]~input_o ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datad(\inst4|q [13]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[13]~19 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[12]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cycloneive_lcell_comb \inst4|q[12]~feeder (
// Equation(s):
// \inst4|q[12]~feeder_combout  = \inst4|q[12]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[12]~19_combout ),
	.cin(gnd),
	.combout(\inst4|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[12]~feeder .lut_mask = 16'hFF00;
defparam \inst4|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \inst4|generation_block[12].io0_ibuf (
	.i(PORTA[12]),
	.ibar(gnd),
	.o(\inst4|in_port [12]));
// synopsys translate_off
defparam \inst4|generation_block[12].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[12].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y24_N13
dffeas \inst4|q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[12]~feeder_combout ),
	.asdata(\inst4|in_port [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[12] .is_wysiwyg = "true";
defparam \inst4|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[12]~20 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[12]~20_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [12]) # ((\inst1|altsyncram_component|auto_generated|q_a [12] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [12] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(\inst4|q [12]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[12]~20 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[11]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cycloneive_io_ibuf \inst4|generation_block[11].io0_ibuf (
	.i(PORTA[11]),
	.ibar(gnd),
	.o(\inst4|in_port [11]));
// synopsys translate_off
defparam \inst4|generation_block[11].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[11].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \inst4|q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[11]~20_combout ),
	.asdata(\inst4|in_port [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[11] .is_wysiwyg = "true";
defparam \inst4|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[11]~21 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[11]~21_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [11]) # ((\inst1|altsyncram_component|auto_generated|q_a [11] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [11] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\inst4|q [11]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[11]~21 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N1
cycloneive_io_ibuf \inst4|generation_block[10].io0_ibuf (
	.i(PORTA[10]),
	.ibar(gnd),
	.o(\inst4|in_port [10]));
// synopsys translate_off
defparam \inst4|generation_block[10].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[10].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y30_N11
dffeas \inst4|q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[10]~21_combout ),
	.asdata(\inst4|in_port [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[10] .is_wysiwyg = "true";
defparam \inst4|q[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[10]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[10]~22 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[10]~22_combout  = (\inst4|q [10] & ((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ) # ((\inst1|altsyncram_component|auto_generated|q_a [10] & \address[28]~input_o )))) # (!\inst4|q 
// [10] & (\inst1|altsyncram_component|auto_generated|q_a [10] & ((\address[28]~input_o ))))

	.dataa(\inst4|q [10]),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[10]~22 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[9]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \inst4|generation_block[9].io0_ibuf (
	.i(PORTA[9]),
	.ibar(gnd),
	.o(\inst4|in_port [9]));
// synopsys translate_off
defparam \inst4|generation_block[9].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[9].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y30_N25
dffeas \inst4|q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[9]~22_combout ),
	.asdata(\inst4|in_port [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[9] .is_wysiwyg = "true";
defparam \inst4|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[9]~23 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[9]~23_combout  = (\inst1|altsyncram_component|auto_generated|q_a [9] & ((\address[28]~input_o ) # ((\inst4|q [9] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [9] & (\inst4|q [9] & (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\inst4|q [9]),
	.datac(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[9]~23 .lut_mask = 16'hEAC0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[8]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \inst4|generation_block[8].io0_ibuf (
	.i(PORTA[8]),
	.ibar(gnd),
	.o(\inst4|in_port [8]));
// synopsys translate_off
defparam \inst4|generation_block[8].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[8].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y27_N13
dffeas \inst4|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[8]~23_combout ),
	.asdata(\inst4|in_port [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[8] .is_wysiwyg = "true";
defparam \inst4|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[8]~24 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[8]~24_combout  = (\inst1|altsyncram_component|auto_generated|q_a [8] & ((\address[28]~input_o ) # ((\inst4|q [8] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout )))) # 
// (!\inst1|altsyncram_component|auto_generated|q_a [8] & (((\inst4|q [8] & \inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ))))

	.dataa(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\address[28]~input_o ),
	.datac(\inst4|q [8]),
	.datad(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[8]~24 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \inst4|q[7]~feeder (
// Equation(s):
// \inst4|q[7]~feeder_combout  = \inst4|q[7]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|q[7]~24_combout ),
	.cin(gnd),
	.combout(\inst4|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|q[7]~feeder .lut_mask = 16'hFF00;
defparam \inst4|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \inst4|generation_block[7].io0_ibuf (
	.i(PORTA[7]),
	.ibar(gnd),
	.o(\inst4|in_port [7]));
// synopsys translate_off
defparam \inst4|generation_block[7].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[7].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \inst4|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[7]~feeder_combout ),
	.asdata(\inst4|in_port [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[7] .is_wysiwyg = "true";
defparam \inst4|q[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[7]~25 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[7]~25_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [7]) # ((\inst1|altsyncram_component|auto_generated|q_a [7] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (((\inst1|altsyncram_component|auto_generated|q_a [7] & \address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst4|q [7]),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[7]~25 .lut_mask = 16'hF888;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \inst4|generation_block[6].io0_ibuf (
	.i(PORTA[6]),
	.ibar(gnd),
	.o(\inst4|in_port [6]));
// synopsys translate_off
defparam \inst4|generation_block[6].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[6].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y27_N3
dffeas \inst4|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[6]~25_combout ),
	.asdata(\inst4|in_port [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[6] .is_wysiwyg = "true";
defparam \inst4|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[6]~26 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[6]~26_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [6]) # ((\inst1|altsyncram_component|auto_generated|q_a [6] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [6] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\inst4|q [6]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[6]~26 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \inst4|generation_block[5].io0_ibuf (
	.i(PORTA[5]),
	.ibar(gnd),
	.o(\inst4|in_port [5]));
// synopsys translate_off
defparam \inst4|generation_block[5].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[5].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \inst4|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[5]~26_combout ),
	.asdata(\inst4|in_port [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[5] .is_wysiwyg = "true";
defparam \inst4|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[5]~27 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[5]~27_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [5]) # ((\inst1|altsyncram_component|auto_generated|q_a [5] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [5] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\inst4|q [5]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[5]~27 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[4]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \inst4|generation_block[4].io0_ibuf (
	.i(PORTA[4]),
	.ibar(gnd),
	.o(\inst4|in_port [4]));
// synopsys translate_off
defparam \inst4|generation_block[4].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[4].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y27_N29
dffeas \inst4|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[4]~27_combout ),
	.asdata(\inst4|in_port [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[4] .is_wysiwyg = "true";
defparam \inst4|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[4]~28 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[4]~28_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [4]) # ((\inst1|altsyncram_component|auto_generated|q_a [4] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [4] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datac(\inst4|q [4]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[4]~28 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \inst4|generation_block[3].io0_ibuf (
	.i(PORTA[3]),
	.ibar(gnd),
	.o(\inst4|in_port [3]));
// synopsys translate_off
defparam \inst4|generation_block[3].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[3].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \inst4|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[3]~28_combout ),
	.asdata(\inst4|in_port [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[3] .is_wysiwyg = "true";
defparam \inst4|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[3]~29 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[3]~29_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [3]) # ((\inst1|altsyncram_component|auto_generated|q_a [3] & \address[28]~input_o )))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [3] & ((\address[28]~input_o ))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst4|q [3]),
	.datad(\address[28]~input_o ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[3]~29 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \inst4|generation_block[2].io0_ibuf (
	.i(PORTA[2]),
	.ibar(gnd),
	.o(\inst4|in_port [2]));
// synopsys translate_off
defparam \inst4|generation_block[2].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[2].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y27_N15
dffeas \inst4|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[2]~29_combout ),
	.asdata(\inst4|in_port [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[2] .is_wysiwyg = "true";
defparam \inst4|q[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[2]~30 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[2]~30_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [2]) # ((\address[28]~input_o  & \inst1|altsyncram_component|auto_generated|q_a [2])))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\address[28]~input_o  & ((\inst1|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\address[28]~input_o ),
	.datac(\inst4|q [2]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[2]~30 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \inst4|generation_block[1].io0_ibuf (
	.i(PORTA[1]),
	.ibar(gnd),
	.o(\inst4|in_port [1]));
// synopsys translate_off
defparam \inst4|generation_block[1].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[1].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y20_N11
dffeas \inst4|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[1]~30_combout ),
	.asdata(\inst4|in_port [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[1] .is_wysiwyg = "true";
defparam \inst4|q[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[1]~31 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[1]~31_combout  = (\inst4|q [1] & ((\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ) # ((\address[28]~input_o  & \inst1|altsyncram_component|auto_generated|q_a [1])))) # (!\inst4|q [1] 
// & (\address[28]~input_o  & (\inst1|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst4|q [1]),
	.datab(\address[28]~input_o ),
	.datac(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[1]~31 .lut_mask = 16'hEAC0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \inst4|generation_block[0].io0_ibuf (
	.i(PORTA[0]),
	.ibar(gnd),
	.o(\inst4|in_port [0]));
// synopsys translate_off
defparam \inst4|generation_block[0].io0_ibuf .bus_hold = "false";
defparam \inst4|generation_block[0].io0_ibuf .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y27_N1
dffeas \inst4|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst4|q[0]~31_combout ),
	.asdata(\inst4|in_port [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst4|Equal5~0_combout ),
	.ena(\inst4|q[31]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|q[0] .is_wysiwyg = "true";
defparam \inst4|q[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~input_o ),
	.portare(\rden~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\address[28]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o }),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:inst1|altsyncram:altsyncram_component|altsyncram_7kg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \inst10|LPM_MUX_component|auto_generated|result_node[0]~32 (
// Equation(s):
// \inst10|LPM_MUX_component|auto_generated|result_node[0]~32_combout  = (\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\inst4|q [0]) # ((\address[28]~input_o  & \inst1|altsyncram_component|auto_generated|q_a [0])))) # 
// (!\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (\address[28]~input_o  & ((\inst1|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\inst10|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\address[28]~input_o ),
	.datac(\inst4|q [0]),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst10|LPM_MUX_component|auto_generated|result_node[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~32 .lut_mask = 16'hECA0;
defparam \inst10|LPM_MUX_component|auto_generated|result_node[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \address[20]~input (
	.i(address[20]),
	.ibar(gnd),
	.o(\address[20]~input_o ));
// synopsys translate_off
defparam \address[20]~input .bus_hold = "false";
defparam \address[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \address[19]~input (
	.i(address[19]),
	.ibar(gnd),
	.o(\address[19]~input_o ));
// synopsys translate_off
defparam \address[19]~input .bus_hold = "false";
defparam \address[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \address[18]~input (
	.i(address[18]),
	.ibar(gnd),
	.o(\address[18]~input_o ));
// synopsys translate_off
defparam \address[18]~input .bus_hold = "false";
defparam \address[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \address[17]~input (
	.i(address[17]),
	.ibar(gnd),
	.o(\address[17]~input_o ));
// synopsys translate_off
defparam \address[17]~input .bus_hold = "false";
defparam \address[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \address[16]~input (
	.i(address[16]),
	.ibar(gnd),
	.o(\address[16]~input_o ));
// synopsys translate_off
defparam \address[16]~input .bus_hold = "false";
defparam \address[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \address[15]~input (
	.i(address[15]),
	.ibar(gnd),
	.o(\address[15]~input_o ));
// synopsys translate_off
defparam \address[15]~input .bus_hold = "false";
defparam \address[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \address[14]~input (
	.i(address[14]),
	.ibar(gnd),
	.o(\address[14]~input_o ));
// synopsys translate_off
defparam \address[14]~input .bus_hold = "false";
defparam \address[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \address[13]~input (
	.i(address[13]),
	.ibar(gnd),
	.o(\address[13]~input_o ));
// synopsys translate_off
defparam \address[13]~input .bus_hold = "false";
defparam \address[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

assign q[31] = \q[31]~output_o ;

assign q[30] = \q[30]~output_o ;

assign q[29] = \q[29]~output_o ;

assign q[28] = \q[28]~output_o ;

assign q[27] = \q[27]~output_o ;

assign q[26] = \q[26]~output_o ;

assign q[25] = \q[25]~output_o ;

assign q[24] = \q[24]~output_o ;

assign q[23] = \q[23]~output_o ;

assign q[22] = \q[22]~output_o ;

assign q[21] = \q[21]~output_o ;

assign q[20] = \q[20]~output_o ;

assign q[19] = \q[19]~output_o ;

assign q[18] = \q[18]~output_o ;

assign q[17] = \q[17]~output_o ;

assign q[16] = \q[16]~output_o ;

assign q[15] = \q[15]~output_o ;

assign q[14] = \q[14]~output_o ;

assign q[13] = \q[13]~output_o ;

assign q[12] = \q[12]~output_o ;

assign q[11] = \q[11]~output_o ;

assign q[10] = \q[10]~output_o ;

assign q[9] = \q[9]~output_o ;

assign q[8] = \q[8]~output_o ;

assign q[7] = \q[7]~output_o ;

assign q[6] = \q[6]~output_o ;

assign q[5] = \q[5]~output_o ;

assign q[4] = \q[4]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[0] = \q[0]~output_o ;

assign PORTA[31] = \inst4|generation_block[31].io0~o ;

assign PORTA[30] = \inst4|generation_block[30].io0~o ;

assign PORTA[29] = \inst4|generation_block[29].io0~o ;

assign PORTA[28] = \inst4|generation_block[28].io0~o ;

assign PORTA[27] = \inst4|generation_block[27].io0~o ;

assign PORTA[26] = \inst4|generation_block[26].io0~o ;

assign PORTA[25] = \inst4|generation_block[25].io0~o ;

assign PORTA[24] = \inst4|generation_block[24].io0~o ;

assign PORTA[23] = \inst4|generation_block[23].io0~o ;

assign PORTA[22] = \inst4|generation_block[22].io0~o ;

assign PORTA[21] = \inst4|generation_block[21].io0~o ;

assign PORTA[20] = \inst4|generation_block[20].io0~o ;

assign PORTA[19] = \inst4|generation_block[19].io0~o ;

assign PORTA[18] = \inst4|generation_block[18].io0~o ;

assign PORTA[17] = \inst4|generation_block[17].io0~o ;

assign PORTA[16] = \inst4|generation_block[16].io0~o ;

assign PORTA[15] = \inst4|generation_block[15].io0~o ;

assign PORTA[14] = \inst4|generation_block[14].io0~o ;

assign PORTA[13] = \inst4|generation_block[13].io0~o ;

assign PORTA[12] = \inst4|generation_block[12].io0~o ;

assign PORTA[11] = \inst4|generation_block[11].io0~o ;

assign PORTA[10] = \inst4|generation_block[10].io0~o ;

assign PORTA[9] = \inst4|generation_block[9].io0~o ;

assign PORTA[8] = \inst4|generation_block[8].io0~o ;

assign PORTA[7] = \inst4|generation_block[7].io0~o ;

assign PORTA[6] = \inst4|generation_block[6].io0~o ;

assign PORTA[5] = \inst4|generation_block[5].io0~o ;

assign PORTA[4] = \inst4|generation_block[4].io0~o ;

assign PORTA[3] = \inst4|generation_block[3].io0~o ;

assign PORTA[2] = \inst4|generation_block[2].io0~o ;

assign PORTA[1] = \inst4|generation_block[1].io0~o ;

assign PORTA[0] = \inst4|generation_block[0].io0~o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
