----------------------------------------------------------------------------------
-- University: TUCN 
-- Student: ldpalcu
-- 
-- Create Date: 04/10/2018 06:35:17 PM
-- Design Name: 
-- Module Name: neural_net - Behavioral
-- Project Name: Neural Network
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- The aim of this project is to implement a neural network in hardware.
-- This file represents the main components of this project.
-- Dependencies: 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity neural_net is
    Port ( Clk : in STD_LOGIC);
end neural_net;

architecture Behavioral of neural_net is

begin


end Behavioral;
