// Seed: 2037194454
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32;
  always @(negedge id_4) begin
    id_22 <= 1;
  end
  assign id_27 = id_14 ? {1{1}} : id_21 ? id_19 : id_7;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    input  wor  id_5,
    input  tri1 id_6,
    input  wor  id_7,
    input  wor  id_8,
    output wire id_9,
    input  wor  id_10,
    input  wire id_11
    , id_13
);
  wire id_14;
  module_0(
      id_9, id_10, id_6
  );
endmodule
