============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  06:19:47 pm
  Module:                 mux_sel
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                      Leakage   Internal  
      Gate       Instances   Area   Power (uW) Power (uW)     Library    
-------------------------------------------------------------------------
HS65_LS_AND2X4          24   62.400      0.054      1.788    CORE65LPSVT 
HS65_LS_MUX21X4         96  399.360      0.455     17.131    CORE65LPSVT 
-------------------------------------------------------------------------
total                  120  461.760      0.509     18.919                


                                          Leakage  Leakage  Internal  Internal 
     Type      Instances   Area  Area % Power (uW) Power % Power (uW)  Power % 
-------------------------------------------------------------------------------
logic                120 461.760  100.0      0.509   100.0     18.919    100.0 
physical_cells         0   0.000    0.0      0.000     0.0      0.000      0.0 
-------------------------------------------------------------------------------
total                120 461.760  100.0      0.509   100.0     18.919    100.0 

