
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000182  00800200  00001c66  00001cfa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c66  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002c  00800382  00800382  00001e7c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e7c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000360  00000000  00000000  00001ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000027c7  00000000  00000000  00002238  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012f8  00000000  00000000  000049ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000365f  00000000  00000000  00005cf7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000858  00000000  00000000  00009358  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00012dd6  00000000  00000000  00009bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000015f3  00000000  00000000  0001c986  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000288  00000000  00000000  0001df79  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005091  00000000  00000000  0001e201  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	09 c1       	rjmp	.+530    	; 0x22c <__vector_6>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	c3 c1       	rjmp	.+902    	; 0x3dc <__vector_21>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	7d c6       	rjmp	.+3322   	; 0xd98 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e7 06       	cpc	r14, r23
      e6:	39 07       	cpc	r19, r25
      e8:	39 07       	cpc	r19, r25
      ea:	39 07       	cpc	r19, r25
      ec:	39 07       	cpc	r19, r25
      ee:	39 07       	cpc	r19, r25
      f0:	39 07       	cpc	r19, r25
      f2:	39 07       	cpc	r19, r25
      f4:	e7 06       	cpc	r14, r23
      f6:	39 07       	cpc	r19, r25
      f8:	39 07       	cpc	r19, r25
      fa:	39 07       	cpc	r19, r25
      fc:	39 07       	cpc	r19, r25
      fe:	39 07       	cpc	r19, r25
     100:	39 07       	cpc	r19, r25
     102:	39 07       	cpc	r19, r25
     104:	e9 06       	cpc	r14, r25
     106:	39 07       	cpc	r19, r25
     108:	39 07       	cpc	r19, r25
     10a:	39 07       	cpc	r19, r25
     10c:	39 07       	cpc	r19, r25
     10e:	39 07       	cpc	r19, r25
     110:	39 07       	cpc	r19, r25
     112:	39 07       	cpc	r19, r25
     114:	39 07       	cpc	r19, r25
     116:	39 07       	cpc	r19, r25
     118:	39 07       	cpc	r19, r25
     11a:	39 07       	cpc	r19, r25
     11c:	39 07       	cpc	r19, r25
     11e:	39 07       	cpc	r19, r25
     120:	39 07       	cpc	r19, r25
     122:	39 07       	cpc	r19, r25
     124:	e9 06       	cpc	r14, r25
     126:	39 07       	cpc	r19, r25
     128:	39 07       	cpc	r19, r25
     12a:	39 07       	cpc	r19, r25
     12c:	39 07       	cpc	r19, r25
     12e:	39 07       	cpc	r19, r25
     130:	39 07       	cpc	r19, r25
     132:	39 07       	cpc	r19, r25
     134:	39 07       	cpc	r19, r25
     136:	39 07       	cpc	r19, r25
     138:	39 07       	cpc	r19, r25
     13a:	39 07       	cpc	r19, r25
     13c:	39 07       	cpc	r19, r25
     13e:	39 07       	cpc	r19, r25
     140:	39 07       	cpc	r19, r25
     142:	39 07       	cpc	r19, r25
     144:	35 07       	cpc	r19, r21
     146:	39 07       	cpc	r19, r25
     148:	39 07       	cpc	r19, r25
     14a:	39 07       	cpc	r19, r25
     14c:	39 07       	cpc	r19, r25
     14e:	39 07       	cpc	r19, r25
     150:	39 07       	cpc	r19, r25
     152:	39 07       	cpc	r19, r25
     154:	12 07       	cpc	r17, r18
     156:	39 07       	cpc	r19, r25
     158:	39 07       	cpc	r19, r25
     15a:	39 07       	cpc	r19, r25
     15c:	39 07       	cpc	r19, r25
     15e:	39 07       	cpc	r19, r25
     160:	39 07       	cpc	r19, r25
     162:	39 07       	cpc	r19, r25
     164:	39 07       	cpc	r19, r25
     166:	39 07       	cpc	r19, r25
     168:	39 07       	cpc	r19, r25
     16a:	39 07       	cpc	r19, r25
     16c:	39 07       	cpc	r19, r25
     16e:	39 07       	cpc	r19, r25
     170:	39 07       	cpc	r19, r25
     172:	39 07       	cpc	r19, r25
     174:	06 07       	cpc	r16, r22
     176:	39 07       	cpc	r19, r25
     178:	39 07       	cpc	r19, r25
     17a:	39 07       	cpc	r19, r25
     17c:	39 07       	cpc	r19, r25
     17e:	39 07       	cpc	r19, r25
     180:	39 07       	cpc	r19, r25
     182:	39 07       	cpc	r19, r25
     184:	24 07       	cpc	r18, r20

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 e6       	ldi	r30, 0x66	; 102
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 38       	cpi	r26, 0x82	; 130
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a2 e8       	ldi	r26, 0x82	; 130
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ae 3a       	cpi	r26, 0xAE	; 174
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	9b d6       	rcall	.+3382   	; 0xef8 <main>
     1c2:	0c 94 31 0e 	jmp	0x1c62	; 0x1c62 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#include "defines.h"
#include "ADC.h"


void ADC_init(void){
	set_bit(ADCSRA, ADEN); //Enables the ADC
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
	//Use a prescaler to determine the frequency of successive approximation (ADPS bit in ADCSRA) (we used 128)
	set_bit(ADCSRA, ADPS2);
     1d2:	80 81       	ld	r24, Z
     1d4:	84 60       	ori	r24, 0x04	; 4
     1d6:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);	
     1d8:	80 81       	ld	r24, Z
     1da:	82 60       	ori	r24, 0x02	; 2
     1dc:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);					
     1de:	80 81       	ld	r24, Z
     1e0:	81 60       	ori	r24, 0x01	; 1
     1e2:	80 83       	st	Z, r24
	set_bit(ADMUX, REFS0); //Voltage reference: AVCC with external capacitor at AREF pin (Table 26-3)
     1e4:	ec e7       	ldi	r30, 0x7C	; 124
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <CAN_int_vect>:
	}
	MCP2515_bit_modify(MCP_CANCTRL,0xE0, 0x00);
	
	printf("ERROR FLAGS: %x\n", MCP2515_read(MCP_EFLG));
	
}
     1f0:	cf 93       	push	r28
     1f2:	8c e2       	ldi	r24, 0x2C	; 44
     1f4:	65 d1       	rcall	.+714    	; 0x4c0 <MCP2515_read>
     1f6:	c8 2f       	mov	r28, r24
     1f8:	80 ff       	sbrs	r24, 0
     1fa:	0a c0       	rjmp	.+20     	; 0x210 <CAN_int_vect+0x20>
     1fc:	40 e0       	ldi	r20, 0x00	; 0
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8c e2       	ldi	r24, 0x2C	; 44
     202:	6b d1       	rcall	.+726    	; 0x4da <MCP2515_bit_modify>
     204:	21 e0       	ldi	r18, 0x01	; 1
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	30 93 85 03 	sts	0x0385, r19
     20c:	20 93 84 03 	sts	0x0384, r18
     210:	c1 ff       	sbrs	r28, 1
     212:	0a c0       	rjmp	.+20     	; 0x228 <CAN_int_vect+0x38>
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	62 e0       	ldi	r22, 0x02	; 2
     218:	8c e2       	ldi	r24, 0x2C	; 44
     21a:	5f d1       	rcall	.+702    	; 0x4da <MCP2515_bit_modify>
     21c:	81 e0       	ldi	r24, 0x01	; 1
     21e:	90 e0       	ldi	r25, 0x00	; 0
     220:	90 93 83 03 	sts	0x0383, r25
     224:	80 93 82 03 	sts	0x0382, r24
     228:	cf 91       	pop	r28
     22a:	08 95       	ret

0000022c <__vector_6>:
     22c:	1f 92       	push	r1
     22e:	0f 92       	push	r0
     230:	0f b6       	in	r0, 0x3f	; 63
     232:	0f 92       	push	r0
     234:	11 24       	eor	r1, r1
     236:	0b b6       	in	r0, 0x3b	; 59
     238:	0f 92       	push	r0
     23a:	2f 93       	push	r18
     23c:	3f 93       	push	r19
     23e:	4f 93       	push	r20
     240:	5f 93       	push	r21
     242:	6f 93       	push	r22
     244:	7f 93       	push	r23
     246:	8f 93       	push	r24
     248:	9f 93       	push	r25
     24a:	af 93       	push	r26
     24c:	bf 93       	push	r27
     24e:	ef 93       	push	r30
     250:	ff 93       	push	r31
     252:	ce df       	rcall	.-100    	; 0x1f0 <CAN_int_vect>
     254:	ff 91       	pop	r31
     256:	ef 91       	pop	r30
     258:	bf 91       	pop	r27
     25a:	af 91       	pop	r26
     25c:	9f 91       	pop	r25
     25e:	8f 91       	pop	r24
     260:	7f 91       	pop	r23
     262:	6f 91       	pop	r22
     264:	5f 91       	pop	r21
     266:	4f 91       	pop	r20
     268:	3f 91       	pop	r19
     26a:	2f 91       	pop	r18
     26c:	0f 90       	pop	r0
     26e:	0b be       	out	0x3b, r0	; 59
     270:	0f 90       	pop	r0
     272:	0f be       	out	0x3f, r0	; 63
     274:	0f 90       	pop	r0
     276:	1f 90       	pop	r1
     278:	18 95       	reti

0000027a <CAN_init>:
     27a:	ed 98       	cbi	0x1d, 5	; 29
     27c:	ea e6       	ldi	r30, 0x6A	; 106
     27e:	f0 e0       	ldi	r31, 0x00	; 0
     280:	80 81       	ld	r24, Z
     282:	87 7f       	andi	r24, 0xF7	; 247
     284:	80 83       	st	Z, r24
     286:	80 81       	ld	r24, Z
     288:	8b 7f       	andi	r24, 0xFB	; 251
     28a:	80 83       	st	Z, r24
     28c:	ed 9a       	sbi	0x1d, 5	; 29
     28e:	3e d1       	rcall	.+636    	; 0x50c <MCP2515_init>
     290:	4f ef       	ldi	r20, 0xFF	; 255
     292:	64 e6       	ldi	r22, 0x64	; 100
     294:	80 e6       	ldi	r24, 0x60	; 96
     296:	21 d1       	rcall	.+578    	; 0x4da <MCP2515_bit_modify>
     298:	4f ef       	ldi	r20, 0xFF	; 255
     29a:	60 e6       	ldi	r22, 0x60	; 96
     29c:	80 e7       	ldi	r24, 0x70	; 112
     29e:	1d d1       	rcall	.+570    	; 0x4da <MCP2515_bit_modify>
     2a0:	43 e0       	ldi	r20, 0x03	; 3
     2a2:	63 e0       	ldi	r22, 0x03	; 3
     2a4:	8b e2       	ldi	r24, 0x2B	; 43
     2a6:	19 d1       	rcall	.+562    	; 0x4da <MCP2515_bit_modify>
     2a8:	40 e0       	ldi	r20, 0x00	; 0
     2aa:	60 ee       	ldi	r22, 0xE0	; 224
     2ac:	8f e0       	ldi	r24, 0x0F	; 15
     2ae:	15 c1       	rjmp	.+554    	; 0x4da <MCP2515_bit_modify>
     2b0:	08 95       	ret

000002b2 <CAN_data_receive>:
     2b2:	df 92       	push	r13
     2b4:	ef 92       	push	r14
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	8c 01       	movw	r16, r24
     2c2:	f8 94       	cli
     2c4:	80 91 84 03 	lds	r24, 0x0384
     2c8:	90 91 85 03 	lds	r25, 0x0385
     2cc:	89 2b       	or	r24, r25
     2ce:	39 f0       	breq	.+14     	; 0x2de <CAN_data_receive+0x2c>
     2d0:	10 92 85 03 	sts	0x0385, r1
     2d4:	10 92 84 03 	sts	0x0384, r1
     2d8:	c0 e0       	ldi	r28, 0x00	; 0
     2da:	d0 e0       	ldi	r29, 0x00	; 0
     2dc:	11 c0       	rjmp	.+34     	; 0x300 <CAN_data_receive+0x4e>
     2de:	80 91 82 03 	lds	r24, 0x0382
     2e2:	90 91 83 03 	lds	r25, 0x0383
     2e6:	89 2b       	or	r24, r25
     2e8:	39 f0       	breq	.+14     	; 0x2f8 <CAN_data_receive+0x46>
     2ea:	10 92 83 03 	sts	0x0383, r1
     2ee:	10 92 82 03 	sts	0x0382, r1
     2f2:	c1 e0       	ldi	r28, 0x01	; 1
     2f4:	d0 e0       	ldi	r29, 0x00	; 0
     2f6:	04 c0       	rjmp	.+8      	; 0x300 <CAN_data_receive+0x4e>
     2f8:	f8 01       	movw	r30, r16
     2fa:	12 82       	std	Z+2, r1	; 0x02
     2fc:	78 94       	sei
     2fe:	3e c0       	rjmp	.+124    	; 0x37c <CAN_data_receive+0xca>
     300:	fc 2e       	mov	r15, r28
     302:	ff 0c       	add	r15, r15
     304:	ff 0c       	add	r15, r15
     306:	ff 0c       	add	r15, r15
     308:	ff 0c       	add	r15, r15
     30a:	81 e6       	ldi	r24, 0x61	; 97
     30c:	8f 0d       	add	r24, r15
     30e:	d8 d0       	rcall	.+432    	; 0x4c0 <MCP2515_read>
     310:	e8 2e       	mov	r14, r24
     312:	82 e6       	ldi	r24, 0x62	; 98
     314:	8f 0d       	add	r24, r15
     316:	d4 d0       	rcall	.+424    	; 0x4c0 <MCP2515_read>
     318:	2e 2d       	mov	r18, r14
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	22 0f       	add	r18, r18
     31e:	33 1f       	adc	r19, r19
     320:	22 0f       	add	r18, r18
     322:	33 1f       	adc	r19, r19
     324:	22 0f       	add	r18, r18
     326:	33 1f       	adc	r19, r19
     328:	82 95       	swap	r24
     32a:	86 95       	lsr	r24
     32c:	87 70       	andi	r24, 0x07	; 7
     32e:	28 0f       	add	r18, r24
     330:	31 1d       	adc	r19, r1
     332:	f8 01       	movw	r30, r16
     334:	31 83       	std	Z+1, r19	; 0x01
     336:	20 83       	st	Z, r18
     338:	85 e6       	ldi	r24, 0x65	; 101
     33a:	8f 0d       	add	r24, r15
     33c:	c1 d0       	rcall	.+386    	; 0x4c0 <MCP2515_read>
     33e:	87 70       	andi	r24, 0x07	; 7
     340:	f8 01       	movw	r30, r16
     342:	82 83       	std	Z+2, r24	; 0x02
     344:	88 23       	and	r24, r24
     346:	c9 f0       	breq	.+50     	; 0x37a <CAN_data_receive+0xc8>
     348:	7e 01       	movw	r14, r28
     34a:	ee 0c       	add	r14, r14
     34c:	ff 1c       	adc	r15, r15
     34e:	ee 0c       	add	r14, r14
     350:	ff 1c       	adc	r15, r15
     352:	ee 0c       	add	r14, r14
     354:	ff 1c       	adc	r15, r15
     356:	ee 0c       	add	r14, r14
     358:	ff 1c       	adc	r15, r15
     35a:	d1 2c       	mov	r13, r1
     35c:	cd 2d       	mov	r28, r13
     35e:	d0 e0       	ldi	r29, 0x00	; 0
     360:	ce 01       	movw	r24, r28
     362:	8a 59       	subi	r24, 0x9A	; 154
     364:	9f 4f       	sbci	r25, 0xFF	; 255
     366:	8e 0d       	add	r24, r14
     368:	ab d0       	rcall	.+342    	; 0x4c0 <MCP2515_read>
     36a:	c0 0f       	add	r28, r16
     36c:	d1 1f       	adc	r29, r17
     36e:	8b 83       	std	Y+3, r24	; 0x03
     370:	d3 94       	inc	r13
     372:	f8 01       	movw	r30, r16
     374:	82 81       	ldd	r24, Z+2	; 0x02
     376:	d8 16       	cp	r13, r24
     378:	88 f3       	brcs	.-30     	; 0x35c <CAN_data_receive+0xaa>
     37a:	78 94       	sei
     37c:	df 91       	pop	r29
     37e:	cf 91       	pop	r28
     380:	1f 91       	pop	r17
     382:	0f 91       	pop	r16
     384:	ff 90       	pop	r15
     386:	ef 90       	pop	r14
     388:	df 90       	pop	r13
     38a:	08 95       	ret

0000038c <receive_control_inputs>:

can_message receive_control_inputs(void){
     38c:	0f 93       	push	r16
     38e:	1f 93       	push	r17
     390:	cf 93       	push	r28
     392:	df 93       	push	r29
     394:	cd b7       	in	r28, 0x3d	; 61
     396:	de b7       	in	r29, 0x3e	; 62
     398:	2b 97       	sbiw	r28, 0x0b	; 11
     39a:	0f b6       	in	r0, 0x3f	; 63
     39c:	f8 94       	cli
     39e:	de bf       	out	0x3e, r29	; 62
     3a0:	0f be       	out	0x3f, r0	; 63
     3a2:	cd bf       	out	0x3d, r28	; 61
     3a4:	8c 01       	movw	r16, r24
	can_message msg;
	msg.length = 0;
     3a6:	1b 82       	std	Y+3, r1	; 0x03
	
	while (!msg.length) {
		CAN_data_receive(&msg);
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	82 df       	rcall	.-252    	; 0x2b2 <CAN_data_receive>

can_message receive_control_inputs(void){
	can_message msg;
	msg.length = 0;
	
	while (!msg.length) {
     3ae:	8b 81       	ldd	r24, Y+3	; 0x03
     3b0:	88 23       	and	r24, r24
     3b2:	d1 f3       	breq	.-12     	; 0x3a8 <receive_control_inputs+0x1c>
		CAN_data_receive(&msg);
	}
	return msg;
     3b4:	8b e0       	ldi	r24, 0x0B	; 11
     3b6:	fe 01       	movw	r30, r28
     3b8:	31 96       	adiw	r30, 0x01	; 1
     3ba:	d8 01       	movw	r26, r16
     3bc:	01 90       	ld	r0, Z+
     3be:	0d 92       	st	X+, r0
     3c0:	8a 95       	dec	r24
     3c2:	e1 f7       	brne	.-8      	; 0x3bc <receive_control_inputs+0x30>
     3c4:	c8 01       	movw	r24, r16
     3c6:	2b 96       	adiw	r28, 0x0b	; 11
     3c8:	0f b6       	in	r0, 0x3f	; 63
     3ca:	f8 94       	cli
     3cc:	de bf       	out	0x3e, r29	; 62
     3ce:	0f be       	out	0x3f, r0	; 63
     3d0:	cd bf       	out	0x3d, r28	; 61
     3d2:	df 91       	pop	r29
     3d4:	cf 91       	pop	r28
     3d6:	1f 91       	pop	r17
     3d8:	0f 91       	pop	r16
     3da:	08 95       	ret

000003dc <__vector_21>:

volatile int timer_flag;


// Set the timer_flag when the timer has counted to OCR0A
ISR(TIMER0_COMPA_vect){
     3dc:	1f 92       	push	r1
     3de:	0f 92       	push	r0
     3e0:	0f b6       	in	r0, 0x3f	; 63
     3e2:	0f 92       	push	r0
     3e4:	11 24       	eor	r1, r1
     3e6:	8f 93       	push	r24
     3e8:	9f 93       	push	r25
	timer_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	90 e0       	ldi	r25, 0x00	; 0
     3ee:	90 93 93 03 	sts	0x0393, r25
     3f2:	80 93 92 03 	sts	0x0392, r24
}
     3f6:	9f 91       	pop	r25
     3f8:	8f 91       	pop	r24
     3fa:	0f 90       	pop	r0
     3fc:	0f be       	out	0x3f, r0	; 63
     3fe:	0f 90       	pop	r0
     400:	1f 90       	pop	r1
     402:	18 95       	reti

00000404 <CONTROL_init>:


// Initializes timer
void CONTROL_init(void) {
	// CTC mode (count until you reach a target clock count, then the interrupt is activated) [Table 16-8]
	set_bit(TCCR0A, WGM01);
     404:	84 b5       	in	r24, 0x24	; 36
     406:	82 60       	ori	r24, 0x02	; 2
     408:	84 bd       	out	0x24, r24	; 36
		
	// Prescaler 1024 [Table 16-9]
	set_bit(TCCR0B, CS00);
     40a:	85 b5       	in	r24, 0x25	; 37
     40c:	81 60       	ori	r24, 0x01	; 1
     40e:	85 bd       	out	0x25, r24	; 37
	set_bit(TCCR0B, CS02);
     410:	85 b5       	in	r24, 0x25	; 37
     412:	84 60       	ori	r24, 0x04	; 4
     414:	85 bd       	out	0x25, r24	; 37
		
	// 66.67 Hz timer, assuming 16MHz clock.
	OCR0A = 234;
     416:	8a ee       	ldi	r24, 0xEA	; 234
     418:	87 bd       	out	0x27, r24	; 39
		
	// Make sure the counter resets upon reaching its target (OCR0A). Enables interrupts [16.9.6]
	set_bit(TIMSK0, OCIE0A);
     41a:	ee e6       	ldi	r30, 0x6E	; 110
     41c:	f0 e0       	ldi	r31, 0x00	; 0
     41e:	80 81       	ld	r24, Z
     420:	82 60       	ori	r24, 0x02	; 2
     422:	80 83       	st	Z, r24
     424:	08 95       	ret

00000426 <CONTROL_run>:
}


void CONTROL_run(control control_type) {
     426:	cf 93       	push	r28
     428:	df 93       	push	r29
     42a:	cd b7       	in	r28, 0x3d	; 61
     42c:	de b7       	in	r29, 0x3e	; 62
     42e:	2b 97       	sbiw	r28, 0x0b	; 11
     430:	0f b6       	in	r0, 0x3f	; 63
     432:	f8 94       	cli
     434:	de bf       	out	0x3e, r29	; 62
     436:	0f be       	out	0x3f, r0	; 63
     438:	cd bf       	out	0x3d, r28	; 61
     43a:	18 2f       	mov	r17, r24
	while(1) {
		can_message control_inputs = receive_control_inputs();
     43c:	ce 01       	movw	r24, r28
     43e:	01 96       	adiw	r24, 0x01	; 1
     440:	a5 df       	rcall	.-182    	; 0x38c <receive_control_inputs>
		int8_t velocity_reference = control_inputs.data[JOYSTICK_X];
     442:	8c 81       	ldd	r24, Y+4	; 0x04
		uint8_t slider_left = control_inputs.data[SLIDER_LEFT];
		uint8_t slider_right = control_inputs.data[SLIDER_RIGHT];
		
		
		if (timer_flag) {
     444:	20 91 92 03 	lds	r18, 0x0392
     448:	30 91 93 03 	lds	r19, 0x0393
     44c:	23 2b       	or	r18, r19
     44e:	b1 f3       	breq	.-20     	; 0x43c <CONTROL_run+0x16>
			timer_flag = 0;
     450:	10 92 93 03 	sts	0x0393, r1
     454:	10 92 92 03 	sts	0x0392, r1
			switch (control_type) {
     458:	11 23       	and	r17, r17
     45a:	19 f0       	breq	.+6      	; 0x462 <CONTROL_run+0x3c>
     45c:	11 30       	cpi	r17, 0x01	; 1
     45e:	31 f0       	breq	.+12     	; 0x46c <CONTROL_run+0x46>
     460:	ed cf       	rjmp	.-38     	; 0x43c <CONTROL_run+0x16>
				case OPEN_LOOP: 
				motor_set_velocity(velocity_reference); 
     462:	99 27       	eor	r25, r25
     464:	87 fd       	sbrc	r24, 7
     466:	90 95       	com	r25
     468:	7d d0       	rcall	.+250    	; 0x564 <motor_set_velocity>
				break;
     46a:	e8 cf       	rjmp	.-48     	; 0x43c <CONTROL_run+0x16>
				
				case CLOSED_LOOP: 
				PI_control(velocity_reference);
     46c:	68 2f       	mov	r22, r24
     46e:	77 27       	eor	r23, r23
     470:	67 fd       	sbrc	r22, 7
     472:	70 95       	com	r23
     474:	87 2f       	mov	r24, r23
     476:	97 2f       	mov	r25, r23
     478:	4c d6       	rcall	.+3224   	; 0x1112 <__floatsisf>
     47a:	1f d3       	rcall	.+1598   	; 0xaba <PI_control>
			}
		}
	}
     47c:	df cf       	rjmp	.-66     	; 0x43c <CONTROL_run+0x16>

0000047e <IR_init>:

#define DISRUPTION_THRESHOLD 10
#define MOVING_AVERAGE_SIZE 4

void IR_init(void) {
	ADC_init();
     47e:	a4 ce       	rjmp	.-696    	; 0x1c8 <ADC_init>
     480:	08 95       	ret

00000482 <MAX520_init>:


uint8_t max520_address = 0x00;


void MAX520_init(uint8_t three_bit_adress){
     482:	cf 93       	push	r28
     484:	c8 2f       	mov	r28, r24
	TWI_Master_Initialise(); //Initialize TWI for transferring
     486:	5c d4       	rcall	.+2232   	; 0xd40 <TWI_Master_Initialise>
	sei();
     488:	78 94       	sei
	max520_address = MAX520_ADDRESS_BASE + (three_bit_adress << 1); //Set the correct address for the TWI bus
     48a:	cc 0f       	add	r28, r28
     48c:	c0 5b       	subi	r28, 0xB0	; 176
     48e:	c0 93 86 03 	sts	0x0386, r28
}
     492:	cf 91       	pop	r28
     494:	08 95       	ret

00000496 <MAX520_send>:


// Channel must be between 0 and 3 (DAC0 - DAC3)
void MAX520_send(uint8_t channel, uint8_t data){
     496:	cf 93       	push	r28
     498:	df 93       	push	r29
     49a:	00 d0       	rcall	.+0      	; 0x49c <MAX520_send+0x6>
     49c:	cd b7       	in	r28, 0x3d	; 61
     49e:	de b7       	in	r29, 0x3e	; 62
	//Message has the following format {address, command, output}
	uint8_t message[MAX520_MESSAGE_SIZE] = {
     4a0:	90 91 86 03 	lds	r25, 0x0386
     4a4:	99 83       	std	Y+1, r25	; 0x01
     4a6:	88 0f       	add	r24, r24
     4a8:	8a 83       	std	Y+2, r24	; 0x02
     4aa:	6b 83       	std	Y+3, r22	; 0x03
		0x00 + (channel << 1), 
		data
	};
	
	//Send the data over TWI
	TWI_Start_Transceiver_With_Data(message, MAX520_MESSAGE_SIZE);	
     4ac:	63 e0       	ldi	r22, 0x03	; 3
     4ae:	ce 01       	movw	r24, r28
     4b0:	01 96       	adiw	r24, 0x01	; 1
     4b2:	50 d4       	rcall	.+2208   	; 0xd54 <TWI_Start_Transceiver_With_Data>
     4b4:	0f 90       	pop	r0
     4b6:	0f 90       	pop	r0
     4b8:	0f 90       	pop	r0
     4ba:	df 91       	pop	r29
     4bc:	cf 91       	pop	r28
     4be:	08 95       	ret

000004c0 <MCP2515_read>:
//Buffer states: three bit, setting a 1 on the buffer initiates transmitting from it 
void MCP2515_request_to_send(uint8_t buffer_states) {
	SPI_select();
	SPI_send(RTS_BASE+buffer_states);
	SPI_deselect();
}
     4c0:	cf 93       	push	r28
     4c2:	c8 2f       	mov	r28, r24
     4c4:	e8 d3       	rcall	.+2000   	; 0xc96 <SPI_select>
     4c6:	83 e0       	ldi	r24, 0x03	; 3
     4c8:	da d3       	rcall	.+1972   	; 0xc7e <SPI_send>
     4ca:	8c 2f       	mov	r24, r28
     4cc:	d8 d3       	rcall	.+1968   	; 0xc7e <SPI_send>
     4ce:	dc d3       	rcall	.+1976   	; 0xc88 <SPI_read>
     4d0:	c8 2f       	mov	r28, r24
     4d2:	e3 d3       	rcall	.+1990   	; 0xc9a <SPI_deselect>
     4d4:	8c 2f       	mov	r24, r28
     4d6:	cf 91       	pop	r28
     4d8:	08 95       	ret

000004da <MCP2515_bit_modify>:

//puts new_data in the selected reg_adress. the function assumes that you are allowed to change every bit in the register
void MCP2515_bit_modify(uint8_t reg_address, uint8_t masked_bits, uint8_t new_data) {
     4da:	1f 93       	push	r17
     4dc:	cf 93       	push	r28
     4de:	df 93       	push	r29
     4e0:	18 2f       	mov	r17, r24
     4e2:	d6 2f       	mov	r29, r22
     4e4:	c4 2f       	mov	r28, r20
	SPI_select();
     4e6:	d7 d3       	rcall	.+1966   	; 0xc96 <SPI_select>
	SPI_send(BIT_MODIFY);
     4e8:	85 e0       	ldi	r24, 0x05	; 5
     4ea:	c9 d3       	rcall	.+1938   	; 0xc7e <SPI_send>
	SPI_send(reg_address);
     4ec:	81 2f       	mov	r24, r17
     4ee:	c7 d3       	rcall	.+1934   	; 0xc7e <SPI_send>
	SPI_send(masked_bits);
     4f0:	8d 2f       	mov	r24, r29
     4f2:	c5 d3       	rcall	.+1930   	; 0xc7e <SPI_send>
	SPI_send(new_data);
     4f4:	8c 2f       	mov	r24, r28
     4f6:	c3 d3       	rcall	.+1926   	; 0xc7e <SPI_send>
	SPI_deselect();
     4f8:	d0 d3       	rcall	.+1952   	; 0xc9a <SPI_deselect>
}
     4fa:	df 91       	pop	r29
     4fc:	cf 91       	pop	r28
     4fe:	1f 91       	pop	r17
     500:	08 95       	ret

00000502 <MCP2515_reset>:

void MCP2515_reset(void) {
	SPI_select();
     502:	c9 d3       	rcall	.+1938   	; 0xc96 <SPI_select>
	SPI_send(RESET);
     504:	80 ec       	ldi	r24, 0xC0	; 192
     506:	bb d3       	rcall	.+1910   	; 0xc7e <SPI_send>
	SPI_deselect();
     508:	c8 c3       	rjmp	.+1936   	; 0xc9a <SPI_deselect>
     50a:	08 95       	ret

0000050c <MCP2515_init>:
#define BIT_MODIFY 0x05
#define RTS_BASE 0x80


uint8_t MCP2515_init(void) {
	SPI_init();
     50c:	aa d3       	rcall	.+1876   	; 0xc62 <SPI_init>
	MCP2515_reset();
     50e:	f9 df       	rcall	.-14     	; 0x502 <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     510:	8f e8       	ldi	r24, 0x8F	; 143
     512:	91 e0       	ldi	r25, 0x01	; 1
     514:	01 97       	sbiw	r24, 0x01	; 1
     516:	f1 f7       	brne	.-4      	; 0x514 <MCP2515_init+0x8>
     518:	00 c0       	rjmp	.+0      	; 0x51a <MCP2515_init+0xe>
     51a:	00 00       	nop
	
	_delay_us(100); //why oh why
	//check bit 7-5 of MCP_CANSTAT which signify the operation mode
	const uint8_t device_mode = MCP2515_read(MCP_CANSTAT) & MODE_MASK;
     51c:	8e e0       	ldi	r24, 0x0E	; 14
     51e:	d0 df       	rcall	.-96     	; 0x4c0 <MCP2515_read>
     520:	80 7e       	andi	r24, 0xE0	; 224

	if (device_mode != MODE_CONFIG) {
     522:	80 38       	cpi	r24, 0x80	; 128
     524:	29 f0       	breq	.+10     	; 0x530 <MCP2515_init+0x24>
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     526:	8b e1       	ldi	r24, 0x1B	; 27
     528:	92 e0       	ldi	r25, 0x02	; 2
     52a:	92 d7       	rcall	.+3876   	; 0x1450 <puts>
		return 1;
     52c:	81 e0       	ldi	r24, 0x01	; 1
     52e:	08 95       	ret
	}
	
	return 0;
     530:	80 e0       	ldi	r24, 0x00	; 0
}
     532:	08 95       	ret

00000534 <motor_enable>:
void motor_enable(void) {
	set_bit(MJ1, EN);
}

void motor_disable(void) {
	clear_bit(MJ1, EN);
     534:	e2 e0       	ldi	r30, 0x02	; 2
     536:	f1 e0       	ldi	r31, 0x01	; 1
     538:	80 81       	ld	r24, Z
     53a:	80 61       	ori	r24, 0x10	; 16
     53c:	80 83       	st	Z, r24
     53e:	08 95       	ret

00000540 <motor_set_direction>:
	motor_set_direction(motor_direction);
	motor_set_speed(motor_speed * MOTOR_GAIN);
}

void motor_set_direction(direction motor_direction) {
	(motor_direction == LEFT) ? clear_bit(MJ1, DIR) : set_bit(MJ1, DIR);
     540:	81 11       	cpse	r24, r1
     542:	06 c0       	rjmp	.+12     	; 0x550 <motor_set_direction+0x10>
     544:	e2 e0       	ldi	r30, 0x02	; 2
     546:	f1 e0       	ldi	r31, 0x01	; 1
     548:	80 81       	ld	r24, Z
     54a:	8d 7f       	andi	r24, 0xFD	; 253
     54c:	80 83       	st	Z, r24
     54e:	08 95       	ret
     550:	e2 e0       	ldi	r30, 0x02	; 2
     552:	f1 e0       	ldi	r31, 0x01	; 1
     554:	80 81       	ld	r24, Z
     556:	82 60       	ori	r24, 0x02	; 2
     558:	80 83       	st	Z, r24
     55a:	08 95       	ret

0000055c <motor_set_speed>:
}

void motor_set_speed(uint8_t motor_speed) {
	MAX520_send(MOTOR_SPEED_CHANNEL, motor_speed);
     55c:	68 2f       	mov	r22, r24
     55e:	80 e0       	ldi	r24, 0x00	; 0
     560:	9a cf       	rjmp	.-204    	; 0x496 <MAX520_send>
     562:	08 95       	ret

00000564 <motor_set_velocity>:

void motor_disable(void) {
	clear_bit(MJ1, EN);
}

void motor_set_velocity(int16_t motor_velocity) { // u
     564:	cf 93       	push	r28
     566:	df 93       	push	r29
	
	// Find the motor direction. Negative velocity corresponds to left.
	direction motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
	
	// Speed is in absolute value. Make sure it is not greater than 100.
	motor_velocity = SATURATE(motor_velocity, -100, 100);
     568:	c8 2f       	mov	r28, r24
     56a:	d9 2f       	mov	r29, r25
     56c:	cc 39       	cpi	r28, 0x9C	; 156
     56e:	8f ef       	ldi	r24, 0xFF	; 255
     570:	d8 07       	cpc	r29, r24
     572:	14 f4       	brge	.+4      	; 0x578 <motor_set_velocity+0x14>
     574:	cc e9       	ldi	r28, 0x9C	; 156
     576:	df ef       	ldi	r29, 0xFF	; 255
}

void motor_set_velocity(int16_t motor_velocity) { // u
	
	// Find the motor direction. Negative velocity corresponds to left.
	direction motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
     578:	89 2f       	mov	r24, r25
     57a:	80 95       	com	r24
	// Speed is in absolute value. Make sure it is not greater than 100.
	motor_velocity = SATURATE(motor_velocity, -100, 100);
	uint8_t motor_speed = abs(motor_velocity);
	
	// Set direction and speed of motor.
	motor_set_direction(motor_direction);
     57c:	88 1f       	adc	r24, r24
     57e:	88 27       	eor	r24, r24
     580:	88 1f       	adc	r24, r24
     582:	de df       	rcall	.-68     	; 0x540 <motor_set_direction>
     584:	c5 36       	cpi	r28, 0x65	; 101
     586:	d1 05       	cpc	r29, r1
     588:	14 f0       	brlt	.+4      	; 0x58e <motor_set_velocity+0x2a>
     58a:	c4 e6       	ldi	r28, 0x64	; 100
     58c:	d0 e0       	ldi	r29, 0x00	; 0
	// Find the motor direction. Negative velocity corresponds to left.
	direction motor_direction = (motor_velocity < 0) ? LEFT : RIGHT;
	
	// Speed is in absolute value. Make sure it is not greater than 100.
	motor_velocity = SATURATE(motor_velocity, -100, 100);
	uint8_t motor_speed = abs(motor_velocity);
     58e:	be 01       	movw	r22, r28
     590:	dd 23       	and	r29, r29
     592:	24 f4       	brge	.+8      	; 0x59c <motor_set_velocity+0x38>
     594:	66 27       	eor	r22, r22
     596:	77 27       	eor	r23, r23
     598:	6c 1b       	sub	r22, r28
     59a:	7d 0b       	sbc	r23, r29
	
	// Set direction and speed of motor.
	motor_set_direction(motor_direction);
	motor_set_speed(motor_speed * MOTOR_GAIN);
     59c:	77 27       	eor	r23, r23
     59e:	88 27       	eor	r24, r24
     5a0:	77 fd       	sbrc	r23, 7
     5a2:	80 95       	com	r24
     5a4:	98 2f       	mov	r25, r24
     5a6:	b5 d5       	rcall	.+2922   	; 0x1112 <__floatsisf>
     5a8:	23 e3       	ldi	r18, 0x33	; 51
     5aa:	33 e3       	ldi	r19, 0x33	; 51
     5ac:	43 e3       	ldi	r20, 0x33	; 51
     5ae:	5f e3       	ldi	r21, 0x3F	; 63
     5b0:	64 d6       	rcall	.+3272   	; 0x127a <__mulsf3>
     5b2:	20 e0       	ldi	r18, 0x00	; 0
     5b4:	30 e0       	ldi	r19, 0x00	; 0
     5b6:	4f e7       	ldi	r20, 0x7F	; 127
     5b8:	53 e4       	ldi	r21, 0x43	; 67
     5ba:	5f d6       	rcall	.+3262   	; 0x127a <__mulsf3>
     5bc:	20 e0       	ldi	r18, 0x00	; 0
     5be:	30 e0       	ldi	r19, 0x00	; 0
     5c0:	48 ec       	ldi	r20, 0xC8	; 200
     5c2:	52 e4       	ldi	r21, 0x42	; 66
     5c4:	0b d5       	rcall	.+2582   	; 0xfdc <__divsf3>
     5c6:	77 d5       	rcall	.+2798   	; 0x10b6 <__fixunssfsi>
     5c8:	86 2f       	mov	r24, r22
     5ca:	c8 df       	rcall	.-112    	; 0x55c <motor_set_speed>
}
     5cc:	df 91       	pop	r29
     5ce:	cf 91       	pop	r28
     5d0:	08 95       	ret

000005d2 <motor_read_position_change>:
/*				READ FROM ENCODER			*/
/*------------------------------------------*/

int16_t motor_read_position_change(void) { 
	// Read from the encoder as described in "Motorbox User Guide" page 5
	clear_bit(MJ1, OE);
     5d2:	e2 e0       	ldi	r30, 0x02	; 2
     5d4:	f1 e0       	ldi	r31, 0x01	; 1
     5d6:	80 81       	ld	r24, Z
     5d8:	8f 7d       	andi	r24, 0xDF	; 223
     5da:	80 83       	st	Z, r24
	clear_bit(MJ1, SEL);
     5dc:	80 81       	ld	r24, Z
     5de:	87 7f       	andi	r24, 0xF7	; 247
     5e0:	80 83       	st	Z, r24
     5e2:	2a e6       	ldi	r18, 0x6A	; 106
     5e4:	2a 95       	dec	r18
     5e6:	f1 f7       	brne	.-4      	; 0x5e4 <motor_read_position_change+0x12>
     5e8:	00 c0       	rjmp	.+0      	; 0x5ea <motor_read_position_change+0x18>
	_delay_us(20);
	uint16_t position_change = (MJ2 << 8);
     5ea:	80 91 06 01 	lds	r24, 0x0106
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	98 2f       	mov	r25, r24
     5f2:	88 27       	eor	r24, r24
	
	set_bit(MJ1, SEL);
     5f4:	20 81       	ld	r18, Z
     5f6:	28 60       	ori	r18, 0x08	; 8
     5f8:	20 83       	st	Z, r18
     5fa:	3a e6       	ldi	r19, 0x6A	; 106
     5fc:	3a 95       	dec	r19
     5fe:	f1 f7       	brne	.-4      	; 0x5fc <motor_read_position_change+0x2a>
     600:	00 c0       	rjmp	.+0      	; 0x602 <motor_read_position_change+0x30>
	_delay_us(20);
	position_change += MJ2;
     602:	20 91 06 01 	lds	r18, 0x0106
	
	clear_bit(MJ1, RST);
     606:	30 81       	ld	r19, Z
     608:	3f 7b       	andi	r19, 0xBF	; 191
     60a:	30 83       	st	Z, r19
     60c:	35 e8       	ldi	r19, 0x85	; 133
     60e:	3a 95       	dec	r19
     610:	f1 f7       	brne	.-4      	; 0x60e <motor_read_position_change+0x3c>
     612:	00 00       	nop
	_delay_us(25);
	set_bit(MJ1, RST);
     614:	30 81       	ld	r19, Z
     616:	30 64       	ori	r19, 0x40	; 64
     618:	30 83       	st	Z, r19
	set_bit(MJ1, OE);
     61a:	30 81       	ld	r19, Z
     61c:	30 62       	ori	r19, 0x20	; 32
     61e:	30 83       	st	Z, r19
	
	return position_change;
}
     620:	82 0f       	add	r24, r18
     622:	91 1d       	adc	r25, r1
     624:	08 95       	ret

00000626 <motor_find_max_speed_manual>:
		case AUTOMATIC:
		motor_find_max_speed_auto();
	}
}

void motor_find_max_speed_manual(void){
     626:	8f 92       	push	r8
     628:	9f 92       	push	r9
     62a:	af 92       	push	r10
     62c:	bf 92       	push	r11
     62e:	cf 92       	push	r12
     630:	df 92       	push	r13
     632:	ef 92       	push	r14
     634:	ff 92       	push	r15
     636:	1f 93       	push	r17
     638:	cf 93       	push	r28
     63a:	df 93       	push	r29
     63c:	cd b7       	in	r28, 0x3d	; 61
     63e:	de b7       	in	r29, 0x3e	; 62
     640:	2b 97       	sbiw	r28, 0x0b	; 11
     642:	0f b6       	in	r0, 0x3f	; 63
     644:	f8 94       	cli
     646:	de bf       	out	0x3e, r29	; 62
     648:	0f be       	out	0x3f, r0	; 63
     64a:	cd bf       	out	0x3d, r28	; 61
	
	can_message message;
	int8_t joystick_x = 0;
	int button_is_pressed = 0;
	
	printf("---------------------------------------------------------\n");
     64c:	8d e4       	ldi	r24, 0x4D	; 77
     64e:	92 e0       	ldi	r25, 0x02	; 2
     650:	ff d6       	rcall	.+3582   	; 0x1450 <puts>
	printf("CALIBRATE THE ENCODER BY MEASURING THE MAXIMUM VELOCITY\n");
     652:	87 e8       	ldi	r24, 0x87	; 135
     654:	92 e0       	ldi	r25, 0x02	; 2
     656:	fc d6       	rcall	.+3576   	; 0x1450 <puts>
	printf("PRESS ANY BUTTON TO CONTINUE\n");
     658:	8f eb       	ldi	r24, 0xBF	; 191
     65a:	92 e0       	ldi	r25, 0x02	; 2
     65c:	f9 d6       	rcall	.+3570   	; 0x1450 <puts>
	printf("---------------------------------------------------------\n");
     65e:	8d e4       	ldi	r24, 0x4D	; 77
     660:	92 e0       	ldi	r25, 0x02	; 2
     662:	f6 d6       	rcall	.+3564   	; 0x1450 <puts>
		motor_set_velocity(joystick_x);

		double speed = abs(motor_read_position_change())/(double)(time_passed());
		if (speed > max_speed) {
			max_speed = speed;
			printf("[MANUAL] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
     664:	0f 2e       	mov	r0, r31
     666:	fc ed       	ldi	r31, 0xDC	; 220
     668:	af 2e       	mov	r10, r31
     66a:	f2 e0       	ldi	r31, 0x02	; 2
     66c:	bf 2e       	mov	r11, r31
     66e:	f0 2d       	mov	r31, r0
	printf("CALIBRATE THE ENCODER BY MEASURING THE MAXIMUM VELOCITY\n");
	printf("PRESS ANY BUTTON TO CONTINUE\n");
	printf("---------------------------------------------------------\n");
	
	while(!button_is_pressed) {
		message = receive_control_inputs();
     670:	ce 01       	movw	r24, r28
     672:	01 96       	adiw	r24, 0x01	; 1
     674:	8b de       	rcall	.-746    	; 0x38c <receive_control_inputs>
		joystick_x = message.data[JOYSTICK_X];
		const int RL_BUTTONS = 0b011;
		button_is_pressed = message.data[BUTTONS] & RL_BUTTONS;
     676:	88 85       	ldd	r24, Y+8	; 0x08
     678:	18 2f       	mov	r17, r24
     67a:	13 70       	andi	r17, 0x03	; 3
		
		motor_set_velocity(joystick_x);
     67c:	8c 81       	ldd	r24, Y+4	; 0x04
     67e:	99 27       	eor	r25, r25
     680:	87 fd       	sbrc	r24, 7
     682:	90 95       	com	r25
     684:	6f df       	rcall	.-290    	; 0x564 <motor_set_velocity>

		double speed = abs(motor_read_position_change())/(double)(time_passed());
     686:	a5 df       	rcall	.-182    	; 0x5d2 <motor_read_position_change>
     688:	7c 01       	movw	r14, r24
     68a:	4f d3       	rcall	.+1694   	; 0xd2a <time_passed>
     68c:	4c 01       	movw	r8, r24
     68e:	b7 01       	movw	r22, r14
     690:	ff 20       	and	r15, r15
     692:	24 f4       	brge	.+8      	; 0x69c <motor_find_max_speed_manual+0x76>
     694:	66 27       	eor	r22, r22
     696:	77 27       	eor	r23, r23
     698:	6e 19       	sub	r22, r14
     69a:	7f 09       	sbc	r23, r15
     69c:	88 27       	eor	r24, r24
     69e:	77 fd       	sbrc	r23, 7
     6a0:	80 95       	com	r24
     6a2:	98 2f       	mov	r25, r24
     6a4:	36 d5       	rcall	.+2668   	; 0x1112 <__floatsisf>
     6a6:	6b 01       	movw	r12, r22
     6a8:	7c 01       	movw	r14, r24
     6aa:	b4 01       	movw	r22, r8
     6ac:	80 e0       	ldi	r24, 0x00	; 0
     6ae:	90 e0       	ldi	r25, 0x00	; 0
     6b0:	2e d5       	rcall	.+2652   	; 0x110e <__floatunsisf>
     6b2:	9b 01       	movw	r18, r22
     6b4:	ac 01       	movw	r20, r24
     6b6:	c7 01       	movw	r24, r14
     6b8:	b6 01       	movw	r22, r12
     6ba:	90 d4       	rcall	.+2336   	; 0xfdc <__divsf3>
     6bc:	6b 01       	movw	r12, r22
     6be:	7c 01       	movw	r14, r24
		if (speed > max_speed) {
     6c0:	20 91 87 03 	lds	r18, 0x0387
     6c4:	30 91 88 03 	lds	r19, 0x0388
     6c8:	40 91 89 03 	lds	r20, 0x0389
     6cc:	50 91 8a 03 	lds	r21, 0x038A
     6d0:	d0 d5       	rcall	.+2976   	; 0x1272 <__gesf2>
     6d2:	18 16       	cp	r1, r24
     6d4:	cc f4       	brge	.+50     	; 0x708 <motor_find_max_speed_manual+0xe2>
			max_speed = speed;
     6d6:	c0 92 87 03 	sts	0x0387, r12
     6da:	d0 92 88 03 	sts	0x0388, r13
     6de:	e0 92 89 03 	sts	0x0389, r14
     6e2:	f0 92 8a 03 	sts	0x038A, r15
			printf("[MANUAL] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
     6e6:	20 e0       	ldi	r18, 0x00	; 0
     6e8:	30 e0       	ldi	r19, 0x00	; 0
     6ea:	4a e7       	ldi	r20, 0x7A	; 122
     6ec:	54 e4       	ldi	r21, 0x44	; 68
     6ee:	c7 01       	movw	r24, r14
     6f0:	b6 01       	movw	r22, r12
     6f2:	c3 d5       	rcall	.+2950   	; 0x127a <__mulsf3>
     6f4:	db d4       	rcall	.+2486   	; 0x10ac <__fixsfsi>
     6f6:	7f 93       	push	r23
     6f8:	6f 93       	push	r22
     6fa:	bf 92       	push	r11
     6fc:	af 92       	push	r10
     6fe:	97 d6       	rcall	.+3374   	; 0x142e <printf>
     700:	0f 90       	pop	r0
     702:	0f 90       	pop	r0
     704:	0f 90       	pop	r0
     706:	0f 90       	pop	r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     708:	8f e3       	ldi	r24, 0x3F	; 63
     70a:	9c e9       	ldi	r25, 0x9C	; 156
     70c:	01 97       	sbiw	r24, 0x01	; 1
     70e:	f1 f7       	brne	.-4      	; 0x70c <motor_find_max_speed_manual+0xe6>
     710:	00 c0       	rjmp	.+0      	; 0x712 <motor_find_max_speed_manual+0xec>
     712:	00 00       	nop
	printf("---------------------------------------------------------\n");
	printf("CALIBRATE THE ENCODER BY MEASURING THE MAXIMUM VELOCITY\n");
	printf("PRESS ANY BUTTON TO CONTINUE\n");
	printf("---------------------------------------------------------\n");
	
	while(!button_is_pressed) {
     714:	11 23       	and	r17, r17
     716:	09 f4       	brne	.+2      	; 0x71a <motor_find_max_speed_manual+0xf4>
     718:	ab cf       	rjmp	.-170    	; 0x670 <motor_find_max_speed_manual+0x4a>
			printf("[MANUAL] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
		}
		_delay_ms(10);
	}
	
	printf("---------------------------------------------------------\n");
     71a:	8d e4       	ldi	r24, 0x4D	; 77
     71c:	92 e0       	ldi	r25, 0x02	; 2
     71e:	98 d6       	rcall	.+3376   	; 0x1450 <puts>
	printf("CALIBRATION COMPLETE\n");
     720:	8b ef       	ldi	r24, 0xFB	; 251
     722:	92 e0       	ldi	r25, 0x02	; 2
     724:	95 d6       	rcall	.+3370   	; 0x1450 <puts>
	printf("---------------------------------------------------------\n");
     726:	8d e4       	ldi	r24, 0x4D	; 77
     728:	92 e0       	ldi	r25, 0x02	; 2
     72a:	92 d6       	rcall	.+3364   	; 0x1450 <puts>
	motor_set_velocity(0);
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	19 df       	rcall	.-462    	; 0x564 <motor_set_velocity>
}
     732:	2b 96       	adiw	r28, 0x0b	; 11
     734:	0f b6       	in	r0, 0x3f	; 63
     736:	f8 94       	cli
     738:	de bf       	out	0x3e, r29	; 62
     73a:	0f be       	out	0x3f, r0	; 63
     73c:	cd bf       	out	0x3d, r28	; 61
     73e:	df 91       	pop	r29
     740:	cf 91       	pop	r28
     742:	1f 91       	pop	r17
     744:	ff 90       	pop	r15
     746:	ef 90       	pop	r14
     748:	df 90       	pop	r13
     74a:	cf 90       	pop	r12
     74c:	bf 90       	pop	r11
     74e:	af 90       	pop	r10
     750:	9f 90       	pop	r9
     752:	8f 90       	pop	r8
     754:	08 95       	ret

00000756 <motor_find_max_speed_auto>:

void motor_find_max_speed_auto(void){
     756:	2f 92       	push	r2
     758:	3f 92       	push	r3
     75a:	4f 92       	push	r4
     75c:	5f 92       	push	r5
     75e:	6f 92       	push	r6
     760:	7f 92       	push	r7
     762:	8f 92       	push	r8
     764:	9f 92       	push	r9
     766:	af 92       	push	r10
     768:	bf 92       	push	r11
     76a:	cf 92       	push	r12
     76c:	df 92       	push	r13
     76e:	ef 92       	push	r14
     770:	ff 92       	push	r15
     772:	0f 93       	push	r16
     774:	1f 93       	push	r17
     776:	cf 93       	push	r28
     778:	df 93       	push	r29
     77a:	cd b7       	in	r28, 0x3d	; 61
     77c:	de b7       	in	r29, 0x3e	; 62
     77e:	a7 97       	sbiw	r28, 0x27	; 39
     780:	0f b6       	in	r0, 0x3f	; 63
     782:	f8 94       	cli
     784:	de bf       	out	0x3e, r29	; 62
     786:	0f be       	out	0x3f, r0	; 63
     788:	cd bf       	out	0x3d, r28	; 61
	cli();
     78a:	f8 94       	cli
	const int16_t velocities[] = {100, -100, 100, -100, 100, -100, 100, -100, 100, -100};
     78c:	84 e1       	ldi	r24, 0x14	; 20
     78e:	e7 e0       	ldi	r30, 0x07	; 7
     790:	f2 e0       	ldi	r31, 0x02	; 2
     792:	de 01       	movw	r26, r28
     794:	11 96       	adiw	r26, 0x01	; 1
     796:	01 90       	ld	r0, Z+
     798:	0d 92       	st	X+, r0
     79a:	8a 95       	dec	r24
     79c:	e1 f7       	brne	.-8      	; 0x796 <motor_find_max_speed_auto+0x40>
     79e:	9e 01       	movw	r18, r28
     7a0:	2f 5f       	subi	r18, 0xFF	; 255
     7a2:	3f 4f       	sbci	r19, 0xFF	; 255
     7a4:	3f a3       	std	Y+39, r19	; 0x27
     7a6:	2e a3       	std	Y+38, r18	; 0x26
     7a8:	ae 01       	movw	r20, r28
     7aa:	4b 5e       	subi	r20, 0xEB	; 235
     7ac:	5f 4f       	sbci	r21, 0xFF	; 255
     7ae:	5e 8b       	std	Y+22, r21	; 0x16
     7b0:	4d 8b       	std	Y+21, r20	; 0x15
	const uint8_t time_interval = 85;  // Unit unknown
	
	const int velocity_count = sizeof(velocities)/sizeof(velocities[0]); // Size of array
	for (int i = 0; i < velocity_count; i++) {
		// Used to keep track of how long the motor has been going in one direction.
		uint64_t time_sum = 0;
     7b2:	41 2c       	mov	r4, r1
     7b4:	0e a1       	ldd	r16, Y+38	; 0x26
     7b6:	1f a1       	ldd	r17, Y+39	; 0x27
		printf("Set velocity to: %d\n", velocities[i]);
     7b8:	d8 01       	movw	r26, r16
     7ba:	11 96       	adiw	r26, 0x01	; 1
     7bc:	8c 91       	ld	r24, X
     7be:	11 97       	sbiw	r26, 0x01	; 1
     7c0:	8f 93       	push	r24
     7c2:	8c 91       	ld	r24, X
     7c4:	8f 93       	push	r24
     7c6:	a0 e1       	ldi	r26, 0x10	; 16
     7c8:	b3 e0       	ldi	r27, 0x03	; 3
     7ca:	bf 93       	push	r27
     7cc:	af 93       	push	r26
     7ce:	2f d6       	rcall	.+3166   	; 0x142e <printf>
		
		sei(); // Interrupts need to be enabled in order to set velocity
     7d0:	78 94       	sei
		motor_set_velocity(velocities[i]); 
     7d2:	f8 01       	movw	r30, r16
     7d4:	80 81       	ld	r24, Z
     7d6:	91 81       	ldd	r25, Z+1	; 0x01
     7d8:	2e a1       	ldd	r18, Y+38	; 0x26
     7da:	3f a1       	ldd	r19, Y+39	; 0x27
     7dc:	2e 5f       	subi	r18, 0xFE	; 254
     7de:	3f 4f       	sbci	r19, 0xFF	; 255
     7e0:	3f a3       	std	Y+39, r19	; 0x27
     7e2:	2e a3       	std	Y+38, r18	; 0x26
     7e4:	bf de       	rcall	.-642    	; 0x564 <motor_set_velocity>
		cli();
     7e6:	f8 94       	cli
     7e8:	0f 90       	pop	r0
     7ea:	0f 90       	pop	r0
     7ec:	0f 90       	pop	r0
     7ee:	0f 90       	pop	r0
	const uint8_t time_interval = 85;  // Unit unknown
	
	const int velocity_count = sizeof(velocities)/sizeof(velocities[0]); // Size of array
	for (int i = 0; i < velocity_count; i++) {
		// Used to keep track of how long the motor has been going in one direction.
		uint64_t time_sum = 0;
     7f0:	34 2c       	mov	r3, r4
     7f2:	4f 8e       	std	Y+31, r4	; 0x1f
     7f4:	48 a2       	std	Y+32, r4	; 0x20
     7f6:	49 a2       	std	Y+33, r4	; 0x21
     7f8:	4a a2       	std	Y+34, r4	; 0x22
     7fa:	4b a2       	std	Y+35, r4	; 0x23
     7fc:	4c a2       	std	Y+36, r4	; 0x24
     7fe:	4d a2       	std	Y+37, r4	; 0x25
		motor_set_velocity(velocities[i]); 
		cli();
		
		// A somewhat hacky way of doing it. Consider switching to a separate timer in the future.
		while((uint8_t)((time_sum)>>8) < time_interval) {
			double time = time_passed();
     800:	94 d2       	rcall	.+1320   	; 0xd2a <time_passed>
     802:	4c 01       	movw	r8, r24
			time_sum += (uint64_t)time;
     804:	ac 01       	movw	r20, r24
     806:	60 e0       	ldi	r22, 0x00	; 0
     808:	70 e0       	ldi	r23, 0x00	; 0
     80a:	80 e0       	ldi	r24, 0x00	; 0
     80c:	90 e0       	ldi	r25, 0x00	; 0
     80e:	dc 01       	movw	r26, r24
     810:	8f 8a       	std	Y+23, r8	; 0x17
     812:	58 8f       	std	Y+24, r21	; 0x18
     814:	69 8f       	std	Y+25, r22	; 0x19
     816:	7a 8f       	std	Y+26, r23	; 0x1a
     818:	8b 8f       	std	Y+27, r24	; 0x1b
     81a:	9c 8f       	std	Y+28, r25	; 0x1c
     81c:	ad 8f       	std	Y+29, r26	; 0x1d
     81e:	be 8f       	std	Y+30, r27	; 0x1e
     820:	23 2d       	mov	r18, r3
     822:	3f 8d       	ldd	r19, Y+31	; 0x1f
     824:	48 a1       	ldd	r20, Y+32	; 0x20
     826:	59 a1       	ldd	r21, Y+33	; 0x21
     828:	6a a1       	ldd	r22, Y+34	; 0x22
     82a:	7b a1       	ldd	r23, Y+35	; 0x23
     82c:	8c a1       	ldd	r24, Y+36	; 0x24
     82e:	9d a1       	ldd	r25, Y+37	; 0x25
     830:	af 88       	ldd	r10, Y+23	; 0x17
     832:	b8 8c       	ldd	r11, Y+24	; 0x18
     834:	c4 2c       	mov	r12, r4
     836:	d4 2c       	mov	r13, r4
     838:	e4 2c       	mov	r14, r4
     83a:	f4 2c       	mov	r15, r4
     83c:	04 2d       	mov	r16, r4
     83e:	14 2d       	mov	r17, r4
     840:	a3 d5       	rcall	.+2886   	; 0x1388 <__adddi3>
     842:	22 2e       	mov	r2, r18
     844:	53 2e       	mov	r5, r19
     846:	64 2e       	mov	r6, r20
     848:	75 2e       	mov	r7, r21
     84a:	a6 2e       	mov	r10, r22
     84c:	b7 2e       	mov	r11, r23
     84e:	08 2f       	mov	r16, r24
     850:	19 2f       	mov	r17, r25
     852:	32 2e       	mov	r3, r18
     854:	3f 8f       	std	Y+31, r19	; 0x1f
     856:	48 a3       	std	Y+32, r20	; 0x20
     858:	59 a3       	std	Y+33, r21	; 0x21
     85a:	6a a3       	std	Y+34, r22	; 0x22
     85c:	7b a3       	std	Y+35, r23	; 0x23
     85e:	8c a3       	std	Y+36, r24	; 0x24
     860:	9d a3       	std	Y+37, r25	; 0x25
			
			double speed = abs(motor_read_position_change())/time;
     862:	b7 de       	rcall	.-658    	; 0x5d2 <motor_read_position_change>
     864:	99 23       	and	r25, r25
     866:	1c f4       	brge	.+6      	; 0x86e <motor_find_max_speed_auto+0x118>
     868:	91 95       	neg	r25
     86a:	81 95       	neg	r24
     86c:	91 09       	sbc	r25, r1
     86e:	bc 01       	movw	r22, r24
     870:	88 27       	eor	r24, r24
     872:	77 fd       	sbrc	r23, 7
     874:	80 95       	com	r24
     876:	98 2f       	mov	r25, r24
     878:	4c d4       	rcall	.+2200   	; 0x1112 <__floatsisf>
     87a:	6b 01       	movw	r12, r22
     87c:	7c 01       	movw	r14, r24
		motor_set_velocity(velocities[i]); 
		cli();
		
		// A somewhat hacky way of doing it. Consider switching to a separate timer in the future.
		while((uint8_t)((time_sum)>>8) < time_interval) {
			double time = time_passed();
     87e:	b4 01       	movw	r22, r8
     880:	80 e0       	ldi	r24, 0x00	; 0
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	44 d4       	rcall	.+2184   	; 0x110e <__floatunsisf>
     886:	9b 01       	movw	r18, r22
     888:	ac 01       	movw	r20, r24
			time_sum += (uint64_t)time;
			
			double speed = abs(motor_read_position_change())/time;
     88a:	c7 01       	movw	r24, r14
     88c:	b6 01       	movw	r22, r12
     88e:	a6 d3       	rcall	.+1868   	; 0xfdc <__divsf3>
     890:	6b 01       	movw	r12, r22
     892:	7c 01       	movw	r14, r24
			if (speed > max_speed) {
     894:	20 91 87 03 	lds	r18, 0x0387
     898:	30 91 88 03 	lds	r19, 0x0388
     89c:	40 91 89 03 	lds	r20, 0x0389
     8a0:	50 91 8a 03 	lds	r21, 0x038A
     8a4:	e6 d4       	rcall	.+2508   	; 0x1272 <__gesf2>
     8a6:	18 16       	cp	r1, r24
     8a8:	dc f4       	brge	.+54     	; 0x8e0 <motor_find_max_speed_auto+0x18a>
				max_speed = speed;
     8aa:	c0 92 87 03 	sts	0x0387, r12
     8ae:	d0 92 88 03 	sts	0x0388, r13
     8b2:	e0 92 89 03 	sts	0x0389, r14
     8b6:	f0 92 8a 03 	sts	0x038A, r15
				printf("[AUTOMATIC] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
     8ba:	20 e0       	ldi	r18, 0x00	; 0
     8bc:	30 e0       	ldi	r19, 0x00	; 0
     8be:	4a e7       	ldi	r20, 0x7A	; 122
     8c0:	54 e4       	ldi	r21, 0x44	; 68
     8c2:	c7 01       	movw	r24, r14
     8c4:	b6 01       	movw	r22, r12
     8c6:	d9 d4       	rcall	.+2482   	; 0x127a <__mulsf3>
     8c8:	f1 d3       	rcall	.+2018   	; 0x10ac <__fixsfsi>
     8ca:	7f 93       	push	r23
     8cc:	6f 93       	push	r22
     8ce:	a5 e2       	ldi	r26, 0x25	; 37
     8d0:	b3 e0       	ldi	r27, 0x03	; 3
     8d2:	bf 93       	push	r27
     8d4:	af 93       	push	r26
     8d6:	ab d5       	rcall	.+2902   	; 0x142e <printf>
     8d8:	0f 90       	pop	r0
     8da:	0f 90       	pop	r0
     8dc:	0f 90       	pop	r0
     8de:	0f 90       	pop	r0
     8e0:	ff ef       	ldi	r31, 0xFF	; 255
     8e2:	20 e7       	ldi	r18, 0x70	; 112
     8e4:	32 e0       	ldi	r19, 0x02	; 2
     8e6:	f1 50       	subi	r31, 0x01	; 1
     8e8:	20 40       	sbci	r18, 0x00	; 0
     8ea:	30 40       	sbci	r19, 0x00	; 0
     8ec:	e1 f7       	brne	.-8      	; 0x8e6 <motor_find_max_speed_auto+0x190>
     8ee:	00 c0       	rjmp	.+0      	; 0x8f0 <motor_find_max_speed_auto+0x19a>
     8f0:	00 00       	nop
		sei(); // Interrupts need to be enabled in order to set velocity
		motor_set_velocity(velocities[i]); 
		cli();
		
		// A somewhat hacky way of doing it. Consider switching to a separate timer in the future.
		while((uint8_t)((time_sum)>>8) < time_interval) {
     8f2:	22 2d       	mov	r18, r2
     8f4:	35 2d       	mov	r19, r5
     8f6:	46 2d       	mov	r20, r6
     8f8:	57 2d       	mov	r21, r7
     8fa:	6a 2d       	mov	r22, r10
     8fc:	7b 2d       	mov	r23, r11
     8fe:	80 2f       	mov	r24, r16
     900:	91 2f       	mov	r25, r17
     902:	08 e0       	ldi	r16, 0x08	; 8
     904:	25 d5       	rcall	.+2634   	; 0x1350 <__lshrdi3>
     906:	25 35       	cpi	r18, 0x55	; 85
     908:	08 f4       	brcc	.+2      	; 0x90c <motor_find_max_speed_auto+0x1b6>
     90a:	7a cf       	rjmp	.-268    	; 0x800 <motor_find_max_speed_auto+0xaa>
	cli();
	const int16_t velocities[] = {100, -100, 100, -100, 100, -100, 100, -100, 100, -100};
	const uint8_t time_interval = 85;  // Unit unknown
	
	const int velocity_count = sizeof(velocities)/sizeof(velocities[0]); // Size of array
	for (int i = 0; i < velocity_count; i++) {
     90c:	4e a1       	ldd	r20, Y+38	; 0x26
     90e:	5f a1       	ldd	r21, Y+39	; 0x27
     910:	6d 89       	ldd	r22, Y+21	; 0x15
     912:	7e 89       	ldd	r23, Y+22	; 0x16
     914:	46 17       	cp	r20, r22
     916:	57 07       	cpc	r21, r23
     918:	09 f0       	breq	.+2      	; 0x91c <motor_find_max_speed_auto+0x1c6>
     91a:	4c cf       	rjmp	.-360    	; 0x7b4 <motor_find_max_speed_auto+0x5e>
			}
			_delay_ms(50);
		}
	}
	
	printf("[AUTOMATIC] 1000 * MAX SPEED: %d\n", (int)(max_speed*1000));
     91c:	20 e0       	ldi	r18, 0x00	; 0
     91e:	30 e0       	ldi	r19, 0x00	; 0
     920:	4a e7       	ldi	r20, 0x7A	; 122
     922:	54 e4       	ldi	r21, 0x44	; 68
     924:	60 91 87 03 	lds	r22, 0x0387
     928:	70 91 88 03 	lds	r23, 0x0388
     92c:	80 91 89 03 	lds	r24, 0x0389
     930:	90 91 8a 03 	lds	r25, 0x038A
     934:	a2 d4       	rcall	.+2372   	; 0x127a <__mulsf3>
     936:	ba d3       	rcall	.+1908   	; 0x10ac <__fixsfsi>
     938:	7f 93       	push	r23
     93a:	6f 93       	push	r22
     93c:	85 e2       	ldi	r24, 0x25	; 37
     93e:	93 e0       	ldi	r25, 0x03	; 3
     940:	9f 93       	push	r25
     942:	8f 93       	push	r24
     944:	74 d5       	rcall	.+2792   	; 0x142e <printf>
	
	sei(); // Interrupts need to be enabled in order to set velocity
     946:	78 94       	sei
	motor_set_velocity(0); 
     948:	80 e0       	ldi	r24, 0x00	; 0
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	0b de       	rcall	.-1002   	; 0x564 <motor_set_velocity>
	cli();
     94e:	f8 94       	cli
     950:	0f 90       	pop	r0
     952:	0f 90       	pop	r0
     954:	0f 90       	pop	r0
     956:	0f 90       	pop	r0
}
     958:	a7 96       	adiw	r28, 0x27	; 39
     95a:	0f b6       	in	r0, 0x3f	; 63
     95c:	f8 94       	cli
     95e:	de bf       	out	0x3e, r29	; 62
     960:	0f be       	out	0x3f, r0	; 63
     962:	cd bf       	out	0x3d, r28	; 61
     964:	df 91       	pop	r29
     966:	cf 91       	pop	r28
     968:	1f 91       	pop	r17
     96a:	0f 91       	pop	r16
     96c:	ff 90       	pop	r15
     96e:	ef 90       	pop	r14
     970:	df 90       	pop	r13
     972:	cf 90       	pop	r12
     974:	bf 90       	pop	r11
     976:	af 90       	pop	r10
     978:	9f 90       	pop	r9
     97a:	8f 90       	pop	r8
     97c:	7f 90       	pop	r7
     97e:	6f 90       	pop	r6
     980:	5f 90       	pop	r5
     982:	4f 90       	pop	r4
     984:	3f 90       	pop	r3
     986:	2f 90       	pop	r2
     988:	08 95       	ret

0000098a <motor_init>:

/************************************************************************/
/* FUNCTION IMPLEMENTATIONS                                             */
/************************************************************************/

void motor_init(max_speed_mode mode){
     98a:	cf 93       	push	r28
     98c:	c8 2f       	mov	r28, r24
	MAX520_init(0b000);
     98e:	80 e0       	ldi	r24, 0x00	; 0
     990:	78 dd       	rcall	.-1296   	; 0x482 <MAX520_init>
	motor_enable();
     992:	d0 dd       	rcall	.-1120   	; 0x534 <motor_enable>
	clear_bit(MJ1, OE);  // Enable encoder
     994:	e2 e0       	ldi	r30, 0x02	; 2
     996:	f1 e0       	ldi	r31, 0x01	; 1
     998:	80 81       	ld	r24, Z
     99a:	8f 7d       	andi	r24, 0xDF	; 223
     99c:	80 83       	st	Z, r24
	set_bit(MJ1, RST);
     99e:	80 81       	ld	r24, Z
     9a0:	80 64       	ori	r24, 0x40	; 64
     9a2:	80 83       	st	Z, r24
	
	motor_set_velocity(0);
     9a4:	80 e0       	ldi	r24, 0x00	; 0
     9a6:	90 e0       	ldi	r25, 0x00	; 0
     9a8:	dd dd       	rcall	.-1094   	; 0x564 <motor_set_velocity>
	
	// Set PORTH as output
	DDRH = 0xFF;
     9aa:	8f ef       	ldi	r24, 0xFF	; 255
     9ac:	80 93 01 01 	sts	0x0101, r24
	time_init();  // Used for measurement of speed/velocity.
     9b0:	b5 d1       	rcall	.+874    	; 0xd1c <time_init>
	
	// Read the change in position to clear the encoder before measurements are made
	motor_read_position_change();
     9b2:	0f de       	rcall	.-994    	; 0x5d2 <motor_read_position_change>
	
	switch (mode) {
     9b4:	c1 30       	cpi	r28, 0x01	; 1
     9b6:	89 f0       	breq	.+34     	; 0x9da <motor_init+0x50>
     9b8:	18 f0       	brcs	.+6      	; 0x9c0 <motor_init+0x36>
     9ba:	c2 30       	cpi	r28, 0x02	; 2
     9bc:	81 f0       	breq	.+32     	; 0x9de <motor_init+0x54>
     9be:	10 c0       	rjmp	.+32     	; 0x9e0 <motor_init+0x56>
		case DEFAULT:
		max_speed = MOTOR_DEFAULT_MAX_SPEED;
     9c0:	89 ed       	ldi	r24, 0xD9	; 217
     9c2:	9e ec       	ldi	r25, 0xCE	; 206
     9c4:	a7 ef       	ldi	r26, 0xF7	; 247
     9c6:	be e3       	ldi	r27, 0x3E	; 62
     9c8:	80 93 87 03 	sts	0x0387, r24
     9cc:	90 93 88 03 	sts	0x0388, r25
     9d0:	a0 93 89 03 	sts	0x0389, r26
     9d4:	b0 93 8a 03 	sts	0x038A, r27
		break;
     9d8:	03 c0       	rjmp	.+6      	; 0x9e0 <motor_init+0x56>
		
		case MANUAL:
		motor_find_max_speed_manual();
     9da:	25 de       	rcall	.-950    	; 0x626 <motor_find_max_speed_manual>
		break;
     9dc:	01 c0       	rjmp	.+2      	; 0x9e0 <motor_init+0x56>
		
		case AUTOMATIC:
		motor_find_max_speed_auto();
     9de:	bb de       	rcall	.-650    	; 0x756 <motor_find_max_speed_auto>
	}
}
     9e0:	cf 91       	pop	r28
     9e2:	08 95       	ret

000009e4 <motor_get_velocity>:
	set_bit(MJ1, OE);
	
	return position_change;
}

int8_t motor_get_velocity(void) {
     9e4:	cf 92       	push	r12
     9e6:	df 92       	push	r13
     9e8:	ef 92       	push	r14
     9ea:	ff 92       	push	r15
     9ec:	cf 93       	push	r28
     9ee:	df 93       	push	r29
	double velocity = ((double) motor_read_position_change()) / time_passed();
     9f0:	f0 dd       	rcall	.-1056   	; 0x5d2 <motor_read_position_change>
     9f2:	7c 01       	movw	r14, r24
     9f4:	9a d1       	rcall	.+820    	; 0xd2a <time_passed>
     9f6:	ec 01       	movw	r28, r24
     9f8:	b7 01       	movw	r22, r14
     9fa:	88 27       	eor	r24, r24
     9fc:	77 fd       	sbrc	r23, 7
     9fe:	80 95       	com	r24
     a00:	98 2f       	mov	r25, r24
     a02:	87 d3       	rcall	.+1806   	; 0x1112 <__floatsisf>
     a04:	6b 01       	movw	r12, r22
     a06:	7c 01       	movw	r14, r24
     a08:	be 01       	movw	r22, r28
     a0a:	80 e0       	ldi	r24, 0x00	; 0
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	7f d3       	rcall	.+1790   	; 0x110e <__floatunsisf>
     a10:	9b 01       	movw	r18, r22
     a12:	ac 01       	movw	r20, r24
     a14:	c7 01       	movw	r24, r14
     a16:	b6 01       	movw	r22, r12
     a18:	e1 d2       	rcall	.+1474   	; 0xfdc <__divsf3>
	int velocity_percentage;
	velocity_percentage = velocity * 100/max_speed;
     a1a:	20 e0       	ldi	r18, 0x00	; 0
     a1c:	30 e0       	ldi	r19, 0x00	; 0
     a1e:	48 ec       	ldi	r20, 0xC8	; 200
     a20:	52 e4       	ldi	r21, 0x42	; 66
     a22:	2b d4       	rcall	.+2134   	; 0x127a <__mulsf3>
     a24:	20 91 87 03 	lds	r18, 0x0387
     a28:	30 91 88 03 	lds	r19, 0x0388
     a2c:	40 91 89 03 	lds	r20, 0x0389
     a30:	50 91 8a 03 	lds	r21, 0x038A
     a34:	d3 d2       	rcall	.+1446   	; 0xfdc <__divsf3>
     a36:	3a d3       	rcall	.+1652   	; 0x10ac <__fixsfsi>
     a38:	c6 2f       	mov	r28, r22
		velocity_percentage = 100 * fabs(velocity)/velocity;
	}
	else {
		velocity_percentage = velocity * 100/max_speed;
	}*/
	printf("Velocity percentage: %d\n", velocity_percentage);
     a3a:	7f 93       	push	r23
     a3c:	6f 93       	push	r22
     a3e:	27 e4       	ldi	r18, 0x47	; 71
     a40:	33 e0       	ldi	r19, 0x03	; 3
     a42:	3f 93       	push	r19
     a44:	2f 93       	push	r18
     a46:	f3 d4       	rcall	.+2534   	; 0x142e <printf>
	
	return velocity_percentage;
     a48:	0f 90       	pop	r0
     a4a:	0f 90       	pop	r0
     a4c:	0f 90       	pop	r0
     a4e:	0f 90       	pop	r0
}
     a50:	8c 2f       	mov	r24, r28
     a52:	df 91       	pop	r29
     a54:	cf 91       	pop	r28
     a56:	ff 90       	pop	r15
     a58:	ef 90       	pop	r14
     a5a:	df 90       	pop	r13
     a5c:	cf 90       	pop	r12
     a5e:	08 95       	ret

00000a60 <PI_init>:

volatile PI_controller_t controller;


void PI_init() {
	controller.error_sum = 0;
     a60:	10 92 9c 03 	sts	0x039C, r1
     a64:	10 92 9d 03 	sts	0x039D, r1
     a68:	10 92 9e 03 	sts	0x039E, r1
     a6c:	10 92 9f 03 	sts	0x039F, r1
	controller.k_p = 0.5;
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	bf e3       	ldi	r27, 0x3F	; 63
     a78:	80 93 94 03 	sts	0x0394, r24
     a7c:	90 93 95 03 	sts	0x0395, r25
     a80:	a0 93 96 03 	sts	0x0396, r26
     a84:	b0 93 97 03 	sts	0x0397, r27
	controller.k_i = 0.2;
     a88:	8d ec       	ldi	r24, 0xCD	; 205
     a8a:	9c ec       	ldi	r25, 0xCC	; 204
     a8c:	ac e4       	ldi	r26, 0x4C	; 76
     a8e:	be e3       	ldi	r27, 0x3E	; 62
     a90:	80 93 98 03 	sts	0x0398, r24
     a94:	90 93 99 03 	sts	0x0399, r25
     a98:	a0 93 9a 03 	sts	0x039A, r26
     a9c:	b0 93 9b 03 	sts	0x039B, r27
	controller.max_error_sum = 20;
     aa0:	80 e0       	ldi	r24, 0x00	; 0
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 ea       	ldi	r26, 0xA0	; 160
     aa6:	b1 e4       	ldi	r27, 0x41	; 65
     aa8:	80 93 a0 03 	sts	0x03A0, r24
     aac:	90 93 a1 03 	sts	0x03A1, r25
     ab0:	a0 93 a2 03 	sts	0x03A2, r26
     ab4:	b0 93 a3 03 	sts	0x03A3, r27
     ab8:	08 95       	ret

00000aba <PI_control>:
}


void PI_control(double velocity_reference) {
     aba:	4f 92       	push	r4
     abc:	5f 92       	push	r5
     abe:	6f 92       	push	r6
     ac0:	7f 92       	push	r7
     ac2:	8f 92       	push	r8
     ac4:	9f 92       	push	r9
     ac6:	af 92       	push	r10
     ac8:	bf 92       	push	r11
     aca:	cf 92       	push	r12
     acc:	df 92       	push	r13
     ace:	ef 92       	push	r14
     ad0:	ff 92       	push	r15
     ad2:	0f 93       	push	r16
     ad4:	1f 93       	push	r17
     ad6:	cf 93       	push	r28
     ad8:	df 93       	push	r29
     ada:	6b 01       	movw	r12, r22
     adc:	7c 01       	movw	r14, r24
	double error = velocity_reference - motor_get_velocity();
     ade:	82 df       	rcall	.-252    	; 0x9e4 <motor_get_velocity>
     ae0:	68 2f       	mov	r22, r24
     ae2:	77 27       	eor	r23, r23
     ae4:	67 fd       	sbrc	r22, 7
     ae6:	70 95       	com	r23
     ae8:	87 2f       	mov	r24, r23
     aea:	97 2f       	mov	r25, r23
     aec:	12 d3       	rcall	.+1572   	; 0x1112 <__floatsisf>
     aee:	9b 01       	movw	r18, r22
     af0:	ac 01       	movw	r20, r24
     af2:	c7 01       	movw	r24, r14
     af4:	b6 01       	movw	r22, r12
     af6:	09 d2       	rcall	.+1042   	; 0xf0a <__subsf3>
     af8:	6b 01       	movw	r12, r22
     afa:	7c 01       	movw	r14, r24
	
	// Find the next error_sum.
	controller.error_sum += error;
     afc:	cc e9       	ldi	r28, 0x9C	; 156
     afe:	d3 e0       	ldi	r29, 0x03	; 3
     b00:	68 81       	ld	r22, Y
     b02:	79 81       	ldd	r23, Y+1	; 0x01
     b04:	8a 81       	ldd	r24, Y+2	; 0x02
     b06:	9b 81       	ldd	r25, Y+3	; 0x03
     b08:	a7 01       	movw	r20, r14
     b0a:	96 01       	movw	r18, r12
     b0c:	ff d1       	rcall	.+1022   	; 0xf0c <__addsf3>
     b0e:	68 83       	st	Y, r22
     b10:	79 83       	std	Y+1, r23	; 0x01
     b12:	8a 83       	std	Y+2, r24	; 0x02
     b14:	9b 83       	std	Y+3, r25	; 0x03
	
	// Saturate the error sum, such that it is on the interval [-MAX_ERROR_SUM, +MAX_ERROR_SUM]
	controller.error_sum = SATURATE(controller.error_sum, -controller.max_error_sum, controller.max_error_sum);
     b16:	68 81       	ld	r22, Y
     b18:	79 81       	ldd	r23, Y+1	; 0x01
     b1a:	8a 81       	ldd	r24, Y+2	; 0x02
     b1c:	9b 81       	ldd	r25, Y+3	; 0x03
     b1e:	00 91 a0 03 	lds	r16, 0x03A0
     b22:	10 91 a1 03 	lds	r17, 0x03A1
     b26:	20 91 a2 03 	lds	r18, 0x03A2
     b2a:	30 91 a3 03 	lds	r19, 0x03A3
     b2e:	a9 01       	movw	r20, r18
     b30:	98 01       	movw	r18, r16
     b32:	50 58       	subi	r21, 0x80	; 128
     b34:	4f d2       	rcall	.+1182   	; 0xfd4 <__cmpsf2>
     b36:	88 23       	and	r24, r24
     b38:	64 f4       	brge	.+24     	; 0xb52 <PI_control+0x98>
     b3a:	80 91 a0 03 	lds	r24, 0x03A0
     b3e:	90 91 a1 03 	lds	r25, 0x03A1
     b42:	a0 91 a2 03 	lds	r26, 0x03A2
     b46:	b0 91 a3 03 	lds	r27, 0x03A3
     b4a:	bc 01       	movw	r22, r24
     b4c:	cd 01       	movw	r24, r26
     b4e:	90 58       	subi	r25, 0x80	; 128
     b50:	08 c0       	rjmp	.+16     	; 0xb62 <PI_control+0xa8>
     b52:	60 91 9c 03 	lds	r22, 0x039C
     b56:	70 91 9d 03 	lds	r23, 0x039D
     b5a:	80 91 9e 03 	lds	r24, 0x039E
     b5e:	90 91 9f 03 	lds	r25, 0x039F
     b62:	20 91 a0 03 	lds	r18, 0x03A0
     b66:	30 91 a1 03 	lds	r19, 0x03A1
     b6a:	40 91 a2 03 	lds	r20, 0x03A2
     b6e:	50 91 a3 03 	lds	r21, 0x03A3
     b72:	7f d3       	rcall	.+1790   	; 0x1272 <__gesf2>
     b74:	18 16       	cp	r1, r24
     b76:	4c f4       	brge	.+18     	; 0xb8a <PI_control+0xd0>
     b78:	80 91 a0 03 	lds	r24, 0x03A0
     b7c:	90 91 a1 03 	lds	r25, 0x03A1
     b80:	a0 91 a2 03 	lds	r26, 0x03A2
     b84:	b0 91 a3 03 	lds	r27, 0x03A3
     b88:	28 c0       	rjmp	.+80     	; 0xbda <PI_control+0x120>
     b8a:	60 91 9c 03 	lds	r22, 0x039C
     b8e:	70 91 9d 03 	lds	r23, 0x039D
     b92:	80 91 9e 03 	lds	r24, 0x039E
     b96:	90 91 9f 03 	lds	r25, 0x039F
     b9a:	00 91 a0 03 	lds	r16, 0x03A0
     b9e:	10 91 a1 03 	lds	r17, 0x03A1
     ba2:	20 91 a2 03 	lds	r18, 0x03A2
     ba6:	30 91 a3 03 	lds	r19, 0x03A3
     baa:	a9 01       	movw	r20, r18
     bac:	98 01       	movw	r18, r16
     bae:	50 58       	subi	r21, 0x80	; 128
     bb0:	11 d2       	rcall	.+1058   	; 0xfd4 <__cmpsf2>
     bb2:	88 23       	and	r24, r24
     bb4:	54 f4       	brge	.+20     	; 0xbca <PI_control+0x110>
     bb6:	80 91 a0 03 	lds	r24, 0x03A0
     bba:	90 91 a1 03 	lds	r25, 0x03A1
     bbe:	a0 91 a2 03 	lds	r26, 0x03A2
     bc2:	b0 91 a3 03 	lds	r27, 0x03A3
     bc6:	b0 58       	subi	r27, 0x80	; 128
     bc8:	08 c0       	rjmp	.+16     	; 0xbda <PI_control+0x120>
     bca:	80 91 9c 03 	lds	r24, 0x039C
     bce:	90 91 9d 03 	lds	r25, 0x039D
     bd2:	a0 91 9e 03 	lds	r26, 0x039E
     bd6:	b0 91 9f 03 	lds	r27, 0x039F
     bda:	ec e9       	ldi	r30, 0x9C	; 156
     bdc:	f3 e0       	ldi	r31, 0x03	; 3
     bde:	80 83       	st	Z, r24
     be0:	91 83       	std	Z+1, r25	; 0x01
     be2:	a2 83       	std	Z+2, r26	; 0x02
     be4:	b3 83       	std	Z+3, r27	; 0x03
	
	// Calculate the output signal of the PI-regulator.
	int output_signal = (controller.k_p * error) + (controller.k_i * controller.error_sum);
     be6:	60 91 94 03 	lds	r22, 0x0394
     bea:	70 91 95 03 	lds	r23, 0x0395
     bee:	80 91 96 03 	lds	r24, 0x0396
     bf2:	90 91 97 03 	lds	r25, 0x0397
     bf6:	80 90 98 03 	lds	r8, 0x0398
     bfa:	90 90 99 03 	lds	r9, 0x0399
     bfe:	a0 90 9a 03 	lds	r10, 0x039A
     c02:	b0 90 9b 03 	lds	r11, 0x039B
     c06:	40 80       	ld	r4, Z
     c08:	51 80       	ldd	r5, Z+1	; 0x01
     c0a:	62 80       	ldd	r6, Z+2	; 0x02
     c0c:	73 80       	ldd	r7, Z+3	; 0x03
     c0e:	a7 01       	movw	r20, r14
     c10:	96 01       	movw	r18, r12
     c12:	33 d3       	rcall	.+1638   	; 0x127a <__mulsf3>
     c14:	6b 01       	movw	r12, r22
     c16:	7c 01       	movw	r14, r24
     c18:	a3 01       	movw	r20, r6
     c1a:	92 01       	movw	r18, r4
     c1c:	c5 01       	movw	r24, r10
     c1e:	b4 01       	movw	r22, r8
     c20:	2c d3       	rcall	.+1624   	; 0x127a <__mulsf3>
     c22:	9b 01       	movw	r18, r22
     c24:	ac 01       	movw	r20, r24
     c26:	c7 01       	movw	r24, r14
     c28:	b6 01       	movw	r22, r12
     c2a:	70 d1       	rcall	.+736    	; 0xf0c <__addsf3>
     c2c:	3f d2       	rcall	.+1150   	; 0x10ac <__fixsfsi>
	
	motor_set_velocity(output_signal);
     c2e:	cb 01       	movw	r24, r22
     c30:	99 dc       	rcall	.-1742   	; 0x564 <motor_set_velocity>
}
     c32:	df 91       	pop	r29
     c34:	cf 91       	pop	r28
     c36:	1f 91       	pop	r17
     c38:	0f 91       	pop	r16
     c3a:	ff 90       	pop	r15
     c3c:	ef 90       	pop	r14
     c3e:	df 90       	pop	r13
     c40:	cf 90       	pop	r12
     c42:	bf 90       	pop	r11
     c44:	af 90       	pop	r10
     c46:	9f 90       	pop	r9
     c48:	8f 90       	pop	r8
     c4a:	7f 90       	pop	r7
     c4c:	6f 90       	pop	r6
     c4e:	5f 90       	pop	r5
     c50:	4f 90       	pop	r4
     c52:	08 95       	ret

00000c54 <servo_init>:
#define WIDTH_MIDPOINT (MAX_WIDTH + MIN_WIDTH) / 2
#define WIDTH_RADIUS   (MAX_WIDTH - MIN_WIDTH) / 2


void servo_init(void){
	PWM_init();
     c54:	24 d0       	rcall	.+72     	; 0xc9e <PWM_init>
	PWM_set_width(WIDTH_MIDPOINT);
     c56:	60 e0       	ldi	r22, 0x00	; 0
     c58:	70 e0       	ldi	r23, 0x00	; 0
     c5a:	80 ec       	ldi	r24, 0xC0	; 192
     c5c:	9f e3       	ldi	r25, 0x3F	; 63
     c5e:	43 c0       	rjmp	.+134    	; 0xce6 <PWM_set_width>
     c60:	08 95       	ret

00000c62 <SPI_init>:

void SPI_test(void) {
	SPI_send(0x00);
	uint8_t spi_read_result = SPI_read();
	
	printf("SPI_TEST: %x\n\n", spi_read_result);
     c62:	22 9a       	sbi	0x04, 2	; 4
     c64:	21 9a       	sbi	0x04, 1	; 4
     c66:	27 9a       	sbi	0x04, 7	; 4
     c68:	20 9a       	sbi	0x04, 0	; 4
     c6a:	8c b5       	in	r24, 0x2c	; 44
     c6c:	80 61       	ori	r24, 0x10	; 16
     c6e:	8c bd       	out	0x2c, r24	; 44
     c70:	8c b5       	in	r24, 0x2c	; 44
     c72:	81 60       	ori	r24, 0x01	; 1
     c74:	8c bd       	out	0x2c, r24	; 44
     c76:	8c b5       	in	r24, 0x2c	; 44
     c78:	80 64       	ori	r24, 0x40	; 64
     c7a:	8c bd       	out	0x2c, r24	; 44
     c7c:	08 95       	ret

00000c7e <SPI_send>:
     c7e:	8e bd       	out	0x2e, r24	; 46
     c80:	0d b4       	in	r0, 0x2d	; 45
     c82:	07 fe       	sbrs	r0, 7
     c84:	fd cf       	rjmp	.-6      	; 0xc80 <SPI_send+0x2>
     c86:	08 95       	ret

00000c88 <SPI_read>:
     c88:	80 e0       	ldi	r24, 0x00	; 0
     c8a:	f9 df       	rcall	.-14     	; 0xc7e <SPI_send>
     c8c:	0d b4       	in	r0, 0x2d	; 45
     c8e:	07 fe       	sbrs	r0, 7
     c90:	fd cf       	rjmp	.-6      	; 0xc8c <SPI_read+0x4>
     c92:	8e b5       	in	r24, 0x2e	; 46
     c94:	08 95       	ret

00000c96 <SPI_select>:
	
}

void SPI_select(void){
	clear_bit(PORTB, SS);
     c96:	2f 98       	cbi	0x05, 7	; 5
     c98:	08 95       	ret

00000c9a <SPI_deselect>:
}

void SPI_deselect(void){
	set_bit(PORTB, SS);
     c9a:	2f 9a       	sbi	0x05, 7	; 5
     c9c:	08 95       	ret

00000c9e <PWM_init>:

void PWM_init(void){
	//if clk_io = 1 / F_CPU: prescalar = 8, TOP = 39 999

	//select source of clock signal and set prescaler = 8
	clear_bit(TCCR1B, CS12);
     c9e:	e1 e8       	ldi	r30, 0x81	; 129
     ca0:	f0 e0       	ldi	r31, 0x00	; 0
     ca2:	80 81       	ld	r24, Z
     ca4:	8b 7f       	andi	r24, 0xFB	; 251
     ca6:	80 83       	st	Z, r24
	set_bit(TCCR1B, CS11);
     ca8:	80 81       	ld	r24, Z
     caa:	82 60       	ori	r24, 0x02	; 2
     cac:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     cae:	80 81       	ld	r24, Z
     cb0:	8e 7f       	andi	r24, 0xFE	; 254
     cb2:	80 83       	st	Z, r24
	
	
	//fast PWM (16 bit, TOP in ICR1) page 145 (mode 14 table 17-2)
	set_bit(TCCR1B, WGM13);
     cb4:	80 81       	ld	r24, Z
     cb6:	80 61       	ori	r24, 0x10	; 16
     cb8:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     cba:	80 81       	ld	r24, Z
     cbc:	88 60       	ori	r24, 0x08	; 8
     cbe:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     cc0:	e0 e8       	ldi	r30, 0x80	; 128
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	80 81       	ld	r24, Z
     cc6:	82 60       	ori	r24, 0x02	; 2
     cc8:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     cca:	80 81       	ld	r24, Z
     ccc:	8e 7f       	andi	r24, 0xFE	; 254
     cce:	80 83       	st	Z, r24
	
	//set TOP so that we have a period of 20 ms
	ICR1 = F_CPU/PRESCALER*PERIOD_MS/1000 - 1; 
     cd0:	8f e3       	ldi	r24, 0x3F	; 63
     cd2:	9c e9       	ldi	r25, 0x9C	; 156
     cd4:	90 93 87 00 	sts	0x0087, r25
     cd8:	80 93 86 00 	sts	0x0086, r24
	
	//compare output mode (Normal mode)
	set_bit(TCCR1A, COM1A1);
     cdc:	80 81       	ld	r24, Z
     cde:	80 68       	ori	r24, 0x80	; 128
     ce0:	80 83       	st	Z, r24
	
	//set output pin PB5(OC1A: output clock 1 A)
	set_bit(DDRB, DDB5);
     ce2:	25 9a       	sbi	0x04, 5	; 4
     ce4:	08 95       	ret

00000ce6 <PWM_set_width>:

	//compares TCTn and OCRnx - cleared when match -> TCTn = BOTTOM
}

void PWM_set_width(float on_time_ms){
	OCR1A = F_CPU/PRESCALER*on_time_ms/1000-1; 
     ce6:	20 e0       	ldi	r18, 0x00	; 0
     ce8:	34 e2       	ldi	r19, 0x24	; 36
     cea:	44 ef       	ldi	r20, 0xF4	; 244
     cec:	59 e4       	ldi	r21, 0x49	; 73
     cee:	c5 d2       	rcall	.+1418   	; 0x127a <__mulsf3>
     cf0:	20 e0       	ldi	r18, 0x00	; 0
     cf2:	30 e0       	ldi	r19, 0x00	; 0
     cf4:	4a e7       	ldi	r20, 0x7A	; 122
     cf6:	54 e4       	ldi	r21, 0x44	; 68
     cf8:	71 d1       	rcall	.+738    	; 0xfdc <__divsf3>
     cfa:	20 e0       	ldi	r18, 0x00	; 0
     cfc:	30 e0       	ldi	r19, 0x00	; 0
     cfe:	40 e8       	ldi	r20, 0x80	; 128
     d00:	5f e3       	ldi	r21, 0x3F	; 63
     d02:	03 d1       	rcall	.+518    	; 0xf0a <__subsf3>
     d04:	d8 d1       	rcall	.+944    	; 0x10b6 <__fixunssfsi>
     d06:	70 93 89 00 	sts	0x0089, r23
     d0a:	60 93 88 00 	sts	0x0088, r22
     d0e:	08 95       	ret

00000d10 <time_reset>:
	
}

//setter time started til current time
void time_reset(void) {
	TCNT3 = 0;
     d10:	10 92 95 00 	sts	0x0095, r1
     d14:	10 92 94 00 	sts	0x0094, r1
	//printf("OVERFLOW FLAG: %d\n", test_bit(TIFR3, TOV3));
	set_bit(TIFR3, TOV3);
     d18:	c0 9a       	sbi	0x18, 0	; 24
     d1a:	08 95       	ret

00000d1c <time_init>:

void time_init(){
	//Normal port operation, non PWM
	
	//prescaler 256 (see table 20-9)
	set_bit(TCCR3B, CS32);
     d1c:	e1 e9       	ldi	r30, 0x91	; 145
     d1e:	f0 e0       	ldi	r31, 0x00	; 0
     d20:	80 81       	ld	r24, Z
     d22:	84 60       	ori	r24, 0x04	; 4
     d24:	80 83       	st	Z, r24
	time_reset();
     d26:	f4 cf       	rjmp	.-24     	; 0xd10 <time_reset>
     d28:	08 95       	ret

00000d2a <time_passed>:
	TCNT3 = 0;
	//printf("OVERFLOW FLAG: %d\n", test_bit(TIFR3, TOV3));
	set_bit(TIFR3, TOV3);
}

uint16_t time_passed(void){
     d2a:	cf 93       	push	r28
     d2c:	df 93       	push	r29
	uint16_t time_passed = TCNT3;
     d2e:	c0 91 94 00 	lds	r28, 0x0094
     d32:	d0 91 95 00 	lds	r29, 0x0095
	time_reset();
     d36:	ec df       	rcall	.-40     	; 0xd10 <time_reset>
	return time_passed;
}
     d38:	ce 01       	movw	r24, r28
     d3a:	df 91       	pop	r29
     d3c:	cf 91       	pop	r28
     d3e:	08 95       	ret

00000d40 <TWI_Master_Initialise>:
     d40:	8c e0       	ldi	r24, 0x0C	; 12
     d42:	80 93 b8 00 	sts	0x00B8, r24
     d46:	8f ef       	ldi	r24, 0xFF	; 255
     d48:	80 93 bb 00 	sts	0x00BB, r24
     d4c:	84 e0       	ldi	r24, 0x04	; 4
     d4e:	80 93 bc 00 	sts	0x00BC, r24
     d52:	08 95       	ret

00000d54 <TWI_Start_Transceiver_With_Data>:
     d54:	ec eb       	ldi	r30, 0xBC	; 188
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	20 81       	ld	r18, Z
     d5a:	20 fd       	sbrc	r18, 0
     d5c:	fd cf       	rjmp	.-6      	; 0xd58 <TWI_Start_Transceiver_With_Data+0x4>
     d5e:	60 93 8d 03 	sts	0x038D, r22
     d62:	fc 01       	movw	r30, r24
     d64:	20 81       	ld	r18, Z
     d66:	20 93 8e 03 	sts	0x038E, r18
     d6a:	20 fd       	sbrc	r18, 0
     d6c:	0c c0       	rjmp	.+24     	; 0xd86 <TWI_Start_Transceiver_With_Data+0x32>
     d6e:	62 30       	cpi	r22, 0x02	; 2
     d70:	50 f0       	brcs	.+20     	; 0xd86 <TWI_Start_Transceiver_With_Data+0x32>
     d72:	dc 01       	movw	r26, r24
     d74:	11 96       	adiw	r26, 0x01	; 1
     d76:	ef e8       	ldi	r30, 0x8F	; 143
     d78:	f3 e0       	ldi	r31, 0x03	; 3
     d7a:	81 e0       	ldi	r24, 0x01	; 1
     d7c:	9d 91       	ld	r25, X+
     d7e:	91 93       	st	Z+, r25
     d80:	8f 5f       	subi	r24, 0xFF	; 255
     d82:	86 13       	cpse	r24, r22
     d84:	fb cf       	rjmp	.-10     	; 0xd7c <TWI_Start_Transceiver_With_Data+0x28>
     d86:	10 92 8c 03 	sts	0x038C, r1
     d8a:	88 ef       	ldi	r24, 0xF8	; 248
     d8c:	80 93 06 02 	sts	0x0206, r24
     d90:	85 ea       	ldi	r24, 0xA5	; 165
     d92:	80 93 bc 00 	sts	0x00BC, r24
     d96:	08 95       	ret

00000d98 <__vector_39>:
     d98:	1f 92       	push	r1
     d9a:	0f 92       	push	r0
     d9c:	0f b6       	in	r0, 0x3f	; 63
     d9e:	0f 92       	push	r0
     da0:	11 24       	eor	r1, r1
     da2:	0b b6       	in	r0, 0x3b	; 59
     da4:	0f 92       	push	r0
     da6:	2f 93       	push	r18
     da8:	3f 93       	push	r19
     daa:	8f 93       	push	r24
     dac:	9f 93       	push	r25
     dae:	af 93       	push	r26
     db0:	bf 93       	push	r27
     db2:	ef 93       	push	r30
     db4:	ff 93       	push	r31
     db6:	80 91 b9 00 	lds	r24, 0x00B9
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	fc 01       	movw	r30, r24
     dbe:	38 97       	sbiw	r30, 0x08	; 8
     dc0:	e1 35       	cpi	r30, 0x51	; 81
     dc2:	f1 05       	cpc	r31, r1
     dc4:	08 f0       	brcs	.+2      	; 0xdc8 <__vector_39+0x30>
     dc6:	55 c0       	rjmp	.+170    	; 0xe72 <__vector_39+0xda>
     dc8:	ee 58       	subi	r30, 0x8E	; 142
     dca:	ff 4f       	sbci	r31, 0xFF	; 255
     dcc:	b9 c2       	rjmp	.+1394   	; 0x1340 <__tablejump2__>
     dce:	10 92 8b 03 	sts	0x038B, r1
     dd2:	e0 91 8b 03 	lds	r30, 0x038B
     dd6:	80 91 8d 03 	lds	r24, 0x038D
     dda:	e8 17       	cp	r30, r24
     ddc:	70 f4       	brcc	.+28     	; 0xdfa <__vector_39+0x62>
     dde:	81 e0       	ldi	r24, 0x01	; 1
     de0:	8e 0f       	add	r24, r30
     de2:	80 93 8b 03 	sts	0x038B, r24
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	e2 57       	subi	r30, 0x72	; 114
     dea:	fc 4f       	sbci	r31, 0xFC	; 252
     dec:	80 81       	ld	r24, Z
     dee:	80 93 bb 00 	sts	0x00BB, r24
     df2:	85 e8       	ldi	r24, 0x85	; 133
     df4:	80 93 bc 00 	sts	0x00BC, r24
     df8:	43 c0       	rjmp	.+134    	; 0xe80 <__vector_39+0xe8>
     dfa:	80 91 8c 03 	lds	r24, 0x038C
     dfe:	81 60       	ori	r24, 0x01	; 1
     e00:	80 93 8c 03 	sts	0x038C, r24
     e04:	84 e9       	ldi	r24, 0x94	; 148
     e06:	80 93 bc 00 	sts	0x00BC, r24
     e0a:	3a c0       	rjmp	.+116    	; 0xe80 <__vector_39+0xe8>
     e0c:	e0 91 8b 03 	lds	r30, 0x038B
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	8e 0f       	add	r24, r30
     e14:	80 93 8b 03 	sts	0x038B, r24
     e18:	80 91 bb 00 	lds	r24, 0x00BB
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	e2 57       	subi	r30, 0x72	; 114
     e20:	fc 4f       	sbci	r31, 0xFC	; 252
     e22:	80 83       	st	Z, r24
     e24:	20 91 8b 03 	lds	r18, 0x038B
     e28:	30 e0       	ldi	r19, 0x00	; 0
     e2a:	80 91 8d 03 	lds	r24, 0x038D
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	01 97       	sbiw	r24, 0x01	; 1
     e32:	28 17       	cp	r18, r24
     e34:	39 07       	cpc	r19, r25
     e36:	24 f4       	brge	.+8      	; 0xe40 <__vector_39+0xa8>
     e38:	85 ec       	ldi	r24, 0xC5	; 197
     e3a:	80 93 bc 00 	sts	0x00BC, r24
     e3e:	20 c0       	rjmp	.+64     	; 0xe80 <__vector_39+0xe8>
     e40:	85 e8       	ldi	r24, 0x85	; 133
     e42:	80 93 bc 00 	sts	0x00BC, r24
     e46:	1c c0       	rjmp	.+56     	; 0xe80 <__vector_39+0xe8>
     e48:	80 91 bb 00 	lds	r24, 0x00BB
     e4c:	e0 91 8b 03 	lds	r30, 0x038B
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	e2 57       	subi	r30, 0x72	; 114
     e54:	fc 4f       	sbci	r31, 0xFC	; 252
     e56:	80 83       	st	Z, r24
     e58:	80 91 8c 03 	lds	r24, 0x038C
     e5c:	81 60       	ori	r24, 0x01	; 1
     e5e:	80 93 8c 03 	sts	0x038C, r24
     e62:	84 e9       	ldi	r24, 0x94	; 148
     e64:	80 93 bc 00 	sts	0x00BC, r24
     e68:	0b c0       	rjmp	.+22     	; 0xe80 <__vector_39+0xe8>
     e6a:	85 ea       	ldi	r24, 0xA5	; 165
     e6c:	80 93 bc 00 	sts	0x00BC, r24
     e70:	07 c0       	rjmp	.+14     	; 0xe80 <__vector_39+0xe8>
     e72:	80 91 b9 00 	lds	r24, 0x00B9
     e76:	80 93 06 02 	sts	0x0206, r24
     e7a:	84 e0       	ldi	r24, 0x04	; 4
     e7c:	80 93 bc 00 	sts	0x00BC, r24
     e80:	ff 91       	pop	r31
     e82:	ef 91       	pop	r30
     e84:	bf 91       	pop	r27
     e86:	af 91       	pop	r26
     e88:	9f 91       	pop	r25
     e8a:	8f 91       	pop	r24
     e8c:	3f 91       	pop	r19
     e8e:	2f 91       	pop	r18
     e90:	0f 90       	pop	r0
     e92:	0b be       	out	0x3b, r0	; 59
     e94:	0f 90       	pop	r0
     e96:	0f be       	out	0x3f, r0	; 63
     e98:	0f 90       	pop	r0
     e9a:	1f 90       	pop	r1
     e9c:	18 95       	reti

00000e9e <usart_transmit_to_computer>:
     e9e:	e0 ec       	ldi	r30, 0xC0	; 192
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	90 81       	ld	r25, Z
     ea4:	95 ff       	sbrs	r25, 5
     ea6:	fd cf       	rjmp	.-6      	; 0xea2 <usart_transmit_to_computer+0x4>
     ea8:	80 93 c6 00 	sts	0x00C6, r24
     eac:	08 95       	ret

00000eae <usart_receive_from_computer>:
     eae:	e0 ec       	ldi	r30, 0xC0	; 192
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	88 23       	and	r24, r24
     eb6:	ec f7       	brge	.-6      	; 0xeb2 <usart_receive_from_computer+0x4>
     eb8:	80 91 c6 00 	lds	r24, 0x00C6
     ebc:	08 95       	ret

00000ebe <usart_init>:
     ebe:	90 93 c5 00 	sts	0x00C5, r25
     ec2:	80 93 c4 00 	sts	0x00C4, r24
     ec6:	88 e1       	ldi	r24, 0x18	; 24
     ec8:	80 93 c1 00 	sts	0x00C1, r24
     ecc:	8e e0       	ldi	r24, 0x0E	; 14
     ece:	80 93 c2 00 	sts	0x00C2, r24
     ed2:	67 e5       	ldi	r22, 0x57	; 87
     ed4:	77 e0       	ldi	r23, 0x07	; 7
     ed6:	8f e4       	ldi	r24, 0x4F	; 79
     ed8:	97 e0       	ldi	r25, 0x07	; 7
     eda:	5f c2       	rjmp	.+1214   	; 0x139a <fdevopen>
     edc:	08 95       	ret

00000ede <initialize>:
void test(void);
void test_servo_and_ir(void);


void initialize(void){
	cli();
     ede:	f8 94       	cli
	usart_init(MYUBRR);
     ee0:	87 e6       	ldi	r24, 0x67	; 103
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	ec df       	rcall	.-40     	; 0xebe <usart_init>
	CAN_init();
     ee6:	c9 d9       	rcall	.-3182   	; 0x27a <CAN_init>
	servo_init();
     ee8:	b5 de       	rcall	.-662    	; 0xc54 <servo_init>
	IR_init();
     eea:	c9 da       	rcall	.-2670   	; 0x47e <IR_init>
	motor_init(DEFAULT);
     eec:	80 e0       	ldi	r24, 0x00	; 0
     eee:	4d dd       	rcall	.-1382   	; 0x98a <motor_init>
	PI_init();
     ef0:	b7 dd       	rcall	.-1170   	; 0xa60 <PI_init>
	CONTROL_init();
     ef2:	88 da       	rcall	.-2800   	; 0x404 <CONTROL_init>
	sei();
     ef4:	78 94       	sei
     ef6:	08 95       	ret

00000ef8 <main>:
}


int main(void){
	initialize(); 
     ef8:	f2 df       	rcall	.-28     	; 0xede <initialize>
	printf("[NODE2] Initialization complete!\n\n");
     efa:	80 e6       	ldi	r24, 0x60	; 96
     efc:	93 e0       	ldi	r25, 0x03	; 3
     efe:	a8 d2       	rcall	.+1360   	; 0x1450 <puts>
	
	CONTROL_run(CLOSED_LOOP);
     f00:	81 e0       	ldi	r24, 0x01	; 1
     f02:	91 da       	rcall	.-2782   	; 0x426 <CONTROL_run>
	
	return 0;
     f04:	80 e0       	ldi	r24, 0x00	; 0
     f06:	90 e0       	ldi	r25, 0x00	; 0
     f08:	08 95       	ret

00000f0a <__subsf3>:
     f0a:	50 58       	subi	r21, 0x80	; 128

00000f0c <__addsf3>:
     f0c:	bb 27       	eor	r27, r27
     f0e:	aa 27       	eor	r26, r26
     f10:	0e d0       	rcall	.+28     	; 0xf2e <__addsf3x>
     f12:	75 c1       	rjmp	.+746    	; 0x11fe <__fp_round>
     f14:	66 d1       	rcall	.+716    	; 0x11e2 <__fp_pscA>
     f16:	30 f0       	brcs	.+12     	; 0xf24 <__addsf3+0x18>
     f18:	6b d1       	rcall	.+726    	; 0x11f0 <__fp_pscB>
     f1a:	20 f0       	brcs	.+8      	; 0xf24 <__addsf3+0x18>
     f1c:	31 f4       	brne	.+12     	; 0xf2a <__addsf3+0x1e>
     f1e:	9f 3f       	cpi	r25, 0xFF	; 255
     f20:	11 f4       	brne	.+4      	; 0xf26 <__addsf3+0x1a>
     f22:	1e f4       	brtc	.+6      	; 0xf2a <__addsf3+0x1e>
     f24:	5b c1       	rjmp	.+694    	; 0x11dc <__fp_nan>
     f26:	0e f4       	brtc	.+2      	; 0xf2a <__addsf3+0x1e>
     f28:	e0 95       	com	r30
     f2a:	e7 fb       	bst	r30, 7
     f2c:	51 c1       	rjmp	.+674    	; 0x11d0 <__fp_inf>

00000f2e <__addsf3x>:
     f2e:	e9 2f       	mov	r30, r25
     f30:	77 d1       	rcall	.+750    	; 0x1220 <__fp_split3>
     f32:	80 f3       	brcs	.-32     	; 0xf14 <__addsf3+0x8>
     f34:	ba 17       	cp	r27, r26
     f36:	62 07       	cpc	r22, r18
     f38:	73 07       	cpc	r23, r19
     f3a:	84 07       	cpc	r24, r20
     f3c:	95 07       	cpc	r25, r21
     f3e:	18 f0       	brcs	.+6      	; 0xf46 <__addsf3x+0x18>
     f40:	71 f4       	brne	.+28     	; 0xf5e <__addsf3x+0x30>
     f42:	9e f5       	brtc	.+102    	; 0xfaa <__addsf3x+0x7c>
     f44:	8f c1       	rjmp	.+798    	; 0x1264 <__fp_zero>
     f46:	0e f4       	brtc	.+2      	; 0xf4a <__addsf3x+0x1c>
     f48:	e0 95       	com	r30
     f4a:	0b 2e       	mov	r0, r27
     f4c:	ba 2f       	mov	r27, r26
     f4e:	a0 2d       	mov	r26, r0
     f50:	0b 01       	movw	r0, r22
     f52:	b9 01       	movw	r22, r18
     f54:	90 01       	movw	r18, r0
     f56:	0c 01       	movw	r0, r24
     f58:	ca 01       	movw	r24, r20
     f5a:	a0 01       	movw	r20, r0
     f5c:	11 24       	eor	r1, r1
     f5e:	ff 27       	eor	r31, r31
     f60:	59 1b       	sub	r21, r25
     f62:	99 f0       	breq	.+38     	; 0xf8a <__addsf3x+0x5c>
     f64:	59 3f       	cpi	r21, 0xF9	; 249
     f66:	50 f4       	brcc	.+20     	; 0xf7c <__addsf3x+0x4e>
     f68:	50 3e       	cpi	r21, 0xE0	; 224
     f6a:	68 f1       	brcs	.+90     	; 0xfc6 <__addsf3x+0x98>
     f6c:	1a 16       	cp	r1, r26
     f6e:	f0 40       	sbci	r31, 0x00	; 0
     f70:	a2 2f       	mov	r26, r18
     f72:	23 2f       	mov	r18, r19
     f74:	34 2f       	mov	r19, r20
     f76:	44 27       	eor	r20, r20
     f78:	58 5f       	subi	r21, 0xF8	; 248
     f7a:	f3 cf       	rjmp	.-26     	; 0xf62 <__addsf3x+0x34>
     f7c:	46 95       	lsr	r20
     f7e:	37 95       	ror	r19
     f80:	27 95       	ror	r18
     f82:	a7 95       	ror	r26
     f84:	f0 40       	sbci	r31, 0x00	; 0
     f86:	53 95       	inc	r21
     f88:	c9 f7       	brne	.-14     	; 0xf7c <__addsf3x+0x4e>
     f8a:	7e f4       	brtc	.+30     	; 0xfaa <__addsf3x+0x7c>
     f8c:	1f 16       	cp	r1, r31
     f8e:	ba 0b       	sbc	r27, r26
     f90:	62 0b       	sbc	r22, r18
     f92:	73 0b       	sbc	r23, r19
     f94:	84 0b       	sbc	r24, r20
     f96:	ba f0       	brmi	.+46     	; 0xfc6 <__addsf3x+0x98>
     f98:	91 50       	subi	r25, 0x01	; 1
     f9a:	a1 f0       	breq	.+40     	; 0xfc4 <__addsf3x+0x96>
     f9c:	ff 0f       	add	r31, r31
     f9e:	bb 1f       	adc	r27, r27
     fa0:	66 1f       	adc	r22, r22
     fa2:	77 1f       	adc	r23, r23
     fa4:	88 1f       	adc	r24, r24
     fa6:	c2 f7       	brpl	.-16     	; 0xf98 <__addsf3x+0x6a>
     fa8:	0e c0       	rjmp	.+28     	; 0xfc6 <__addsf3x+0x98>
     faa:	ba 0f       	add	r27, r26
     fac:	62 1f       	adc	r22, r18
     fae:	73 1f       	adc	r23, r19
     fb0:	84 1f       	adc	r24, r20
     fb2:	48 f4       	brcc	.+18     	; 0xfc6 <__addsf3x+0x98>
     fb4:	87 95       	ror	r24
     fb6:	77 95       	ror	r23
     fb8:	67 95       	ror	r22
     fba:	b7 95       	ror	r27
     fbc:	f7 95       	ror	r31
     fbe:	9e 3f       	cpi	r25, 0xFE	; 254
     fc0:	08 f0       	brcs	.+2      	; 0xfc4 <__addsf3x+0x96>
     fc2:	b3 cf       	rjmp	.-154    	; 0xf2a <__addsf3+0x1e>
     fc4:	93 95       	inc	r25
     fc6:	88 0f       	add	r24, r24
     fc8:	08 f0       	brcs	.+2      	; 0xfcc <__addsf3x+0x9e>
     fca:	99 27       	eor	r25, r25
     fcc:	ee 0f       	add	r30, r30
     fce:	97 95       	ror	r25
     fd0:	87 95       	ror	r24
     fd2:	08 95       	ret

00000fd4 <__cmpsf2>:
     fd4:	d9 d0       	rcall	.+434    	; 0x1188 <__fp_cmp>
     fd6:	08 f4       	brcc	.+2      	; 0xfda <__cmpsf2+0x6>
     fd8:	81 e0       	ldi	r24, 0x01	; 1
     fda:	08 95       	ret

00000fdc <__divsf3>:
     fdc:	0c d0       	rcall	.+24     	; 0xff6 <__divsf3x>
     fde:	0f c1       	rjmp	.+542    	; 0x11fe <__fp_round>
     fe0:	07 d1       	rcall	.+526    	; 0x11f0 <__fp_pscB>
     fe2:	40 f0       	brcs	.+16     	; 0xff4 <__divsf3+0x18>
     fe4:	fe d0       	rcall	.+508    	; 0x11e2 <__fp_pscA>
     fe6:	30 f0       	brcs	.+12     	; 0xff4 <__divsf3+0x18>
     fe8:	21 f4       	brne	.+8      	; 0xff2 <__divsf3+0x16>
     fea:	5f 3f       	cpi	r21, 0xFF	; 255
     fec:	19 f0       	breq	.+6      	; 0xff4 <__divsf3+0x18>
     fee:	f0 c0       	rjmp	.+480    	; 0x11d0 <__fp_inf>
     ff0:	51 11       	cpse	r21, r1
     ff2:	39 c1       	rjmp	.+626    	; 0x1266 <__fp_szero>
     ff4:	f3 c0       	rjmp	.+486    	; 0x11dc <__fp_nan>

00000ff6 <__divsf3x>:
     ff6:	14 d1       	rcall	.+552    	; 0x1220 <__fp_split3>
     ff8:	98 f3       	brcs	.-26     	; 0xfe0 <__divsf3+0x4>

00000ffa <__divsf3_pse>:
     ffa:	99 23       	and	r25, r25
     ffc:	c9 f3       	breq	.-14     	; 0xff0 <__divsf3+0x14>
     ffe:	55 23       	and	r21, r21
    1000:	b1 f3       	breq	.-20     	; 0xfee <__divsf3+0x12>
    1002:	95 1b       	sub	r25, r21
    1004:	55 0b       	sbc	r21, r21
    1006:	bb 27       	eor	r27, r27
    1008:	aa 27       	eor	r26, r26
    100a:	62 17       	cp	r22, r18
    100c:	73 07       	cpc	r23, r19
    100e:	84 07       	cpc	r24, r20
    1010:	38 f0       	brcs	.+14     	; 0x1020 <__divsf3_pse+0x26>
    1012:	9f 5f       	subi	r25, 0xFF	; 255
    1014:	5f 4f       	sbci	r21, 0xFF	; 255
    1016:	22 0f       	add	r18, r18
    1018:	33 1f       	adc	r19, r19
    101a:	44 1f       	adc	r20, r20
    101c:	aa 1f       	adc	r26, r26
    101e:	a9 f3       	breq	.-22     	; 0x100a <__divsf3_pse+0x10>
    1020:	33 d0       	rcall	.+102    	; 0x1088 <__divsf3_pse+0x8e>
    1022:	0e 2e       	mov	r0, r30
    1024:	3a f0       	brmi	.+14     	; 0x1034 <__divsf3_pse+0x3a>
    1026:	e0 e8       	ldi	r30, 0x80	; 128
    1028:	30 d0       	rcall	.+96     	; 0x108a <__divsf3_pse+0x90>
    102a:	91 50       	subi	r25, 0x01	; 1
    102c:	50 40       	sbci	r21, 0x00	; 0
    102e:	e6 95       	lsr	r30
    1030:	00 1c       	adc	r0, r0
    1032:	ca f7       	brpl	.-14     	; 0x1026 <__divsf3_pse+0x2c>
    1034:	29 d0       	rcall	.+82     	; 0x1088 <__divsf3_pse+0x8e>
    1036:	fe 2f       	mov	r31, r30
    1038:	27 d0       	rcall	.+78     	; 0x1088 <__divsf3_pse+0x8e>
    103a:	66 0f       	add	r22, r22
    103c:	77 1f       	adc	r23, r23
    103e:	88 1f       	adc	r24, r24
    1040:	bb 1f       	adc	r27, r27
    1042:	26 17       	cp	r18, r22
    1044:	37 07       	cpc	r19, r23
    1046:	48 07       	cpc	r20, r24
    1048:	ab 07       	cpc	r26, r27
    104a:	b0 e8       	ldi	r27, 0x80	; 128
    104c:	09 f0       	breq	.+2      	; 0x1050 <__divsf3_pse+0x56>
    104e:	bb 0b       	sbc	r27, r27
    1050:	80 2d       	mov	r24, r0
    1052:	bf 01       	movw	r22, r30
    1054:	ff 27       	eor	r31, r31
    1056:	93 58       	subi	r25, 0x83	; 131
    1058:	5f 4f       	sbci	r21, 0xFF	; 255
    105a:	2a f0       	brmi	.+10     	; 0x1066 <__divsf3_pse+0x6c>
    105c:	9e 3f       	cpi	r25, 0xFE	; 254
    105e:	51 05       	cpc	r21, r1
    1060:	68 f0       	brcs	.+26     	; 0x107c <__divsf3_pse+0x82>
    1062:	b6 c0       	rjmp	.+364    	; 0x11d0 <__fp_inf>
    1064:	00 c1       	rjmp	.+512    	; 0x1266 <__fp_szero>
    1066:	5f 3f       	cpi	r21, 0xFF	; 255
    1068:	ec f3       	brlt	.-6      	; 0x1064 <__divsf3_pse+0x6a>
    106a:	98 3e       	cpi	r25, 0xE8	; 232
    106c:	dc f3       	brlt	.-10     	; 0x1064 <__divsf3_pse+0x6a>
    106e:	86 95       	lsr	r24
    1070:	77 95       	ror	r23
    1072:	67 95       	ror	r22
    1074:	b7 95       	ror	r27
    1076:	f7 95       	ror	r31
    1078:	9f 5f       	subi	r25, 0xFF	; 255
    107a:	c9 f7       	brne	.-14     	; 0x106e <__divsf3_pse+0x74>
    107c:	88 0f       	add	r24, r24
    107e:	91 1d       	adc	r25, r1
    1080:	96 95       	lsr	r25
    1082:	87 95       	ror	r24
    1084:	97 f9       	bld	r25, 7
    1086:	08 95       	ret
    1088:	e1 e0       	ldi	r30, 0x01	; 1
    108a:	66 0f       	add	r22, r22
    108c:	77 1f       	adc	r23, r23
    108e:	88 1f       	adc	r24, r24
    1090:	bb 1f       	adc	r27, r27
    1092:	62 17       	cp	r22, r18
    1094:	73 07       	cpc	r23, r19
    1096:	84 07       	cpc	r24, r20
    1098:	ba 07       	cpc	r27, r26
    109a:	20 f0       	brcs	.+8      	; 0x10a4 <__divsf3_pse+0xaa>
    109c:	62 1b       	sub	r22, r18
    109e:	73 0b       	sbc	r23, r19
    10a0:	84 0b       	sbc	r24, r20
    10a2:	ba 0b       	sbc	r27, r26
    10a4:	ee 1f       	adc	r30, r30
    10a6:	88 f7       	brcc	.-30     	; 0x108a <__divsf3_pse+0x90>
    10a8:	e0 95       	com	r30
    10aa:	08 95       	ret

000010ac <__fixsfsi>:
    10ac:	04 d0       	rcall	.+8      	; 0x10b6 <__fixunssfsi>
    10ae:	68 94       	set
    10b0:	b1 11       	cpse	r27, r1
    10b2:	d9 c0       	rjmp	.+434    	; 0x1266 <__fp_szero>
    10b4:	08 95       	ret

000010b6 <__fixunssfsi>:
    10b6:	bc d0       	rcall	.+376    	; 0x1230 <__fp_splitA>
    10b8:	88 f0       	brcs	.+34     	; 0x10dc <__fixunssfsi+0x26>
    10ba:	9f 57       	subi	r25, 0x7F	; 127
    10bc:	90 f0       	brcs	.+36     	; 0x10e2 <__fixunssfsi+0x2c>
    10be:	b9 2f       	mov	r27, r25
    10c0:	99 27       	eor	r25, r25
    10c2:	b7 51       	subi	r27, 0x17	; 23
    10c4:	a0 f0       	brcs	.+40     	; 0x10ee <__fixunssfsi+0x38>
    10c6:	d1 f0       	breq	.+52     	; 0x10fc <__fixunssfsi+0x46>
    10c8:	66 0f       	add	r22, r22
    10ca:	77 1f       	adc	r23, r23
    10cc:	88 1f       	adc	r24, r24
    10ce:	99 1f       	adc	r25, r25
    10d0:	1a f0       	brmi	.+6      	; 0x10d8 <__fixunssfsi+0x22>
    10d2:	ba 95       	dec	r27
    10d4:	c9 f7       	brne	.-14     	; 0x10c8 <__fixunssfsi+0x12>
    10d6:	12 c0       	rjmp	.+36     	; 0x10fc <__fixunssfsi+0x46>
    10d8:	b1 30       	cpi	r27, 0x01	; 1
    10da:	81 f0       	breq	.+32     	; 0x10fc <__fixunssfsi+0x46>
    10dc:	c3 d0       	rcall	.+390    	; 0x1264 <__fp_zero>
    10de:	b1 e0       	ldi	r27, 0x01	; 1
    10e0:	08 95       	ret
    10e2:	c0 c0       	rjmp	.+384    	; 0x1264 <__fp_zero>
    10e4:	67 2f       	mov	r22, r23
    10e6:	78 2f       	mov	r23, r24
    10e8:	88 27       	eor	r24, r24
    10ea:	b8 5f       	subi	r27, 0xF8	; 248
    10ec:	39 f0       	breq	.+14     	; 0x10fc <__fixunssfsi+0x46>
    10ee:	b9 3f       	cpi	r27, 0xF9	; 249
    10f0:	cc f3       	brlt	.-14     	; 0x10e4 <__fixunssfsi+0x2e>
    10f2:	86 95       	lsr	r24
    10f4:	77 95       	ror	r23
    10f6:	67 95       	ror	r22
    10f8:	b3 95       	inc	r27
    10fa:	d9 f7       	brne	.-10     	; 0x10f2 <__fixunssfsi+0x3c>
    10fc:	3e f4       	brtc	.+14     	; 0x110c <__fixunssfsi+0x56>
    10fe:	90 95       	com	r25
    1100:	80 95       	com	r24
    1102:	70 95       	com	r23
    1104:	61 95       	neg	r22
    1106:	7f 4f       	sbci	r23, 0xFF	; 255
    1108:	8f 4f       	sbci	r24, 0xFF	; 255
    110a:	9f 4f       	sbci	r25, 0xFF	; 255
    110c:	08 95       	ret

0000110e <__floatunsisf>:
    110e:	e8 94       	clt
    1110:	09 c0       	rjmp	.+18     	; 0x1124 <__floatsisf+0x12>

00001112 <__floatsisf>:
    1112:	97 fb       	bst	r25, 7
    1114:	3e f4       	brtc	.+14     	; 0x1124 <__floatsisf+0x12>
    1116:	90 95       	com	r25
    1118:	80 95       	com	r24
    111a:	70 95       	com	r23
    111c:	61 95       	neg	r22
    111e:	7f 4f       	sbci	r23, 0xFF	; 255
    1120:	8f 4f       	sbci	r24, 0xFF	; 255
    1122:	9f 4f       	sbci	r25, 0xFF	; 255
    1124:	99 23       	and	r25, r25
    1126:	a9 f0       	breq	.+42     	; 0x1152 <__floatsisf+0x40>
    1128:	f9 2f       	mov	r31, r25
    112a:	96 e9       	ldi	r25, 0x96	; 150
    112c:	bb 27       	eor	r27, r27
    112e:	93 95       	inc	r25
    1130:	f6 95       	lsr	r31
    1132:	87 95       	ror	r24
    1134:	77 95       	ror	r23
    1136:	67 95       	ror	r22
    1138:	b7 95       	ror	r27
    113a:	f1 11       	cpse	r31, r1
    113c:	f8 cf       	rjmp	.-16     	; 0x112e <__floatsisf+0x1c>
    113e:	fa f4       	brpl	.+62     	; 0x117e <__floatsisf+0x6c>
    1140:	bb 0f       	add	r27, r27
    1142:	11 f4       	brne	.+4      	; 0x1148 <__floatsisf+0x36>
    1144:	60 ff       	sbrs	r22, 0
    1146:	1b c0       	rjmp	.+54     	; 0x117e <__floatsisf+0x6c>
    1148:	6f 5f       	subi	r22, 0xFF	; 255
    114a:	7f 4f       	sbci	r23, 0xFF	; 255
    114c:	8f 4f       	sbci	r24, 0xFF	; 255
    114e:	9f 4f       	sbci	r25, 0xFF	; 255
    1150:	16 c0       	rjmp	.+44     	; 0x117e <__floatsisf+0x6c>
    1152:	88 23       	and	r24, r24
    1154:	11 f0       	breq	.+4      	; 0x115a <__floatsisf+0x48>
    1156:	96 e9       	ldi	r25, 0x96	; 150
    1158:	11 c0       	rjmp	.+34     	; 0x117c <__floatsisf+0x6a>
    115a:	77 23       	and	r23, r23
    115c:	21 f0       	breq	.+8      	; 0x1166 <__floatsisf+0x54>
    115e:	9e e8       	ldi	r25, 0x8E	; 142
    1160:	87 2f       	mov	r24, r23
    1162:	76 2f       	mov	r23, r22
    1164:	05 c0       	rjmp	.+10     	; 0x1170 <__floatsisf+0x5e>
    1166:	66 23       	and	r22, r22
    1168:	71 f0       	breq	.+28     	; 0x1186 <__floatsisf+0x74>
    116a:	96 e8       	ldi	r25, 0x86	; 134
    116c:	86 2f       	mov	r24, r22
    116e:	70 e0       	ldi	r23, 0x00	; 0
    1170:	60 e0       	ldi	r22, 0x00	; 0
    1172:	2a f0       	brmi	.+10     	; 0x117e <__floatsisf+0x6c>
    1174:	9a 95       	dec	r25
    1176:	66 0f       	add	r22, r22
    1178:	77 1f       	adc	r23, r23
    117a:	88 1f       	adc	r24, r24
    117c:	da f7       	brpl	.-10     	; 0x1174 <__floatsisf+0x62>
    117e:	88 0f       	add	r24, r24
    1180:	96 95       	lsr	r25
    1182:	87 95       	ror	r24
    1184:	97 f9       	bld	r25, 7
    1186:	08 95       	ret

00001188 <__fp_cmp>:
    1188:	99 0f       	add	r25, r25
    118a:	00 08       	sbc	r0, r0
    118c:	55 0f       	add	r21, r21
    118e:	aa 0b       	sbc	r26, r26
    1190:	e0 e8       	ldi	r30, 0x80	; 128
    1192:	fe ef       	ldi	r31, 0xFE	; 254
    1194:	16 16       	cp	r1, r22
    1196:	17 06       	cpc	r1, r23
    1198:	e8 07       	cpc	r30, r24
    119a:	f9 07       	cpc	r31, r25
    119c:	c0 f0       	brcs	.+48     	; 0x11ce <__fp_cmp+0x46>
    119e:	12 16       	cp	r1, r18
    11a0:	13 06       	cpc	r1, r19
    11a2:	e4 07       	cpc	r30, r20
    11a4:	f5 07       	cpc	r31, r21
    11a6:	98 f0       	brcs	.+38     	; 0x11ce <__fp_cmp+0x46>
    11a8:	62 1b       	sub	r22, r18
    11aa:	73 0b       	sbc	r23, r19
    11ac:	84 0b       	sbc	r24, r20
    11ae:	95 0b       	sbc	r25, r21
    11b0:	39 f4       	brne	.+14     	; 0x11c0 <__fp_cmp+0x38>
    11b2:	0a 26       	eor	r0, r26
    11b4:	61 f0       	breq	.+24     	; 0x11ce <__fp_cmp+0x46>
    11b6:	23 2b       	or	r18, r19
    11b8:	24 2b       	or	r18, r20
    11ba:	25 2b       	or	r18, r21
    11bc:	21 f4       	brne	.+8      	; 0x11c6 <__fp_cmp+0x3e>
    11be:	08 95       	ret
    11c0:	0a 26       	eor	r0, r26
    11c2:	09 f4       	brne	.+2      	; 0x11c6 <__fp_cmp+0x3e>
    11c4:	a1 40       	sbci	r26, 0x01	; 1
    11c6:	a6 95       	lsr	r26
    11c8:	8f ef       	ldi	r24, 0xFF	; 255
    11ca:	81 1d       	adc	r24, r1
    11cc:	81 1d       	adc	r24, r1
    11ce:	08 95       	ret

000011d0 <__fp_inf>:
    11d0:	97 f9       	bld	r25, 7
    11d2:	9f 67       	ori	r25, 0x7F	; 127
    11d4:	80 e8       	ldi	r24, 0x80	; 128
    11d6:	70 e0       	ldi	r23, 0x00	; 0
    11d8:	60 e0       	ldi	r22, 0x00	; 0
    11da:	08 95       	ret

000011dc <__fp_nan>:
    11dc:	9f ef       	ldi	r25, 0xFF	; 255
    11de:	80 ec       	ldi	r24, 0xC0	; 192
    11e0:	08 95       	ret

000011e2 <__fp_pscA>:
    11e2:	00 24       	eor	r0, r0
    11e4:	0a 94       	dec	r0
    11e6:	16 16       	cp	r1, r22
    11e8:	17 06       	cpc	r1, r23
    11ea:	18 06       	cpc	r1, r24
    11ec:	09 06       	cpc	r0, r25
    11ee:	08 95       	ret

000011f0 <__fp_pscB>:
    11f0:	00 24       	eor	r0, r0
    11f2:	0a 94       	dec	r0
    11f4:	12 16       	cp	r1, r18
    11f6:	13 06       	cpc	r1, r19
    11f8:	14 06       	cpc	r1, r20
    11fa:	05 06       	cpc	r0, r21
    11fc:	08 95       	ret

000011fe <__fp_round>:
    11fe:	09 2e       	mov	r0, r25
    1200:	03 94       	inc	r0
    1202:	00 0c       	add	r0, r0
    1204:	11 f4       	brne	.+4      	; 0x120a <__fp_round+0xc>
    1206:	88 23       	and	r24, r24
    1208:	52 f0       	brmi	.+20     	; 0x121e <__fp_round+0x20>
    120a:	bb 0f       	add	r27, r27
    120c:	40 f4       	brcc	.+16     	; 0x121e <__fp_round+0x20>
    120e:	bf 2b       	or	r27, r31
    1210:	11 f4       	brne	.+4      	; 0x1216 <__fp_round+0x18>
    1212:	60 ff       	sbrs	r22, 0
    1214:	04 c0       	rjmp	.+8      	; 0x121e <__fp_round+0x20>
    1216:	6f 5f       	subi	r22, 0xFF	; 255
    1218:	7f 4f       	sbci	r23, 0xFF	; 255
    121a:	8f 4f       	sbci	r24, 0xFF	; 255
    121c:	9f 4f       	sbci	r25, 0xFF	; 255
    121e:	08 95       	ret

00001220 <__fp_split3>:
    1220:	57 fd       	sbrc	r21, 7
    1222:	90 58       	subi	r25, 0x80	; 128
    1224:	44 0f       	add	r20, r20
    1226:	55 1f       	adc	r21, r21
    1228:	59 f0       	breq	.+22     	; 0x1240 <__fp_splitA+0x10>
    122a:	5f 3f       	cpi	r21, 0xFF	; 255
    122c:	71 f0       	breq	.+28     	; 0x124a <__fp_splitA+0x1a>
    122e:	47 95       	ror	r20

00001230 <__fp_splitA>:
    1230:	88 0f       	add	r24, r24
    1232:	97 fb       	bst	r25, 7
    1234:	99 1f       	adc	r25, r25
    1236:	61 f0       	breq	.+24     	; 0x1250 <__fp_splitA+0x20>
    1238:	9f 3f       	cpi	r25, 0xFF	; 255
    123a:	79 f0       	breq	.+30     	; 0x125a <__fp_splitA+0x2a>
    123c:	87 95       	ror	r24
    123e:	08 95       	ret
    1240:	12 16       	cp	r1, r18
    1242:	13 06       	cpc	r1, r19
    1244:	14 06       	cpc	r1, r20
    1246:	55 1f       	adc	r21, r21
    1248:	f2 cf       	rjmp	.-28     	; 0x122e <__fp_split3+0xe>
    124a:	46 95       	lsr	r20
    124c:	f1 df       	rcall	.-30     	; 0x1230 <__fp_splitA>
    124e:	08 c0       	rjmp	.+16     	; 0x1260 <__fp_splitA+0x30>
    1250:	16 16       	cp	r1, r22
    1252:	17 06       	cpc	r1, r23
    1254:	18 06       	cpc	r1, r24
    1256:	99 1f       	adc	r25, r25
    1258:	f1 cf       	rjmp	.-30     	; 0x123c <__fp_splitA+0xc>
    125a:	86 95       	lsr	r24
    125c:	71 05       	cpc	r23, r1
    125e:	61 05       	cpc	r22, r1
    1260:	08 94       	sec
    1262:	08 95       	ret

00001264 <__fp_zero>:
    1264:	e8 94       	clt

00001266 <__fp_szero>:
    1266:	bb 27       	eor	r27, r27
    1268:	66 27       	eor	r22, r22
    126a:	77 27       	eor	r23, r23
    126c:	cb 01       	movw	r24, r22
    126e:	97 f9       	bld	r25, 7
    1270:	08 95       	ret

00001272 <__gesf2>:
    1272:	8a df       	rcall	.-236    	; 0x1188 <__fp_cmp>
    1274:	08 f4       	brcc	.+2      	; 0x1278 <__gesf2+0x6>
    1276:	8f ef       	ldi	r24, 0xFF	; 255
    1278:	08 95       	ret

0000127a <__mulsf3>:
    127a:	0b d0       	rcall	.+22     	; 0x1292 <__mulsf3x>
    127c:	c0 cf       	rjmp	.-128    	; 0x11fe <__fp_round>
    127e:	b1 df       	rcall	.-158    	; 0x11e2 <__fp_pscA>
    1280:	28 f0       	brcs	.+10     	; 0x128c <__mulsf3+0x12>
    1282:	b6 df       	rcall	.-148    	; 0x11f0 <__fp_pscB>
    1284:	18 f0       	brcs	.+6      	; 0x128c <__mulsf3+0x12>
    1286:	95 23       	and	r25, r21
    1288:	09 f0       	breq	.+2      	; 0x128c <__mulsf3+0x12>
    128a:	a2 cf       	rjmp	.-188    	; 0x11d0 <__fp_inf>
    128c:	a7 cf       	rjmp	.-178    	; 0x11dc <__fp_nan>
    128e:	11 24       	eor	r1, r1
    1290:	ea cf       	rjmp	.-44     	; 0x1266 <__fp_szero>

00001292 <__mulsf3x>:
    1292:	c6 df       	rcall	.-116    	; 0x1220 <__fp_split3>
    1294:	a0 f3       	brcs	.-24     	; 0x127e <__mulsf3+0x4>

00001296 <__mulsf3_pse>:
    1296:	95 9f       	mul	r25, r21
    1298:	d1 f3       	breq	.-12     	; 0x128e <__mulsf3+0x14>
    129a:	95 0f       	add	r25, r21
    129c:	50 e0       	ldi	r21, 0x00	; 0
    129e:	55 1f       	adc	r21, r21
    12a0:	62 9f       	mul	r22, r18
    12a2:	f0 01       	movw	r30, r0
    12a4:	72 9f       	mul	r23, r18
    12a6:	bb 27       	eor	r27, r27
    12a8:	f0 0d       	add	r31, r0
    12aa:	b1 1d       	adc	r27, r1
    12ac:	63 9f       	mul	r22, r19
    12ae:	aa 27       	eor	r26, r26
    12b0:	f0 0d       	add	r31, r0
    12b2:	b1 1d       	adc	r27, r1
    12b4:	aa 1f       	adc	r26, r26
    12b6:	64 9f       	mul	r22, r20
    12b8:	66 27       	eor	r22, r22
    12ba:	b0 0d       	add	r27, r0
    12bc:	a1 1d       	adc	r26, r1
    12be:	66 1f       	adc	r22, r22
    12c0:	82 9f       	mul	r24, r18
    12c2:	22 27       	eor	r18, r18
    12c4:	b0 0d       	add	r27, r0
    12c6:	a1 1d       	adc	r26, r1
    12c8:	62 1f       	adc	r22, r18
    12ca:	73 9f       	mul	r23, r19
    12cc:	b0 0d       	add	r27, r0
    12ce:	a1 1d       	adc	r26, r1
    12d0:	62 1f       	adc	r22, r18
    12d2:	83 9f       	mul	r24, r19
    12d4:	a0 0d       	add	r26, r0
    12d6:	61 1d       	adc	r22, r1
    12d8:	22 1f       	adc	r18, r18
    12da:	74 9f       	mul	r23, r20
    12dc:	33 27       	eor	r19, r19
    12de:	a0 0d       	add	r26, r0
    12e0:	61 1d       	adc	r22, r1
    12e2:	23 1f       	adc	r18, r19
    12e4:	84 9f       	mul	r24, r20
    12e6:	60 0d       	add	r22, r0
    12e8:	21 1d       	adc	r18, r1
    12ea:	82 2f       	mov	r24, r18
    12ec:	76 2f       	mov	r23, r22
    12ee:	6a 2f       	mov	r22, r26
    12f0:	11 24       	eor	r1, r1
    12f2:	9f 57       	subi	r25, 0x7F	; 127
    12f4:	50 40       	sbci	r21, 0x00	; 0
    12f6:	8a f0       	brmi	.+34     	; 0x131a <__mulsf3_pse+0x84>
    12f8:	e1 f0       	breq	.+56     	; 0x1332 <__mulsf3_pse+0x9c>
    12fa:	88 23       	and	r24, r24
    12fc:	4a f0       	brmi	.+18     	; 0x1310 <__mulsf3_pse+0x7a>
    12fe:	ee 0f       	add	r30, r30
    1300:	ff 1f       	adc	r31, r31
    1302:	bb 1f       	adc	r27, r27
    1304:	66 1f       	adc	r22, r22
    1306:	77 1f       	adc	r23, r23
    1308:	88 1f       	adc	r24, r24
    130a:	91 50       	subi	r25, 0x01	; 1
    130c:	50 40       	sbci	r21, 0x00	; 0
    130e:	a9 f7       	brne	.-22     	; 0x12fa <__mulsf3_pse+0x64>
    1310:	9e 3f       	cpi	r25, 0xFE	; 254
    1312:	51 05       	cpc	r21, r1
    1314:	70 f0       	brcs	.+28     	; 0x1332 <__mulsf3_pse+0x9c>
    1316:	5c cf       	rjmp	.-328    	; 0x11d0 <__fp_inf>
    1318:	a6 cf       	rjmp	.-180    	; 0x1266 <__fp_szero>
    131a:	5f 3f       	cpi	r21, 0xFF	; 255
    131c:	ec f3       	brlt	.-6      	; 0x1318 <__mulsf3_pse+0x82>
    131e:	98 3e       	cpi	r25, 0xE8	; 232
    1320:	dc f3       	brlt	.-10     	; 0x1318 <__mulsf3_pse+0x82>
    1322:	86 95       	lsr	r24
    1324:	77 95       	ror	r23
    1326:	67 95       	ror	r22
    1328:	b7 95       	ror	r27
    132a:	f7 95       	ror	r31
    132c:	e7 95       	ror	r30
    132e:	9f 5f       	subi	r25, 0xFF	; 255
    1330:	c1 f7       	brne	.-16     	; 0x1322 <__mulsf3_pse+0x8c>
    1332:	fe 2b       	or	r31, r30
    1334:	88 0f       	add	r24, r24
    1336:	91 1d       	adc	r25, r1
    1338:	96 95       	lsr	r25
    133a:	87 95       	ror	r24
    133c:	97 f9       	bld	r25, 7
    133e:	08 95       	ret

00001340 <__tablejump2__>:
    1340:	ee 0f       	add	r30, r30
    1342:	ff 1f       	adc	r31, r31

00001344 <__tablejump__>:
    1344:	05 90       	lpm	r0, Z+
    1346:	f4 91       	lpm	r31, Z
    1348:	e0 2d       	mov	r30, r0
    134a:	19 94       	eijmp

0000134c <__ashrdi3>:
    134c:	97 fb       	bst	r25, 7
    134e:	10 f8       	bld	r1, 0

00001350 <__lshrdi3>:
    1350:	16 94       	lsr	r1
    1352:	00 08       	sbc	r0, r0
    1354:	0f 93       	push	r16
    1356:	08 30       	cpi	r16, 0x08	; 8
    1358:	98 f0       	brcs	.+38     	; 0x1380 <__lshrdi3+0x30>
    135a:	08 50       	subi	r16, 0x08	; 8
    135c:	23 2f       	mov	r18, r19
    135e:	34 2f       	mov	r19, r20
    1360:	45 2f       	mov	r20, r21
    1362:	56 2f       	mov	r21, r22
    1364:	67 2f       	mov	r22, r23
    1366:	78 2f       	mov	r23, r24
    1368:	89 2f       	mov	r24, r25
    136a:	90 2d       	mov	r25, r0
    136c:	f4 cf       	rjmp	.-24     	; 0x1356 <__lshrdi3+0x6>
    136e:	05 94       	asr	r0
    1370:	97 95       	ror	r25
    1372:	87 95       	ror	r24
    1374:	77 95       	ror	r23
    1376:	67 95       	ror	r22
    1378:	57 95       	ror	r21
    137a:	47 95       	ror	r20
    137c:	37 95       	ror	r19
    137e:	27 95       	ror	r18
    1380:	0a 95       	dec	r16
    1382:	aa f7       	brpl	.-22     	; 0x136e <__lshrdi3+0x1e>
    1384:	0f 91       	pop	r16
    1386:	08 95       	ret

00001388 <__adddi3>:
    1388:	2a 0d       	add	r18, r10
    138a:	3b 1d       	adc	r19, r11
    138c:	4c 1d       	adc	r20, r12
    138e:	5d 1d       	adc	r21, r13
    1390:	6e 1d       	adc	r22, r14
    1392:	7f 1d       	adc	r23, r15
    1394:	80 1f       	adc	r24, r16
    1396:	91 1f       	adc	r25, r17
    1398:	08 95       	ret

0000139a <fdevopen>:
    139a:	0f 93       	push	r16
    139c:	1f 93       	push	r17
    139e:	cf 93       	push	r28
    13a0:	df 93       	push	r29
    13a2:	ec 01       	movw	r28, r24
    13a4:	8b 01       	movw	r16, r22
    13a6:	00 97       	sbiw	r24, 0x00	; 0
    13a8:	31 f4       	brne	.+12     	; 0x13b6 <fdevopen+0x1c>
    13aa:	61 15       	cp	r22, r1
    13ac:	71 05       	cpc	r23, r1
    13ae:	19 f4       	brne	.+6      	; 0x13b6 <fdevopen+0x1c>
    13b0:	80 e0       	ldi	r24, 0x00	; 0
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	37 c0       	rjmp	.+110    	; 0x1424 <fdevopen+0x8a>
    13b6:	6e e0       	ldi	r22, 0x0E	; 14
    13b8:	70 e0       	ldi	r23, 0x00	; 0
    13ba:	81 e0       	ldi	r24, 0x01	; 1
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	63 d2       	rcall	.+1222   	; 0x1886 <calloc>
    13c0:	fc 01       	movw	r30, r24
    13c2:	00 97       	sbiw	r24, 0x00	; 0
    13c4:	a9 f3       	breq	.-22     	; 0x13b0 <fdevopen+0x16>
    13c6:	80 e8       	ldi	r24, 0x80	; 128
    13c8:	83 83       	std	Z+3, r24	; 0x03
    13ca:	01 15       	cp	r16, r1
    13cc:	11 05       	cpc	r17, r1
    13ce:	71 f0       	breq	.+28     	; 0x13ec <fdevopen+0x52>
    13d0:	13 87       	std	Z+11, r17	; 0x0b
    13d2:	02 87       	std	Z+10, r16	; 0x0a
    13d4:	81 e8       	ldi	r24, 0x81	; 129
    13d6:	83 83       	std	Z+3, r24	; 0x03
    13d8:	80 91 a4 03 	lds	r24, 0x03A4
    13dc:	90 91 a5 03 	lds	r25, 0x03A5
    13e0:	89 2b       	or	r24, r25
    13e2:	21 f4       	brne	.+8      	; 0x13ec <fdevopen+0x52>
    13e4:	f0 93 a5 03 	sts	0x03A5, r31
    13e8:	e0 93 a4 03 	sts	0x03A4, r30
    13ec:	20 97       	sbiw	r28, 0x00	; 0
    13ee:	c9 f0       	breq	.+50     	; 0x1422 <fdevopen+0x88>
    13f0:	d1 87       	std	Z+9, r29	; 0x09
    13f2:	c0 87       	std	Z+8, r28	; 0x08
    13f4:	83 81       	ldd	r24, Z+3	; 0x03
    13f6:	82 60       	ori	r24, 0x02	; 2
    13f8:	83 83       	std	Z+3, r24	; 0x03
    13fa:	80 91 a6 03 	lds	r24, 0x03A6
    13fe:	90 91 a7 03 	lds	r25, 0x03A7
    1402:	89 2b       	or	r24, r25
    1404:	71 f4       	brne	.+28     	; 0x1422 <fdevopen+0x88>
    1406:	f0 93 a7 03 	sts	0x03A7, r31
    140a:	e0 93 a6 03 	sts	0x03A6, r30
    140e:	80 91 a8 03 	lds	r24, 0x03A8
    1412:	90 91 a9 03 	lds	r25, 0x03A9
    1416:	89 2b       	or	r24, r25
    1418:	21 f4       	brne	.+8      	; 0x1422 <fdevopen+0x88>
    141a:	f0 93 a9 03 	sts	0x03A9, r31
    141e:	e0 93 a8 03 	sts	0x03A8, r30
    1422:	cf 01       	movw	r24, r30
    1424:	df 91       	pop	r29
    1426:	cf 91       	pop	r28
    1428:	1f 91       	pop	r17
    142a:	0f 91       	pop	r16
    142c:	08 95       	ret

0000142e <printf>:
    142e:	cf 93       	push	r28
    1430:	df 93       	push	r29
    1432:	cd b7       	in	r28, 0x3d	; 61
    1434:	de b7       	in	r29, 0x3e	; 62
    1436:	fe 01       	movw	r30, r28
    1438:	36 96       	adiw	r30, 0x06	; 6
    143a:	61 91       	ld	r22, Z+
    143c:	71 91       	ld	r23, Z+
    143e:	af 01       	movw	r20, r30
    1440:	80 91 a6 03 	lds	r24, 0x03A6
    1444:	90 91 a7 03 	lds	r25, 0x03A7
    1448:	30 d0       	rcall	.+96     	; 0x14aa <vfprintf>
    144a:	df 91       	pop	r29
    144c:	cf 91       	pop	r28
    144e:	08 95       	ret

00001450 <puts>:
    1450:	0f 93       	push	r16
    1452:	1f 93       	push	r17
    1454:	cf 93       	push	r28
    1456:	df 93       	push	r29
    1458:	e0 91 a6 03 	lds	r30, 0x03A6
    145c:	f0 91 a7 03 	lds	r31, 0x03A7
    1460:	23 81       	ldd	r18, Z+3	; 0x03
    1462:	21 ff       	sbrs	r18, 1
    1464:	1b c0       	rjmp	.+54     	; 0x149c <puts+0x4c>
    1466:	ec 01       	movw	r28, r24
    1468:	00 e0       	ldi	r16, 0x00	; 0
    146a:	10 e0       	ldi	r17, 0x00	; 0
    146c:	89 91       	ld	r24, Y+
    146e:	60 91 a6 03 	lds	r22, 0x03A6
    1472:	70 91 a7 03 	lds	r23, 0x03A7
    1476:	db 01       	movw	r26, r22
    1478:	18 96       	adiw	r26, 0x08	; 8
    147a:	ed 91       	ld	r30, X+
    147c:	fc 91       	ld	r31, X
    147e:	19 97       	sbiw	r26, 0x09	; 9
    1480:	88 23       	and	r24, r24
    1482:	31 f0       	breq	.+12     	; 0x1490 <puts+0x40>
    1484:	19 95       	eicall
    1486:	89 2b       	or	r24, r25
    1488:	89 f3       	breq	.-30     	; 0x146c <puts+0x1c>
    148a:	0f ef       	ldi	r16, 0xFF	; 255
    148c:	1f ef       	ldi	r17, 0xFF	; 255
    148e:	ee cf       	rjmp	.-36     	; 0x146c <puts+0x1c>
    1490:	8a e0       	ldi	r24, 0x0A	; 10
    1492:	19 95       	eicall
    1494:	89 2b       	or	r24, r25
    1496:	11 f4       	brne	.+4      	; 0x149c <puts+0x4c>
    1498:	c8 01       	movw	r24, r16
    149a:	02 c0       	rjmp	.+4      	; 0x14a0 <puts+0x50>
    149c:	8f ef       	ldi	r24, 0xFF	; 255
    149e:	9f ef       	ldi	r25, 0xFF	; 255
    14a0:	df 91       	pop	r29
    14a2:	cf 91       	pop	r28
    14a4:	1f 91       	pop	r17
    14a6:	0f 91       	pop	r16
    14a8:	08 95       	ret

000014aa <vfprintf>:
    14aa:	2f 92       	push	r2
    14ac:	3f 92       	push	r3
    14ae:	4f 92       	push	r4
    14b0:	5f 92       	push	r5
    14b2:	6f 92       	push	r6
    14b4:	7f 92       	push	r7
    14b6:	8f 92       	push	r8
    14b8:	9f 92       	push	r9
    14ba:	af 92       	push	r10
    14bc:	bf 92       	push	r11
    14be:	cf 92       	push	r12
    14c0:	df 92       	push	r13
    14c2:	ef 92       	push	r14
    14c4:	ff 92       	push	r15
    14c6:	0f 93       	push	r16
    14c8:	1f 93       	push	r17
    14ca:	cf 93       	push	r28
    14cc:	df 93       	push	r29
    14ce:	cd b7       	in	r28, 0x3d	; 61
    14d0:	de b7       	in	r29, 0x3e	; 62
    14d2:	2c 97       	sbiw	r28, 0x0c	; 12
    14d4:	0f b6       	in	r0, 0x3f	; 63
    14d6:	f8 94       	cli
    14d8:	de bf       	out	0x3e, r29	; 62
    14da:	0f be       	out	0x3f, r0	; 63
    14dc:	cd bf       	out	0x3d, r28	; 61
    14de:	7c 01       	movw	r14, r24
    14e0:	6b 01       	movw	r12, r22
    14e2:	8a 01       	movw	r16, r20
    14e4:	fc 01       	movw	r30, r24
    14e6:	17 82       	std	Z+7, r1	; 0x07
    14e8:	16 82       	std	Z+6, r1	; 0x06
    14ea:	83 81       	ldd	r24, Z+3	; 0x03
    14ec:	81 ff       	sbrs	r24, 1
    14ee:	b0 c1       	rjmp	.+864    	; 0x1850 <vfprintf+0x3a6>
    14f0:	ce 01       	movw	r24, r28
    14f2:	01 96       	adiw	r24, 0x01	; 1
    14f4:	4c 01       	movw	r8, r24
    14f6:	f7 01       	movw	r30, r14
    14f8:	93 81       	ldd	r25, Z+3	; 0x03
    14fa:	f6 01       	movw	r30, r12
    14fc:	93 fd       	sbrc	r25, 3
    14fe:	85 91       	lpm	r24, Z+
    1500:	93 ff       	sbrs	r25, 3
    1502:	81 91       	ld	r24, Z+
    1504:	6f 01       	movw	r12, r30
    1506:	88 23       	and	r24, r24
    1508:	09 f4       	brne	.+2      	; 0x150c <vfprintf+0x62>
    150a:	9e c1       	rjmp	.+828    	; 0x1848 <vfprintf+0x39e>
    150c:	85 32       	cpi	r24, 0x25	; 37
    150e:	39 f4       	brne	.+14     	; 0x151e <vfprintf+0x74>
    1510:	93 fd       	sbrc	r25, 3
    1512:	85 91       	lpm	r24, Z+
    1514:	93 ff       	sbrs	r25, 3
    1516:	81 91       	ld	r24, Z+
    1518:	6f 01       	movw	r12, r30
    151a:	85 32       	cpi	r24, 0x25	; 37
    151c:	21 f4       	brne	.+8      	; 0x1526 <vfprintf+0x7c>
    151e:	b7 01       	movw	r22, r14
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	0f d3       	rcall	.+1566   	; 0x1b42 <fputc>
    1524:	e8 cf       	rjmp	.-48     	; 0x14f6 <vfprintf+0x4c>
    1526:	51 2c       	mov	r5, r1
    1528:	31 2c       	mov	r3, r1
    152a:	20 e0       	ldi	r18, 0x00	; 0
    152c:	20 32       	cpi	r18, 0x20	; 32
    152e:	a0 f4       	brcc	.+40     	; 0x1558 <vfprintf+0xae>
    1530:	8b 32       	cpi	r24, 0x2B	; 43
    1532:	69 f0       	breq	.+26     	; 0x154e <vfprintf+0xa4>
    1534:	30 f4       	brcc	.+12     	; 0x1542 <vfprintf+0x98>
    1536:	80 32       	cpi	r24, 0x20	; 32
    1538:	59 f0       	breq	.+22     	; 0x1550 <vfprintf+0xa6>
    153a:	83 32       	cpi	r24, 0x23	; 35
    153c:	69 f4       	brne	.+26     	; 0x1558 <vfprintf+0xae>
    153e:	20 61       	ori	r18, 0x10	; 16
    1540:	2c c0       	rjmp	.+88     	; 0x159a <vfprintf+0xf0>
    1542:	8d 32       	cpi	r24, 0x2D	; 45
    1544:	39 f0       	breq	.+14     	; 0x1554 <vfprintf+0xaa>
    1546:	80 33       	cpi	r24, 0x30	; 48
    1548:	39 f4       	brne	.+14     	; 0x1558 <vfprintf+0xae>
    154a:	21 60       	ori	r18, 0x01	; 1
    154c:	26 c0       	rjmp	.+76     	; 0x159a <vfprintf+0xf0>
    154e:	22 60       	ori	r18, 0x02	; 2
    1550:	24 60       	ori	r18, 0x04	; 4
    1552:	23 c0       	rjmp	.+70     	; 0x159a <vfprintf+0xf0>
    1554:	28 60       	ori	r18, 0x08	; 8
    1556:	21 c0       	rjmp	.+66     	; 0x159a <vfprintf+0xf0>
    1558:	27 fd       	sbrc	r18, 7
    155a:	27 c0       	rjmp	.+78     	; 0x15aa <vfprintf+0x100>
    155c:	30 ed       	ldi	r19, 0xD0	; 208
    155e:	38 0f       	add	r19, r24
    1560:	3a 30       	cpi	r19, 0x0A	; 10
    1562:	78 f4       	brcc	.+30     	; 0x1582 <vfprintf+0xd8>
    1564:	26 ff       	sbrs	r18, 6
    1566:	06 c0       	rjmp	.+12     	; 0x1574 <vfprintf+0xca>
    1568:	fa e0       	ldi	r31, 0x0A	; 10
    156a:	5f 9e       	mul	r5, r31
    156c:	30 0d       	add	r19, r0
    156e:	11 24       	eor	r1, r1
    1570:	53 2e       	mov	r5, r19
    1572:	13 c0       	rjmp	.+38     	; 0x159a <vfprintf+0xf0>
    1574:	8a e0       	ldi	r24, 0x0A	; 10
    1576:	38 9e       	mul	r3, r24
    1578:	30 0d       	add	r19, r0
    157a:	11 24       	eor	r1, r1
    157c:	33 2e       	mov	r3, r19
    157e:	20 62       	ori	r18, 0x20	; 32
    1580:	0c c0       	rjmp	.+24     	; 0x159a <vfprintf+0xf0>
    1582:	8e 32       	cpi	r24, 0x2E	; 46
    1584:	21 f4       	brne	.+8      	; 0x158e <vfprintf+0xe4>
    1586:	26 fd       	sbrc	r18, 6
    1588:	5f c1       	rjmp	.+702    	; 0x1848 <vfprintf+0x39e>
    158a:	20 64       	ori	r18, 0x40	; 64
    158c:	06 c0       	rjmp	.+12     	; 0x159a <vfprintf+0xf0>
    158e:	8c 36       	cpi	r24, 0x6C	; 108
    1590:	11 f4       	brne	.+4      	; 0x1596 <vfprintf+0xec>
    1592:	20 68       	ori	r18, 0x80	; 128
    1594:	02 c0       	rjmp	.+4      	; 0x159a <vfprintf+0xf0>
    1596:	88 36       	cpi	r24, 0x68	; 104
    1598:	41 f4       	brne	.+16     	; 0x15aa <vfprintf+0x100>
    159a:	f6 01       	movw	r30, r12
    159c:	93 fd       	sbrc	r25, 3
    159e:	85 91       	lpm	r24, Z+
    15a0:	93 ff       	sbrs	r25, 3
    15a2:	81 91       	ld	r24, Z+
    15a4:	6f 01       	movw	r12, r30
    15a6:	81 11       	cpse	r24, r1
    15a8:	c1 cf       	rjmp	.-126    	; 0x152c <vfprintf+0x82>
    15aa:	98 2f       	mov	r25, r24
    15ac:	9f 7d       	andi	r25, 0xDF	; 223
    15ae:	95 54       	subi	r25, 0x45	; 69
    15b0:	93 30       	cpi	r25, 0x03	; 3
    15b2:	28 f4       	brcc	.+10     	; 0x15be <vfprintf+0x114>
    15b4:	0c 5f       	subi	r16, 0xFC	; 252
    15b6:	1f 4f       	sbci	r17, 0xFF	; 255
    15b8:	ff e3       	ldi	r31, 0x3F	; 63
    15ba:	f9 83       	std	Y+1, r31	; 0x01
    15bc:	0d c0       	rjmp	.+26     	; 0x15d8 <vfprintf+0x12e>
    15be:	83 36       	cpi	r24, 0x63	; 99
    15c0:	31 f0       	breq	.+12     	; 0x15ce <vfprintf+0x124>
    15c2:	83 37       	cpi	r24, 0x73	; 115
    15c4:	71 f0       	breq	.+28     	; 0x15e2 <vfprintf+0x138>
    15c6:	83 35       	cpi	r24, 0x53	; 83
    15c8:	09 f0       	breq	.+2      	; 0x15cc <vfprintf+0x122>
    15ca:	57 c0       	rjmp	.+174    	; 0x167a <vfprintf+0x1d0>
    15cc:	21 c0       	rjmp	.+66     	; 0x1610 <vfprintf+0x166>
    15ce:	f8 01       	movw	r30, r16
    15d0:	80 81       	ld	r24, Z
    15d2:	89 83       	std	Y+1, r24	; 0x01
    15d4:	0e 5f       	subi	r16, 0xFE	; 254
    15d6:	1f 4f       	sbci	r17, 0xFF	; 255
    15d8:	44 24       	eor	r4, r4
    15da:	43 94       	inc	r4
    15dc:	51 2c       	mov	r5, r1
    15de:	54 01       	movw	r10, r8
    15e0:	14 c0       	rjmp	.+40     	; 0x160a <vfprintf+0x160>
    15e2:	38 01       	movw	r6, r16
    15e4:	f2 e0       	ldi	r31, 0x02	; 2
    15e6:	6f 0e       	add	r6, r31
    15e8:	71 1c       	adc	r7, r1
    15ea:	f8 01       	movw	r30, r16
    15ec:	a0 80       	ld	r10, Z
    15ee:	b1 80       	ldd	r11, Z+1	; 0x01
    15f0:	26 ff       	sbrs	r18, 6
    15f2:	03 c0       	rjmp	.+6      	; 0x15fa <vfprintf+0x150>
    15f4:	65 2d       	mov	r22, r5
    15f6:	70 e0       	ldi	r23, 0x00	; 0
    15f8:	02 c0       	rjmp	.+4      	; 0x15fe <vfprintf+0x154>
    15fa:	6f ef       	ldi	r22, 0xFF	; 255
    15fc:	7f ef       	ldi	r23, 0xFF	; 255
    15fe:	c5 01       	movw	r24, r10
    1600:	2c 87       	std	Y+12, r18	; 0x0c
    1602:	94 d2       	rcall	.+1320   	; 0x1b2c <strnlen>
    1604:	2c 01       	movw	r4, r24
    1606:	83 01       	movw	r16, r6
    1608:	2c 85       	ldd	r18, Y+12	; 0x0c
    160a:	2f 77       	andi	r18, 0x7F	; 127
    160c:	22 2e       	mov	r2, r18
    160e:	16 c0       	rjmp	.+44     	; 0x163c <vfprintf+0x192>
    1610:	38 01       	movw	r6, r16
    1612:	f2 e0       	ldi	r31, 0x02	; 2
    1614:	6f 0e       	add	r6, r31
    1616:	71 1c       	adc	r7, r1
    1618:	f8 01       	movw	r30, r16
    161a:	a0 80       	ld	r10, Z
    161c:	b1 80       	ldd	r11, Z+1	; 0x01
    161e:	26 ff       	sbrs	r18, 6
    1620:	03 c0       	rjmp	.+6      	; 0x1628 <vfprintf+0x17e>
    1622:	65 2d       	mov	r22, r5
    1624:	70 e0       	ldi	r23, 0x00	; 0
    1626:	02 c0       	rjmp	.+4      	; 0x162c <vfprintf+0x182>
    1628:	6f ef       	ldi	r22, 0xFF	; 255
    162a:	7f ef       	ldi	r23, 0xFF	; 255
    162c:	c5 01       	movw	r24, r10
    162e:	2c 87       	std	Y+12, r18	; 0x0c
    1630:	6b d2       	rcall	.+1238   	; 0x1b08 <strnlen_P>
    1632:	2c 01       	movw	r4, r24
    1634:	2c 85       	ldd	r18, Y+12	; 0x0c
    1636:	20 68       	ori	r18, 0x80	; 128
    1638:	22 2e       	mov	r2, r18
    163a:	83 01       	movw	r16, r6
    163c:	23 fc       	sbrc	r2, 3
    163e:	19 c0       	rjmp	.+50     	; 0x1672 <vfprintf+0x1c8>
    1640:	83 2d       	mov	r24, r3
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	48 16       	cp	r4, r24
    1646:	59 06       	cpc	r5, r25
    1648:	a0 f4       	brcc	.+40     	; 0x1672 <vfprintf+0x1c8>
    164a:	b7 01       	movw	r22, r14
    164c:	80 e2       	ldi	r24, 0x20	; 32
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	78 d2       	rcall	.+1264   	; 0x1b42 <fputc>
    1652:	3a 94       	dec	r3
    1654:	f5 cf       	rjmp	.-22     	; 0x1640 <vfprintf+0x196>
    1656:	f5 01       	movw	r30, r10
    1658:	27 fc       	sbrc	r2, 7
    165a:	85 91       	lpm	r24, Z+
    165c:	27 fe       	sbrs	r2, 7
    165e:	81 91       	ld	r24, Z+
    1660:	5f 01       	movw	r10, r30
    1662:	b7 01       	movw	r22, r14
    1664:	90 e0       	ldi	r25, 0x00	; 0
    1666:	6d d2       	rcall	.+1242   	; 0x1b42 <fputc>
    1668:	31 10       	cpse	r3, r1
    166a:	3a 94       	dec	r3
    166c:	f1 e0       	ldi	r31, 0x01	; 1
    166e:	4f 1a       	sub	r4, r31
    1670:	51 08       	sbc	r5, r1
    1672:	41 14       	cp	r4, r1
    1674:	51 04       	cpc	r5, r1
    1676:	79 f7       	brne	.-34     	; 0x1656 <vfprintf+0x1ac>
    1678:	de c0       	rjmp	.+444    	; 0x1836 <vfprintf+0x38c>
    167a:	84 36       	cpi	r24, 0x64	; 100
    167c:	11 f0       	breq	.+4      	; 0x1682 <vfprintf+0x1d8>
    167e:	89 36       	cpi	r24, 0x69	; 105
    1680:	31 f5       	brne	.+76     	; 0x16ce <vfprintf+0x224>
    1682:	f8 01       	movw	r30, r16
    1684:	27 ff       	sbrs	r18, 7
    1686:	07 c0       	rjmp	.+14     	; 0x1696 <vfprintf+0x1ec>
    1688:	60 81       	ld	r22, Z
    168a:	71 81       	ldd	r23, Z+1	; 0x01
    168c:	82 81       	ldd	r24, Z+2	; 0x02
    168e:	93 81       	ldd	r25, Z+3	; 0x03
    1690:	0c 5f       	subi	r16, 0xFC	; 252
    1692:	1f 4f       	sbci	r17, 0xFF	; 255
    1694:	08 c0       	rjmp	.+16     	; 0x16a6 <vfprintf+0x1fc>
    1696:	60 81       	ld	r22, Z
    1698:	71 81       	ldd	r23, Z+1	; 0x01
    169a:	88 27       	eor	r24, r24
    169c:	77 fd       	sbrc	r23, 7
    169e:	80 95       	com	r24
    16a0:	98 2f       	mov	r25, r24
    16a2:	0e 5f       	subi	r16, 0xFE	; 254
    16a4:	1f 4f       	sbci	r17, 0xFF	; 255
    16a6:	2f 76       	andi	r18, 0x6F	; 111
    16a8:	b2 2e       	mov	r11, r18
    16aa:	97 ff       	sbrs	r25, 7
    16ac:	09 c0       	rjmp	.+18     	; 0x16c0 <vfprintf+0x216>
    16ae:	90 95       	com	r25
    16b0:	80 95       	com	r24
    16b2:	70 95       	com	r23
    16b4:	61 95       	neg	r22
    16b6:	7f 4f       	sbci	r23, 0xFF	; 255
    16b8:	8f 4f       	sbci	r24, 0xFF	; 255
    16ba:	9f 4f       	sbci	r25, 0xFF	; 255
    16bc:	20 68       	ori	r18, 0x80	; 128
    16be:	b2 2e       	mov	r11, r18
    16c0:	2a e0       	ldi	r18, 0x0A	; 10
    16c2:	30 e0       	ldi	r19, 0x00	; 0
    16c4:	a4 01       	movw	r20, r8
    16c6:	6f d2       	rcall	.+1246   	; 0x1ba6 <__ultoa_invert>
    16c8:	a8 2e       	mov	r10, r24
    16ca:	a8 18       	sub	r10, r8
    16cc:	43 c0       	rjmp	.+134    	; 0x1754 <vfprintf+0x2aa>
    16ce:	85 37       	cpi	r24, 0x75	; 117
    16d0:	29 f4       	brne	.+10     	; 0x16dc <vfprintf+0x232>
    16d2:	2f 7e       	andi	r18, 0xEF	; 239
    16d4:	b2 2e       	mov	r11, r18
    16d6:	2a e0       	ldi	r18, 0x0A	; 10
    16d8:	30 e0       	ldi	r19, 0x00	; 0
    16da:	25 c0       	rjmp	.+74     	; 0x1726 <vfprintf+0x27c>
    16dc:	f2 2f       	mov	r31, r18
    16de:	f9 7f       	andi	r31, 0xF9	; 249
    16e0:	bf 2e       	mov	r11, r31
    16e2:	8f 36       	cpi	r24, 0x6F	; 111
    16e4:	c1 f0       	breq	.+48     	; 0x1716 <vfprintf+0x26c>
    16e6:	18 f4       	brcc	.+6      	; 0x16ee <vfprintf+0x244>
    16e8:	88 35       	cpi	r24, 0x58	; 88
    16ea:	79 f0       	breq	.+30     	; 0x170a <vfprintf+0x260>
    16ec:	ad c0       	rjmp	.+346    	; 0x1848 <vfprintf+0x39e>
    16ee:	80 37       	cpi	r24, 0x70	; 112
    16f0:	19 f0       	breq	.+6      	; 0x16f8 <vfprintf+0x24e>
    16f2:	88 37       	cpi	r24, 0x78	; 120
    16f4:	21 f0       	breq	.+8      	; 0x16fe <vfprintf+0x254>
    16f6:	a8 c0       	rjmp	.+336    	; 0x1848 <vfprintf+0x39e>
    16f8:	2f 2f       	mov	r18, r31
    16fa:	20 61       	ori	r18, 0x10	; 16
    16fc:	b2 2e       	mov	r11, r18
    16fe:	b4 fe       	sbrs	r11, 4
    1700:	0d c0       	rjmp	.+26     	; 0x171c <vfprintf+0x272>
    1702:	8b 2d       	mov	r24, r11
    1704:	84 60       	ori	r24, 0x04	; 4
    1706:	b8 2e       	mov	r11, r24
    1708:	09 c0       	rjmp	.+18     	; 0x171c <vfprintf+0x272>
    170a:	24 ff       	sbrs	r18, 4
    170c:	0a c0       	rjmp	.+20     	; 0x1722 <vfprintf+0x278>
    170e:	9f 2f       	mov	r25, r31
    1710:	96 60       	ori	r25, 0x06	; 6
    1712:	b9 2e       	mov	r11, r25
    1714:	06 c0       	rjmp	.+12     	; 0x1722 <vfprintf+0x278>
    1716:	28 e0       	ldi	r18, 0x08	; 8
    1718:	30 e0       	ldi	r19, 0x00	; 0
    171a:	05 c0       	rjmp	.+10     	; 0x1726 <vfprintf+0x27c>
    171c:	20 e1       	ldi	r18, 0x10	; 16
    171e:	30 e0       	ldi	r19, 0x00	; 0
    1720:	02 c0       	rjmp	.+4      	; 0x1726 <vfprintf+0x27c>
    1722:	20 e1       	ldi	r18, 0x10	; 16
    1724:	32 e0       	ldi	r19, 0x02	; 2
    1726:	f8 01       	movw	r30, r16
    1728:	b7 fe       	sbrs	r11, 7
    172a:	07 c0       	rjmp	.+14     	; 0x173a <vfprintf+0x290>
    172c:	60 81       	ld	r22, Z
    172e:	71 81       	ldd	r23, Z+1	; 0x01
    1730:	82 81       	ldd	r24, Z+2	; 0x02
    1732:	93 81       	ldd	r25, Z+3	; 0x03
    1734:	0c 5f       	subi	r16, 0xFC	; 252
    1736:	1f 4f       	sbci	r17, 0xFF	; 255
    1738:	06 c0       	rjmp	.+12     	; 0x1746 <vfprintf+0x29c>
    173a:	60 81       	ld	r22, Z
    173c:	71 81       	ldd	r23, Z+1	; 0x01
    173e:	80 e0       	ldi	r24, 0x00	; 0
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	0e 5f       	subi	r16, 0xFE	; 254
    1744:	1f 4f       	sbci	r17, 0xFF	; 255
    1746:	a4 01       	movw	r20, r8
    1748:	2e d2       	rcall	.+1116   	; 0x1ba6 <__ultoa_invert>
    174a:	a8 2e       	mov	r10, r24
    174c:	a8 18       	sub	r10, r8
    174e:	fb 2d       	mov	r31, r11
    1750:	ff 77       	andi	r31, 0x7F	; 127
    1752:	bf 2e       	mov	r11, r31
    1754:	b6 fe       	sbrs	r11, 6
    1756:	0b c0       	rjmp	.+22     	; 0x176e <vfprintf+0x2c4>
    1758:	2b 2d       	mov	r18, r11
    175a:	2e 7f       	andi	r18, 0xFE	; 254
    175c:	a5 14       	cp	r10, r5
    175e:	50 f4       	brcc	.+20     	; 0x1774 <vfprintf+0x2ca>
    1760:	b4 fe       	sbrs	r11, 4
    1762:	0a c0       	rjmp	.+20     	; 0x1778 <vfprintf+0x2ce>
    1764:	b2 fc       	sbrc	r11, 2
    1766:	08 c0       	rjmp	.+16     	; 0x1778 <vfprintf+0x2ce>
    1768:	2b 2d       	mov	r18, r11
    176a:	2e 7e       	andi	r18, 0xEE	; 238
    176c:	05 c0       	rjmp	.+10     	; 0x1778 <vfprintf+0x2ce>
    176e:	7a 2c       	mov	r7, r10
    1770:	2b 2d       	mov	r18, r11
    1772:	03 c0       	rjmp	.+6      	; 0x177a <vfprintf+0x2d0>
    1774:	7a 2c       	mov	r7, r10
    1776:	01 c0       	rjmp	.+2      	; 0x177a <vfprintf+0x2d0>
    1778:	75 2c       	mov	r7, r5
    177a:	24 ff       	sbrs	r18, 4
    177c:	0d c0       	rjmp	.+26     	; 0x1798 <vfprintf+0x2ee>
    177e:	fe 01       	movw	r30, r28
    1780:	ea 0d       	add	r30, r10
    1782:	f1 1d       	adc	r31, r1
    1784:	80 81       	ld	r24, Z
    1786:	80 33       	cpi	r24, 0x30	; 48
    1788:	11 f4       	brne	.+4      	; 0x178e <vfprintf+0x2e4>
    178a:	29 7e       	andi	r18, 0xE9	; 233
    178c:	09 c0       	rjmp	.+18     	; 0x17a0 <vfprintf+0x2f6>
    178e:	22 ff       	sbrs	r18, 2
    1790:	06 c0       	rjmp	.+12     	; 0x179e <vfprintf+0x2f4>
    1792:	73 94       	inc	r7
    1794:	73 94       	inc	r7
    1796:	04 c0       	rjmp	.+8      	; 0x17a0 <vfprintf+0x2f6>
    1798:	82 2f       	mov	r24, r18
    179a:	86 78       	andi	r24, 0x86	; 134
    179c:	09 f0       	breq	.+2      	; 0x17a0 <vfprintf+0x2f6>
    179e:	73 94       	inc	r7
    17a0:	23 fd       	sbrc	r18, 3
    17a2:	12 c0       	rjmp	.+36     	; 0x17c8 <vfprintf+0x31e>
    17a4:	20 ff       	sbrs	r18, 0
    17a6:	06 c0       	rjmp	.+12     	; 0x17b4 <vfprintf+0x30a>
    17a8:	5a 2c       	mov	r5, r10
    17aa:	73 14       	cp	r7, r3
    17ac:	18 f4       	brcc	.+6      	; 0x17b4 <vfprintf+0x30a>
    17ae:	53 0c       	add	r5, r3
    17b0:	57 18       	sub	r5, r7
    17b2:	73 2c       	mov	r7, r3
    17b4:	73 14       	cp	r7, r3
    17b6:	60 f4       	brcc	.+24     	; 0x17d0 <vfprintf+0x326>
    17b8:	b7 01       	movw	r22, r14
    17ba:	80 e2       	ldi	r24, 0x20	; 32
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	2c 87       	std	Y+12, r18	; 0x0c
    17c0:	c0 d1       	rcall	.+896    	; 0x1b42 <fputc>
    17c2:	73 94       	inc	r7
    17c4:	2c 85       	ldd	r18, Y+12	; 0x0c
    17c6:	f6 cf       	rjmp	.-20     	; 0x17b4 <vfprintf+0x30a>
    17c8:	73 14       	cp	r7, r3
    17ca:	10 f4       	brcc	.+4      	; 0x17d0 <vfprintf+0x326>
    17cc:	37 18       	sub	r3, r7
    17ce:	01 c0       	rjmp	.+2      	; 0x17d2 <vfprintf+0x328>
    17d0:	31 2c       	mov	r3, r1
    17d2:	24 ff       	sbrs	r18, 4
    17d4:	11 c0       	rjmp	.+34     	; 0x17f8 <vfprintf+0x34e>
    17d6:	b7 01       	movw	r22, r14
    17d8:	80 e3       	ldi	r24, 0x30	; 48
    17da:	90 e0       	ldi	r25, 0x00	; 0
    17dc:	2c 87       	std	Y+12, r18	; 0x0c
    17de:	b1 d1       	rcall	.+866    	; 0x1b42 <fputc>
    17e0:	2c 85       	ldd	r18, Y+12	; 0x0c
    17e2:	22 ff       	sbrs	r18, 2
    17e4:	16 c0       	rjmp	.+44     	; 0x1812 <vfprintf+0x368>
    17e6:	21 ff       	sbrs	r18, 1
    17e8:	03 c0       	rjmp	.+6      	; 0x17f0 <vfprintf+0x346>
    17ea:	88 e5       	ldi	r24, 0x58	; 88
    17ec:	90 e0       	ldi	r25, 0x00	; 0
    17ee:	02 c0       	rjmp	.+4      	; 0x17f4 <vfprintf+0x34a>
    17f0:	88 e7       	ldi	r24, 0x78	; 120
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	b7 01       	movw	r22, r14
    17f6:	0c c0       	rjmp	.+24     	; 0x1810 <vfprintf+0x366>
    17f8:	82 2f       	mov	r24, r18
    17fa:	86 78       	andi	r24, 0x86	; 134
    17fc:	51 f0       	breq	.+20     	; 0x1812 <vfprintf+0x368>
    17fe:	21 fd       	sbrc	r18, 1
    1800:	02 c0       	rjmp	.+4      	; 0x1806 <vfprintf+0x35c>
    1802:	80 e2       	ldi	r24, 0x20	; 32
    1804:	01 c0       	rjmp	.+2      	; 0x1808 <vfprintf+0x35e>
    1806:	8b e2       	ldi	r24, 0x2B	; 43
    1808:	27 fd       	sbrc	r18, 7
    180a:	8d e2       	ldi	r24, 0x2D	; 45
    180c:	b7 01       	movw	r22, r14
    180e:	90 e0       	ldi	r25, 0x00	; 0
    1810:	98 d1       	rcall	.+816    	; 0x1b42 <fputc>
    1812:	a5 14       	cp	r10, r5
    1814:	30 f4       	brcc	.+12     	; 0x1822 <vfprintf+0x378>
    1816:	b7 01       	movw	r22, r14
    1818:	80 e3       	ldi	r24, 0x30	; 48
    181a:	90 e0       	ldi	r25, 0x00	; 0
    181c:	92 d1       	rcall	.+804    	; 0x1b42 <fputc>
    181e:	5a 94       	dec	r5
    1820:	f8 cf       	rjmp	.-16     	; 0x1812 <vfprintf+0x368>
    1822:	aa 94       	dec	r10
    1824:	f4 01       	movw	r30, r8
    1826:	ea 0d       	add	r30, r10
    1828:	f1 1d       	adc	r31, r1
    182a:	80 81       	ld	r24, Z
    182c:	b7 01       	movw	r22, r14
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	88 d1       	rcall	.+784    	; 0x1b42 <fputc>
    1832:	a1 10       	cpse	r10, r1
    1834:	f6 cf       	rjmp	.-20     	; 0x1822 <vfprintf+0x378>
    1836:	33 20       	and	r3, r3
    1838:	09 f4       	brne	.+2      	; 0x183c <vfprintf+0x392>
    183a:	5d ce       	rjmp	.-838    	; 0x14f6 <vfprintf+0x4c>
    183c:	b7 01       	movw	r22, r14
    183e:	80 e2       	ldi	r24, 0x20	; 32
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	7f d1       	rcall	.+766    	; 0x1b42 <fputc>
    1844:	3a 94       	dec	r3
    1846:	f7 cf       	rjmp	.-18     	; 0x1836 <vfprintf+0x38c>
    1848:	f7 01       	movw	r30, r14
    184a:	86 81       	ldd	r24, Z+6	; 0x06
    184c:	97 81       	ldd	r25, Z+7	; 0x07
    184e:	02 c0       	rjmp	.+4      	; 0x1854 <vfprintf+0x3aa>
    1850:	8f ef       	ldi	r24, 0xFF	; 255
    1852:	9f ef       	ldi	r25, 0xFF	; 255
    1854:	2c 96       	adiw	r28, 0x0c	; 12
    1856:	0f b6       	in	r0, 0x3f	; 63
    1858:	f8 94       	cli
    185a:	de bf       	out	0x3e, r29	; 62
    185c:	0f be       	out	0x3f, r0	; 63
    185e:	cd bf       	out	0x3d, r28	; 61
    1860:	df 91       	pop	r29
    1862:	cf 91       	pop	r28
    1864:	1f 91       	pop	r17
    1866:	0f 91       	pop	r16
    1868:	ff 90       	pop	r15
    186a:	ef 90       	pop	r14
    186c:	df 90       	pop	r13
    186e:	cf 90       	pop	r12
    1870:	bf 90       	pop	r11
    1872:	af 90       	pop	r10
    1874:	9f 90       	pop	r9
    1876:	8f 90       	pop	r8
    1878:	7f 90       	pop	r7
    187a:	6f 90       	pop	r6
    187c:	5f 90       	pop	r5
    187e:	4f 90       	pop	r4
    1880:	3f 90       	pop	r3
    1882:	2f 90       	pop	r2
    1884:	08 95       	ret

00001886 <calloc>:
    1886:	0f 93       	push	r16
    1888:	1f 93       	push	r17
    188a:	cf 93       	push	r28
    188c:	df 93       	push	r29
    188e:	86 9f       	mul	r24, r22
    1890:	80 01       	movw	r16, r0
    1892:	87 9f       	mul	r24, r23
    1894:	10 0d       	add	r17, r0
    1896:	96 9f       	mul	r25, r22
    1898:	10 0d       	add	r17, r0
    189a:	11 24       	eor	r1, r1
    189c:	c8 01       	movw	r24, r16
    189e:	0d d0       	rcall	.+26     	; 0x18ba <malloc>
    18a0:	ec 01       	movw	r28, r24
    18a2:	00 97       	sbiw	r24, 0x00	; 0
    18a4:	21 f0       	breq	.+8      	; 0x18ae <calloc+0x28>
    18a6:	a8 01       	movw	r20, r16
    18a8:	60 e0       	ldi	r22, 0x00	; 0
    18aa:	70 e0       	ldi	r23, 0x00	; 0
    18ac:	38 d1       	rcall	.+624    	; 0x1b1e <memset>
    18ae:	ce 01       	movw	r24, r28
    18b0:	df 91       	pop	r29
    18b2:	cf 91       	pop	r28
    18b4:	1f 91       	pop	r17
    18b6:	0f 91       	pop	r16
    18b8:	08 95       	ret

000018ba <malloc>:
    18ba:	cf 93       	push	r28
    18bc:	df 93       	push	r29
    18be:	82 30       	cpi	r24, 0x02	; 2
    18c0:	91 05       	cpc	r25, r1
    18c2:	10 f4       	brcc	.+4      	; 0x18c8 <malloc+0xe>
    18c4:	82 e0       	ldi	r24, 0x02	; 2
    18c6:	90 e0       	ldi	r25, 0x00	; 0
    18c8:	e0 91 ac 03 	lds	r30, 0x03AC
    18cc:	f0 91 ad 03 	lds	r31, 0x03AD
    18d0:	20 e0       	ldi	r18, 0x00	; 0
    18d2:	30 e0       	ldi	r19, 0x00	; 0
    18d4:	a0 e0       	ldi	r26, 0x00	; 0
    18d6:	b0 e0       	ldi	r27, 0x00	; 0
    18d8:	30 97       	sbiw	r30, 0x00	; 0
    18da:	39 f1       	breq	.+78     	; 0x192a <malloc+0x70>
    18dc:	40 81       	ld	r20, Z
    18de:	51 81       	ldd	r21, Z+1	; 0x01
    18e0:	48 17       	cp	r20, r24
    18e2:	59 07       	cpc	r21, r25
    18e4:	b8 f0       	brcs	.+46     	; 0x1914 <malloc+0x5a>
    18e6:	48 17       	cp	r20, r24
    18e8:	59 07       	cpc	r21, r25
    18ea:	71 f4       	brne	.+28     	; 0x1908 <malloc+0x4e>
    18ec:	82 81       	ldd	r24, Z+2	; 0x02
    18ee:	93 81       	ldd	r25, Z+3	; 0x03
    18f0:	10 97       	sbiw	r26, 0x00	; 0
    18f2:	29 f0       	breq	.+10     	; 0x18fe <malloc+0x44>
    18f4:	13 96       	adiw	r26, 0x03	; 3
    18f6:	9c 93       	st	X, r25
    18f8:	8e 93       	st	-X, r24
    18fa:	12 97       	sbiw	r26, 0x02	; 2
    18fc:	2c c0       	rjmp	.+88     	; 0x1956 <malloc+0x9c>
    18fe:	90 93 ad 03 	sts	0x03AD, r25
    1902:	80 93 ac 03 	sts	0x03AC, r24
    1906:	27 c0       	rjmp	.+78     	; 0x1956 <malloc+0x9c>
    1908:	21 15       	cp	r18, r1
    190a:	31 05       	cpc	r19, r1
    190c:	31 f0       	breq	.+12     	; 0x191a <malloc+0x60>
    190e:	42 17       	cp	r20, r18
    1910:	53 07       	cpc	r21, r19
    1912:	18 f0       	brcs	.+6      	; 0x191a <malloc+0x60>
    1914:	a9 01       	movw	r20, r18
    1916:	db 01       	movw	r26, r22
    1918:	01 c0       	rjmp	.+2      	; 0x191c <malloc+0x62>
    191a:	ef 01       	movw	r28, r30
    191c:	9a 01       	movw	r18, r20
    191e:	bd 01       	movw	r22, r26
    1920:	df 01       	movw	r26, r30
    1922:	02 80       	ldd	r0, Z+2	; 0x02
    1924:	f3 81       	ldd	r31, Z+3	; 0x03
    1926:	e0 2d       	mov	r30, r0
    1928:	d7 cf       	rjmp	.-82     	; 0x18d8 <malloc+0x1e>
    192a:	21 15       	cp	r18, r1
    192c:	31 05       	cpc	r19, r1
    192e:	f9 f0       	breq	.+62     	; 0x196e <malloc+0xb4>
    1930:	28 1b       	sub	r18, r24
    1932:	39 0b       	sbc	r19, r25
    1934:	24 30       	cpi	r18, 0x04	; 4
    1936:	31 05       	cpc	r19, r1
    1938:	80 f4       	brcc	.+32     	; 0x195a <malloc+0xa0>
    193a:	8a 81       	ldd	r24, Y+2	; 0x02
    193c:	9b 81       	ldd	r25, Y+3	; 0x03
    193e:	61 15       	cp	r22, r1
    1940:	71 05       	cpc	r23, r1
    1942:	21 f0       	breq	.+8      	; 0x194c <malloc+0x92>
    1944:	fb 01       	movw	r30, r22
    1946:	93 83       	std	Z+3, r25	; 0x03
    1948:	82 83       	std	Z+2, r24	; 0x02
    194a:	04 c0       	rjmp	.+8      	; 0x1954 <malloc+0x9a>
    194c:	90 93 ad 03 	sts	0x03AD, r25
    1950:	80 93 ac 03 	sts	0x03AC, r24
    1954:	fe 01       	movw	r30, r28
    1956:	32 96       	adiw	r30, 0x02	; 2
    1958:	44 c0       	rjmp	.+136    	; 0x19e2 <malloc+0x128>
    195a:	fe 01       	movw	r30, r28
    195c:	e2 0f       	add	r30, r18
    195e:	f3 1f       	adc	r31, r19
    1960:	81 93       	st	Z+, r24
    1962:	91 93       	st	Z+, r25
    1964:	22 50       	subi	r18, 0x02	; 2
    1966:	31 09       	sbc	r19, r1
    1968:	39 83       	std	Y+1, r19	; 0x01
    196a:	28 83       	st	Y, r18
    196c:	3a c0       	rjmp	.+116    	; 0x19e2 <malloc+0x128>
    196e:	20 91 aa 03 	lds	r18, 0x03AA
    1972:	30 91 ab 03 	lds	r19, 0x03AB
    1976:	23 2b       	or	r18, r19
    1978:	41 f4       	brne	.+16     	; 0x198a <malloc+0xd0>
    197a:	20 91 02 02 	lds	r18, 0x0202
    197e:	30 91 03 02 	lds	r19, 0x0203
    1982:	30 93 ab 03 	sts	0x03AB, r19
    1986:	20 93 aa 03 	sts	0x03AA, r18
    198a:	20 91 00 02 	lds	r18, 0x0200
    198e:	30 91 01 02 	lds	r19, 0x0201
    1992:	21 15       	cp	r18, r1
    1994:	31 05       	cpc	r19, r1
    1996:	41 f4       	brne	.+16     	; 0x19a8 <malloc+0xee>
    1998:	2d b7       	in	r18, 0x3d	; 61
    199a:	3e b7       	in	r19, 0x3e	; 62
    199c:	40 91 04 02 	lds	r20, 0x0204
    19a0:	50 91 05 02 	lds	r21, 0x0205
    19a4:	24 1b       	sub	r18, r20
    19a6:	35 0b       	sbc	r19, r21
    19a8:	e0 91 aa 03 	lds	r30, 0x03AA
    19ac:	f0 91 ab 03 	lds	r31, 0x03AB
    19b0:	e2 17       	cp	r30, r18
    19b2:	f3 07       	cpc	r31, r19
    19b4:	a0 f4       	brcc	.+40     	; 0x19de <malloc+0x124>
    19b6:	2e 1b       	sub	r18, r30
    19b8:	3f 0b       	sbc	r19, r31
    19ba:	28 17       	cp	r18, r24
    19bc:	39 07       	cpc	r19, r25
    19be:	78 f0       	brcs	.+30     	; 0x19de <malloc+0x124>
    19c0:	ac 01       	movw	r20, r24
    19c2:	4e 5f       	subi	r20, 0xFE	; 254
    19c4:	5f 4f       	sbci	r21, 0xFF	; 255
    19c6:	24 17       	cp	r18, r20
    19c8:	35 07       	cpc	r19, r21
    19ca:	48 f0       	brcs	.+18     	; 0x19de <malloc+0x124>
    19cc:	4e 0f       	add	r20, r30
    19ce:	5f 1f       	adc	r21, r31
    19d0:	50 93 ab 03 	sts	0x03AB, r21
    19d4:	40 93 aa 03 	sts	0x03AA, r20
    19d8:	81 93       	st	Z+, r24
    19da:	91 93       	st	Z+, r25
    19dc:	02 c0       	rjmp	.+4      	; 0x19e2 <malloc+0x128>
    19de:	e0 e0       	ldi	r30, 0x00	; 0
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	cf 01       	movw	r24, r30
    19e4:	df 91       	pop	r29
    19e6:	cf 91       	pop	r28
    19e8:	08 95       	ret

000019ea <free>:
    19ea:	cf 93       	push	r28
    19ec:	df 93       	push	r29
    19ee:	00 97       	sbiw	r24, 0x00	; 0
    19f0:	09 f4       	brne	.+2      	; 0x19f4 <free+0xa>
    19f2:	87 c0       	rjmp	.+270    	; 0x1b02 <free+0x118>
    19f4:	fc 01       	movw	r30, r24
    19f6:	32 97       	sbiw	r30, 0x02	; 2
    19f8:	13 82       	std	Z+3, r1	; 0x03
    19fa:	12 82       	std	Z+2, r1	; 0x02
    19fc:	c0 91 ac 03 	lds	r28, 0x03AC
    1a00:	d0 91 ad 03 	lds	r29, 0x03AD
    1a04:	20 97       	sbiw	r28, 0x00	; 0
    1a06:	81 f4       	brne	.+32     	; 0x1a28 <free+0x3e>
    1a08:	20 81       	ld	r18, Z
    1a0a:	31 81       	ldd	r19, Z+1	; 0x01
    1a0c:	28 0f       	add	r18, r24
    1a0e:	39 1f       	adc	r19, r25
    1a10:	80 91 aa 03 	lds	r24, 0x03AA
    1a14:	90 91 ab 03 	lds	r25, 0x03AB
    1a18:	82 17       	cp	r24, r18
    1a1a:	93 07       	cpc	r25, r19
    1a1c:	79 f5       	brne	.+94     	; 0x1a7c <free+0x92>
    1a1e:	f0 93 ab 03 	sts	0x03AB, r31
    1a22:	e0 93 aa 03 	sts	0x03AA, r30
    1a26:	6d c0       	rjmp	.+218    	; 0x1b02 <free+0x118>
    1a28:	de 01       	movw	r26, r28
    1a2a:	20 e0       	ldi	r18, 0x00	; 0
    1a2c:	30 e0       	ldi	r19, 0x00	; 0
    1a2e:	ae 17       	cp	r26, r30
    1a30:	bf 07       	cpc	r27, r31
    1a32:	50 f4       	brcc	.+20     	; 0x1a48 <free+0x5e>
    1a34:	12 96       	adiw	r26, 0x02	; 2
    1a36:	4d 91       	ld	r20, X+
    1a38:	5c 91       	ld	r21, X
    1a3a:	13 97       	sbiw	r26, 0x03	; 3
    1a3c:	9d 01       	movw	r18, r26
    1a3e:	41 15       	cp	r20, r1
    1a40:	51 05       	cpc	r21, r1
    1a42:	09 f1       	breq	.+66     	; 0x1a86 <free+0x9c>
    1a44:	da 01       	movw	r26, r20
    1a46:	f3 cf       	rjmp	.-26     	; 0x1a2e <free+0x44>
    1a48:	b3 83       	std	Z+3, r27	; 0x03
    1a4a:	a2 83       	std	Z+2, r26	; 0x02
    1a4c:	40 81       	ld	r20, Z
    1a4e:	51 81       	ldd	r21, Z+1	; 0x01
    1a50:	84 0f       	add	r24, r20
    1a52:	95 1f       	adc	r25, r21
    1a54:	8a 17       	cp	r24, r26
    1a56:	9b 07       	cpc	r25, r27
    1a58:	71 f4       	brne	.+28     	; 0x1a76 <free+0x8c>
    1a5a:	8d 91       	ld	r24, X+
    1a5c:	9c 91       	ld	r25, X
    1a5e:	11 97       	sbiw	r26, 0x01	; 1
    1a60:	84 0f       	add	r24, r20
    1a62:	95 1f       	adc	r25, r21
    1a64:	02 96       	adiw	r24, 0x02	; 2
    1a66:	91 83       	std	Z+1, r25	; 0x01
    1a68:	80 83       	st	Z, r24
    1a6a:	12 96       	adiw	r26, 0x02	; 2
    1a6c:	8d 91       	ld	r24, X+
    1a6e:	9c 91       	ld	r25, X
    1a70:	13 97       	sbiw	r26, 0x03	; 3
    1a72:	93 83       	std	Z+3, r25	; 0x03
    1a74:	82 83       	std	Z+2, r24	; 0x02
    1a76:	21 15       	cp	r18, r1
    1a78:	31 05       	cpc	r19, r1
    1a7a:	29 f4       	brne	.+10     	; 0x1a86 <free+0x9c>
    1a7c:	f0 93 ad 03 	sts	0x03AD, r31
    1a80:	e0 93 ac 03 	sts	0x03AC, r30
    1a84:	3e c0       	rjmp	.+124    	; 0x1b02 <free+0x118>
    1a86:	d9 01       	movw	r26, r18
    1a88:	13 96       	adiw	r26, 0x03	; 3
    1a8a:	fc 93       	st	X, r31
    1a8c:	ee 93       	st	-X, r30
    1a8e:	12 97       	sbiw	r26, 0x02	; 2
    1a90:	4d 91       	ld	r20, X+
    1a92:	5d 91       	ld	r21, X+
    1a94:	a4 0f       	add	r26, r20
    1a96:	b5 1f       	adc	r27, r21
    1a98:	ea 17       	cp	r30, r26
    1a9a:	fb 07       	cpc	r31, r27
    1a9c:	79 f4       	brne	.+30     	; 0x1abc <free+0xd2>
    1a9e:	80 81       	ld	r24, Z
    1aa0:	91 81       	ldd	r25, Z+1	; 0x01
    1aa2:	84 0f       	add	r24, r20
    1aa4:	95 1f       	adc	r25, r21
    1aa6:	02 96       	adiw	r24, 0x02	; 2
    1aa8:	d9 01       	movw	r26, r18
    1aaa:	11 96       	adiw	r26, 0x01	; 1
    1aac:	9c 93       	st	X, r25
    1aae:	8e 93       	st	-X, r24
    1ab0:	82 81       	ldd	r24, Z+2	; 0x02
    1ab2:	93 81       	ldd	r25, Z+3	; 0x03
    1ab4:	13 96       	adiw	r26, 0x03	; 3
    1ab6:	9c 93       	st	X, r25
    1ab8:	8e 93       	st	-X, r24
    1aba:	12 97       	sbiw	r26, 0x02	; 2
    1abc:	e0 e0       	ldi	r30, 0x00	; 0
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac2:	9b 81       	ldd	r25, Y+3	; 0x03
    1ac4:	00 97       	sbiw	r24, 0x00	; 0
    1ac6:	19 f0       	breq	.+6      	; 0x1ace <free+0xe4>
    1ac8:	fe 01       	movw	r30, r28
    1aca:	ec 01       	movw	r28, r24
    1acc:	f9 cf       	rjmp	.-14     	; 0x1ac0 <free+0xd6>
    1ace:	ce 01       	movw	r24, r28
    1ad0:	02 96       	adiw	r24, 0x02	; 2
    1ad2:	28 81       	ld	r18, Y
    1ad4:	39 81       	ldd	r19, Y+1	; 0x01
    1ad6:	82 0f       	add	r24, r18
    1ad8:	93 1f       	adc	r25, r19
    1ada:	20 91 aa 03 	lds	r18, 0x03AA
    1ade:	30 91 ab 03 	lds	r19, 0x03AB
    1ae2:	28 17       	cp	r18, r24
    1ae4:	39 07       	cpc	r19, r25
    1ae6:	69 f4       	brne	.+26     	; 0x1b02 <free+0x118>
    1ae8:	30 97       	sbiw	r30, 0x00	; 0
    1aea:	29 f4       	brne	.+10     	; 0x1af6 <free+0x10c>
    1aec:	10 92 ad 03 	sts	0x03AD, r1
    1af0:	10 92 ac 03 	sts	0x03AC, r1
    1af4:	02 c0       	rjmp	.+4      	; 0x1afa <free+0x110>
    1af6:	13 82       	std	Z+3, r1	; 0x03
    1af8:	12 82       	std	Z+2, r1	; 0x02
    1afa:	d0 93 ab 03 	sts	0x03AB, r29
    1afe:	c0 93 aa 03 	sts	0x03AA, r28
    1b02:	df 91       	pop	r29
    1b04:	cf 91       	pop	r28
    1b06:	08 95       	ret

00001b08 <strnlen_P>:
    1b08:	fc 01       	movw	r30, r24
    1b0a:	05 90       	lpm	r0, Z+
    1b0c:	61 50       	subi	r22, 0x01	; 1
    1b0e:	70 40       	sbci	r23, 0x00	; 0
    1b10:	01 10       	cpse	r0, r1
    1b12:	d8 f7       	brcc	.-10     	; 0x1b0a <strnlen_P+0x2>
    1b14:	80 95       	com	r24
    1b16:	90 95       	com	r25
    1b18:	8e 0f       	add	r24, r30
    1b1a:	9f 1f       	adc	r25, r31
    1b1c:	08 95       	ret

00001b1e <memset>:
    1b1e:	dc 01       	movw	r26, r24
    1b20:	01 c0       	rjmp	.+2      	; 0x1b24 <memset+0x6>
    1b22:	6d 93       	st	X+, r22
    1b24:	41 50       	subi	r20, 0x01	; 1
    1b26:	50 40       	sbci	r21, 0x00	; 0
    1b28:	e0 f7       	brcc	.-8      	; 0x1b22 <memset+0x4>
    1b2a:	08 95       	ret

00001b2c <strnlen>:
    1b2c:	fc 01       	movw	r30, r24
    1b2e:	61 50       	subi	r22, 0x01	; 1
    1b30:	70 40       	sbci	r23, 0x00	; 0
    1b32:	01 90       	ld	r0, Z+
    1b34:	01 10       	cpse	r0, r1
    1b36:	d8 f7       	brcc	.-10     	; 0x1b2e <strnlen+0x2>
    1b38:	80 95       	com	r24
    1b3a:	90 95       	com	r25
    1b3c:	8e 0f       	add	r24, r30
    1b3e:	9f 1f       	adc	r25, r31
    1b40:	08 95       	ret

00001b42 <fputc>:
    1b42:	0f 93       	push	r16
    1b44:	1f 93       	push	r17
    1b46:	cf 93       	push	r28
    1b48:	df 93       	push	r29
    1b4a:	18 2f       	mov	r17, r24
    1b4c:	09 2f       	mov	r16, r25
    1b4e:	eb 01       	movw	r28, r22
    1b50:	8b 81       	ldd	r24, Y+3	; 0x03
    1b52:	81 fd       	sbrc	r24, 1
    1b54:	03 c0       	rjmp	.+6      	; 0x1b5c <fputc+0x1a>
    1b56:	8f ef       	ldi	r24, 0xFF	; 255
    1b58:	9f ef       	ldi	r25, 0xFF	; 255
    1b5a:	20 c0       	rjmp	.+64     	; 0x1b9c <fputc+0x5a>
    1b5c:	82 ff       	sbrs	r24, 2
    1b5e:	10 c0       	rjmp	.+32     	; 0x1b80 <fputc+0x3e>
    1b60:	4e 81       	ldd	r20, Y+6	; 0x06
    1b62:	5f 81       	ldd	r21, Y+7	; 0x07
    1b64:	2c 81       	ldd	r18, Y+4	; 0x04
    1b66:	3d 81       	ldd	r19, Y+5	; 0x05
    1b68:	42 17       	cp	r20, r18
    1b6a:	53 07       	cpc	r21, r19
    1b6c:	7c f4       	brge	.+30     	; 0x1b8c <fputc+0x4a>
    1b6e:	e8 81       	ld	r30, Y
    1b70:	f9 81       	ldd	r31, Y+1	; 0x01
    1b72:	9f 01       	movw	r18, r30
    1b74:	2f 5f       	subi	r18, 0xFF	; 255
    1b76:	3f 4f       	sbci	r19, 0xFF	; 255
    1b78:	39 83       	std	Y+1, r19	; 0x01
    1b7a:	28 83       	st	Y, r18
    1b7c:	10 83       	st	Z, r17
    1b7e:	06 c0       	rjmp	.+12     	; 0x1b8c <fputc+0x4a>
    1b80:	e8 85       	ldd	r30, Y+8	; 0x08
    1b82:	f9 85       	ldd	r31, Y+9	; 0x09
    1b84:	81 2f       	mov	r24, r17
    1b86:	19 95       	eicall
    1b88:	89 2b       	or	r24, r25
    1b8a:	29 f7       	brne	.-54     	; 0x1b56 <fputc+0x14>
    1b8c:	2e 81       	ldd	r18, Y+6	; 0x06
    1b8e:	3f 81       	ldd	r19, Y+7	; 0x07
    1b90:	2f 5f       	subi	r18, 0xFF	; 255
    1b92:	3f 4f       	sbci	r19, 0xFF	; 255
    1b94:	3f 83       	std	Y+7, r19	; 0x07
    1b96:	2e 83       	std	Y+6, r18	; 0x06
    1b98:	81 2f       	mov	r24, r17
    1b9a:	90 2f       	mov	r25, r16
    1b9c:	df 91       	pop	r29
    1b9e:	cf 91       	pop	r28
    1ba0:	1f 91       	pop	r17
    1ba2:	0f 91       	pop	r16
    1ba4:	08 95       	ret

00001ba6 <__ultoa_invert>:
    1ba6:	fa 01       	movw	r30, r20
    1ba8:	aa 27       	eor	r26, r26
    1baa:	28 30       	cpi	r18, 0x08	; 8
    1bac:	51 f1       	breq	.+84     	; 0x1c02 <__ultoa_invert+0x5c>
    1bae:	20 31       	cpi	r18, 0x10	; 16
    1bb0:	81 f1       	breq	.+96     	; 0x1c12 <__ultoa_invert+0x6c>
    1bb2:	e8 94       	clt
    1bb4:	6f 93       	push	r22
    1bb6:	6e 7f       	andi	r22, 0xFE	; 254
    1bb8:	6e 5f       	subi	r22, 0xFE	; 254
    1bba:	7f 4f       	sbci	r23, 0xFF	; 255
    1bbc:	8f 4f       	sbci	r24, 0xFF	; 255
    1bbe:	9f 4f       	sbci	r25, 0xFF	; 255
    1bc0:	af 4f       	sbci	r26, 0xFF	; 255
    1bc2:	b1 e0       	ldi	r27, 0x01	; 1
    1bc4:	3e d0       	rcall	.+124    	; 0x1c42 <__ultoa_invert+0x9c>
    1bc6:	b4 e0       	ldi	r27, 0x04	; 4
    1bc8:	3c d0       	rcall	.+120    	; 0x1c42 <__ultoa_invert+0x9c>
    1bca:	67 0f       	add	r22, r23
    1bcc:	78 1f       	adc	r23, r24
    1bce:	89 1f       	adc	r24, r25
    1bd0:	9a 1f       	adc	r25, r26
    1bd2:	a1 1d       	adc	r26, r1
    1bd4:	68 0f       	add	r22, r24
    1bd6:	79 1f       	adc	r23, r25
    1bd8:	8a 1f       	adc	r24, r26
    1bda:	91 1d       	adc	r25, r1
    1bdc:	a1 1d       	adc	r26, r1
    1bde:	6a 0f       	add	r22, r26
    1be0:	71 1d       	adc	r23, r1
    1be2:	81 1d       	adc	r24, r1
    1be4:	91 1d       	adc	r25, r1
    1be6:	a1 1d       	adc	r26, r1
    1be8:	20 d0       	rcall	.+64     	; 0x1c2a <__ultoa_invert+0x84>
    1bea:	09 f4       	brne	.+2      	; 0x1bee <__ultoa_invert+0x48>
    1bec:	68 94       	set
    1bee:	3f 91       	pop	r19
    1bf0:	2a e0       	ldi	r18, 0x0A	; 10
    1bf2:	26 9f       	mul	r18, r22
    1bf4:	11 24       	eor	r1, r1
    1bf6:	30 19       	sub	r19, r0
    1bf8:	30 5d       	subi	r19, 0xD0	; 208
    1bfa:	31 93       	st	Z+, r19
    1bfc:	de f6       	brtc	.-74     	; 0x1bb4 <__ultoa_invert+0xe>
    1bfe:	cf 01       	movw	r24, r30
    1c00:	08 95       	ret
    1c02:	46 2f       	mov	r20, r22
    1c04:	47 70       	andi	r20, 0x07	; 7
    1c06:	40 5d       	subi	r20, 0xD0	; 208
    1c08:	41 93       	st	Z+, r20
    1c0a:	b3 e0       	ldi	r27, 0x03	; 3
    1c0c:	0f d0       	rcall	.+30     	; 0x1c2c <__ultoa_invert+0x86>
    1c0e:	c9 f7       	brne	.-14     	; 0x1c02 <__ultoa_invert+0x5c>
    1c10:	f6 cf       	rjmp	.-20     	; 0x1bfe <__ultoa_invert+0x58>
    1c12:	46 2f       	mov	r20, r22
    1c14:	4f 70       	andi	r20, 0x0F	; 15
    1c16:	40 5d       	subi	r20, 0xD0	; 208
    1c18:	4a 33       	cpi	r20, 0x3A	; 58
    1c1a:	18 f0       	brcs	.+6      	; 0x1c22 <__ultoa_invert+0x7c>
    1c1c:	49 5d       	subi	r20, 0xD9	; 217
    1c1e:	31 fd       	sbrc	r19, 1
    1c20:	40 52       	subi	r20, 0x20	; 32
    1c22:	41 93       	st	Z+, r20
    1c24:	02 d0       	rcall	.+4      	; 0x1c2a <__ultoa_invert+0x84>
    1c26:	a9 f7       	brne	.-22     	; 0x1c12 <__ultoa_invert+0x6c>
    1c28:	ea cf       	rjmp	.-44     	; 0x1bfe <__ultoa_invert+0x58>
    1c2a:	b4 e0       	ldi	r27, 0x04	; 4
    1c2c:	a6 95       	lsr	r26
    1c2e:	97 95       	ror	r25
    1c30:	87 95       	ror	r24
    1c32:	77 95       	ror	r23
    1c34:	67 95       	ror	r22
    1c36:	ba 95       	dec	r27
    1c38:	c9 f7       	brne	.-14     	; 0x1c2c <__ultoa_invert+0x86>
    1c3a:	00 97       	sbiw	r24, 0x00	; 0
    1c3c:	61 05       	cpc	r22, r1
    1c3e:	71 05       	cpc	r23, r1
    1c40:	08 95       	ret
    1c42:	9b 01       	movw	r18, r22
    1c44:	ac 01       	movw	r20, r24
    1c46:	0a 2e       	mov	r0, r26
    1c48:	06 94       	lsr	r0
    1c4a:	57 95       	ror	r21
    1c4c:	47 95       	ror	r20
    1c4e:	37 95       	ror	r19
    1c50:	27 95       	ror	r18
    1c52:	ba 95       	dec	r27
    1c54:	c9 f7       	brne	.-14     	; 0x1c48 <__ultoa_invert+0xa2>
    1c56:	62 0f       	add	r22, r18
    1c58:	73 1f       	adc	r23, r19
    1c5a:	84 1f       	adc	r24, r20
    1c5c:	95 1f       	adc	r25, r21
    1c5e:	a0 1d       	adc	r26, r0
    1c60:	08 95       	ret

00001c62 <_exit>:
    1c62:	f8 94       	cli

00001c64 <__stop_program>:
    1c64:	ff cf       	rjmp	.-2      	; 0x1c64 <__stop_program>
