read -sv run_verilog_mid/adder_32b_9_91_eeef77170299e447d617f2ed852959c9.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_eeef77170299e447d617f2ed852959c9_yosys.v
