-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/ldpc_deco_23_ip_dut.vhd
-- Created: 2024-10-03 14:23:22
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ldpc_deco_23_ip_dut
-- Source Path: ldpc_deco_23_ip/ldpc_deco_23_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ldpc_deco_23_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        In1                               :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
        ctrlOut                           :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        Out1                              :   OUT   std_logic;  -- ufix1
        Out2                              :   OUT   std_logic  -- ufix1
        );
END ldpc_deco_23_ip_dut;


ARCHITECTURE rtl OF ldpc_deco_23_ip_dut IS

  -- Component Declarations
  COMPONENT ldpc_deco_23_ip_src_ldpc_deco_23
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          In1                             :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
          ctrlOut                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          Out1                            :   OUT   std_logic;  -- ufix1
          Out2                            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ldpc_deco_23_ip_src_ldpc_deco_23
    USE ENTITY work.ldpc_deco_23_ip_src_ldpc_deco_23(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ctrlOut_sig                      : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL Out1_sig                         : std_logic;  -- ufix1
  SIGNAL Out2_sig                         : std_logic;  -- ufix1

BEGIN
  u_ldpc_deco_23_ip_src_ldpc_deco_23 : ldpc_deco_23_ip_src_ldpc_deco_23
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset_x => reset_x,
              In1 => In1,  -- sfix4
              ctrlOut => ctrlOut_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              Out1 => Out1_sig,  -- ufix1
              Out2 => Out2_sig  -- ufix1
              );

  ctrlOut_sig <= ctrlOut;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  Out1 <= Out1_sig;

  Out2 <= Out2_sig;

END rtl;

