<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gimbal - Info II: C:/Users/lucas/Desktop/Lucas/UTN/Informatica 2/TPO/workspace/Gimbal/src/Drivers/DR_UART0.c File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gimbal - Info II
   &#160;<span id="projectnumber">v3.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_a5be7bbed3ff2f129951759fe96bf5d5.html">workspace</a></li><li class="navelem"><a class="el" href="../../dir_c8f81578777995ccb53e355c6004c563.html">Gimbal</a></li><li class="navelem"><a class="el" href="../../dir_81c3820e56d2881e8ffafdf9964a223a.html">src</a></li><li class="navelem"><a class="el" href="../../dir_5b80f3f6e532f552c09cd86d4b35eb88.html">Drivers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">DR_UART0.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../da/d0d/all_8h_source.html">all.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a94bbc7504b852c4267592777d06ee267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>&#160;&#160;&#160;( ( <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a81f369079976a46554fd9798ab035697">__RW</a> uint32_t  * ) 0x4000C000UL )</td></tr>
<tr class="memdesc:a94bbc7504b852c4267592777d06ee267"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; ///////////// UARTs ///////////////////////////  <a href="#a94bbc7504b852c4267592777d06ee267">More...</a><br /></td></tr>
<tr class="separator:a94bbc7504b852c4267592777d06ee267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba5bb27ae60fdb9d98b2e8b4fb907b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#adba5bb27ae60fdb9d98b2e8b4fb907b9">UART0RBR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[0]</td></tr>
<tr class="separator:adba5bb27ae60fdb9d98b2e8b4fb907b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eaafd4dab9aedadadb4b3ab661244a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a3eaafd4dab9aedadadb4b3ab661244a7">UART0THR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[0]</td></tr>
<tr class="separator:a3eaafd4dab9aedadadb4b3ab661244a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc42f167c1a8868798c1de712d0142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a8cc42f167c1a8868798c1de712d0142f">UART0DLL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[0]</td></tr>
<tr class="separator:a8cc42f167c1a8868798c1de712d0142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab519c55c6e32dd1ed3a3b964dae878b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab519c55c6e32dd1ed3a3b964dae878b8">UART0IER</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[1]</td></tr>
<tr class="separator:ab519c55c6e32dd1ed3a3b964dae878b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a9533691c0bdf292237007526a3bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab7a9533691c0bdf292237007526a3bca">UART0DLM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[1]</td></tr>
<tr class="separator:ab7a9533691c0bdf292237007526a3bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4e8af9324165ce434ca3035a44f99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a3a4e8af9324165ce434ca3035a44f99e">UART0IIR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[2]</td></tr>
<tr class="separator:a3a4e8af9324165ce434ca3035a44f99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22e602f22cfc4425de2851e80ac15da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#af22e602f22cfc4425de2851e80ac15da">UART0LCR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[3]</td></tr>
<tr class="separator:af22e602f22cfc4425de2851e80ac15da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2636592a5bac9cfe13a5290184c13eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a2636592a5bac9cfe13a5290184c13eac">UART0LSR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[5]</td></tr>
<tr class="separator:a2636592a5bac9cfe13a5290184c13eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc24b24e4260b41f3b6a9964a8385c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#abc24b24e4260b41f3b6a9964a8385c6d">UART0DLAB_OFF</a>&#160;&#160;&#160;(<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac04af46e5aa3dc369e089dac159536d6">U0LCR</a> &amp; 0xEF)</td></tr>
<tr class="separator:abc24b24e4260b41f3b6a9964a8385c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89734bf9a29e814cd9d523416970e78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a89734bf9a29e814cd9d523416970e78a">UART0DLAB_ON</a>&#160;&#160;&#160;(<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac04af46e5aa3dc369e089dac159536d6">U0LCR</a> | 0x80)</td></tr>
<tr class="separator:a89734bf9a29e814cd9d523416970e78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c6bc1f2870a5b716b9ceaa0acb0328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#af9c6bc1f2870a5b716b9ceaa0acb0328">TX0</a>&#160;&#160;&#160;<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">PORT0</a>, 2</td></tr>
<tr class="separator:af9c6bc1f2870a5b716b9ceaa0acb0328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedefa8d2ab1a947fbe2d5b4c1a6c3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#acedefa8d2ab1a947fbe2d5b4c1a6c3aa">RX0</a>&#160;&#160;&#160;<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">PORT0</a>, 3</td></tr>
<tr class="separator:acedefa8d2ab1a947fbe2d5b4c1a6c3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3667e06087d79decbffc96b4d15baf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>&#160;&#160;&#160;( ( <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a81f369079976a46554fd9798ab035697">__RW</a> uint32_t  * ) 0x40010000UL )</td></tr>
<tr class="separator:ab3667e06087d79decbffc96b4d15baf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab196f938ddc4161fa1ea3bb944869b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab196f938ddc4161fa1ea3bb944869b26">UART1RBR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[0]</td></tr>
<tr class="separator:ab196f938ddc4161fa1ea3bb944869b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a36e93dfefcddfbee227f31ee8914c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a8a36e93dfefcddfbee227f31ee8914c9">UART1THR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[0]</td></tr>
<tr class="separator:a8a36e93dfefcddfbee227f31ee8914c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190fc74d62931f2d30c6e8992f945ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a190fc74d62931f2d30c6e8992f945ceb">UART1DLL</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[0]</td></tr>
<tr class="separator:a190fc74d62931f2d30c6e8992f945ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b3fb3f5c9fb093d76107be34664bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#aa0b3fb3f5c9fb093d76107be34664bad">UART1IER</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[1]</td></tr>
<tr class="separator:aa0b3fb3f5c9fb093d76107be34664bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3a795cfb5b20aef817bb65ec677b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#aea3a795cfb5b20aef817bb65ec677b11">UART1DLM</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[1]</td></tr>
<tr class="separator:aea3a795cfb5b20aef817bb65ec677b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e27dd25368201c273c73d4dd0432fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ad0e27dd25368201c273c73d4dd0432fa">UART1IIR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[2]</td></tr>
<tr class="separator:ad0e27dd25368201c273c73d4dd0432fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25037e4fd894299a4966b63d089a4b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a25037e4fd894299a4966b63d089a4b94">UART1LCR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[3]</td></tr>
<tr class="separator:a25037e4fd894299a4966b63d089a4b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89dd05085ff33073329a24087d0c3661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a89dd05085ff33073329a24087d0c3661">UART1LSR</a>&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[5]</td></tr>
<tr class="separator:a89dd05085ff33073329a24087d0c3661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd5147a6151443d7640e532b5c91f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a0dd5147a6151443d7640e532b5c91f49">TX1</a>&#160;&#160;&#160;<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">PORT0</a> , 15</td></tr>
<tr class="separator:a0dd5147a6151443d7640e532b5c91f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6ea3a018adead693930404719e8eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#afd6ea3a018adead693930404719e8eeb">RX1</a>&#160;&#160;&#160;<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">PORT0</a> , 16</td></tr>
<tr class="separator:afd6ea3a018adead693930404719e8eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0466ccb605cb0395fb03b72f476ec855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a0466ccb605cb0395fb03b72f476ec855">TXD</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a0466ccb605cb0395fb03b72f476ec855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95855eaf9cee62de5402f124b1b8a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a95855eaf9cee62de5402f124b1b8a27b">RXD</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a95855eaf9cee62de5402f124b1b8a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1c0544b06d54b198d8c50f507e399a91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a1c0544b06d54b198d8c50f507e399a91">UART0_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a1c0544b06d54b198d8c50f507e399a91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupcion de UART0.  <a href="#a1c0544b06d54b198d8c50f507e399a91">More...</a><br /></td></tr>
<tr class="separator:a1c0544b06d54b198d8c50f507e399a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5590ed6eabda3df6d165c8ba1b66d865"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a5590ed6eabda3df6d165c8ba1b66d865">UART0_Inicializacion</a> (uint32_t baudios)</td></tr>
<tr class="memdesc:a5590ed6eabda3df6d165c8ba1b66d865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inicializacion de UART0.  <a href="#a5590ed6eabda3df6d165c8ba1b66d865">More...</a><br /></td></tr>
<tr class="separator:a5590ed6eabda3df6d165c8ba1b66d865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fdeb64781a560fd20a60930d16eb485"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a8fdeb64781a560fd20a60930d16eb485">UART0_PushRX</a> (<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> dato)</td></tr>
<tr class="separator:a8fdeb64781a560fd20a60930d16eb485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb7e36ece8fc038e8b8ff33b8530bf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">int16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a7eb7e36ece8fc038e8b8ff33b8530bf1">UART0_PopRX</a> (void)</td></tr>
<tr class="separator:a7eb7e36ece8fc038e8b8ff33b8530bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c36c0583231d698ca42822f50038f14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a7c36c0583231d698ca42822f50038f14">UART0_PushTX</a> (<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> dato)</td></tr>
<tr class="separator:a7c36c0583231d698ca42822f50038f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b7cda7186ab90d4a468d2173627c9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">int16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#aa3b7cda7186ab90d4a468d2173627c9f">UART0_PopTX</a> (void)</td></tr>
<tr class="separator:aa3b7cda7186ab90d4a468d2173627c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ada02f3e5d81a6fe0f7a6c141c44252c9"><td class="memItemLeft" align="right" valign="top">static volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ada02f3e5d81a6fe0f7a6c141c44252c9">UART0_BufferRx</a> [<a class="el" href="../../dd/d60/_d_r___u_a_r_t0_8h.html#a5fb63da07403ec1a87efdcf960a92af7">MAX_BUFF_RX</a>]</td></tr>
<tr class="separator:ada02f3e5d81a6fe0f7a6c141c44252c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfa713ca5a8af1abdf45368c56e3ddb"><td class="memItemLeft" align="right" valign="top">static volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a6cfa713ca5a8af1abdf45368c56e3ddb">UART0_BufferTx</a> [<a class="el" href="../../dd/d60/_d_r___u_a_r_t0_8h.html#af16a0fb944a9a2e7df7318ca8208ec9f">MAX_BUFF_TX</a>]</td></tr>
<tr class="separator:a6cfa713ca5a8af1abdf45368c56e3ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b54900db3231556def05c7634691b57"><td class="memItemLeft" align="right" valign="top">static volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a7b54900db3231556def05c7634691b57">UART0_inRX</a></td></tr>
<tr class="separator:a7b54900db3231556def05c7634691b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da0a31f8f975924adeb6315234eec74"><td class="memItemLeft" align="right" valign="top">static volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a1da0a31f8f975924adeb6315234eec74">UART0_outRX</a></td></tr>
<tr class="separator:a1da0a31f8f975924adeb6315234eec74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef21b908758d8983f2ed94f38d077e5"><td class="memItemLeft" align="right" valign="top">static volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#aaef21b908758d8983f2ed94f38d077e5">UART0_inTX</a></td></tr>
<tr class="separator:aaef21b908758d8983f2ed94f38d077e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73cdbf760053cc00e7c6720d112349c"><td class="memItemLeft" align="right" valign="top">static volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#af73cdbf760053cc00e7c6720d112349c">UART0_outTX</a></td></tr>
<tr class="separator:af73cdbf760053cc00e7c6720d112349c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1036716331ed1c61c6432863ee6e3f"><td class="memItemLeft" align="right" valign="top">static volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">int16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#acd1036716331ed1c61c6432863ee6e3f">UART0_flagTx</a></td></tr>
<tr class="separator:acd1036716331ed1c61c6432863ee6e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a94bbc7504b852c4267592777d06ee267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94bbc7504b852c4267592777d06ee267">&#9670;&nbsp;</a></span>DIR_UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIR_UART0&#160;&#160;&#160;( ( <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a81f369079976a46554fd9798ab035697">__RW</a> uint32_t  * ) 0x4000C000UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; ///////////// UARTs /////////////////////////// </p>

</div>
</div>
<a id="ab3667e06087d79decbffc96b4d15baf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3667e06087d79decbffc96b4d15baf9">&#9670;&nbsp;</a></span>DIR_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIR_UART1&#160;&#160;&#160;( ( <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a81f369079976a46554fd9798ab035697">__RW</a> uint32_t  * ) 0x40010000UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acedefa8d2ab1a947fbe2d5b4c1a6c3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedefa8d2ab1a947fbe2d5b4c1a6c3aa">&#9670;&nbsp;</a></span>RX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX0&#160;&#160;&#160;<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">PORT0</a>, 3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd6ea3a018adead693930404719e8eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6ea3a018adead693930404719e8eeb">&#9670;&nbsp;</a></span>RX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX1&#160;&#160;&#160;<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">PORT0</a> , 16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95855eaf9cee62de5402f124b1b8a27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95855eaf9cee62de5402f124b1b8a27b">&#9670;&nbsp;</a></span>RXD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RXD&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9c6bc1f2870a5b716b9ceaa0acb0328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c6bc1f2870a5b716b9ceaa0acb0328">&#9670;&nbsp;</a></span>TX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX0&#160;&#160;&#160;<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">PORT0</a>, 2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dd5147a6151443d7640e532b5c91f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd5147a6151443d7640e532b5c91f49">&#9670;&nbsp;</a></span>TX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX1&#160;&#160;&#160;<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">PORT0</a> , 15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0466ccb605cb0395fb03b72f476ec855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0466ccb605cb0395fb03b72f476ec855">&#9670;&nbsp;</a></span>TXD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TXD&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc24b24e4260b41f3b6a9964a8385c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc24b24e4260b41f3b6a9964a8385c6d">&#9670;&nbsp;</a></span>UART0DLAB_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0DLAB_OFF&#160;&#160;&#160;(<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac04af46e5aa3dc369e089dac159536d6">U0LCR</a> &amp; 0xEF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89734bf9a29e814cd9d523416970e78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89734bf9a29e814cd9d523416970e78a">&#9670;&nbsp;</a></span>UART0DLAB_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0DLAB_ON&#160;&#160;&#160;(<a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac04af46e5aa3dc369e089dac159536d6">U0LCR</a> | 0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cc42f167c1a8868798c1de712d0142f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc42f167c1a8868798c1de712d0142f">&#9670;&nbsp;</a></span>UART0DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0DLL&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[0]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7a9533691c0bdf292237007526a3bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a9533691c0bdf292237007526a3bca">&#9670;&nbsp;</a></span>UART0DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0DLM&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab519c55c6e32dd1ed3a3b964dae878b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab519c55c6e32dd1ed3a3b964dae878b8">&#9670;&nbsp;</a></span>UART0IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0IER&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a4e8af9324165ce434ca3035a44f99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a4e8af9324165ce434ca3035a44f99e">&#9670;&nbsp;</a></span>UART0IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0IIR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af22e602f22cfc4425de2851e80ac15da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22e602f22cfc4425de2851e80ac15da">&#9670;&nbsp;</a></span>UART0LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0LCR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2636592a5bac9cfe13a5290184c13eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2636592a5bac9cfe13a5290184c13eac">&#9670;&nbsp;</a></span>UART0LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0LSR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adba5bb27ae60fdb9d98b2e8b4fb907b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba5bb27ae60fdb9d98b2e8b4fb907b9">&#9670;&nbsp;</a></span>UART0RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0RBR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[0]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eaafd4dab9aedadadb4b3ab661244a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eaafd4dab9aedadadb4b3ab661244a7">&#9670;&nbsp;</a></span>UART0THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0THR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#a94bbc7504b852c4267592777d06ee267">DIR_UART0</a>[0]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a190fc74d62931f2d30c6e8992f945ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190fc74d62931f2d30c6e8992f945ceb">&#9670;&nbsp;</a></span>UART1DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1DLL&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[0]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea3a795cfb5b20aef817bb65ec677b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea3a795cfb5b20aef817bb65ec677b11">&#9670;&nbsp;</a></span>UART1DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1DLM&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0b3fb3f5c9fb093d76107be34664bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b3fb3f5c9fb093d76107be34664bad">&#9670;&nbsp;</a></span>UART1IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1IER&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e27dd25368201c273c73d4dd0432fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e27dd25368201c273c73d4dd0432fa">&#9670;&nbsp;</a></span>UART1IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1IIR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25037e4fd894299a4966b63d089a4b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25037e4fd894299a4966b63d089a4b94">&#9670;&nbsp;</a></span>UART1LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1LCR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89dd05085ff33073329a24087d0c3661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89dd05085ff33073329a24087d0c3661">&#9670;&nbsp;</a></span>UART1LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1LSR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab196f938ddc4161fa1ea3bb944869b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab196f938ddc4161fa1ea3bb944869b26">&#9670;&nbsp;</a></span>UART1RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1RBR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[0]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a36e93dfefcddfbee227f31ee8914c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a36e93dfefcddfbee227f31ee8914c9">&#9670;&nbsp;</a></span>UART1THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1THR&#160;&#160;&#160;<a class="el" href="../../d5/dad/_d_r___u_a_r_t0_8c.html#ab3667e06087d79decbffc96b4d15baf9">DIR_UART1</a>[0]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a5590ed6eabda3df6d165c8ba1b66d865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5590ed6eabda3df6d165c8ba1b66d865">&#9670;&nbsp;</a></span>UART0_Inicializacion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART0_Inicializacion </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baudios</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inicializacion de UART0. </p>
<dl class="section author"><dt>Author</dt><dd>Ing. Marcelo Trujillo </dd></dl>
<dl class="section date"><dt>Date</dt><dd>31 de ago. de 2016 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uint32_t</td><td>baudios: Velocidad de Tranmision </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void </dd></dl>
<p>&lt; 1.- Registro PCONP - bit 3 en 1 prende la UART:</p>
<p>&lt; 2.- Registro PCLKSEL0 - bits 6 y 7 en 0 seleccionan que el clk de la UART0 sea CCLK/4:</p>
<p>&lt; con un CCLOK=100Mhz, nos queda PCLOCK=25Mhz</p>
<p>&lt; 3.- Registro U0LCR - transmision de 8 bits, 1 bit de stop, sin paridad, sin break cond, DLAB = 1:</p>
<p>&lt; 4.- Registros U10DLL y U0DLM</p>
<p>&lt; 5.- Registros PINSEL0 y PINSEL1 - habilitan las funciones especiales de los pines: TX0 : P0[2] -&gt; PINSEL0: 04:05</p>
<p>&lt; RX0 : P0[3] -&gt; PINSEL0: 06:07</p>
<p>&lt; 6.- Registro U0LCR, pongo DLAB en 0:</p>
<p>&lt; 7. Habilito las interrupciones (En la UART -IER- y en el NVIC -ISER) </p>

</div>
</div>
<a id="a1c0544b06d54b198d8c50f507e399a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0544b06d54b198d8c50f507e399a91">&#9670;&nbsp;</a></span>UART0_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART0_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupcion de UART0. </p>
<dl class="section author"><dt>Author</dt><dd>Ing. Marcelo Trujillo </dd></dl>
<dl class="section date"><dt>Date</dt><dd>31 de ago. de 2016 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">void</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void </dd></dl>

</div>
</div>
<a id="a7eb7e36ece8fc038e8b8ff33b8530bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eb7e36ece8fc038e8b8ff33b8530bf1">&#9670;&nbsp;</a></span>UART0_PopRX()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">int16_t</a> UART0_PopRX </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3b7cda7186ab90d4a468d2173627c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b7cda7186ab90d4a468d2173627c9f">&#9670;&nbsp;</a></span>UART0_PopTX()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">int16_t</a> UART0_PopTX </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fdeb64781a560fd20a60930d16eb485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fdeb64781a560fd20a60930d16eb485">&#9670;&nbsp;</a></span>UART0_PushRX()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART0_PushRX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>dato</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c36c0583231d698ca42822f50038f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c36c0583231d698ca42822f50038f14">&#9670;&nbsp;</a></span>UART0_PushTX()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART0_PushTX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>dato</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ada02f3e5d81a6fe0f7a6c141c44252c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada02f3e5d81a6fe0f7a6c141c44252c9">&#9670;&nbsp;</a></span>UART0_BufferRx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> UART0_BufferRx[<a class="el" href="../../dd/d60/_d_r___u_a_r_t0_8h.html#a5fb63da07403ec1a87efdcf960a92af7">MAX_BUFF_RX</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cfa713ca5a8af1abdf45368c56e3ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfa713ca5a8af1abdf45368c56e3ddb">&#9670;&nbsp;</a></span>UART0_BufferTx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> UART0_BufferTx[<a class="el" href="../../dd/d60/_d_r___u_a_r_t0_8h.html#af16a0fb944a9a2e7df7318ca8208ec9f">MAX_BUFF_TX</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acd1036716331ed1c61c6432863ee6e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd1036716331ed1c61c6432863ee6e3f">&#9670;&nbsp;</a></span>UART0_flagTx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">int16_t</a> UART0_flagTx</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b54900db3231556def05c7634691b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b54900db3231556def05c7634691b57">&#9670;&nbsp;</a></span>UART0_inRX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> UART0_inRX</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaef21b908758d8983f2ed94f38d077e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef21b908758d8983f2ed94f38d077e5">&#9670;&nbsp;</a></span>UART0_inTX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> UART0_inTX</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1da0a31f8f975924adeb6315234eec74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da0a31f8f975924adeb6315234eec74">&#9670;&nbsp;</a></span>UART0_outRX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> UART0_outRX</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af73cdbf760053cc00e7c6720d112349c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73cdbf760053cc00e7c6720d112349c">&#9670;&nbsp;</a></span>UART0_outTX</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> UART0_outTX</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
