
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 65007 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.781 ; gain = 0.000 ; free physical = 968 ; free virtual = 3045
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/top.vhd:16]
INFO: [Synth 8-3491] module 'uart_receiver' declared at '/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/uart_receiver.vhd:6' bound to instance 'uart_receiver_1' of component 'uart_receiver' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/uart_receiver.vhd:17]
INFO: [Synth 8-3491] module 'sampler_generator' declared at '/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/sampler_generator.vhd:5' bound to instance 'sampler_generator_1' of component 'sampler_generator' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/uart_receiver.vhd:35]
INFO: [Synth 8-638] synthesizing module 'sampler_generator' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/sampler_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sampler_generator' (1#1) [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/sampler_generator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (2#1) [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/uart_receiver.vhd:17]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at '/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/uart_transmitter.vhd:6' bound to instance 'uart_transmitter_1' of component 'uart_transmitter' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/uart_transmitter.vhd:18]
INFO: [Synth 8-3491] module 'baudrate_generator' declared at '/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/baudrate_generator.vhd:6' bound to instance 'baudrate_generator_1' of component 'baudrate_generator' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/uart_transmitter.vhd:34]
INFO: [Synth 8-638] synthesizing module 'baudrate_generator' [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/baudrate_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'baudrate_generator' (3#1) [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/baudrate_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (4#1) [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/uart_transmitter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/top.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.461 ; gain = 7.680 ; free physical = 976 ; free virtual = 3054
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1359.461 ; gain = 7.680 ; free physical = 976 ; free virtual = 3054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1359.461 ; gain = 7.680 ; free physical = 976 ; free virtual = 3054
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/project_1/project_1.srcs/constrs_1/new/master_a35.xdc]
Finished Parsing XDC File [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/project_1/project_1.srcs/constrs_1/new/master_a35.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/project_1/project_1.srcs/constrs_1/new/master_a35.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.883 ; gain = 0.000 ; free physical = 728 ; free virtual = 2808
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.883 ; gain = 0.000 ; free physical = 729 ; free virtual = 2810
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.883 ; gain = 0.000 ; free physical = 729 ; free virtual = 2810
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.883 ; gain = 0.000 ; free physical = 729 ; free virtual = 2810
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 816 ; free virtual = 2897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 816 ; free virtual = 2897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 818 ; free virtual = 2899
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sampler_generator'
INFO: [Synth 8-5546] ROM "pulse_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enable_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "received_data_s0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baudrate_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmitter'
INFO: [Synth 8-5544] ROM "uart_tx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                       0000000001 |                             0000
                 start_s |                       0000000010 |                             0001
                  bit0_s |                       0000000100 |                             0010
                  bit1_s |                       0000001000 |                             0011
                  bit2_s |                       0000010000 |                             0100
                  bit3_s |                       0000100000 |                             0101
                  bit4_s |                       0001000000 |                             0110
                  bit5_s |                       0010000000 |                             0111
                  bit6_s |                       0100000000 |                             1000
                  bit7_s |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sampler_generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                       0000000001 |                             0000
                 start_s |                       0000000010 |                             0001
                  bit0_s |                       0000000100 |                             0010
                  bit1_s |                       0000001000 |                             0011
                  bit2_s |                       0000010000 |                             0100
                  bit3_s |                       0000100000 |                             0101
                  bit4_s |                       0001000000 |                             0110
                  bit5_s |                       0010000000 |                             0111
                  bit6_s |                       0100000000 |                             1000
                  bit7_s |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                             0000 |                             0000
            data_valid_s |                             0001 |                             0001
                 start_s |                             0010 |                             0010
                  bit0_s |                             0011 |                             0011
                  bit1_s |                             0100 |                             0100
                  bit2_s |                             0101 |                             0101
                  bit3_s |                             0110 |                             0110
                  bit4_s |                             0111 |                             0111
                  bit5_s |                             1000 |                             1000
                  bit6_s |                             1001 |                             1001
                  bit7_s |                             1010 |                             1010
                  stop_s |                             1011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 809 ; free virtual = 2890
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sampler_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module uart_receiver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
Module baudrate_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "uart_receiver_1/sampler_generator_1/pulse_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_receiver_1/sampler_generator_1/enable_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_transmitter_1/baudrate_generator_1/baudrate_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 796 ; free virtual = 2879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 685 ; free virtual = 2736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2733
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2733
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2733
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     6|
|3     |LUT2 |    15|
|4     |LUT3 |     8|
|5     |LUT4 |    10|
|6     |LUT5 |    13|
|7     |LUT6 |    26|
|8     |FDRE |    79|
|9     |IBUF |     2|
|10    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   161|
|2     |  uart_receiver_1        |uart_receiver      |   118|
|3     |    sampler_generator_1  |sampler_generator  |    89|
|4     |  uart_transmitter_1     |uart_transmitter   |    39|
|5     |    baudrate_generator_1 |baudrate_generator |    27|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.883 ; gain = 329.102 ; free physical = 682 ; free virtual = 2733
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1680.883 ; gain = 7.680 ; free physical = 734 ; free virtual = 2785
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1680.891 ; gain = 329.102 ; free physical = 734 ; free virtual = 2785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.891 ; gain = 0.000 ; free physical = 680 ; free virtual = 2732
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1680.891 ; gain = 329.180 ; free physical = 733 ; free virtual = 2784
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.891 ; gain = 0.000 ; free physical = 733 ; free virtual = 2784
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/MAPD/corso_mapd_mod_a-master-Lab9-code/Lab9/code/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 18:18:16 2022...
