// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module ListBuffer(	// ventus/src/L2cache/ListBuffer.scala:33:7
  input           clock,	// ventus/src/L2cache/ListBuffer.scala:33:7
                  reset,	// ventus/src/L2cache/ListBuffer.scala:33:7
  output          io_push_ready,	// ventus/src/L2cache/ListBuffer.scala:35:14
  input           io_push_valid,	// ventus/src/L2cache/ListBuffer.scala:35:14
  input  [4:0]    io_push_bits_index,	// ventus/src/L2cache/ListBuffer.scala:35:14
  input  [1023:0] io_push_bits_data_data,	// ventus/src/L2cache/ListBuffer.scala:35:14
  input  [127:0]  io_push_bits_data_mask,	// ventus/src/L2cache/ListBuffer.scala:35:14
  output [31:0]   io_valid,	// ventus/src/L2cache/ListBuffer.scala:35:14
  input           io_pop_valid,	// ventus/src/L2cache/ListBuffer.scala:35:14
  input  [4:0]    io_pop_bits,	// ventus/src/L2cache/ListBuffer.scala:35:14
  output [1023:0] io_data_data,	// ventus/src/L2cache/ListBuffer.scala:35:14
  output [127:0]  io_data_mask	// ventus/src/L2cache/ListBuffer.scala:35:14
);

  wire [1151:0] _data_ext_R0_data;	// ventus/src/L2cache/ListBuffer.scala:50:18
  wire [4:0]    _next_ext_R0_data;	// ventus/src/L2cache/ListBuffer.scala:49:18
  wire [4:0]    _tail_ext_R0_data;	// ventus/src/L2cache/ListBuffer.scala:47:18
  wire [4:0]    _tail_ext_R1_data;	// ventus/src/L2cache/ListBuffer.scala:47:18
  wire [4:0]    _head_ext_R0_data;	// ventus/src/L2cache/ListBuffer.scala:46:18
  reg  [31:0]   valid;	// ventus/src/L2cache/ListBuffer.scala:45:22
  reg  [31:0]   used;	// ventus/src/L2cache/ListBuffer.scala:48:22
  wire [31:0]   _freeOH_T_19 = ~used;	// ventus/src/L2cache/ListBuffer.scala:48:22, :52:27
  wire [30:0]   _freeOH_T_3 = _freeOH_T_19[30:0] | {_freeOH_T_19[29:0], 1'h0};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, ventus/src/L2cache/ListBuffer.scala:33:7, :52:27
  wire [30:0]   _freeOH_T_6 = _freeOH_T_3 | {_freeOH_T_3[28:0], 2'h0};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, ventus/src/L2cache/ListBuffer.scala:33:7
  wire [30:0]   _freeOH_T_9 = _freeOH_T_6 | {_freeOH_T_6[26:0], 4'h0};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,48,53}
  wire [30:0]   _freeOH_T_12 = _freeOH_T_9 | {_freeOH_T_9[22:0], 8'h0};	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,48,53}
  wire [31:0]   freeIdx_lo =
    {~(_freeOH_T_12 | {_freeOH_T_12[14:0], 16'h0}), 1'h1} & _freeOH_T_19;	// dependencies/rocket-chip/src/main/scala/util/package.scala:253:{43,48,53}, ventus/src/L2cache/ListBuffer.scala:33:7, :52:{17,27,56}
  wire [14:0]   _freeIdx_T_3 = freeIdx_lo[31:17] | freeIdx_lo[15:1];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, ventus/src/L2cache/ListBuffer.scala:52:56
  wire [6:0]    _freeIdx_T_5 = _freeIdx_T_3[14:8] | _freeIdx_T_3[6:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]    _freeIdx_T_7 = _freeIdx_T_5[6:4] | _freeIdx_T_5[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [31:0]   _GEN = {27'h0, io_push_bits_index};	// ventus/src/L2cache/ListBuffer.scala:65:25
  wire [31:0]   _push_valid_T = valid >> _GEN;	// ventus/src/L2cache/ListBuffer.scala:45:22, :65:25
  wire          io_push_ready_0 = used != 32'hFFFFFFFF;	// ventus/src/L2cache/ListBuffer.scala:48:22, :52:27, :67:26
  wire          _GEN_0 = io_push_ready_0 & io_push_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L2cache/ListBuffer.scala:67:26
  wire [4:0]    _GEN_1 =
    {|(freeIdx_lo[31:16]),
     |(_freeIdx_T_3[14:7]),
     |(_freeIdx_T_5[6:3]),
     |(_freeIdx_T_7[2:1]),
     _freeIdx_T_7[2] | _freeIdx_T_7[0]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}, ventus/src/L2cache/ListBuffer.scala:52:56, :71:15
  wire [31:0]   _GEN_2 = {27'h0, io_pop_bits};	// ventus/src/L2cache/ListBuffer.scala:65:25, :96:37
  `ifndef SYNTHESIS	// ventus/src/L2cache/ListBuffer.scala:96:10
    always @(posedge clock) begin	// ventus/src/L2cache/ListBuffer.scala:96:10
      automatic logic [31:0] _GEN_3;	// ventus/src/L2cache/ListBuffer.scala:96:37
      _GEN_3 = valid >> _GEN_2;	// ventus/src/L2cache/ListBuffer.scala:45:22, :96:37
      if (~reset & ~(~io_pop_valid | _GEN_3[0])) begin	// ventus/src/L2cache/ListBuffer.scala:96:{10,11,24,37}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/L2cache/ListBuffer.scala:96:10
          $error("Assertion failed\n    at ListBuffer.scala:96 assert (!io.pop.fire || (io.valid)(io.pop.bits))\n");	// ventus/src/L2cache/ListBuffer.scala:96:10
        if (`STOP_COND_)	// ventus/src/L2cache/ListBuffer.scala:96:10
          $fatal;	// ventus/src/L2cache/ListBuffer.scala:96:10
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// ventus/src/L2cache/ListBuffer.scala:33:7
    if (reset) begin	// ventus/src/L2cache/ListBuffer.scala:33:7
      valid <= 32'h0;	// ventus/src/L2cache/ListBuffer.scala:45:22
      used <= 32'h0;	// ventus/src/L2cache/ListBuffer.scala:45:22, :48:22
    end
    else begin	// ventus/src/L2cache/ListBuffer.scala:33:7
      valid <=
        valid
        & ~(io_pop_valid & _head_ext_R0_data == _tail_ext_R1_data
              ? 32'h1 << _GEN_2
              : 32'h0) | (_GEN_0 ? 32'h1 << _GEN : 32'h0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12, ventus/src/L2cache/ListBuffer.scala:45:22, :46:18, :47:18, :55:27, :56:27, :65:25, :68:23, :69:15, :96:37, :101:22, :103:{20,48}, :104:17, :120:{21,24,67}
      used <=
        used & ~(io_pop_valid ? 32'h1 << _head_ext_R0_data : 32'h0)
        | (_GEN_0 ? freeIdx_lo : 32'h0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/OneHot.scala:65:12, ventus/src/L2cache/ListBuffer.scala:45:22, :46:18, :48:22, :52:56, :57:27, :58:27, :68:23, :70:14, :101:22, :102:14, :119:{21,24,66}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/L2cache/ListBuffer.scala:33:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/L2cache/ListBuffer.scala:33:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/L2cache/ListBuffer.scala:33:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/L2cache/ListBuffer.scala:33:7
      automatic logic [31:0] _RANDOM[0:1];	// ventus/src/L2cache/ListBuffer.scala:33:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/L2cache/ListBuffer.scala:33:7
        `INIT_RANDOM_PROLOG_	// ventus/src/L2cache/ListBuffer.scala:33:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/L2cache/ListBuffer.scala:33:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// ventus/src/L2cache/ListBuffer.scala:33:7
        end	// ventus/src/L2cache/ListBuffer.scala:33:7
        valid = _RANDOM[1'h0];	// ventus/src/L2cache/ListBuffer.scala:33:7, :45:22
        used = _RANDOM[1'h1];	// ventus/src/L2cache/ListBuffer.scala:33:7, :48:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/L2cache/ListBuffer.scala:33:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/L2cache/ListBuffer.scala:33:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  head_32x5 head_ext (	// ventus/src/L2cache/ListBuffer.scala:46:18
    .R0_addr (io_pop_bits),
    .R0_en   (1'h1),	// ventus/src/L2cache/ListBuffer.scala:33:7
    .R0_clk  (clock),
    .R0_data (_head_ext_R0_data),
    .W0_addr (io_pop_bits),
    .W0_en   (io_pop_valid),
    .W0_clk  (clock),
    .W0_data
      (_GEN_0 & _push_valid_T[0] & _tail_ext_R0_data == _head_ext_R0_data
         ? _GEN_1
         : _next_ext_R0_data),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L2cache/ListBuffer.scala:46:18, :47:18, :49:18, :65:25, :71:15, :106:{32,60,73}
    .W1_addr (io_push_bits_index),
    .W1_en   (_GEN_0 & ~(_push_valid_T[0])),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L2cache/ListBuffer.scala:33:7, :46:18, :65:25, :68:23, :72:23, :75:17
    .W1_clk  (clock),
    .W1_data (_GEN_1)	// ventus/src/L2cache/ListBuffer.scala:71:15
  );
  tail_32x5 tail_ext (	// ventus/src/L2cache/ListBuffer.scala:47:18
    .R0_addr (io_push_bits_index),
    .R0_en   (1'h1),	// ventus/src/L2cache/ListBuffer.scala:33:7
    .R0_clk  (clock),
    .R0_data (_tail_ext_R0_data),
    .R1_addr (io_pop_bits),
    .R1_en   (io_pop_valid),
    .R1_clk  (clock),
    .R1_data (_tail_ext_R1_data),
    .W0_addr (io_push_bits_index),
    .W0_en   (_GEN_0),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (_GEN_1)	// ventus/src/L2cache/ListBuffer.scala:71:15
  );
  next_32x5 next_ext (	// ventus/src/L2cache/ListBuffer.scala:49:18
    .R0_addr (_head_ext_R0_data),	// ventus/src/L2cache/ListBuffer.scala:46:18
    .R0_en   (io_pop_valid),
    .R0_clk  (clock),
    .R0_data (_next_ext_R0_data),
    .W0_addr (_tail_ext_R0_data),	// ventus/src/L2cache/ListBuffer.scala:47:18
    .W0_en   (_GEN_0 & _push_valid_T[0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L2cache/ListBuffer.scala:49:18, :65:25, :68:23, :72:23
    .W0_clk  (clock),
    .W0_data (_GEN_1)	// ventus/src/L2cache/ListBuffer.scala:71:15
  );
  data_32x1152 data_ext (	// ventus/src/L2cache/ListBuffer.scala:50:18
    .R0_addr (_head_ext_R0_data),	// ventus/src/L2cache/ListBuffer.scala:46:18
    .R0_en   (1'h1),	// ventus/src/L2cache/ListBuffer.scala:33:7
    .R0_clk  (clock),
    .R0_data (_data_ext_R0_data),
    .W0_addr (_GEN_1),	// ventus/src/L2cache/ListBuffer.scala:71:15
    .W0_en   (_GEN_0),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_push_bits_data_data, io_push_bits_data_mask})	// ventus/src/L2cache/ListBuffer.scala:71:43
  );
  assign io_push_ready = io_push_ready_0;	// ventus/src/L2cache/ListBuffer.scala:33:7, :67:26
  assign io_valid = valid;	// ventus/src/L2cache/ListBuffer.scala:33:7, :45:22
  assign io_data_data = _data_ext_R0_data[1151:128];	// ventus/src/L2cache/ListBuffer.scala:33:7, :50:18, :91:63
  assign io_data_mask = _data_ext_R0_data[127:0];	// ventus/src/L2cache/ListBuffer.scala:33:7, :50:18, :91:63
endmodule

