git clone --depth 1 --no-tags https://github.com/EslamAsHhraf/Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/391194412
git clone --depth 1 --no-tags https://github.com/InfinitelyAsymptotic/AMBA-APB4-Bridge-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/390964449
git clone --depth 1 --no-tags https://github.com/Darvock2640/ArquitecturaProcesadores.git f:/verilog_sva_gh_scraper/data/full_repos/395463067
git clone --depth 1 --no-tags https://github.com/FilippoCheein/Runge_Kutta_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/395755764
git clone --depth 1 --no-tags https://github.com/OhGodAPet/NXS-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/391451015
git clone --depth 1 --no-tags https://github.com/shariethernet/Infiresv0.1-RV32IC-Core.git f:/verilog_sva_gh_scraper/data/full_repos/389887533
git clone --depth 1 --no-tags https://github.com/hwiiiii/sky130A.git f:/verilog_sva_gh_scraper/data/full_repos/394178447
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/dvsd_wt8216m.git f:/verilog_sva_gh_scraper/data/full_repos/391641794
git clone --depth 1 --no-tags https://github.com/XinyiYuan/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/387516141
git clone --depth 1 --no-tags https://github.com/1211562881/RV64I-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/387178427
git clone --depth 1 --no-tags https://github.com/aditya1746/Gaussian-Filter-Verilog-Implementation-.git f:/verilog_sva_gh_scraper/data/full_repos/392994235
git clone --depth 1 --no-tags https://github.com/shivanishah269/Encryption_Algorithm_RSA_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/387383511
git clone --depth 1 --no-tags https://github.com/regymm/ymmepm.git f:/verilog_sva_gh_scraper/data/full_repos/393547860
git clone --depth 1 --no-tags https://github.com/ad9933/FPGA_AcceleratorWrapper.git f:/verilog_sva_gh_scraper/data/full_repos/390800627
git clone --depth 1 --no-tags https://github.com/DaimonG/128bitEncryptionCorePlaceAndRoute.git f:/verilog_sva_gh_scraper/data/full_repos/387652178
git clone --depth 1 --no-tags https://github.com/naoki9911/seccamp2021-l3.git f:/verilog_sva_gh_scraper/data/full_repos/392603217
git clone --depth 1 --no-tags https://github.com/Xuyang-FD/FSRCNN_Acc.git f:/verilog_sva_gh_scraper/data/full_repos/389893304
git clone --depth 1 --no-tags https://github.com/Banben07/clock.git f:/verilog_sva_gh_scraper/data/full_repos/386292039
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Implementation-of-High-Speed-Microcontroller-for-Display-Applications..git f:/verilog_sva_gh_scraper/data/full_repos/387033062
git clone --depth 1 --no-tags https://github.com/LexTran/Demo-CPU_using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/386912508
git clone --depth 1 --no-tags https://github.com/yvesemmanuel/introduction_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/394858711
git clone --depth 1 --no-tags https://github.com/dngtuankiet/aes-gcm_128-256.git f:/verilog_sva_gh_scraper/data/full_repos/385448019
git clone --depth 1 --no-tags https://github.com/horrhamid/noise-detection.git f:/verilog_sva_gh_scraper/data/full_repos/385625918
git clone --depth 1 --no-tags https://github.com/revaldinho/cpc_cpucard.git f:/verilog_sva_gh_scraper/data/full_repos/391682494
git clone --depth 1 --no-tags https://github.com/mnmhdanas/JK-Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/389280892
git clone --depth 1 --no-tags https://github.com/escapefreeg/tiny-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/387160828
git clone --depth 1 --no-tags https://github.com/AdamLee23/simple_uart.git f:/verilog_sva_gh_scraper/data/full_repos/394843498
git clone --depth 1 --no-tags https://github.com/tanvirarafin/vlsi-cad.git f:/verilog_sva_gh_scraper/data/full_repos/390428322
git clone --depth 1 --no-tags https://github.com/pr-mittal/beta-risc.git f:/verilog_sva_gh_scraper/data/full_repos/387379547
git clone --depth 1 --no-tags https://github.com/ray33ee/BitcoinHash-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/393031003
git clone --depth 1 --no-tags https://github.com/SparcLab/Syn-STELLAR.git f:/verilog_sva_gh_scraper/data/full_repos/389736593
git clone --depth 1 --no-tags https://github.com/DownRangeDave/Bitcoin-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/386138160
git clone --depth 1 --no-tags https://github.com/sa9978/Logic-Circuits-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/387500821
git clone --depth 1 --no-tags https://github.com/CYOUNG-19/RISC_V-singlecycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/385521076
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/WARPV-TSMC.git f:/verilog_sva_gh_scraper/data/full_repos/392683583
git clone --depth 1 --no-tags https://github.com/mnmhdanas/Parallel-IN-Parallel-OUT.git f:/verilog_sva_gh_scraper/data/full_repos/389139104
git clone --depth 1 --no-tags https://github.com/HorseC/FPGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/390574819
git clone --depth 1 --no-tags https://github.com/zhu849/FPGA-based-TCAM.git f:/verilog_sva_gh_scraper/data/full_repos/387475387
git clone --depth 1 --no-tags https://github.com/yatharthsaxena17/AHBtoAPB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/388529391
git clone --depth 1 --no-tags https://github.com/yaohsiaopid/multicore_vscale_rtl2uspec_ae.git f:/verilog_sva_gh_scraper/data/full_repos/390472239
git clone --depth 1 --no-tags https://github.com/18521449/Image-Classification-use-VGG16.git f:/verilog_sva_gh_scraper/data/full_repos/387158432
git clone --depth 1 --no-tags https://github.com/tastynoob/RITTER-RISCV-CORE.git f:/verilog_sva_gh_scraper/data/full_repos/389277349
git clone --depth 1 --no-tags https://github.com/mnmhdanas/8-3-Priority-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/391961497
git clone --depth 1 --no-tags https://github.com/dxmake/SipeedLicheeTangNano.git f:/verilog_sva_gh_scraper/data/full_repos/393224024
git clone --depth 1 --no-tags https://github.com/Wolf-Tungsten/chisel-bitonic-sort.git f:/verilog_sva_gh_scraper/data/full_repos/387672886
git clone --depth 1 --no-tags https://github.com/mnmhdanas/D-flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/389257825
git clone --depth 1 --no-tags https://github.com/yuchangyuan/run_c_snippet_on_picorv32.git f:/verilog_sva_gh_scraper/data/full_repos/387156402
git clone --depth 1 --no-tags https://github.com/imocanu/pe_fpu.git f:/verilog_sva_gh_scraper/data/full_repos/394050748
git clone --depth 1 --no-tags https://github.com/kazuki-hr/rv-pc.git f:/verilog_sva_gh_scraper/data/full_repos/391544365
git clone --depth 1 --no-tags https://github.com/AnLingzhi/OSenLogic264decoder.git f:/verilog_sva_gh_scraper/data/full_repos/389623444
git clone --depth 1 --no-tags https://github.com/alpgurlee/FBU-CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/385528409
git clone --depth 1 --no-tags https://github.com/8G6/basics-of-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/387789562
git clone --depth 1 --no-tags https://github.com/asiagodtonegg3beo/FPGA-Flappy-bird.git f:/verilog_sva_gh_scraper/data/full_repos/389076333
git clone --depth 1 --no-tags https://github.com/mnmhdanas/UP-DOWN-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/389246052
git clone --depth 1 --no-tags https://github.com/DylanDing54/OSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/394588775
git clone --depth 1 --no-tags https://github.com/vjabarca/Floating-Point-Adder-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/394514027
git clone --depth 1 --no-tags https://github.com/ErickHDdS/Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/396081714
git clone --depth 1 --no-tags https://github.com/xolod79/hp300_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/391907085
git clone --depth 1 --no-tags https://github.com/SuhailAhamed2000/full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/389127063
git clone --depth 1 --no-tags https://github.com/thummala-sathvika/Adders_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/387503530
git clone --depth 1 --no-tags https://github.com/vatsalya-gupta/8-bit-Microcontroller-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/390458973
git clone --depth 1 --no-tags https://github.com/hao0527/fpga-freq_measure_uart.git f:/verilog_sva_gh_scraper/data/full_repos/395954280
git clone --depth 1 --no-tags https://github.com/mehrangoli/RISC-V-RV32I-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/388834556
git clone --depth 1 --no-tags https://github.com/YUZehuiIC/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/389698316
git clone --depth 1 --no-tags https://github.com/Nallinikanth18/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/389894480
git clone --depth 1 --no-tags https://github.com/Soma-B/ProyectoF_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/388192569
git clone --depth 1 --no-tags https://github.com/a20815579/Whack_A_Mole_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/392695035
git clone --depth 1 --no-tags https://github.com/huygovap1711/FLOATING_POINT-_ALU_32BIT.git f:/verilog_sva_gh_scraper/data/full_repos/388042355
git clone --depth 1 --no-tags https://github.com/mnmhdanas/SPI-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/390028173
git clone --depth 1 --no-tags https://github.com/Penchal9959/DUAL-PORT-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/395162183
git clone --depth 1 --no-tags https://github.com/LuciferDarkStar/USTC_2021_CA_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/385916123
git clone --depth 1 --no-tags https://github.com/Rohit-Mundada/Approximate-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/392578608
git clone --depth 1 --no-tags https://github.com/nadeenay/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/395383556
git clone --depth 1 --no-tags https://github.com/LRandall76/Verilog_Schoolwork.git f:/verilog_sva_gh_scraper/data/full_repos/389759649
git clone --depth 1 --no-tags https://github.com/advaith-aduri/UTMI.git f:/verilog_sva_gh_scraper/data/full_repos/391428309
git clone --depth 1 --no-tags https://github.com/jsmendaros/riscv-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/385302517
git clone --depth 1 --no-tags https://github.com/AryaCherukuri/fpga_project.git f:/verilog_sva_gh_scraper/data/full_repos/385441008
git clone --depth 1 --no-tags https://github.com/XDH-233/Risc-V.git f:/verilog_sva_gh_scraper/data/full_repos/386136911
git clone --depth 1 --no-tags https://github.com/Papu-RTL-Work/I2C_Master.git f:/verilog_sva_gh_scraper/data/full_repos/388337381
git clone --depth 1 --no-tags https://github.com/SuhailAhamed2000/SIPO.git f:/verilog_sva_gh_scraper/data/full_repos/389361050
git clone --depth 1 --no-tags https://github.com/contemplated/32-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/393456071
git clone --depth 1 --no-tags https://github.com/ChetanPrakash057/Implementation-of-Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/391834692
git clone --depth 1 --no-tags https://github.com/ayush129/FPGA_BOT.git f:/verilog_sva_gh_scraper/data/full_repos/391917100
git clone --depth 1 --no-tags https://github.com/SamAgarwal20/Combinatorial_Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/388816390
git clone --depth 1 --no-tags https://github.com/Dhanraj98/16-bit-brent-Kung-adder.git f:/verilog_sva_gh_scraper/data/full_repos/389710756
git clone --depth 1 --no-tags https://github.com/Zylanx/SIT329_Week_2.git f:/verilog_sva_gh_scraper/data/full_repos/389704583
git clone --depth 1 --no-tags https://github.com/pradeep448/zynq-FPGA-projects.git f:/verilog_sva_gh_scraper/data/full_repos/387344795
git clone --depth 1 --no-tags https://github.com/akashjha25/aes-decryption.git f:/verilog_sva_gh_scraper/data/full_repos/388735467
git clone --depth 1 --no-tags https://github.com/parnabghosh1004/FIFO-memory.git f:/verilog_sva_gh_scraper/data/full_repos/392226109
git clone --depth 1 --no-tags https://github.com/faizaan22/IITB-RISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/388080847
git clone --depth 1 --no-tags https://github.com/Ivan-Zhong/MIPS_SingleCycle_CPU54.git f:/verilog_sva_gh_scraper/data/full_repos/385198719
git clone --depth 1 --no-tags https://github.com/santoshkrishna4138/LDPC_CheckNode_GF16.git f:/verilog_sva_gh_scraper/data/full_repos/389030720
git clone --depth 1 --no-tags https://github.com/texelec/ResoundNewWaveMCA.git f:/verilog_sva_gh_scraper/data/full_repos/389227027
git clone --depth 1 --no-tags https://github.com/YUZehuiIC/State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/389702008
git clone --depth 1 --no-tags https://github.com/mihirvora04/MIPS-Single_Cycle_Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/390959933
git clone --depth 1 --no-tags https://github.com/DenizRumet/Direction_Detection.git f:/verilog_sva_gh_scraper/data/full_repos/389925428
git clone --depth 1 --no-tags https://github.com/adam-wills/fpgaFM_matrix.git f:/verilog_sva_gh_scraper/data/full_repos/393216217
git clone --depth 1 --no-tags https://github.com/merledu/briscv-merl.git f:/verilog_sva_gh_scraper/data/full_repos/388790795
git clone --depth 1 --no-tags https://github.com/pathces-gone/study-snuriscv-seq.git f:/verilog_sva_gh_scraper/data/full_repos/391862219
git clone --depth 1 --no-tags https://github.com/Jerryliang123/sv_uvm_exercise.git f:/verilog_sva_gh_scraper/data/full_repos/391280330
