Item(by='gmueckl', descendants=None, kids=None, score=None, time=1609861522, title=None, item_type='comment', url=None, parent=25645517, text='Not sure about Cortex-M3, but I can confirm that the Cortex-M4 has a pretty basic 3 stage in order pipeline that gets flushed on branches. So unless there are caches between the core and memory (I think some STM32 have that), that CPU is still trivially deterministic.')