Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </tools/xilinx/11.5/EDK/virtex5/data/virtex5.acd> with local file </tools/xilinx/11.5/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "xaui_phy_0_wrapper_xst.prj"
Verilog Include Directory          : {"/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/" "/tools/xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vsx95tff1136-1
Output File Name                   : "../implementation/xaui_phy_0_wrapper.ngc"

---- Source Options
Top Module Name                    : xaui_phy_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/xaui_phy_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_phy.v" in library xaui_phy_v1_00_a
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_v7_2.v" in library xaui_phy_v1_00_a
Module <xaui_phy> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/deskew_state.v" in library xaui_phy_v1_00_a
Compiling verilog include file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_kat.vh"
Module <xaui_v7_2> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/fix_term.v" in library xaui_phy_v1_00_a
Compiling verilog include file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_kat.vh"
Module <deskew_state> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/pcs_deskew.v" in library xaui_phy_v1_00_a
Compiling verilog include file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_kat.vh"
Module <fix_term> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/pcs_rx.v" in library xaui_phy_v1_00_a
Compiling verilog include file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_kat.vh"
Module <pcs_deskew> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/pcs_sync.v" in library xaui_phy_v1_00_a
Module <pcs_rx> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/pcs_tx.v" in library xaui_phy_v1_00_a
Module <pcs_sync> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/sync_state.v" in library xaui_phy_v1_00_a
Module <pcs_tx> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/tx_state.v" in library xaui_phy_v1_00_a
Compiling verilog include file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_kat.vh"
Module <sync_state> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_kat.v" in library xaui_phy_v1_00_a
Module <tx_state> compiled
Compiling verilog file "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_kat.vh" in library xaui_phy_v1_00_a
Module <xaui_kat> compiled
Compiling verilog file "../hdl/xaui_phy_0_wrapper.v" in library work
Module <xaui_phy_0_wrapper> compiled
No errors in compilation
Analysis of file <"xaui_phy_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <xaui_phy_0_wrapper> in library <work>.

Analyzing hierarchy for module <xaui_phy> in library <xaui_phy_v1_00_a> with parameters.
	LOOK = "00000000000000000000000000000000"
	USE_KAT_XAUI = "00000000000000000000000000000000"
	WAIT = "00000000000000000000000000000001"
	WAIT_BITS = "00000000000000000000000000011000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <xaui_phy_0_wrapper>.
Module <xaui_phy_0_wrapper> is correct for synthesis.
 
Analyzing module <xaui_phy> in library <xaui_phy_v1_00_a>.
	LOOK = 32'sb00000000000000000000000000000000
	USE_KAT_XAUI = 32'sb00000000000000000000000000000000
	WAIT = 32'sb00000000000000000000000000000001
	WAIT_BITS = 32'sb00000000000000000000000000011000
Module <xaui_phy> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <xaui_phy>.
    Related source file is "/scratch/zaki/workspace/roachfengine/roachf_2048ch/XPS_ROACH_base/pcores/xaui_phy_v1_00_a/hdl/verilog/xaui_phy.v".
WARNING:Xst:647 - Input <mgt_rxbufferr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit down counter for signal <mgt_rx_reset_stretch>.
    Found 1-bit register for signal <reset_state>.
    Found 24-bit register for signal <wait_counter>.
    Found 24-bit subtractor for signal <wait_counter$addsub0000> created at line 156.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <xaui_phy> synthesized.


Synthesizing Unit <xaui_phy_0_wrapper>.
    Related source file is "../hdl/xaui_phy_0_wrapper.v".
Unit <xaui_phy_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit subtractor                                     : 1
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 2
 1-bit register                                        : 1
 24-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/xaui_phy_0_wrapper/xaui_v7_2.ngc>.
INFO:coreutil - Full license for component <xaui_v7> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for richards@eecs.berkeley.edu on 02/09/2010It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Loading core <xaui_v7_2> for timing and area information for instance <use_xilinx_xaui.xaui_inst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit subtractor                                     : 1
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <xaui_phy_0_wrapper> ...

Optimizing unit <xaui_phy> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/xaui_phy_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 342

Cell Usage :
# BELS                             : 778
#      GND                         : 3
#      INV                         : 26
#      LUT1                        : 1
#      LUT2                        : 35
#      LUT3                        : 74
#      LUT4                        : 160
#      LUT5                        : 111
#      LUT6                        : 279
#      MUXCY                       : 23
#      MUXCY_L                     : 24
#      MUXF7                       : 15
#      VCC                         : 3
#      XORCY                       : 24
# FlipFlops/Latches                : 583
#      FD                          : 17
#      FDR                         : 255
#      FDRE                        : 41
#      FDRS                        : 90
#      FDRSE                       : 3
#      FDS                         : 165
#      FDSE                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             583  out of  58880     0%  
 Number of Slice LUTs:                  686  out of  58880     1%  
    Number used as Logic:               686  out of  58880     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    990
   Number with an unused Flip Flop:     407  out of    990    41%  
   Number with an unused LUT:           304  out of    990    30%  
   Number of fully used LUT-FF pairs:   279  out of    990    28%  
   Number of unique control sets:        81

IO Utilization: 
 Number of IOs:                         342
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------------+-------+
mgt_clk                            | NONE(xaui_phy_0/mgt_rx_reset_stretch_3)| 583   |
-----------------------------------+----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.912ns (Maximum Frequency: 255.624MHz)
   Minimum input arrival time before clock: 2.193ns
   Maximum output required time after clock: 1.609ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mgt_clk'
  Clock period: 3.912ns (frequency: 255.624MHz)
  Total number of paths / destination ports: 9670 / 1054
-------------------------------------------------------------------------
Delay:               3.912ns (Levels of Logic = 3)
  Source:            xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_12 (FF)
  Destination:       xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_1 (FF)
  Source Clock:      mgt_clk rising
  Destination Clock: mgt_clk rising

  Data Path: xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_12 to xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.978  U0/G_RECEIVER.receiver/recoder/rxd_pipe_12 (U0/G_RECEIVER.receiver/recoder/rxd_pipe<12>)
     LUT5:I0->O            8   0.094   0.748  U0/G_RECEIVER.receiver/recoder/mux0023_or000011 (U0/G_RECEIVER.receiver/recoder/N18)
     LUT6:I3->O            7   0.094   0.513  U0/G_RECEIVER.receiver/recoder/error_lane_1_or0000128 (U0/G_RECEIVER.receiver/recoder/error_lane<1>)
     LUT2:I1->O            3   0.094   0.347  U0/G_RECEIVER.receiver/recoder/rxd_out_10_or00011 (U0/G_RECEIVER.receiver/recoder/rxd_out_10_or0001)
     FDRS:S                    0.573          U0/G_RECEIVER.receiver/recoder/rxc_out_1
    ----------------------------------------
    Total                      3.912ns (1.326ns logic, 2.586ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mgt_clk'
  Total number of paths / destination ports: 665 / 233
-------------------------------------------------------------------------
Offset:              2.193ns (Levels of Logic = 4)
  Source:            mgt_rxdata<12> (PAD)
  Destination:       xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_1 (FF)
  Destination Clock: mgt_clk rising

  Data Path: mgt_rxdata<12> to xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'xaui_phy_0/use_xilinx_xaui.xaui_inst'
     begin scope: 'BU2'
     LUT5:I0->O            1   0.094   0.480  U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_1_mux00023_SW0 (N57)
     LUT6:I5->O            2   0.094   0.794  U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_1_mux00023 (U0/G_RECEIVER.receiver/G_SYNC.deskew_state/N12)
     LUT4:I0->O            1   0.094   0.000  U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_1_cmp_eq00001 (U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_1_cmp_eq0000)
     FDR:D                    -0.018          U0/G_RECEIVER.receiver/G_SYNC.deskew_state/got_align_1
    ----------------------------------------
    Total                      2.193ns (0.919ns logic, 1.274ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mgt_clk'
  Total number of paths / destination ports: 192 / 161
-------------------------------------------------------------------------
Offset:              1.609ns (Levels of Logic = 2)
  Source:            xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_4 (FF)
  Destination:       mgt_enable_align<0> (PAD)
  Source Clock:      mgt_clk rising

  Data Path: xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_4 to mgt_enable_align<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.471   1.044  U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_4 (U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_4)
     LUT5:I0->O            0   0.094   0.000  U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/enable_align_cmp_eq00001 (mgt_enable_align(0))
     end scope: 'BU2'
     end scope: 'xaui_phy_0/use_xilinx_xaui.xaui_inst'
    ----------------------------------------
    Total                      1.609ns (0.565ns logic, 1.044ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.64 secs
 
--> 


Total memory usage is 444844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

