0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_ARM_CPU_0_0/sim/design_ufcache_ARM_CPU_0_0.v,1611689846,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_Data_Memory_0_0/sim/design_ufcache_Data_Memory_0_0.v,,design_ufcache_ARM_CPU_0_0,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_0_0/sim/design_ufcache_C_0_0.v,1611717141,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_1_0/sim/design_ufcache_C_1_0.v,,design_ufcache_C_0_0,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_1_0/sim/design_ufcache_C_1_0.v,1611717141,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_2_0/sim/design_ufcache_C_2_0.v,,design_ufcache_C_1_0,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_2_0/sim/design_ufcache_C_2_0.v,1611717141,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_3_0/sim/design_ufcache_C_3_0.v,,design_ufcache_C_2_0,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_3_0/sim/design_ufcache_C_3_0.v,1611717141,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/bd/design_ufcache/hdl/design_ufcache_wrapper.v,,design_ufcache_C_3_0,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_Data_Memory_0_0/sim/design_ufcache_Data_Memory_0_0.v,1611689846,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_IC_0_0/sim/design_ufcache_IC_0_0.v,,design_ufcache_Data_Memory_0_0,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_IC_0_0/sim/design_ufcache_IC_0_0.v,1611689846,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/sim/design_ufcache.v,,design_ufcache_IC_0_0,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_check_0_0/sim/design_ufcache_check_0_0.v,1611714643,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_hcm_0_1/sim/design_ufcache_hcm_0_1.v,,design_ufcache_check_0_0,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_hcm_0_1/sim/design_ufcache_hcm_0_1.v,1611719542,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_C_0_0/sim/design_ufcache_C_0_0.v,,design_ufcache_hcm_0_1,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/sim/design_ufcache.v,1611721182,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_check_0_0/sim/design_ufcache_check_0_0.v,,design_ufcache,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sim_1/imports/new/test.v,1611687987,verilog,,,,test,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/bd/design_ufcache/hdl/design_ufcache_wrapper.v,1611717140,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sim_1/imports/new/test.v,,design_ufcache_wrapper,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/imports/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v,1538497184,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/new/check.v,,ALU;ALU_Control;ALU_Mux;ARM_CPU;ARM_Control;Branch;Control_Mux;Data_Memory;EXMEM;Forward_ALU_Mux;ForwardingUnit;HazardDetection;IC;IDEX;ID_Mux;IFID;MEMWB;Registers;Shift_Left;SignExtend;WB_Mux,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/new/C.v,1611721095,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.ip_user_files/bd/design_ufcache/ip/design_ufcache_ARM_CPU_0_0/sim/design_ufcache_ARM_CPU_0_0.v,,C,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/new/check.v,1611688613,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/new/hcm.v,,check,,,,,,,,
C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/new/hcm.v,1611720215,verilog,,C:/Users/alexandra.chirita98/Documents/project_ufcache/project_ufcache.srcs/sources_1/imports/sources_1/new/C.v,,hcm,,,,,,,,
