Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 11:45:11 2025
| Host         : DESKTOP-I99LGQ1 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/matrix_cyclic_block_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------+
|      Characteristics      |                         Path #1                         |
+---------------------------+---------------------------------------------------------+
| Requirement               | 10.000                                                  |
| Path Delay                | 6.336                                                   |
| Logic Delay               | 1.593(26%)                                              |
| Net Delay                 | 4.743(74%)                                              |
| Clock Skew                | -0.049                                                  |
| Slack                     | 3.130                                                   |
| Clock Uncertainty         | 0.035                                                   |
| Clock Relationship        | Timed                                                   |
| Clock Delay Group         | Same Clock                                              |
| Logic Levels              | 3                                                       |
| Routes                    | 4                                                       |
| Logical Path              | FDRE/C-(10)-LUT4-(2)-LUT6-(128)-RAMS32-(2)-DSP48E1/B[2] |
| Start Point Clock         | ap_clk                                                  |
| End Point Clock           | ap_clk                                                  |
| DSP Block                 | Seq                                                     |
| RAM Registers             | None-None                                               |
| IO Crossings              | 0                                                       |
| Config Crossings          | 0                                                       |
| SLR Crossings             | 0                                                       |
| PBlocks                   | 0                                                       |
| High Fanout               | 128                                                     |
| Dont Touch                | 0                                                       |
| Mark Debug                | 0                                                       |
| Start Point Pin Primitive | FDRE/C                                                  |
| End Point Pin Primitive   | DSP48E1/B[2]                                            |
| Start Point Pin           | j_fu_84_reg[1]/C                                        |
| End Point Pin             | tmp_product__0/B[2]                                     |
+---------------------------+---------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+-----+---+---+---+---+---+
| End Point Clock | Requirement |  0  |  1 |  2  |  3  | 5 | 6 | 7 | 8 | 9 |
+-----------------+-------------+-----+----+-----+-----+---+---+---+---+---+
| ap_clk          | 10.000ns    | 260 | 64 | 329 | 323 | 8 | 4 | 4 | 4 | 4 |
+-----------------+-------------+-----+----+-----+-----+---+---+---+---+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


