// Seed: 3164665399
module module_0 (
    input  wire id_0,
    output tri0 id_1
);
  logic id_3;
  ;
  logic [1 : 1] id_4;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output logic id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5
);
  wire id_7;
  ;
  always id_2 <= id_5 - 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    output wire id_5
);
endmodule
