// Seed: 4292575317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_5, id_6;
  assign module_1.id_6 = 0;
  wire id_7;
  wire id_8 = id_5.id_6, id_9, id_10;
  logic [7:0][1 : 1 'b0][1 : ""] id_11;
  logic [7:0] id_12;
  wire id_13;
  wire id_14;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    output logic id_4,
    input wor void id_5,
    input supply1 id_6,
    input wor id_7,
    output wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wor id_12,
    input uwire id_13,
    input wor id_14,
    input uwire id_15,
    input wire id_16,
    output uwire id_17,
    input wire id_18,
    input uwire id_19,
    output supply0 id_20
);
  wire id_22;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22
  );
  assign id_2 = id_10;
  always id_4 <= 1;
  wire id_23;
endmodule
