set app APP
set gdb GDB

# Connect to the board through JTAG
connect arm hw

# Uncomment the next line to program the FPGA
#fpga -f /home/jgreis/epos/epos2/branches/ud/hw/platform/zynq-rtsnoc-app_node/zedboard/build/bit/static/static.bit

# ps7_init.tcl provides functions to initialize the DDR controller and other
# peripherals to a default state, it's generated by Vivado
set path [file dirname [file normalize [info script]]]
source $path/ps7_init.tcl
ps7_init
ps7_post_config

# Download ELF file to Zynq's memory
dow $app

# Don't continue if GDB is attached
if {$gdb=="0"} {  
    con
}
