// Seed: 2526598993
module module_0 ();
  tri id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1 or posedge 1) id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
