// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "resample_for_conv2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic resample_for_conv2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic resample_for_conv2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> resample_for_conv2::ap_ST_fsm_state1 = "1";
const sc_lv<3> resample_for_conv2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> resample_for_conv2::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<32> resample_for_conv2::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool resample_for_conv2::ap_const_boolean_1 = true;
const sc_lv<1> resample_for_conv2::ap_const_lv1_1 = "1";
const sc_lv<32> resample_for_conv2::ap_const_lv32_1 = "1";
const bool resample_for_conv2::ap_const_boolean_0 = false;
const sc_lv<32> resample_for_conv2::ap_const_lv32_2 = "10";
const sc_lv<4> resample_for_conv2::ap_const_lv4_C = "1100";
const sc_lv<4> resample_for_conv2::ap_const_lv4_B = "1011";
const sc_lv<4> resample_for_conv2::ap_const_lv4_A = "1010";
const sc_lv<4> resample_for_conv2::ap_const_lv4_9 = "1001";
const sc_lv<4> resample_for_conv2::ap_const_lv4_8 = "1000";
const sc_lv<4> resample_for_conv2::ap_const_lv4_7 = "111";
const sc_lv<4> resample_for_conv2::ap_const_lv4_6 = "110";
const sc_lv<4> resample_for_conv2::ap_const_lv4_5 = "101";
const sc_lv<4> resample_for_conv2::ap_const_lv4_4 = "100";
const sc_lv<4> resample_for_conv2::ap_const_lv4_3 = "11";
const sc_lv<4> resample_for_conv2::ap_const_lv4_2 = "10";
const sc_lv<4> resample_for_conv2::ap_const_lv4_1 = "1";
const sc_lv<4> resample_for_conv2::ap_const_lv4_0 = "0000";
const sc_lv<4> resample_for_conv2::ap_const_lv4_D = "1101";
const sc_lv<4> resample_for_conv2::ap_const_lv4_E = "1110";
const sc_lv<4> resample_for_conv2::ap_const_lv4_F = "1111";
const sc_lv<1> resample_for_conv2::ap_const_lv1_0 = "0";
const sc_lv<8> resample_for_conv2::ap_const_lv8_0 = "00000000";
const sc_lv<8> resample_for_conv2::ap_const_lv8_E = "1110";
const sc_lv<8> resample_for_conv2::ap_const_lv8_1 = "1";
const sc_lv<8> resample_for_conv2::ap_const_lv8_C3 = "11000011";
const sc_lv<9> resample_for_conv2::ap_const_lv9_C4 = "11000100";
const sc_lv<10> resample_for_conv2::ap_const_lv10_188 = "110001000";

resample_for_conv2::resample_for_conv2(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state5_pp0_stage1_iter1);

    SC_METHOD(thread_ap_condition_267);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_ap_condition_350);
    sensitive << ( i_mid2_reg_1618 );

    SC_METHOD(thread_ap_condition_584);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_condition_598);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( exitcond_flatten_reg_1912 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( rewind_enable );
    sensitive << ( ap_enable_reg_pp0_iter0_reg );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_idle_pp0_0to0);
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_i2_phi_fu_766_p6);
    sensitive << ( exitcond_flatten_reg_1912 );
    sensitive << ( i2_reg_762 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( ap_condition_584 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten1_phi_fu_808_p6);
    sensitive << ( exitcond_flatten_reg_1912 );
    sensitive << ( indvar_flatten1_reg_804 );
    sensitive << ( indvar_flatten_next_reg_1802 );
    sensitive << ( ap_condition_598 );

    SC_METHOD(thread_ap_phi_mux_j4_phi_fu_752_p6);
    sensitive << ( exitcond_flatten_reg_1912 );
    sensitive << ( j4_reg_748 );
    sensitive << ( j_reg_1693 );
    sensitive << ( ap_condition_584 );

    SC_METHOD(thread_ap_phi_mux_l3_phi_fu_794_p6);
    sensitive << ( exitcond_flatten_reg_1912 );
    sensitive << ( l3_reg_790 );
    sensitive << ( l_mid2_reg_1797 );
    sensitive << ( ap_condition_598 );

    SC_METHOD(thread_ap_phi_mux_l_s_phi_fu_780_p6);
    sensitive << ( exitcond_flatten_reg_1912 );
    sensitive << ( l_s_reg_776 );
    sensitive << ( tmp_3_reg_1926 );
    sensitive << ( ap_condition_598 );

    SC_METHOD(thread_ap_phi_mux_tmp_6_phi_fu_737_p6);
    sensitive << ( exitcond_flatten_reg_1912 );
    sensitive << ( tmp_6_reg_733 );
    sensitive << ( tmp_s_reg_1907 );
    sensitive << ( ap_condition_584 );

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090);

    SC_METHOD(thread_ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818);

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_idle_pp0_0to0 );

    SC_METHOD(thread_exitcond_flatten_fu_1554_p2);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_phi_mux_indvar_flatten1_phi_fu_808_p6 );

    SC_METHOD(thread_extLd1_fu_1512_p1);
    sensitive << ( square_image_0_V_q1 );

    SC_METHOD(thread_extLd2_fu_1582_p1);
    sensitive << ( square_image_0_V_q0 );

    SC_METHOD(thread_extLd3_fu_1541_p1);
    sensitive << ( square_image_15_V_q0 );

    SC_METHOD(thread_extLd4_fu_1545_p1);
    sensitive << ( square_image_15_V_q1 );

    SC_METHOD(thread_extLd5_fu_1586_p1);
    sensitive << ( square_image_15_V_q0 );

    SC_METHOD(thread_extLd_fu_1508_p1);
    sensitive << ( square_image_0_V_q0 );

    SC_METHOD(thread_i_fu_1412_p2);
    sensitive << ( ap_phi_mux_i2_phi_fu_766_p6 );

    SC_METHOD(thread_i_mid2_fu_1426_p3);
    sensitive << ( ap_phi_mux_tmp_6_phi_fu_737_p6 );
    sensitive << ( ap_phi_mux_i2_phi_fu_766_p6 );
    sensitive << ( i_fu_1412_p2 );

    SC_METHOD(thread_indvar_flatten_next_fu_1502_p2);
    sensitive << ( ap_phi_mux_indvar_flatten1_phi_fu_808_p6 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( exitcond_flatten_reg_1912 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_j_fu_1454_p2);
    sensitive << ( j_mid2_fu_1418_p3 );

    SC_METHOD(thread_j_mid2_fu_1418_p3);
    sensitive << ( ap_phi_mux_tmp_6_phi_fu_737_p6 );
    sensitive << ( ap_phi_mux_j4_phi_fu_752_p6 );

    SC_METHOD(thread_l_1_mid2_fu_1486_p3);
    sensitive << ( tmp_6_reg_733 );
    sensitive << ( ap_phi_mux_l_s_phi_fu_780_p6 );
    sensitive << ( l_2_dup_fu_1480_p2 );

    SC_METHOD(thread_l_2_dup_fu_1480_p2);
    sensitive << ( ap_phi_mux_l3_phi_fu_794_p6 );

    SC_METHOD(thread_l_mid2_fu_1494_p3);
    sensitive << ( tmp_6_reg_733 );
    sensitive << ( ap_phi_mux_l3_phi_fu_794_p6 );
    sensitive << ( l_2_dup_fu_1480_p2 );

    SC_METHOD(thread_resampled_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_1_fu_1560_p1 );
    sensitive << ( tmp_2_cast_fu_1604_p1 );

    SC_METHOD(thread_resampled_0_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_cast_fu_1575_p1 );

    SC_METHOD(thread_resampled_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_0_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_0_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 );

    SC_METHOD(thread_resampled_0_V_d1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 );

    SC_METHOD(thread_resampled_0_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_0_V_we1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_1_fu_1560_p1 );
    sensitive << ( tmp_2_cast_fu_1604_p1 );

    SC_METHOD(thread_resampled_1_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_cast_fu_1575_p1 );

    SC_METHOD(thread_resampled_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_1_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_1_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 );

    SC_METHOD(thread_resampled_1_V_d1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 );

    SC_METHOD(thread_resampled_1_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_1_V_we1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_2_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_1_fu_1560_p1 );
    sensitive << ( tmp_2_cast_fu_1604_p1 );

    SC_METHOD(thread_resampled_2_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_cast_fu_1575_p1 );

    SC_METHOD(thread_resampled_2_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_2_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_resampled_2_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 );

    SC_METHOD(thread_resampled_2_V_d1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 );

    SC_METHOD(thread_resampled_2_V_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_resampled_2_V_we1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_rewind_ap_ready);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( exitcond_flatten_fu_1554_p2 );
    sensitive << ( rewind_ap_ready_reg );

    SC_METHOD(thread_rewind_enable);
    sensitive << ( ap_start );
    sensitive << ( rewind_ap_ready_reg );

    SC_METHOD(thread_square_image_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_0_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_square_image_0_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_square_image_10_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_10_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_10_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_10_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_11_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_11_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_11_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_11_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_12_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_12_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_12_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_12_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_13_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_13_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_13_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_13_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_14_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_14_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_14_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_14_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_15_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_15_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_15_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_square_image_15_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_square_image_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_1_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_1_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_2_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_2_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_2_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_2_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_3_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_3_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_3_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_3_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_4_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_4_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_4_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_4_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_5_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_5_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_5_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_5_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_6_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_6_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_6_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_6_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_7_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_7_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_7_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_7_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_8_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_8_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_8_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_8_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_9_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp_9_fu_1434_p1 );
    sensitive << ( tmp_9_0_2_fu_1521_p1 );

    SC_METHOD(thread_square_image_9_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_0_1_fu_1460_p1 );

    SC_METHOD(thread_square_image_9_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( i_mid2_reg_1618 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_square_image_9_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_mid2_fu_1426_p3 );

    SC_METHOD(thread_tmp_1_cast7_fu_1595_p1);
    sensitive << ( l_1_mid2_reg_1789 );

    SC_METHOD(thread_tmp_1_cast_fu_1566_p1);
    sensitive << ( l_1_mid2_reg_1789 );

    SC_METHOD(thread_tmp_1_fu_1560_p1);
    sensitive << ( l_1_mid2_reg_1789 );

    SC_METHOD(thread_tmp_2_cast_fu_1604_p1);
    sensitive << ( tmp_2_fu_1598_p2 );

    SC_METHOD(thread_tmp_2_fu_1598_p2);
    sensitive << ( tmp_1_cast7_fu_1595_p1 );

    SC_METHOD(thread_tmp_3_fu_1590_p2);
    sensitive << ( l_1_mid2_reg_1789 );

    SC_METHOD(thread_tmp_8_0_2_fu_1516_p2);
    sensitive << ( j_mid2_reg_1613 );

    SC_METHOD(thread_tmp_9_0_1_fu_1460_p1);
    sensitive << ( j_fu_1454_p2 );

    SC_METHOD(thread_tmp_9_0_2_fu_1521_p1);
    sensitive << ( tmp_8_0_2_fu_1516_p2 );

    SC_METHOD(thread_tmp_9_fu_1434_p1);
    sensitive << ( j_mid2_fu_1418_p3 );

    SC_METHOD(thread_tmp_cast_fu_1575_p1);
    sensitive << ( tmp_fu_1569_p2 );

    SC_METHOD(thread_tmp_fu_1569_p2);
    sensitive << ( tmp_1_cast_fu_1566_p1 );

    SC_METHOD(thread_tmp_s_fu_1549_p2);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( j_reg_1693 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_reset_idle_pp0 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    rewind_ap_ready_reg = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "resample_for_conv2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, square_image_0_V_address0, "(port)square_image_0_V_address0");
    sc_trace(mVcdFile, square_image_0_V_ce0, "(port)square_image_0_V_ce0");
    sc_trace(mVcdFile, square_image_0_V_q0, "(port)square_image_0_V_q0");
    sc_trace(mVcdFile, square_image_0_V_address1, "(port)square_image_0_V_address1");
    sc_trace(mVcdFile, square_image_0_V_ce1, "(port)square_image_0_V_ce1");
    sc_trace(mVcdFile, square_image_0_V_q1, "(port)square_image_0_V_q1");
    sc_trace(mVcdFile, square_image_1_V_address0, "(port)square_image_1_V_address0");
    sc_trace(mVcdFile, square_image_1_V_ce0, "(port)square_image_1_V_ce0");
    sc_trace(mVcdFile, square_image_1_V_q0, "(port)square_image_1_V_q0");
    sc_trace(mVcdFile, square_image_1_V_address1, "(port)square_image_1_V_address1");
    sc_trace(mVcdFile, square_image_1_V_ce1, "(port)square_image_1_V_ce1");
    sc_trace(mVcdFile, square_image_1_V_q1, "(port)square_image_1_V_q1");
    sc_trace(mVcdFile, square_image_2_V_address0, "(port)square_image_2_V_address0");
    sc_trace(mVcdFile, square_image_2_V_ce0, "(port)square_image_2_V_ce0");
    sc_trace(mVcdFile, square_image_2_V_q0, "(port)square_image_2_V_q0");
    sc_trace(mVcdFile, square_image_2_V_address1, "(port)square_image_2_V_address1");
    sc_trace(mVcdFile, square_image_2_V_ce1, "(port)square_image_2_V_ce1");
    sc_trace(mVcdFile, square_image_2_V_q1, "(port)square_image_2_V_q1");
    sc_trace(mVcdFile, square_image_3_V_address0, "(port)square_image_3_V_address0");
    sc_trace(mVcdFile, square_image_3_V_ce0, "(port)square_image_3_V_ce0");
    sc_trace(mVcdFile, square_image_3_V_q0, "(port)square_image_3_V_q0");
    sc_trace(mVcdFile, square_image_3_V_address1, "(port)square_image_3_V_address1");
    sc_trace(mVcdFile, square_image_3_V_ce1, "(port)square_image_3_V_ce1");
    sc_trace(mVcdFile, square_image_3_V_q1, "(port)square_image_3_V_q1");
    sc_trace(mVcdFile, square_image_4_V_address0, "(port)square_image_4_V_address0");
    sc_trace(mVcdFile, square_image_4_V_ce0, "(port)square_image_4_V_ce0");
    sc_trace(mVcdFile, square_image_4_V_q0, "(port)square_image_4_V_q0");
    sc_trace(mVcdFile, square_image_4_V_address1, "(port)square_image_4_V_address1");
    sc_trace(mVcdFile, square_image_4_V_ce1, "(port)square_image_4_V_ce1");
    sc_trace(mVcdFile, square_image_4_V_q1, "(port)square_image_4_V_q1");
    sc_trace(mVcdFile, square_image_5_V_address0, "(port)square_image_5_V_address0");
    sc_trace(mVcdFile, square_image_5_V_ce0, "(port)square_image_5_V_ce0");
    sc_trace(mVcdFile, square_image_5_V_q0, "(port)square_image_5_V_q0");
    sc_trace(mVcdFile, square_image_5_V_address1, "(port)square_image_5_V_address1");
    sc_trace(mVcdFile, square_image_5_V_ce1, "(port)square_image_5_V_ce1");
    sc_trace(mVcdFile, square_image_5_V_q1, "(port)square_image_5_V_q1");
    sc_trace(mVcdFile, square_image_6_V_address0, "(port)square_image_6_V_address0");
    sc_trace(mVcdFile, square_image_6_V_ce0, "(port)square_image_6_V_ce0");
    sc_trace(mVcdFile, square_image_6_V_q0, "(port)square_image_6_V_q0");
    sc_trace(mVcdFile, square_image_6_V_address1, "(port)square_image_6_V_address1");
    sc_trace(mVcdFile, square_image_6_V_ce1, "(port)square_image_6_V_ce1");
    sc_trace(mVcdFile, square_image_6_V_q1, "(port)square_image_6_V_q1");
    sc_trace(mVcdFile, square_image_7_V_address0, "(port)square_image_7_V_address0");
    sc_trace(mVcdFile, square_image_7_V_ce0, "(port)square_image_7_V_ce0");
    sc_trace(mVcdFile, square_image_7_V_q0, "(port)square_image_7_V_q0");
    sc_trace(mVcdFile, square_image_7_V_address1, "(port)square_image_7_V_address1");
    sc_trace(mVcdFile, square_image_7_V_ce1, "(port)square_image_7_V_ce1");
    sc_trace(mVcdFile, square_image_7_V_q1, "(port)square_image_7_V_q1");
    sc_trace(mVcdFile, square_image_8_V_address0, "(port)square_image_8_V_address0");
    sc_trace(mVcdFile, square_image_8_V_ce0, "(port)square_image_8_V_ce0");
    sc_trace(mVcdFile, square_image_8_V_q0, "(port)square_image_8_V_q0");
    sc_trace(mVcdFile, square_image_8_V_address1, "(port)square_image_8_V_address1");
    sc_trace(mVcdFile, square_image_8_V_ce1, "(port)square_image_8_V_ce1");
    sc_trace(mVcdFile, square_image_8_V_q1, "(port)square_image_8_V_q1");
    sc_trace(mVcdFile, square_image_9_V_address0, "(port)square_image_9_V_address0");
    sc_trace(mVcdFile, square_image_9_V_ce0, "(port)square_image_9_V_ce0");
    sc_trace(mVcdFile, square_image_9_V_q0, "(port)square_image_9_V_q0");
    sc_trace(mVcdFile, square_image_9_V_address1, "(port)square_image_9_V_address1");
    sc_trace(mVcdFile, square_image_9_V_ce1, "(port)square_image_9_V_ce1");
    sc_trace(mVcdFile, square_image_9_V_q1, "(port)square_image_9_V_q1");
    sc_trace(mVcdFile, square_image_10_V_address0, "(port)square_image_10_V_address0");
    sc_trace(mVcdFile, square_image_10_V_ce0, "(port)square_image_10_V_ce0");
    sc_trace(mVcdFile, square_image_10_V_q0, "(port)square_image_10_V_q0");
    sc_trace(mVcdFile, square_image_10_V_address1, "(port)square_image_10_V_address1");
    sc_trace(mVcdFile, square_image_10_V_ce1, "(port)square_image_10_V_ce1");
    sc_trace(mVcdFile, square_image_10_V_q1, "(port)square_image_10_V_q1");
    sc_trace(mVcdFile, square_image_11_V_address0, "(port)square_image_11_V_address0");
    sc_trace(mVcdFile, square_image_11_V_ce0, "(port)square_image_11_V_ce0");
    sc_trace(mVcdFile, square_image_11_V_q0, "(port)square_image_11_V_q0");
    sc_trace(mVcdFile, square_image_11_V_address1, "(port)square_image_11_V_address1");
    sc_trace(mVcdFile, square_image_11_V_ce1, "(port)square_image_11_V_ce1");
    sc_trace(mVcdFile, square_image_11_V_q1, "(port)square_image_11_V_q1");
    sc_trace(mVcdFile, square_image_12_V_address0, "(port)square_image_12_V_address0");
    sc_trace(mVcdFile, square_image_12_V_ce0, "(port)square_image_12_V_ce0");
    sc_trace(mVcdFile, square_image_12_V_q0, "(port)square_image_12_V_q0");
    sc_trace(mVcdFile, square_image_12_V_address1, "(port)square_image_12_V_address1");
    sc_trace(mVcdFile, square_image_12_V_ce1, "(port)square_image_12_V_ce1");
    sc_trace(mVcdFile, square_image_12_V_q1, "(port)square_image_12_V_q1");
    sc_trace(mVcdFile, square_image_13_V_address0, "(port)square_image_13_V_address0");
    sc_trace(mVcdFile, square_image_13_V_ce0, "(port)square_image_13_V_ce0");
    sc_trace(mVcdFile, square_image_13_V_q0, "(port)square_image_13_V_q0");
    sc_trace(mVcdFile, square_image_13_V_address1, "(port)square_image_13_V_address1");
    sc_trace(mVcdFile, square_image_13_V_ce1, "(port)square_image_13_V_ce1");
    sc_trace(mVcdFile, square_image_13_V_q1, "(port)square_image_13_V_q1");
    sc_trace(mVcdFile, square_image_14_V_address0, "(port)square_image_14_V_address0");
    sc_trace(mVcdFile, square_image_14_V_ce0, "(port)square_image_14_V_ce0");
    sc_trace(mVcdFile, square_image_14_V_q0, "(port)square_image_14_V_q0");
    sc_trace(mVcdFile, square_image_14_V_address1, "(port)square_image_14_V_address1");
    sc_trace(mVcdFile, square_image_14_V_ce1, "(port)square_image_14_V_ce1");
    sc_trace(mVcdFile, square_image_14_V_q1, "(port)square_image_14_V_q1");
    sc_trace(mVcdFile, square_image_15_V_address0, "(port)square_image_15_V_address0");
    sc_trace(mVcdFile, square_image_15_V_ce0, "(port)square_image_15_V_ce0");
    sc_trace(mVcdFile, square_image_15_V_q0, "(port)square_image_15_V_q0");
    sc_trace(mVcdFile, square_image_15_V_address1, "(port)square_image_15_V_address1");
    sc_trace(mVcdFile, square_image_15_V_ce1, "(port)square_image_15_V_ce1");
    sc_trace(mVcdFile, square_image_15_V_q1, "(port)square_image_15_V_q1");
    sc_trace(mVcdFile, resampled_0_V_address0, "(port)resampled_0_V_address0");
    sc_trace(mVcdFile, resampled_0_V_ce0, "(port)resampled_0_V_ce0");
    sc_trace(mVcdFile, resampled_0_V_we0, "(port)resampled_0_V_we0");
    sc_trace(mVcdFile, resampled_0_V_d0, "(port)resampled_0_V_d0");
    sc_trace(mVcdFile, resampled_0_V_address1, "(port)resampled_0_V_address1");
    sc_trace(mVcdFile, resampled_0_V_ce1, "(port)resampled_0_V_ce1");
    sc_trace(mVcdFile, resampled_0_V_we1, "(port)resampled_0_V_we1");
    sc_trace(mVcdFile, resampled_0_V_d1, "(port)resampled_0_V_d1");
    sc_trace(mVcdFile, resampled_1_V_address0, "(port)resampled_1_V_address0");
    sc_trace(mVcdFile, resampled_1_V_ce0, "(port)resampled_1_V_ce0");
    sc_trace(mVcdFile, resampled_1_V_we0, "(port)resampled_1_V_we0");
    sc_trace(mVcdFile, resampled_1_V_d0, "(port)resampled_1_V_d0");
    sc_trace(mVcdFile, resampled_1_V_address1, "(port)resampled_1_V_address1");
    sc_trace(mVcdFile, resampled_1_V_ce1, "(port)resampled_1_V_ce1");
    sc_trace(mVcdFile, resampled_1_V_we1, "(port)resampled_1_V_we1");
    sc_trace(mVcdFile, resampled_1_V_d1, "(port)resampled_1_V_d1");
    sc_trace(mVcdFile, resampled_2_V_address0, "(port)resampled_2_V_address0");
    sc_trace(mVcdFile, resampled_2_V_ce0, "(port)resampled_2_V_ce0");
    sc_trace(mVcdFile, resampled_2_V_we0, "(port)resampled_2_V_we0");
    sc_trace(mVcdFile, resampled_2_V_d0, "(port)resampled_2_V_d0");
    sc_trace(mVcdFile, resampled_2_V_address1, "(port)resampled_2_V_address1");
    sc_trace(mVcdFile, resampled_2_V_ce1, "(port)resampled_2_V_ce1");
    sc_trace(mVcdFile, resampled_2_V_we1, "(port)resampled_2_V_we1");
    sc_trace(mVcdFile, resampled_2_V_d1, "(port)resampled_2_V_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, exitcond_flatten_reg_1912, "exitcond_flatten_reg_1912");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, tmp_6_reg_733, "tmp_6_reg_733");
    sc_trace(mVcdFile, j4_reg_748, "j4_reg_748");
    sc_trace(mVcdFile, i2_reg_762, "i2_reg_762");
    sc_trace(mVcdFile, l_s_reg_776, "l_s_reg_776");
    sc_trace(mVcdFile, l3_reg_790, "l3_reg_790");
    sc_trace(mVcdFile, indvar_flatten1_reg_804, "indvar_flatten1_reg_804");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage1_iter1, "ap_block_state5_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, i_mid2_reg_1618, "i_mid2_reg_1618");
    sc_trace(mVcdFile, j_mid2_fu_1418_p3, "j_mid2_fu_1418_p3");
    sc_trace(mVcdFile, j_mid2_reg_1613, "j_mid2_reg_1613");
    sc_trace(mVcdFile, i_mid2_fu_1426_p3, "i_mid2_fu_1426_p3");
    sc_trace(mVcdFile, j_fu_1454_p2, "j_fu_1454_p2");
    sc_trace(mVcdFile, j_reg_1693, "j_reg_1693");
    sc_trace(mVcdFile, l_1_mid2_fu_1486_p3, "l_1_mid2_fu_1486_p3");
    sc_trace(mVcdFile, l_1_mid2_reg_1789, "l_1_mid2_reg_1789");
    sc_trace(mVcdFile, l_mid2_fu_1494_p3, "l_mid2_fu_1494_p3");
    sc_trace(mVcdFile, l_mid2_reg_1797, "l_mid2_reg_1797");
    sc_trace(mVcdFile, indvar_flatten_next_fu_1502_p2, "indvar_flatten_next_fu_1502_p2");
    sc_trace(mVcdFile, indvar_flatten_next_reg_1802, "indvar_flatten_next_reg_1802");
    sc_trace(mVcdFile, extLd_fu_1508_p1, "extLd_fu_1508_p1");
    sc_trace(mVcdFile, extLd1_fu_1512_p1, "extLd1_fu_1512_p1");
    sc_trace(mVcdFile, extLd3_fu_1541_p1, "extLd3_fu_1541_p1");
    sc_trace(mVcdFile, extLd4_fu_1545_p1, "extLd4_fu_1545_p1");
    sc_trace(mVcdFile, tmp_s_fu_1549_p2, "tmp_s_fu_1549_p2");
    sc_trace(mVcdFile, tmp_s_reg_1907, "tmp_s_reg_1907");
    sc_trace(mVcdFile, exitcond_flatten_fu_1554_p2, "exitcond_flatten_fu_1554_p2");
    sc_trace(mVcdFile, extLd2_fu_1582_p1, "extLd2_fu_1582_p1");
    sc_trace(mVcdFile, extLd5_fu_1586_p1, "extLd5_fu_1586_p1");
    sc_trace(mVcdFile, tmp_3_fu_1590_p2, "tmp_3_fu_1590_p2");
    sc_trace(mVcdFile, tmp_3_reg_1926, "tmp_3_reg_1926");
    sc_trace(mVcdFile, rewind_ap_ready, "rewind_ap_ready");
    sc_trace(mVcdFile, rewind_ap_ready_reg, "rewind_ap_ready_reg");
    sc_trace(mVcdFile, rewind_enable, "rewind_enable");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0_reg, "ap_enable_reg_pp0_iter0_reg");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_phi_mux_tmp_6_phi_fu_737_p6, "ap_phi_mux_tmp_6_phi_fu_737_p6");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_j4_phi_fu_752_p6, "ap_phi_mux_j4_phi_fu_752_p6");
    sc_trace(mVcdFile, ap_phi_mux_i2_phi_fu_766_p6, "ap_phi_mux_i2_phi_fu_766_p6");
    sc_trace(mVcdFile, ap_phi_mux_l_s_phi_fu_780_p6, "ap_phi_mux_l_s_phi_fu_780_p6");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_phi_mux_l3_phi_fu_794_p6, "ap_phi_mux_l3_phi_fu_794_p6");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten1_phi_fu_808_p6, "ap_phi_mux_indvar_flatten1_phi_fu_808_p6");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818, "ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818, "ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852, "ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852, "ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886, "ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886, "ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920, "ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920, "ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954, "ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954, "ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988, "ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988, "ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022, "ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022, "ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056, "ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056, "ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090, "ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090, "ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090");
    sc_trace(mVcdFile, tmp_9_fu_1434_p1, "tmp_9_fu_1434_p1");
    sc_trace(mVcdFile, tmp_9_0_1_fu_1460_p1, "tmp_9_0_1_fu_1460_p1");
    sc_trace(mVcdFile, tmp_9_0_2_fu_1521_p1, "tmp_9_0_2_fu_1521_p1");
    sc_trace(mVcdFile, tmp_1_fu_1560_p1, "tmp_1_fu_1560_p1");
    sc_trace(mVcdFile, tmp_cast_fu_1575_p1, "tmp_cast_fu_1575_p1");
    sc_trace(mVcdFile, tmp_2_cast_fu_1604_p1, "tmp_2_cast_fu_1604_p1");
    sc_trace(mVcdFile, i_fu_1412_p2, "i_fu_1412_p2");
    sc_trace(mVcdFile, l_2_dup_fu_1480_p2, "l_2_dup_fu_1480_p2");
    sc_trace(mVcdFile, tmp_8_0_2_fu_1516_p2, "tmp_8_0_2_fu_1516_p2");
    sc_trace(mVcdFile, tmp_1_cast_fu_1566_p1, "tmp_1_cast_fu_1566_p1");
    sc_trace(mVcdFile, tmp_fu_1569_p2, "tmp_fu_1569_p2");
    sc_trace(mVcdFile, tmp_1_cast7_fu_1595_p1, "tmp_1_cast7_fu_1595_p1");
    sc_trace(mVcdFile, tmp_2_fu_1598_p2, "tmp_2_fu_1598_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_idle_pp0_0to0, "ap_idle_pp0_0to0");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_584, "ap_condition_584");
    sc_trace(mVcdFile, ap_condition_598, "ap_condition_598");
    sc_trace(mVcdFile, ap_condition_350, "ap_condition_350");
    sc_trace(mVcdFile, ap_condition_267, "ap_condition_267");
#endif

    }
}

resample_for_conv2::~resample_for_conv2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void resample_for_conv2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read())) {
            ap_enable_reg_pp0_iter0_reg = rewind_enable.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage1_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_267.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_350.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_13_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_12_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_11_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_10_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_9_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_8_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_7_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_6_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_5_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_4_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_3_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_2_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = square_image_1_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = extLd1_fu_1512_p1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852 = ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_D) || 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_E) || 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_F)))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_13_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_12_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_11_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_10_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_9_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_8_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_7_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_6_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_5_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_4_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_3_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_2_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = square_image_1_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = extLd2_fu_1582_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022 = ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022.read();
    }
    if (esl_seteq<1,1,1>(ap_condition_267.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_350.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_14_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_13_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_12_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_11_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_10_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_9_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_8_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_7_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_6_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_5_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_4_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_3_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_2_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = square_image_1_V_q0.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886 = ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_267.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_350.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_14_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_13_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_12_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_11_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_10_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_9_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_8_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_7_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_6_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_5_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_4_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_3_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_2_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = square_image_1_V_q1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920 = ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_D) || 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_E) || 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_F)))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_14_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_13_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_12_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_11_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_10_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_9_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_8_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_7_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_6_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_5_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_4_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_3_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_2_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = square_image_1_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056 = ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056.read();
    }
    if (esl_seteq<1,1,1>(ap_condition_267.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_350.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = extLd3_fu_1541_p1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_14_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_13_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_12_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_11_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_10_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_9_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_8_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_7_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_6_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_5_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_4_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_3_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = square_image_2_V_q0.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954 = ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_condition_267.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_350.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = extLd4_fu_1545_p1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_14_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_13_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_12_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_11_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_10_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_9_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_8_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_7_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_6_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_5_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_4_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_3_V_q1.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = square_image_2_V_q1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988 = ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_D) || 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_E) || 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_F)))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = extLd5_fu_1586_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_14_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_13_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_12_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_11_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_10_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_9_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_8_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_7_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_6_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_5_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_4_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_3_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = square_image_2_V_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090 = ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090.read();
    }
    if (esl_seteq<1,1,1>(ap_condition_267.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(ap_condition_350.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_13_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_12_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_11_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_10_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_9_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_8_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_7_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_6_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_5_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_4_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_3_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_2_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = square_image_1_V_q0.read();
        } else if (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = extLd_fu_1508_p1.read();
        } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818 = ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0))) {
        i2_reg_762 = i_mid2_reg_1618.read();
    } else if (((esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())))) {
        i2_reg_762 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0))) {
        indvar_flatten1_reg_804 = indvar_flatten_next_reg_1802.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        indvar_flatten1_reg_804 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0))) {
        j4_reg_748 = j_reg_1693.read();
    } else if (((esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())))) {
        j4_reg_748 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0))) {
        l3_reg_790 = l_mid2_reg_1797.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        l3_reg_790 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0))) {
        l_s_reg_776 = tmp_3_reg_1926.read();
    } else if (((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        l_s_reg_776 = ap_const_lv8_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        rewind_ap_ready_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()))) {
            rewind_ap_ready_reg = rewind_ap_ready.read();
        } else {
            rewind_ap_ready_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0))) {
        tmp_6_reg_733 = tmp_s_reg_1907.read();
    } else if (((esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())))) {
        tmp_6_reg_733 = ap_const_lv1_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten_reg_1912 = exitcond_flatten_fu_1554_p2.read();
        l_1_mid2_reg_1789 = l_1_mid2_fu_1486_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        i_mid2_reg_1618 = i_mid2_fu_1426_p3.read();
        j_reg_1693 = j_fu_1454_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_next_reg_1802 = indvar_flatten_next_fu_1502_p2.read();
        l_mid2_reg_1797 = l_mid2_fu_1494_p3.read();
        tmp_s_reg_1907 = tmp_s_fu_1549_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        j_mid2_reg_1613 = j_mid2_fu_1418_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_3_reg_1926 = tmp_3_fu_1590_p2.read();
    }
}

void resample_for_conv2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void resample_for_conv2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void resample_for_conv2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void resample_for_conv2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample_for_conv2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1);
}

void resample_for_conv2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1);
}

void resample_for_conv2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample_for_conv2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample_for_conv2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample_for_conv2::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void resample_for_conv2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample_for_conv2::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample_for_conv2::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample_for_conv2::thread_ap_block_state5_pp0_stage1_iter1() {
    ap_block_state5_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void resample_for_conv2::thread_ap_condition_267() {
    ap_condition_267 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0));
}

void resample_for_conv2::thread_ap_condition_350() {
    ap_condition_350 = (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_D) || esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_E) || esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_F));
}

void resample_for_conv2::thread_ap_condition_584() {
    ap_condition_584 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0));
}

void resample_for_conv2::thread_ap_condition_598() {
    ap_condition_598 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0));
}

void resample_for_conv2::thread_ap_done() {
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void resample_for_conv2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void resample_for_conv2::thread_ap_enable_reg_pp0_iter0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read())) {
        ap_enable_reg_pp0_iter0 = rewind_enable.read();
    } else {
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg.read();
    }
}

void resample_for_conv2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_ap_idle_pp0_0to0() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read())) {
        ap_idle_pp0_0to0 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_ap_phi_mux_i2_phi_fu_766_p6() {
    if (esl_seteq<1,1,1>(ap_condition_584.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1)) {
            ap_phi_mux_i2_phi_fu_766_p6 = ap_const_lv4_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0)) {
            ap_phi_mux_i2_phi_fu_766_p6 = i_mid2_reg_1618.read();
        } else {
            ap_phi_mux_i2_phi_fu_766_p6 = i2_reg_762.read();
        }
    } else {
        ap_phi_mux_i2_phi_fu_766_p6 = i2_reg_762.read();
    }
}

void resample_for_conv2::thread_ap_phi_mux_indvar_flatten1_phi_fu_808_p6() {
    if (esl_seteq<1,1,1>(ap_condition_598.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1)) {
            ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = ap_const_lv8_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0)) {
            ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = indvar_flatten_next_reg_1802.read();
        } else {
            ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = indvar_flatten1_reg_804.read();
        }
    } else {
        ap_phi_mux_indvar_flatten1_phi_fu_808_p6 = indvar_flatten1_reg_804.read();
    }
}

void resample_for_conv2::thread_ap_phi_mux_j4_phi_fu_752_p6() {
    if (esl_seteq<1,1,1>(ap_condition_584.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1)) {
            ap_phi_mux_j4_phi_fu_752_p6 = ap_const_lv4_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0)) {
            ap_phi_mux_j4_phi_fu_752_p6 = j_reg_1693.read();
        } else {
            ap_phi_mux_j4_phi_fu_752_p6 = j4_reg_748.read();
        }
    } else {
        ap_phi_mux_j4_phi_fu_752_p6 = j4_reg_748.read();
    }
}

void resample_for_conv2::thread_ap_phi_mux_l3_phi_fu_794_p6() {
    if (esl_seteq<1,1,1>(ap_condition_598.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1)) {
            ap_phi_mux_l3_phi_fu_794_p6 = ap_const_lv8_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0)) {
            ap_phi_mux_l3_phi_fu_794_p6 = l_mid2_reg_1797.read();
        } else {
            ap_phi_mux_l3_phi_fu_794_p6 = l3_reg_790.read();
        }
    } else {
        ap_phi_mux_l3_phi_fu_794_p6 = l3_reg_790.read();
    }
}

void resample_for_conv2::thread_ap_phi_mux_l_s_phi_fu_780_p6() {
    if (esl_seteq<1,1,1>(ap_condition_598.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1)) {
            ap_phi_mux_l_s_phi_fu_780_p6 = ap_const_lv8_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0)) {
            ap_phi_mux_l_s_phi_fu_780_p6 = tmp_3_reg_1926.read();
        } else {
            ap_phi_mux_l_s_phi_fu_780_p6 = l_s_reg_776.read();
        }
    } else {
        ap_phi_mux_l_s_phi_fu_780_p6 = l_s_reg_776.read();
    }
}

void resample_for_conv2::thread_ap_phi_mux_tmp_6_phi_fu_737_p6() {
    if (esl_seteq<1,1,1>(ap_condition_584.read(), ap_const_boolean_1)) {
        if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1)) {
            ap_phi_mux_tmp_6_phi_fu_737_p6 = ap_const_lv1_0;
        } else if (esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_0)) {
            ap_phi_mux_tmp_6_phi_fu_737_p6 = tmp_s_reg_1907.read();
        } else {
            ap_phi_mux_tmp_6_phi_fu_737_p6 = tmp_6_reg_733.read();
        }
    } else {
        ap_phi_mux_tmp_6_phi_fu_737_p6 = tmp_6_reg_733.read();
    }
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852() {
    ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_852 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022() {
    ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1022 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886() {
    ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_886 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920() {
    ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_920 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056() {
    ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1056 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954() {
    ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_954 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988() {
    ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_988 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090() {
    ap_phi_reg_pp0_iter0_square_image_V_load_8_reg_1090 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818() {
    ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_818 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
}

void resample_for_conv2::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void resample_for_conv2::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to0.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_exitcond_flatten_fu_1554_p2() {
    exitcond_flatten_fu_1554_p2 = (!ap_phi_mux_indvar_flatten1_phi_fu_808_p6.read().is_01() || !ap_const_lv8_C3.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten1_phi_fu_808_p6.read() == ap_const_lv8_C3);
}

void resample_for_conv2::thread_extLd1_fu_1512_p1() {
    extLd1_fu_1512_p1 = esl_zext<25,1>(square_image_0_V_q1.read());
}

void resample_for_conv2::thread_extLd2_fu_1582_p1() {
    extLd2_fu_1582_p1 = esl_zext<25,1>(square_image_0_V_q0.read());
}

void resample_for_conv2::thread_extLd3_fu_1541_p1() {
    extLd3_fu_1541_p1 = esl_zext<25,1>(square_image_15_V_q0.read());
}

void resample_for_conv2::thread_extLd4_fu_1545_p1() {
    extLd4_fu_1545_p1 = esl_zext<25,1>(square_image_15_V_q1.read());
}

void resample_for_conv2::thread_extLd5_fu_1586_p1() {
    extLd5_fu_1586_p1 = esl_zext<25,1>(square_image_15_V_q0.read());
}

void resample_for_conv2::thread_extLd_fu_1508_p1() {
    extLd_fu_1508_p1 = esl_zext<25,1>(square_image_0_V_q0.read());
}

void resample_for_conv2::thread_i_fu_1412_p2() {
    i_fu_1412_p2 = (!ap_phi_mux_i2_phi_fu_766_p6.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i2_phi_fu_766_p6.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void resample_for_conv2::thread_i_mid2_fu_1426_p3() {
    i_mid2_fu_1426_p3 = (!ap_phi_mux_tmp_6_phi_fu_737_p6.read()[0].is_01())? sc_lv<4>(): ((ap_phi_mux_tmp_6_phi_fu_737_p6.read()[0].to_bool())? i_fu_1412_p2.read(): ap_phi_mux_i2_phi_fu_766_p6.read());
}

void resample_for_conv2::thread_indvar_flatten_next_fu_1502_p2() {
    indvar_flatten_next_fu_1502_p2 = (!ap_phi_mux_indvar_flatten1_phi_fu_808_p6.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(ap_phi_mux_indvar_flatten1_phi_fu_808_p6.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void resample_for_conv2::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_1912.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_j_fu_1454_p2() {
    j_fu_1454_p2 = (!j_mid2_fu_1418_p3.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(j_mid2_fu_1418_p3.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void resample_for_conv2::thread_j_mid2_fu_1418_p3() {
    j_mid2_fu_1418_p3 = (!ap_phi_mux_tmp_6_phi_fu_737_p6.read()[0].is_01())? sc_lv<4>(): ((ap_phi_mux_tmp_6_phi_fu_737_p6.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_j4_phi_fu_752_p6.read());
}

void resample_for_conv2::thread_l_1_mid2_fu_1486_p3() {
    l_1_mid2_fu_1486_p3 = (!tmp_6_reg_733.read()[0].is_01())? sc_lv<8>(): ((tmp_6_reg_733.read()[0].to_bool())? l_2_dup_fu_1480_p2.read(): ap_phi_mux_l_s_phi_fu_780_p6.read());
}

void resample_for_conv2::thread_l_2_dup_fu_1480_p2() {
    l_2_dup_fu_1480_p2 = (!ap_phi_mux_l3_phi_fu_794_p6.read().is_01() || !ap_const_lv8_E.is_01())? sc_lv<8>(): (sc_biguint<8>(ap_phi_mux_l3_phi_fu_794_p6.read()) + sc_biguint<8>(ap_const_lv8_E));
}

void resample_for_conv2::thread_l_mid2_fu_1494_p3() {
    l_mid2_fu_1494_p3 = (!tmp_6_reg_733.read()[0].is_01())? sc_lv<8>(): ((tmp_6_reg_733.read()[0].to_bool())? l_2_dup_fu_1480_p2.read(): ap_phi_mux_l3_phi_fu_794_p6.read());
}

void resample_for_conv2::thread_resampled_0_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            resampled_0_V_address0 =  (sc_lv<10>) (tmp_2_cast_fu_1604_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            resampled_0_V_address0 =  (sc_lv<10>) (tmp_1_fu_1560_p1.read());
        } else {
            resampled_0_V_address0 = "XXXXXXXXXX";
        }
    } else {
        resampled_0_V_address0 = "XXXXXXXXXX";
    }
}

void resample_for_conv2::thread_resampled_0_V_address1() {
    resampled_0_V_address1 =  (sc_lv<10>) (tmp_cast_fu_1575_p1.read());
}

void resample_for_conv2::thread_resampled_0_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        resampled_0_V_ce0 = ap_const_logic_1;
    } else {
        resampled_0_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_0_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_0_V_ce1 = ap_const_logic_1;
    } else {
        resampled_0_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_0_V_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            resampled_0_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1022.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            resampled_0_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_818.read();
        } else {
            resampled_0_V_d0 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        resampled_0_V_d0 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void resample_for_conv2::thread_resampled_0_V_d1() {
    resampled_0_V_d1 = ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_852.read();
}

void resample_for_conv2::thread_resampled_0_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        resampled_0_V_we0 = ap_const_logic_1;
    } else {
        resampled_0_V_we0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_0_V_we1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_0_V_we1 = ap_const_logic_1;
    } else {
        resampled_0_V_we1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_1_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            resampled_1_V_address0 =  (sc_lv<10>) (tmp_2_cast_fu_1604_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            resampled_1_V_address0 =  (sc_lv<10>) (tmp_1_fu_1560_p1.read());
        } else {
            resampled_1_V_address0 = "XXXXXXXXXX";
        }
    } else {
        resampled_1_V_address0 = "XXXXXXXXXX";
    }
}

void resample_for_conv2::thread_resampled_1_V_address1() {
    resampled_1_V_address1 =  (sc_lv<10>) (tmp_cast_fu_1575_p1.read());
}

void resample_for_conv2::thread_resampled_1_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        resampled_1_V_ce0 = ap_const_logic_1;
    } else {
        resampled_1_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_1_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_1_V_ce1 = ap_const_logic_1;
    } else {
        resampled_1_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_1_V_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            resampled_1_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1056.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            resampled_1_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_886.read();
        } else {
            resampled_1_V_d0 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        resampled_1_V_d0 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void resample_for_conv2::thread_resampled_1_V_d1() {
    resampled_1_V_d1 = ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_920.read();
}

void resample_for_conv2::thread_resampled_1_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        resampled_1_V_we0 = ap_const_logic_1;
    } else {
        resampled_1_V_we0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_1_V_we1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_1_V_we1 = ap_const_logic_1;
    } else {
        resampled_1_V_we1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_2_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            resampled_2_V_address0 =  (sc_lv<10>) (tmp_2_cast_fu_1604_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            resampled_2_V_address0 =  (sc_lv<10>) (tmp_1_fu_1560_p1.read());
        } else {
            resampled_2_V_address0 = "XXXXXXXXXX";
        }
    } else {
        resampled_2_V_address0 = "XXXXXXXXXX";
    }
}

void resample_for_conv2::thread_resampled_2_V_address1() {
    resampled_2_V_address1 =  (sc_lv<10>) (tmp_cast_fu_1575_p1.read());
}

void resample_for_conv2::thread_resampled_2_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        resampled_2_V_ce0 = ap_const_logic_1;
    } else {
        resampled_2_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_2_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_2_V_ce1 = ap_const_logic_1;
    } else {
        resampled_2_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_2_V_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            resampled_2_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_8_reg_1090.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            resampled_2_V_d0 = ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_954.read();
        } else {
            resampled_2_V_d0 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        resampled_2_V_d0 =  (sc_lv<25>) ("XXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void resample_for_conv2::thread_resampled_2_V_d1() {
    resampled_2_V_d1 = ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_988.read();
}

void resample_for_conv2::thread_resampled_2_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)))) {
        resampled_2_V_we0 = ap_const_logic_1;
    } else {
        resampled_2_V_we0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_resampled_2_V_we1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        resampled_2_V_we1 = ap_const_logic_1;
    } else {
        resampled_2_V_we1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_rewind_ap_ready() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten_fu_1554_p2.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, rewind_ap_ready_reg.read()))) {
        rewind_ap_ready = ap_const_logic_1;
    } else {
        rewind_ap_ready = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_rewind_enable() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, rewind_ap_ready_reg.read()))) {
        rewind_enable = ap_const_logic_1;
    } else {
        rewind_enable = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_0_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            square_image_0_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            square_image_0_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
        } else {
            square_image_0_V_address0 =  (sc_lv<4>) ("XXXX");
        }
    } else {
        square_image_0_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_0_V_address1() {
    square_image_0_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_0_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        square_image_0_V_ce0 = ap_const_logic_1;
    } else {
        square_image_0_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_0_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        square_image_0_V_ce1 = ap_const_logic_1;
    } else {
        square_image_0_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_10_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_10_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())))) {
        square_image_10_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_10_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_10_V_address1() {
    square_image_10_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_10_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())))) {
        square_image_10_V_ce0 = ap_const_logic_1;
    } else {
        square_image_10_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_10_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())))) {
        square_image_10_V_ce1 = ap_const_logic_1;
    } else {
        square_image_10_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_11_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_11_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())))) {
        square_image_11_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_11_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_11_V_address1() {
    square_image_11_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_11_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())))) {
        square_image_11_V_ce0 = ap_const_logic_1;
    } else {
        square_image_11_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_11_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())))) {
        square_image_11_V_ce1 = ap_const_logic_1;
    } else {
        square_image_11_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_12_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_12_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())))) {
        square_image_12_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_12_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_12_V_address1() {
    square_image_12_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_12_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_A)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())))) {
        square_image_12_V_ce0 = ap_const_logic_1;
    } else {
        square_image_12_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_12_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_A, i_mid2_fu_1426_p3.read())))) {
        square_image_12_V_ce1 = ap_const_logic_1;
    } else {
        square_image_12_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_13_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_D) || 
           esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_E) || 
           esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_F)) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_13_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 (esl_seteq<1,4,4>(ap_const_lv4_D, i_mid2_fu_1426_p3.read()) || 
                  esl_seteq<1,4,4>(ap_const_lv4_E, i_mid2_fu_1426_p3.read()) || 
                  esl_seteq<1,4,4>(ap_const_lv4_F, i_mid2_fu_1426_p3.read()))))) {
        square_image_13_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_13_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_13_V_address1() {
    square_image_13_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_13_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_B)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_D) || 
           esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_E) || 
           esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_F))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,4,4>(ap_const_lv4_D, i_mid2_fu_1426_p3.read()) || 
           esl_seteq<1,4,4>(ap_const_lv4_E, i_mid2_fu_1426_p3.read()) || 
           esl_seteq<1,4,4>(ap_const_lv4_F, i_mid2_fu_1426_p3.read()))))) {
        square_image_13_V_ce0 = ap_const_logic_1;
    } else {
        square_image_13_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_13_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_B, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,4,4>(ap_const_lv4_D, i_mid2_fu_1426_p3.read()) || 
           esl_seteq<1,4,4>(ap_const_lv4_E, i_mid2_fu_1426_p3.read()) || 
           esl_seteq<1,4,4>(ap_const_lv4_F, i_mid2_fu_1426_p3.read()))))) {
        square_image_13_V_ce1 = ap_const_logic_1;
    } else {
        square_image_13_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_14_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_D) || 
           esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_E) || 
           esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_F)) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_14_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 (esl_seteq<1,4,4>(ap_const_lv4_D, i_mid2_fu_1426_p3.read()) || 
                  esl_seteq<1,4,4>(ap_const_lv4_E, i_mid2_fu_1426_p3.read()) || 
                  esl_seteq<1,4,4>(ap_const_lv4_F, i_mid2_fu_1426_p3.read()))))) {
        square_image_14_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_14_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_14_V_address1() {
    square_image_14_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_14_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          (esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_D) || 
           esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_E) || 
           esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_F))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,4,4>(ap_const_lv4_D, i_mid2_fu_1426_p3.read()) || 
           esl_seteq<1,4,4>(ap_const_lv4_E, i_mid2_fu_1426_p3.read()) || 
           esl_seteq<1,4,4>(ap_const_lv4_F, i_mid2_fu_1426_p3.read()))))) {
        square_image_14_V_ce0 = ap_const_logic_1;
    } else {
        square_image_14_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_14_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_C, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          (esl_seteq<1,4,4>(ap_const_lv4_D, i_mid2_fu_1426_p3.read()) || 
           esl_seteq<1,4,4>(ap_const_lv4_E, i_mid2_fu_1426_p3.read()) || 
           esl_seteq<1,4,4>(ap_const_lv4_F, i_mid2_fu_1426_p3.read()))))) {
        square_image_14_V_ce1 = ap_const_logic_1;
    } else {
        square_image_14_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_15_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            square_image_15_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            square_image_15_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
        } else {
            square_image_15_V_address0 =  (sc_lv<4>) ("XXXX");
        }
    } else {
        square_image_15_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_15_V_address1() {
    square_image_15_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_15_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        square_image_15_V_ce0 = ap_const_logic_1;
    } else {
        square_image_15_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_15_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        square_image_15_V_ce1 = ap_const_logic_1;
    } else {
        square_image_15_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_1_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_1_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_0, i_mid2_fu_1426_p3.read())))) {
        square_image_1_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_1_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_1_V_address1() {
    square_image_1_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_1_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_0, i_mid2_fu_1426_p3.read())))) {
        square_image_1_V_ce0 = ap_const_logic_1;
    } else {
        square_image_1_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_1_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_0, i_mid2_fu_1426_p3.read())))) {
        square_image_1_V_ce1 = ap_const_logic_1;
    } else {
        square_image_1_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_2_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_2_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_0, i_mid2_fu_1426_p3.read())))) {
        square_image_2_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_2_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_2_V_address1() {
    square_image_2_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_2_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_0, i_mid2_fu_1426_p3.read())))) {
        square_image_2_V_ce0 = ap_const_logic_1;
    } else {
        square_image_2_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_2_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_0, i_mid2_fu_1426_p3.read())))) {
        square_image_2_V_ce1 = ap_const_logic_1;
    } else {
        square_image_2_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_3_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_3_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())))) {
        square_image_3_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_3_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_3_V_address1() {
    square_image_3_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_3_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())))) {
        square_image_3_V_ce0 = ap_const_logic_1;
    } else {
        square_image_3_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_3_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_1, i_mid2_fu_1426_p3.read())))) {
        square_image_3_V_ce1 = ap_const_logic_1;
    } else {
        square_image_3_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_4_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_4_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())))) {
        square_image_4_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_4_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_4_V_address1() {
    square_image_4_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_4_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())))) {
        square_image_4_V_ce0 = ap_const_logic_1;
    } else {
        square_image_4_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_4_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_2, i_mid2_fu_1426_p3.read())))) {
        square_image_4_V_ce1 = ap_const_logic_1;
    } else {
        square_image_4_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_5_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_5_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())))) {
        square_image_5_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_5_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_5_V_address1() {
    square_image_5_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_5_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())))) {
        square_image_5_V_ce0 = ap_const_logic_1;
    } else {
        square_image_5_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_5_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_3, i_mid2_fu_1426_p3.read())))) {
        square_image_5_V_ce1 = ap_const_logic_1;
    } else {
        square_image_5_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_6_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_6_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())))) {
        square_image_6_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_6_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_6_V_address1() {
    square_image_6_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_6_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())))) {
        square_image_6_V_ce0 = ap_const_logic_1;
    } else {
        square_image_6_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_6_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_4, i_mid2_fu_1426_p3.read())))) {
        square_image_6_V_ce1 = ap_const_logic_1;
    } else {
        square_image_6_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_7_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_7_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())))) {
        square_image_7_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_7_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_7_V_address1() {
    square_image_7_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_7_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())))) {
        square_image_7_V_ce0 = ap_const_logic_1;
    } else {
        square_image_7_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_7_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_5, i_mid2_fu_1426_p3.read())))) {
        square_image_7_V_ce1 = ap_const_logic_1;
    } else {
        square_image_7_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_8_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_8_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())))) {
        square_image_8_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_8_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_8_V_address1() {
    square_image_8_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_8_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())))) {
        square_image_8_V_ce0 = ap_const_logic_1;
    } else {
        square_image_8_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_8_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_6, i_mid2_fu_1426_p3.read())))) {
        square_image_8_V_ce1 = ap_const_logic_1;
    } else {
        square_image_8_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_9_V_address0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        square_image_9_V_address0 =  (sc_lv<4>) (tmp_9_0_2_fu_1521_p1.read());
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())))) {
        square_image_9_V_address0 =  (sc_lv<4>) (tmp_9_fu_1434_p1.read());
    } else {
        square_image_9_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void resample_for_conv2::thread_square_image_9_V_address1() {
    square_image_9_V_address1 =  (sc_lv<4>) (tmp_9_0_1_fu_1460_p1.read());
}

void resample_for_conv2::thread_square_image_9_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_9)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,4,4>(i_mid2_reg_1618.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())))) {
        square_image_9_V_ce0 = ap_const_logic_1;
    } else {
        square_image_9_V_ce0 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_square_image_9_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_9, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_8, i_mid2_fu_1426_p3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,4,4>(ap_const_lv4_7, i_mid2_fu_1426_p3.read())))) {
        square_image_9_V_ce1 = ap_const_logic_1;
    } else {
        square_image_9_V_ce1 = ap_const_logic_0;
    }
}

void resample_for_conv2::thread_tmp_1_cast7_fu_1595_p1() {
    tmp_1_cast7_fu_1595_p1 = esl_zext<10,8>(l_1_mid2_reg_1789.read());
}

void resample_for_conv2::thread_tmp_1_cast_fu_1566_p1() {
    tmp_1_cast_fu_1566_p1 = esl_zext<9,8>(l_1_mid2_reg_1789.read());
}

void resample_for_conv2::thread_tmp_1_fu_1560_p1() {
    tmp_1_fu_1560_p1 = esl_zext<64,8>(l_1_mid2_reg_1789.read());
}

void resample_for_conv2::thread_tmp_2_cast_fu_1604_p1() {
    tmp_2_cast_fu_1604_p1 = esl_zext<64,10>(tmp_2_fu_1598_p2.read());
}

void resample_for_conv2::thread_tmp_2_fu_1598_p2() {
    tmp_2_fu_1598_p2 = (!tmp_1_cast7_fu_1595_p1.read().is_01() || !ap_const_lv10_188.is_01())? sc_lv<10>(): (sc_biguint<10>(tmp_1_cast7_fu_1595_p1.read()) + sc_biguint<10>(ap_const_lv10_188));
}

void resample_for_conv2::thread_tmp_3_fu_1590_p2() {
    tmp_3_fu_1590_p2 = (!l_1_mid2_reg_1789.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(l_1_mid2_reg_1789.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void resample_for_conv2::thread_tmp_8_0_2_fu_1516_p2() {
    tmp_8_0_2_fu_1516_p2 = (!j_mid2_reg_1613.read().is_01() || !ap_const_lv4_2.is_01())? sc_lv<4>(): (sc_biguint<4>(j_mid2_reg_1613.read()) + sc_biguint<4>(ap_const_lv4_2));
}

void resample_for_conv2::thread_tmp_9_0_1_fu_1460_p1() {
    tmp_9_0_1_fu_1460_p1 = esl_zext<64,4>(j_fu_1454_p2.read());
}

void resample_for_conv2::thread_tmp_9_0_2_fu_1521_p1() {
    tmp_9_0_2_fu_1521_p1 = esl_zext<64,4>(tmp_8_0_2_fu_1516_p2.read());
}

void resample_for_conv2::thread_tmp_9_fu_1434_p1() {
    tmp_9_fu_1434_p1 = esl_zext<64,4>(j_mid2_fu_1418_p3.read());
}

void resample_for_conv2::thread_tmp_cast_fu_1575_p1() {
    tmp_cast_fu_1575_p1 = esl_zext<64,9>(tmp_fu_1569_p2.read());
}

void resample_for_conv2::thread_tmp_fu_1569_p2() {
    tmp_fu_1569_p2 = (!tmp_1_cast_fu_1566_p1.read().is_01() || !ap_const_lv9_C4.is_01())? sc_lv<9>(): (sc_biguint<9>(tmp_1_cast_fu_1566_p1.read()) + sc_biguint<9>(ap_const_lv9_C4));
}

void resample_for_conv2::thread_tmp_s_fu_1549_p2() {
    tmp_s_fu_1549_p2 = (!j_reg_1693.read().is_01() || !ap_const_lv4_E.is_01())? sc_lv<1>(): sc_lv<1>(j_reg_1693.read() == ap_const_lv4_E);
}

void resample_for_conv2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage1_subdone.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage1_subdone.read()) && esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<3>) ("XXX");
            break;
    }
}

}

