#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov  5 15:41:01 2024
# Process ID: 22328
# Current directory: C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1\vivado.jou
# Running On        :UOSS443P3J3
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16886 MB
# Swap memory       :11911 MB
# Total Virtual     :28797 MB
# Available Virtual :10634 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 629.445 ; gain = 203.215
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/elx22yz/Desktop/Vivado'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/elx22yz/Desktop/Vivado' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx-2024.1/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 681.383 ; gain = 37.484
Command: synth_design -top design_1_wrapper -part xczu48dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2200.477 ; gain = 383.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_CAMC_0_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_CAMC_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CAMC_0_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_CAMC_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7071] port 'outStream_1_TDEST' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7071] port 'outStream_1_TID' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7071] port 'outStream_1_TSTRB' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7071] port 'outStream_1_TUSER' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7071] port 'outStream_2_TDEST' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7071] port 'outStream_2_TID' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7071] port 'outStream_2_TSTRB' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7071] port 'outStream_2_TUSER' of module 'design_1_CAMC_0_0' is unconnected for instance 'CAMC_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
WARNING: [Synth 8-7023] instance 'CAMC_0' of module 'design_1_CAMC_0_0' has 63 connections declared, but only 54 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:269]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:369]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:369]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:429]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:429]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:429]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:429]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:429]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_0' has 64 connections declared, but only 59 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:429]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:591]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:591]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:591]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:832]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:1972]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2211]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2211]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 60 connections declared, but only 58 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2211]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:1972]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2272]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2272]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2530]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2765]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2765]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2765]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 60 connections declared, but only 57 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2765]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (0#1) [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2530]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2825]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:3060]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:3060]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:3060]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 60 connections declared, but only 57 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:3060]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (0#1) [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:2825]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:3120]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:3120]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:1889]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:1889]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 82 connections declared, but only 80 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:1889]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:832]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_96M_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_rst_ps8_0_96M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_96M_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_rst_ps8_0_96M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:742]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:742]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:742]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:742]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_96M' of module 'design_1_rst_ps8_0_96M_0' has 10 connections declared, but only 6 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:742]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/.Xil/Vivado-22328-UOSS443P3J3/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:749]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:749]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 80 given [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:749]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2300.301 ; gain = 483.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.223 ; gain = 500.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.223 ; gain = 500.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2318.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_0/design_1_CAMC_0_0/design_1_CAMC_0_0_in_context.xdc] for cell 'design_1_i/CAMC_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2351.984 ; gain = 0.023
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_0/design_1_CAMC_0_0/design_1_CAMC_0_0_in_context.xdc] for cell 'design_1_i/CAMC_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_96M'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2351.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2351.984 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.313', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2351.984 ; gain = 534.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2351.984 ; gain = 534.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/CAMC_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_96M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2351.984 ; gain = 534.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2351.984 ; gain = 534.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2351.984 ; gain = 534.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2717.848 ; gain = 900.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2717.977 ; gain = 900.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2729.215 ; gain = 911.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2744.965 ; gain = 927.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2744.965 ; gain = 927.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2744.965 ; gain = 927.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2744.965 ; gain = 927.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2744.965 ; gain = 927.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2744.965 ; gain = 927.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_CAMC_0_0            |         1|
|2     |design_1_axi_bram_ctrl_0_0   |         1|
|3     |design_1_axi_dma_0_0         |         1|
|4     |design_1_axi_dma_1_0         |         1|
|5     |design_1_axi_smc_0           |         1|
|6     |design_1_blk_mem_gen_0_0     |         1|
|7     |design_1_xbar_0              |         1|
|8     |design_1_auto_pc_0           |         1|
|9     |design_1_auto_pc_1           |         1|
|10    |design_1_auto_pc_2           |         1|
|11    |design_1_rst_ps8_0_96M_0     |         1|
|12    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_CAMC_0            |     1|
|2     |design_1_auto_pc           |     3|
|5     |design_1_axi_bram_ctrl_0   |     1|
|6     |design_1_axi_dma_0         |     1|
|7     |design_1_axi_dma_1         |     1|
|8     |design_1_axi_smc           |     1|
|9     |design_1_blk_mem_gen_0     |     1|
|10    |design_1_rst_ps8_0_96M     |     1|
|11    |design_1_xbar              |     1|
|12    |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2744.965 ; gain = 927.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 2744.965 ; gain = 893.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2744.965 ; gain = 927.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2744.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2744.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 857c7b4c
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2744.965 ; gain = 2063.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 15:42:08 2024...
