
---------- Begin Simulation Statistics ----------
final_tick                                 3612217000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153377                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732780                       # Number of bytes of host memory used
host_op_rate                                   300585                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.63                       # Real time elapsed on the host
host_tick_rate                               47136806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753696                       # Number of instructions simulated
sim_ops                                      23034627                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003612                       # Number of seconds simulated
sim_ticks                                  3612217000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12272064                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9730194                       # number of cc regfile writes
system.cpu.committedInsts                    11753696                       # Number of Instructions Simulated
system.cpu.committedOps                      23034627                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.614652                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.614652                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463817                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332352                       # number of floating regfile writes
system.cpu.idleCycles                          128977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122021                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2444994                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.519918                       # Inst execution rate
system.cpu.iew.exec_refs                      4917059                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     535054                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  468923                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4672418                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8958                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               716663                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27204585                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4382005                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            267699                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25429417                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    374                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 72136                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116732                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 73038                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            310                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41489                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80532                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  34006600                       # num instructions consuming a value
system.cpu.iew.wb_count                      25270304                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.625841                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21282725                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.497893                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25326320                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31875400                       # number of integer regfile reads
system.cpu.int_regfile_writes                19248689                       # number of integer regfile writes
system.cpu.ipc                               1.626936                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.626936                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165828      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17461222     67.95%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18967      0.07%     68.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630580      2.45%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198419      0.77%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324154      1.26%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11152      0.04%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55487      0.22%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98703      0.38%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49223      0.19%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2546851      9.91%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370924      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866121      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178926      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25697116                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4575322                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9098822                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510568                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5025354                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      130251                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005069                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   68149     52.32%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      0.22%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     69      0.05%     52.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    91      0.07%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7696      5.91%     58.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1315      1.01%     59.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             49056     37.66%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3592      2.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21086217                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49530399                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20759736                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26349454                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27202334                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25697116                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2251                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4169952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9280                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2052                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6165342                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7095458                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.621629                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.319305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1360725     19.18%     19.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              321954      4.54%     23.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              447914      6.31%     30.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              766744     10.81%     40.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1136664     16.02%     56.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1474661     20.78%     77.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1069571     15.07%     92.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              296085      4.17%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              221140      3.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7095458                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.556972                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            281894                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           233073                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4672418                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              716663                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9811110                       # number of misc regfile reads
system.cpu.numCycles                          7224435                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106545                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2042                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2656                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2042                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9396                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9396                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9396                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       300672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       300672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  300672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4698                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5688500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24888250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             46653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1503                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7616                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2474                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6448                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       154364                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                160812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       254336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6358784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6613120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            54270                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  54163     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    107      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54270                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102335500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77694499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3710997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48886                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49568                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 682                       # number of overall hits
system.l2.overall_hits::.cpu.data               48886                       # number of overall hits
system.l2.overall_hits::total                   49568                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1790                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4700                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1790                       # number of overall misses
system.l2.overall_misses::.cpu.data              2910                       # number of overall misses
system.l2.overall_misses::total                  4700                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    141720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    222826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        364547000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    141720500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    222826500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       364547000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51796                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54268                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51796                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54268                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.724110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.056182                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086607                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.724110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.056182                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086607                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79173.463687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76572.680412                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77563.191489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79173.463687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76572.680412                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77563.191489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4699                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4699                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    123830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    193677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    317507500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    123830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    193677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    317507500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.724110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.056163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086589                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.724110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.056163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086589                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69179.050279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66578.549330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67569.163652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69179.050279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66578.549330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67569.163652                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47560                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47560                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1503                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1503                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1503                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1503                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4960                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2656                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    200163000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     200163000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.348739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75362.575301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75362.575301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    173603000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    173603000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.348739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65362.575301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65362.575301                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            682                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                682                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    141720500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    141720500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.724110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.724110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79173.463687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79173.463687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    123830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.724110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.724110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69179.050279                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69179.050279                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         43926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22663500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22663500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89226.377953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89226.377953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20074000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20074000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79343.873518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79343.873518                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4107.694365                       # Cycle average of tags in use
system.l2.tags.total_refs                      106437                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4698                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.655811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1603.827868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2503.866497                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.076412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.125357                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4614                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.143372                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430454                       # Number of tag accesses
system.l2.tags.data_accesses                   430454                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10265                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4698                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4698                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4698                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  300672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     83.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3612128000                       # Total gap between requests
system.mem_ctrls.avgGap                     768865.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31696877.568540316075                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 51540646.644429169595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1789                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     50294500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     74380000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28113.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25568.92                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        300672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1789                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4698                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31696878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     51540647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         83237524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31696878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31696878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31696878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     51540647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        83237524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4698                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                36587000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23490000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          124674500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7787.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26537.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3858                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   360.579710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   229.226959                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   323.441668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          221     26.69%     26.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          184     22.22%     48.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          101     12.20%     61.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           80      9.66%     70.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           63      7.61%     78.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           30      3.62%     82.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           38      4.59%     86.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           24      2.90%     89.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           87     10.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                300672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               83.237524                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2556120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1332045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14115780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 284578320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    279554790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1151676960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1733814015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.986118                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2991462250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    120380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    500374750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3441480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1810215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19427940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 284578320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    298902300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1135384320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1743544575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.679910                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2948911000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    120380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    542926000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116732                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   945588                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  569893                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            709                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4618006                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                844530                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28272903                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1348                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 292031                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 115261                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 274120                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27346                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37036529                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68984703                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36584328                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6950237                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398233                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6638290                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1891460                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       748931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           748931                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       748931                       # number of overall hits
system.cpu.icache.overall_hits::total          748931                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3495                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3495                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3495                       # number of overall misses
system.cpu.icache.overall_misses::total          3495                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    204317000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    204317000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    204317000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    204317000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       752426                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       752426                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       752426                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       752426                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004645                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004645                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004645                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004645                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58459.799714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58459.799714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58459.799714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58459.799714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          778                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1503                       # number of writebacks
system.cpu.icache.writebacks::total              1503                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1021                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1021                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1021                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1021                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2474                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2474                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2474                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2474                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    152703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    152703000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152703000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003288                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003288                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61723.120453                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61723.120453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61723.120453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61723.120453                       # average overall mshr miss latency
system.cpu.icache.replacements                   1503                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       748931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          748931                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3495                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3495                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    204317000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    204317000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       752426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       752426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58459.799714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58459.799714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1021                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1021                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    152703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61723.120453                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61723.120453                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           942.617798                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              751404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            303.843106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   942.617798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.920525                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.920525                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          970                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          893                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1507325                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1507325                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82348                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  587401                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  635                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 310                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262091                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  411                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    540                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4475015                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535741                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           330                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           337                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      752862                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           597                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   720480                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1349729                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4489114                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                419403                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116732                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2382327                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2837                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28931506                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11938                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31499246                       # The number of ROB reads
system.cpu.rob.writes                        54884749                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      4470529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4470529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4472785                       # number of overall hits
system.cpu.dcache.overall_hits::total         4472785                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       373913                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         373913                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       374367                       # number of overall misses
system.cpu.dcache.overall_misses::total        374367                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3529239998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3529239998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3529239998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3529239998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4844442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4844442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4847152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4847152                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077184                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077184                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077234                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077234                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9438.666208                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9438.666208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9427.219808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9427.219808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7843                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               729                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.758573                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47560                       # number of writebacks
system.cpu.dcache.writebacks::total             47560                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       322428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       322428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       322428                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       322428                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51485                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51485                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51796                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51796                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    813133998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    813133998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    816920998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    816920998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010628                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010628                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15793.609750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15793.609750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15771.893544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15771.893544                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50772                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4022909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4022909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       366293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        366293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3257248000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3257248000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4389202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4389202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.083453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.083453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8892.465867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8892.465867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       322423                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       322423                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    548872500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    548872500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009995                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12511.340324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12511.340324                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       447620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         447620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    271991998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    271991998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35694.487927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35694.487927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7615                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7615                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    264261498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    264261498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34702.757452                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34702.757452                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          454                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          454                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2710                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2710                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.167528                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.167528                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          311                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          311                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3787000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3787000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.114760                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.114760                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12176.848875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12176.848875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.031719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4524581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.353869                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   974.031719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          643                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9746100                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9746100                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3612217000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3045042                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2882508                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117379                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2501420                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2497402                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.839371                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37013                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11918                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8645                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3273                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          475                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4115586                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115004                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6514144                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.536094                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.408467                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1789809     27.48%     27.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1168886     17.94%     45.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          547454      8.40%     53.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          311386      4.78%     58.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          311330      4.78%     63.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           96110      1.48%     64.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           58911      0.90%     65.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           84725      1.30%     67.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2145533     32.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6514144                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753696                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034627                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539589                       # Number of memory references committed
system.cpu.commit.loads                       4085017                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257217                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467730                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318473     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245115      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286821      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034627                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2145533                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753696                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034627                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             849808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15677953                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3045042                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2543060                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6123216                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238924                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  398                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2518                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    752428                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21106                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7095458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.212477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.386280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1677167     23.64%     23.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    65639      0.93%     24.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1800558     25.38%     49.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   134493      1.90%     51.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   154360      2.18%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113883      1.61%     55.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   177448      2.50%     58.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   207601      2.93%     61.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2764309     38.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7095458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.421492                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.170129                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
