--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp05_DataPath.twx OExp05_DataPath.ncd -o
OExp05_DataPath.twr OExp05_DataPath.pcf -ucf ok.ucf

Design file:              OExp05_DataPath.ncd
Physical constraint file: OExp05_DataPath.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10171 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.632ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X48Y50.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.461ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (0.993 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y50.B6      net (fanout=1)        0.691   XLXN_174<24>
    SLICE_X49Y50.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X49Y50.C6      net (fanout=32)       0.105   Data_in<24>
    SLICE_X49Y50.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X51Y51.A3      net (fanout=14)       0.402   Disp_num<24>
    SLICE_X51Y51.A       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M6/MSEG/XLXI_5
    SLICE_X50Y50.A4      net (fanout=2)        0.336   U6/SM1/M6/MSEG/XLXN_119
    SLICE_X50Y50.A       Tilo                  0.043   Data_in<26>
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X48Y50.C5      net (fanout=1)        0.448   U6/XLXN_9<15>
    SLICE_X48Y50.CMUX    Tilo                  0.137   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X48Y50.B5      net (fanout=1)        0.159   U6/SEGMENT<15>
    SLICE_X48Y50.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (2.320ns logic, 2.141ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (0.993 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y50.B6      net (fanout=1)        0.597   XLXN_174<26>
    SLICE_X50Y50.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X50Y50.C6      net (fanout=32)       0.105   Data_in<26>
    SLICE_X50Y50.CMUX    Tilo                  0.239   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X51Y51.A5      net (fanout=14)       0.463   Disp_num<26>
    SLICE_X51Y51.A       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M6/MSEG/XLXI_5
    SLICE_X50Y50.A4      net (fanout=2)        0.336   U6/SM1/M6/MSEG/XLXN_119
    SLICE_X50Y50.A       Tilo                  0.043   Data_in<26>
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X48Y50.C5      net (fanout=1)        0.448   U6/XLXN_9<15>
    SLICE_X48Y50.CMUX    Tilo                  0.137   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X48Y50.B5      net (fanout=1)        0.159   U6/SEGMENT<15>
    SLICE_X48Y50.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (2.315ns logic, 2.108ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.320ns (0.993 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y50.B6      net (fanout=1)        0.597   XLXN_174<26>
    SLICE_X50Y50.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X50Y50.C6      net (fanout=32)       0.105   Data_in<26>
    SLICE_X50Y50.CMUX    Tilo                  0.239   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X49Y51.A6      net (fanout=14)       0.524   Disp_num<26>
    SLICE_X49Y51.A       Tilo                  0.043   Data_in<31>
                                                       U6/SM1/M6/MSEG/XLXI_6
    SLICE_X50Y50.A5      net (fanout=2)        0.265   U6/SM1/M6/MSEG/XLXN_26
    SLICE_X50Y50.A       Tilo                  0.043   Data_in<26>
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X48Y50.C5      net (fanout=1)        0.448   U6/XLXN_9<15>
    SLICE_X48Y50.CMUX    Tilo                  0.137   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X48Y50.B5      net (fanout=1)        0.159   U6/SEGMENT<15>
    SLICE_X48Y50.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (2.315ns logic, 2.098ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_14 (SLICE_X53Y51.B5), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.421ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y50.B6      net (fanout=1)        0.691   XLXN_174<24>
    SLICE_X49Y50.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X49Y50.C6      net (fanout=32)       0.105   Data_in<24>
    SLICE_X49Y50.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X53Y50.A3      net (fanout=14)       0.498   Disp_num<24>
    SLICE_X53Y50.A       Tilo                  0.043   U6/XLXN_9<37>
                                                       U6/SM1/M6/MSEG/XLXI_20
    SLICE_X54Y49.C6      net (fanout=2)        0.323   U6/SM1/M6/MSEG/XLXN_74
    SLICE_X54Y49.C       Tilo                  0.043   U1/DataPath/XLXN_1<27>
                                                       U6/SM1/M6/MSEG/XLXI_48
    SLICE_X53Y51.C5      net (fanout=1)        0.335   U6/XLXN_9<14>
    SLICE_X53Y51.CMUX    Tilo                  0.137   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o61
    SLICE_X53Y51.B5      net (fanout=1)        0.149   U6/SEGMENT<14>
    SLICE_X53Y51.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.421ns (2.320ns logic, 2.101ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y50.B6      net (fanout=1)        0.597   XLXN_174<26>
    SLICE_X50Y50.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X50Y50.C6      net (fanout=32)       0.105   Data_in<26>
    SLICE_X50Y50.CMUX    Tilo                  0.239   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X53Y50.A6      net (fanout=14)       0.474   Disp_num<26>
    SLICE_X53Y50.A       Tilo                  0.043   U6/XLXN_9<37>
                                                       U6/SM1/M6/MSEG/XLXI_20
    SLICE_X54Y49.C6      net (fanout=2)        0.323   U6/SM1/M6/MSEG/XLXN_74
    SLICE_X54Y49.C       Tilo                  0.043   U1/DataPath/XLXN_1<27>
                                                       U6/SM1/M6/MSEG/XLXI_48
    SLICE_X53Y51.C5      net (fanout=1)        0.335   U6/XLXN_9<14>
    SLICE_X53Y51.CMUX    Tilo                  0.137   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o61
    SLICE_X53Y51.B5      net (fanout=1)        0.149   U6/SEGMENT<14>
    SLICE_X53Y51.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (2.315ns logic, 1.983ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 5)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y50.B6      net (fanout=1)        0.691   XLXN_174<24>
    SLICE_X49Y50.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X49Y50.C6      net (fanout=32)       0.105   Data_in<24>
    SLICE_X49Y50.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X54Y49.C2      net (fanout=14)       0.679   Disp_num<24>
    SLICE_X54Y49.C       Tilo                  0.043   U1/DataPath/XLXN_1<27>
                                                       U6/SM1/M6/MSEG/XLXI_48
    SLICE_X53Y51.C5      net (fanout=1)        0.335   U6/XLXN_9<14>
    SLICE_X53Y51.CMUX    Tilo                  0.137   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o61
    SLICE_X53Y51.B5      net (fanout=1)        0.149   U6/SEGMENT<14>
    SLICE_X53Y51.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (2.277ns logic, 1.959ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X52Y52.B5), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y50.B6      net (fanout=1)        0.597   XLXN_174<26>
    SLICE_X50Y50.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X50Y50.C6      net (fanout=32)       0.105   Data_in<26>
    SLICE_X50Y50.CMUX    Tilo                  0.239   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X49Y51.A6      net (fanout=14)       0.524   Disp_num<26>
    SLICE_X49Y51.A       Tilo                  0.043   Data_in<31>
                                                       U6/SM1/M6/MSEG/XLXI_6
    SLICE_X51Y51.B6      net (fanout=2)        0.275   U6/SM1/M6/MSEG/XLXN_26
    SLICE_X51Y51.B       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M6/MSEG/XLXI_29
    SLICE_X52Y52.C4      net (fanout=1)        0.406   U6/SM1/M6/MSEG/XLXN_211
    SLICE_X52Y52.CMUX    Tilo                  0.141   U6/M2/buffer<12>
                                                       U6/XLXI_6/Mmux_o41
    SLICE_X52Y52.B5      net (fanout=1)        0.159   U6/SEGMENT<12>
    SLICE_X52Y52.CLK     Tas                   0.010   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (2.319ns logic, 2.066ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y50.B6      net (fanout=1)        0.691   XLXN_174<24>
    SLICE_X49Y50.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X49Y50.C6      net (fanout=32)       0.105   Data_in<24>
    SLICE_X49Y50.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X49Y51.A3      net (fanout=14)       0.377   Disp_num<24>
    SLICE_X49Y51.A       Tilo                  0.043   Data_in<31>
                                                       U6/SM1/M6/MSEG/XLXI_6
    SLICE_X51Y51.B6      net (fanout=2)        0.275   U6/SM1/M6/MSEG/XLXN_26
    SLICE_X51Y51.B       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M6/MSEG/XLXI_29
    SLICE_X52Y52.C4      net (fanout=1)        0.406   U6/SM1/M6/MSEG/XLXN_211
    SLICE_X52Y52.CMUX    Tilo                  0.141   U6/M2/buffer<12>
                                                       U6/XLXI_6/Mmux_o41
    SLICE_X52Y52.B5      net (fanout=1)        0.159   U6/SEGMENT<12>
    SLICE_X52Y52.CLK     Tas                   0.010   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (2.324ns logic, 2.013ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.991 - 1.313)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y50.B6      net (fanout=1)        0.691   XLXN_174<24>
    SLICE_X49Y50.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X49Y50.C6      net (fanout=32)       0.105   Data_in<24>
    SLICE_X49Y50.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X51Y51.A3      net (fanout=14)       0.402   Disp_num<24>
    SLICE_X51Y51.A       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M6/MSEG/XLXI_5
    SLICE_X51Y51.B5      net (fanout=2)        0.156   U6/SM1/M6/MSEG/XLXN_119
    SLICE_X51Y51.B       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M6/MSEG/XLXI_29
    SLICE_X52Y52.C4      net (fanout=1)        0.406   U6/SM1/M6/MSEG/XLXN_211
    SLICE_X52Y52.CMUX    Tilo                  0.141   U6/M2/buffer<12>
                                                       U6/XLXI_6/Mmux_o41
    SLICE_X52Y52.B5      net (fanout=1)        0.159   U6/SEGMENT<12>
    SLICE_X52Y52.CLK     Tas                   0.010   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (2.324ns logic, 1.919ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_13 (SLICE_X53Y48.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_14 (FF)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.747 - 0.484)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_14 to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y51.BQ      Tcko                  0.100   U6/M2/buffer<14>
                                                       U6/M2/buffer_14
    SLICE_X53Y48.B6      net (fanout=2)        0.209   U6/M2/buffer<14>
    SLICE_X53Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<13>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.068ns logic, 0.209ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X39Y45.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_32 (FF)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.754 - 0.491)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_32 to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y54.BQ      Tcko                  0.100   seg_sout_OBUF
                                                       U6/M2/buffer_32
    SLICE_X39Y45.B6      net (fanout=2)        0.222   U6/M2/buffer<32>
    SLICE_X39Y45.CLK     Tah         (-Th)     0.032   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.068ns logic, 0.222ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_48 (SLICE_X42Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_49 (FF)
  Destination:          U6/M2/buffer_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.682 - 0.543)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_49 to U6/M2/buffer_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y49.AQ      Tcko                  0.118   U6/M2/buffer<17>
                                                       U6/M2/buffer_49
    SLICE_X42Y51.B5      net (fanout=2)        0.176   U6/M2/buffer<49>
    SLICE_X42Y51.CLK     Tah         (-Th)     0.059   U6/M2/buffer<16>
                                                       U6/M2/buffer_48_rstpot
                                                       U6/M2/buffer_48
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.059ns logic, 0.176ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    5.575|    4.816|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10171 paths, 0 nets, and 2031 connections

Design statistics:
   Minimum period:   9.632ns{1}   (Maximum frequency: 103.821MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 02 21:00:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



