#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 23 10:28:12 2020
# Process ID: 2360
# Current directory: D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7084 D:\学习\高计体实验\RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU\cpu\cpu.xpr
# Log file: D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/vivado.log
# Journal file: D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 853.465 ; gain = 103.820
add_files {D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/CPSR.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUout.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/PC.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1_4bits.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_encode_module.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/Top.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/IM.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/SignExtend.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/control.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/headfile.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/NPC.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/RegFiles.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_scan_module.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/Top_tb.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/DataMemory.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_control_module.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_interface.v D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUop.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/CPSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPSR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v:3]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v:4]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:3]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:4]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:5]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:6]
WARNING: [VRFC 10-756] identifier WIDTH is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/RegFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_control_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_control_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_encode_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_encode_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/smg_scan_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_scan_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol MSR, assumed default net type wire [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/Top_tb.v:228]
WARNING: [VRFC 10-756] identifier IRQ is used before its declaration [D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/Top_tb.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 973.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c3df5874a24e4ec09f43ed9e0e405f6f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v" Line 1. Module MUX_4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v" Line 1. Module MUX_4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v" Line 1. Module MUX_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUop.v" Line 4. Module ALUop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/ALUout.v" Line 1. Module ALUout doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/CPSR.v" Line 1. Module CPSR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_4_1.v" Line 1. Module MUX_4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/学习/高计体实验/梁鹏201506021023/RTL/pipeline/MUX_2_1.v" Line 1. Module MUX_2_1(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.RegFiles
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.ALUop
Compiling module xil_defaultlib.ALUout
Compiling module xil_defaultlib.CPSR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MUX_2_1(WIDTH=4)
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.smg_control_module
Compiling module xil_defaultlib.smg_encode_module
Compiling module xil_defaultlib.smg_scan_module
Compiling module xil_defaultlib.smg_interface
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/Top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 23 10:30:41 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 973.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/学习/高计体实验/RiscV-Pipeline-BranchPrediction-DynamicScheduling-CPU/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_behav -key {Behavioral:sim_1:Functional:Top} -tclbatch {Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 973.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 973.574 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 10:31:42 2020...
