

================================================================
== Vivado HLS Report for 'jet_hw'
================================================================
* Date:           Wed Feb  2 16:58:24 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj0
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     3.644|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----+-----+-----+-----+----------+
        |                  |       |  Latency  |  Interval | Pipeline |
        |     Instance     | Module| min | max | min | max |   Type   |
        +------------------+-------+-----+-----+-----+-----+----------+
        |grp_ProjX_fu_276  |ProjX  |    3|    3|    1|    1| function |
        |grp_ProjX_fu_286  |ProjX  |    3|    3|    1|    1| function |
        |grp_ProjY_fu_312  |ProjY  |    3|    3|    1|    1| function |
        |grp_ProjY_fu_322  |ProjY  |    3|    3|    1|    1| function |
        +------------------+-------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      3|        -|        -|    -|
|Expression           |        -|      -|        0|      690|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        4|      4|      662|      630|    -|
|Memory               |        4|      -|        7|       14|    -|
|Multiplexer          |        -|      -|        -|      356|    -|
|Register             |        -|      -|      300|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        8|      7|      969|     1690|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+-------+-----+-----+-----+
    |     Instance     | Module| BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------+-------+---------+-------+-----+-----+-----+
    |grp_ProjX_fu_276  |ProjX  |        1|      1|  198|  181|    0|
    |grp_ProjX_fu_286  |ProjX  |        1|      1|  198|  181|    0|
    |grp_ProjY_fu_312  |ProjY  |        1|      1|  133|  134|    0|
    |grp_ProjY_fu_322  |ProjY  |        1|      1|  133|  134|    0|
    +------------------+-------+---------+-------+-----+-----+-----+
    |Total             |       |        4|      4|  662|  630|    0|
    +------------------+-------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |jet_hw_mac_muladd_17s_17s_32s_32_1_1_U11  |jet_hw_mac_muladd_17s_17s_32s_32_1_1  | i0 + i1 * i1 |
    |jet_hw_mul_mul_16s_16s_16_1_1_U12         |jet_hw_mul_mul_16s_16s_16_1_1         |    i0 * i1   |
    |jet_hw_mul_mul_17s_17s_32_1_1_U10         |jet_hw_mul_mul_17s_17s_32_1_1         |    i0 * i0   |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +---------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |atan_table4_U  |jet_hw_atan_table4  |        0|  7|  14|    0|   128|    7|     1|          896|
    |inv_table3_U   |jet_hw_inv_table3   |        4|  0|   0|    0|  4096|   16|     1|        65536|
    +---------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                    |        4|  7|  14|    0|  4224|   23|     2|        66432|
    +---------------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln68_fu_667_p2         |     +    |      0|  0|  11|          11|          11|
    |sub_ln68_1_fu_625_p2       |     -    |      0|  0|  11|          11|          10|
    |sub_ln68_2_fu_643_p2       |     -    |      0|  0|  10|           1|          10|
    |sub_ln68_fu_604_p2         |     -    |      0|  0|  10|          10|           9|
    |sub_ln701_10_fu_404_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_11_fu_410_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_12_fu_416_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_13_fu_421_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_14_fu_426_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_15_fu_432_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_16_fu_438_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_17_fu_443_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_18_fu_448_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_19_fu_454_p2     |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_1_fu_354_p2      |     -    |      0|  0|  17|           1|          17|
    |sub_ln701_2_fu_360_p2      |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_3_fu_366_p2      |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_4_fu_372_p2      |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_5_fu_377_p2      |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_6_fu_382_p2      |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_7_fu_388_p2      |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_8_fu_394_p2      |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_9_fu_399_p2      |     -    |      0|  0|  17|          17|          17|
    |sub_ln701_fu_348_p2        |     -    |      0|  0|  17|           1|          17|
    |x_V_1_fu_497_p2            |     -    |      0|  0|  16|           1|          16|
    |y_V_1_fu_508_p2            |     -    |      0|  0|  16|           1|          16|
    |and_ln262_fu_621_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln887_fu_685_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln237_fu_491_p2       |   icmp   |      0|  0|  20|          17|           1|
    |icmp_ln891_fu_551_p2       |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln895_1_fu_562_p2     |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln895_2_fu_568_p2     |   icmp   |      0|  0|  20|          17|           1|
    |icmp_ln895_3_fu_583_p2     |   icmp   |      0|  0|  20|          17|           1|
    |icmp_ln895_fu_519_p2       |   icmp   |      0|  0|  13|          16|          16|
    |or_ln237_fu_487_p2         |    or    |      0|  0|  17|          17|          17|
    |a_V_fu_513_p3              |  select  |      0|  0|  16|           1|          16|
    |met_phi_V                  |  select  |      0|  0|  11|           1|           1|
    |select_ln247_1_fu_533_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln247_fu_525_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln260_fu_610_p3     |  select  |      0|  0|   9|           1|           9|
    |select_ln262_fu_631_p3     |  select  |      0|  0|  10|           1|          10|
    |select_ln263_fu_653_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln264_fu_673_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln887_fu_690_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln891_fu_576_p3     |  select  |      0|  0|  16|           1|           1|
    |select_ln895_fu_660_p3     |  select  |      0|  0|  11|           1|          11|
    |x_V_3_fu_502_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln237_fu_680_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 690|         464|         601|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |grp_ProjX_fu_276_ap_start  |   9|          2|    1|          2|
    |grp_ProjX_fu_276_phi_V     |  33|          6|   11|         66|
    |grp_ProjX_fu_276_pt_V      |  33|          6|   16|         96|
    |grp_ProjX_fu_286_ap_start  |   9|          2|    1|          2|
    |grp_ProjX_fu_286_phi_V     |  33|          6|   11|         66|
    |grp_ProjX_fu_286_pt_V      |  33|          6|   16|         96|
    |grp_ProjY_fu_312_ap_start  |   9|          2|    1|          2|
    |grp_ProjY_fu_312_phi_V     |  33|          6|   11|         66|
    |grp_ProjY_fu_312_pt_V      |  33|          6|   16|         96|
    |grp_ProjY_fu_322_ap_start  |   9|          2|    1|          2|
    |grp_ProjY_fu_322_phi_V     |  33|          6|   11|         66|
    |grp_ProjY_fu_322_pt_V      |  33|          6|   16|         96|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 356|         67|  115|        667|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |atan_index_V_reg_851           |   7|   0|    7|          0|
    |atan_table4_load_reg_861       |   7|   0|    7|          0|
    |grp_ProjX_fu_276_ap_start_reg  |   1|   0|    1|          0|
    |grp_ProjX_fu_286_ap_start_reg  |   1|   0|    1|          0|
    |grp_ProjY_fu_312_ap_start_reg  |   1|   0|    1|          0|
    |grp_ProjY_fu_322_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln237_reg_810             |   1|   0|    1|          0|
    |icmp_ln891_reg_821             |   1|   0|    1|          0|
    |icmp_ln895_1_reg_831           |   1|   0|    1|          0|
    |icmp_ln895_2_reg_836           |   1|   0|    1|          0|
    |icmp_ln895_3_reg_846           |   1|   0|    1|          0|
    |mul_ln214_1_reg_805            |  32|   0|   32|          0|
    |select_ln247_reg_816           |  16|   0|   16|          0|
    |select_ln891_reg_841           |  16|   0|   16|          0|
    |sub_ln701_10_reg_745           |  17|   0|   17|          0|
    |sub_ln701_11_reg_750           |  17|   0|   17|          0|
    |sub_ln701_14_reg_755           |  17|   0|   17|          0|
    |sub_ln701_15_reg_760           |  17|   0|   17|          0|
    |sub_ln701_18_reg_765           |  17|   0|   17|          0|
    |sub_ln701_19_reg_772           |  17|   0|   17|          0|
    |sub_ln701_2_reg_725            |  17|   0|   17|          0|
    |sub_ln701_3_reg_730            |  17|   0|   17|          0|
    |sub_ln701_6_reg_735            |  17|   0|   17|          0|
    |sub_ln701_7_reg_740            |  17|   0|   17|          0|
    |tmp_1_reg_798                  |   1|   0|    1|          0|
    |tmp_reg_791                    |   1|   0|    1|          0|
    |x_V_reg_779                    |  16|   0|   16|          0|
    |y_V_reg_785                    |  16|   0|   16|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 300|   0|  300|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    jet_hw    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    jet_hw    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    jet_hw    | return value |
|ap_done           | out |    1| ap_ctrl_hs |    jet_hw    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    jet_hw    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    jet_hw    | return value |
|jet_pt_0_V        |  in |   16|   ap_none  |  jet_pt_0_V  |    pointer   |
|jet_pt_1_V        |  in |   16|   ap_none  |  jet_pt_1_V  |    pointer   |
|jet_pt_2_V        |  in |   16|   ap_none  |  jet_pt_2_V  |    pointer   |
|jet_pt_3_V        |  in |   16|   ap_none  |  jet_pt_3_V  |    pointer   |
|jet_pt_4_V        |  in |   16|   ap_none  |  jet_pt_4_V  |    pointer   |
|jet_pt_5_V        |  in |   16|   ap_none  |  jet_pt_5_V  |    pointer   |
|jet_pt_6_V        |  in |   16|   ap_none  |  jet_pt_6_V  |    pointer   |
|jet_pt_7_V        |  in |   16|   ap_none  |  jet_pt_7_V  |    pointer   |
|jet_pt_8_V        |  in |   16|   ap_none  |  jet_pt_8_V  |    pointer   |
|jet_pt_9_V        |  in |   16|   ap_none  |  jet_pt_9_V  |    pointer   |
|jet_phi_0_V       |  in |   11|   ap_none  |  jet_phi_0_V |    pointer   |
|jet_phi_1_V       |  in |   11|   ap_none  |  jet_phi_1_V |    pointer   |
|jet_phi_2_V       |  in |   11|   ap_none  |  jet_phi_2_V |    pointer   |
|jet_phi_3_V       |  in |   11|   ap_none  |  jet_phi_3_V |    pointer   |
|jet_phi_4_V       |  in |   11|   ap_none  |  jet_phi_4_V |    pointer   |
|jet_phi_5_V       |  in |   11|   ap_none  |  jet_phi_5_V |    pointer   |
|jet_phi_6_V       |  in |   11|   ap_none  |  jet_phi_6_V |    pointer   |
|jet_phi_7_V       |  in |   11|   ap_none  |  jet_phi_7_V |    pointer   |
|jet_phi_8_V       |  in |   11|   ap_none  |  jet_phi_8_V |    pointer   |
|jet_phi_9_V       |  in |   11|   ap_none  |  jet_phi_9_V |    pointer   |
|met_pt2_V         | out |   32|   ap_vld   |   met_pt2_V  |    pointer   |
|met_pt2_V_ap_vld  | out |    1|   ap_vld   |   met_pt2_V  |    pointer   |
|met_phi_V         | out |   11|   ap_vld   |   met_phi_V  |    pointer   |
|met_phi_V_ap_vld  | out |    1|   ap_vld   |   met_phi_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

