[{"name":"王振興","email":"jswang@just.edu.tw","latestUpdate":"2008-09-06 18:12:59","objective":"最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之VLSI設計，使用MSI與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI之設計與測試技巧，各種CALD軟體工具介紹。","schedule":"Week 1: Number systems &amp; codes\nWeek 2: Conversions between bases\nWeek 3: Fundamental theorems of Boolean algebra\nWeek 4: Logical element realization\nWeek 5: Manipulation of Boolean expressions\nWeek 6: Algorithms for optimization of combinational logic\nWeek 7: Variable-entered map &amp; tabulation method\nWeek 8: VLSI realizations of combinational logic\nWeek 9: Midterm Examination\nWeek10: Tree network &amp; negative gate realization\nWeek11: Multilevel logic using complex parts\nWeek12: Components of sequential logic\nWeek14: Flip-flop conversions &amp; charge sharing\nWeek15: Analysis of sequential logic\nWeek16: Synthesis of clock-mode sequential logic\nWeek17: Simplification by implication table\nWeek18: Final examination\nWeek19: Grading\n","scorePolicy":"Mid-term 40%\nFinal exam 40%\nHome work 20%","materials":"Computer aided ligical design with emphasis on VLSI\nFourth edition\nFrederick J Hill &amp; Gerald Peterson\nJohn Wiley &amp; Sons, Inc.","foreignLanguageTextbooks":false}]
