Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 18 15:41:48 2023
| Host         : LAPTOP-7D3G4MEJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.295        0.000                      0                   58        0.237        0.000                      0                   58       39.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        74.295        0.000                      0                   58        0.237        0.000                      0                   58       39.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       74.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.295ns  (required time - arrival time)
  Source:                 u/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u/FSM_onehot_choose_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.036ns (37.187%)  route 3.439ns (62.814%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 85.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.833     5.907    u/CLK
    SLICE_X2Y14          FDCE                                         r  u/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     6.385 r  u/count_reg[4]/Q
                         net (fo=10, routed)          1.090     7.475    u/count_reg[4]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.296     7.771 r  u/choose1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    u/choose1_carry__0_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.377 r  u/choose1_carry__0/O[3]
                         net (fo=3, routed)           0.678     9.055    u/choose1_carry__0_n_4
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.328     9.383 r  u/FSM_onehot_choose[3]_i_2/O
                         net (fo=1, routed)           1.028    10.411    u/FSM_onehot_choose[3]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.328    10.739 r  u/FSM_onehot_choose[3]_i_1/O
                         net (fo=4, routed)           0.642    11.382    u/FSM_onehot_choose[3]_i_1_n_0
    SLICE_X2Y15          FDPE                                         r  u/FSM_onehot_choose_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.653    85.418    u/CLK
    SLICE_X2Y15          FDPE                                         r  u/FSM_onehot_choose_reg[0]/C
                         clock pessimism              0.463    85.881    
                         clock uncertainty           -0.035    85.845    
    SLICE_X2Y15          FDPE (Setup_fdpe_C_CE)      -0.169    85.676    u/FSM_onehot_choose_reg[0]
  -------------------------------------------------------------------
                         required time                         85.676    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                 74.295    

Slack (MET) :             74.295ns  (required time - arrival time)
  Source:                 u/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u/FSM_onehot_choose_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.036ns (37.187%)  route 3.439ns (62.814%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 85.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.833     5.907    u/CLK
    SLICE_X2Y14          FDCE                                         r  u/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     6.385 r  u/count_reg[4]/Q
                         net (fo=10, routed)          1.090     7.475    u/count_reg[4]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.296     7.771 r  u/choose1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    u/choose1_carry__0_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.377 r  u/choose1_carry__0/O[3]
                         net (fo=3, routed)           0.678     9.055    u/choose1_carry__0_n_4
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.328     9.383 r  u/FSM_onehot_choose[3]_i_2/O
                         net (fo=1, routed)           1.028    10.411    u/FSM_onehot_choose[3]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.328    10.739 r  u/FSM_onehot_choose[3]_i_1/O
                         net (fo=4, routed)           0.642    11.382    u/FSM_onehot_choose[3]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.653    85.418    u/CLK
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[1]/C
                         clock pessimism              0.463    85.881    
                         clock uncertainty           -0.035    85.845    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    85.676    u/FSM_onehot_choose_reg[1]
  -------------------------------------------------------------------
                         required time                         85.676    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                 74.295    

Slack (MET) :             74.295ns  (required time - arrival time)
  Source:                 u/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u/FSM_onehot_choose_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.036ns (37.187%)  route 3.439ns (62.814%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 85.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.833     5.907    u/CLK
    SLICE_X2Y14          FDCE                                         r  u/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     6.385 r  u/count_reg[4]/Q
                         net (fo=10, routed)          1.090     7.475    u/count_reg[4]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.296     7.771 r  u/choose1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    u/choose1_carry__0_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.377 r  u/choose1_carry__0/O[3]
                         net (fo=3, routed)           0.678     9.055    u/choose1_carry__0_n_4
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.328     9.383 r  u/FSM_onehot_choose[3]_i_2/O
                         net (fo=1, routed)           1.028    10.411    u/FSM_onehot_choose[3]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.328    10.739 r  u/FSM_onehot_choose[3]_i_1/O
                         net (fo=4, routed)           0.642    11.382    u/FSM_onehot_choose[3]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.653    85.418    u/CLK
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[2]/C
                         clock pessimism              0.463    85.881    
                         clock uncertainty           -0.035    85.845    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    85.676    u/FSM_onehot_choose_reg[2]
  -------------------------------------------------------------------
                         required time                         85.676    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                 74.295    

Slack (MET) :             74.295ns  (required time - arrival time)
  Source:                 u/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u/FSM_onehot_choose_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.036ns (37.187%)  route 3.439ns (62.814%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 85.418 - 80.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.833     5.907    u/CLK
    SLICE_X2Y14          FDCE                                         r  u/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.478     6.385 r  u/count_reg[4]/Q
                         net (fo=10, routed)          1.090     7.475    u/count_reg[4]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.296     7.771 r  u/choose1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    u/choose1_carry__0_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.377 r  u/choose1_carry__0/O[3]
                         net (fo=3, routed)           0.678     9.055    u/choose1_carry__0_n_4
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.328     9.383 r  u/FSM_onehot_choose[3]_i_2/O
                         net (fo=1, routed)           1.028    10.411    u/FSM_onehot_choose[3]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.328    10.739 r  u/FSM_onehot_choose[3]_i_1/O
                         net (fo=4, routed)           0.642    11.382    u/FSM_onehot_choose[3]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.653    85.418    u/CLK
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[3]/C
                         clock pessimism              0.463    85.881    
                         clock uncertainty           -0.035    85.845    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    85.676    u/FSM_onehot_choose_reg[3]
  -------------------------------------------------------------------
                         required time                         85.676    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                 74.295    

Slack (MET) :             74.738ns  (required time - arrival time)
  Source:                 s/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 1.269ns (24.028%)  route 4.012ns (75.972%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 85.419 - 80.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.382 r  s/i_reg[2]/Q
                         net (fo=22, routed)          1.083     7.464    s/i[2]
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.295     7.759 r  s/g0_b0__1/O
                         net (fo=1, routed)           0.665     8.425    s/g0_b0__1_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.549 r  s/score[9]_i_8/O
                         net (fo=1, routed)           0.655     9.204    s/score[9]_i_8_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.328 r  s/score[9]_i_7/O
                         net (fo=2, routed)           0.478     9.806    u/flag_reg_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  u/score[9]_i_3/O
                         net (fo=10, routed)          1.131    11.061    s/flag_reg_1
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  s/score[1]_i_1/O
                         net (fo=1, routed)           0.000    11.185    s/score[1]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  s/score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.654    85.419    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[1]/C
                         clock pessimism              0.463    85.882    
                         clock uncertainty           -0.035    85.846    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.077    85.923    s/score_reg[1]
  -------------------------------------------------------------------
                         required time                         85.923    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                 74.738    

Slack (MET) :             74.745ns  (required time - arrival time)
  Source:                 s/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 1.269ns (24.042%)  route 4.009ns (75.958%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 85.419 - 80.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.382 r  s/i_reg[2]/Q
                         net (fo=22, routed)          1.083     7.464    s/i[2]
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.295     7.759 r  s/g0_b0__1/O
                         net (fo=1, routed)           0.665     8.425    s/g0_b0__1_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.549 r  s/score[9]_i_8/O
                         net (fo=1, routed)           0.655     9.204    s/score[9]_i_8_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.328 r  s/score[9]_i_7/O
                         net (fo=2, routed)           0.478     9.806    u/flag_reg_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  u/score[9]_i_3/O
                         net (fo=10, routed)          1.128    11.058    s/flag_reg_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124    11.182 r  s/score[4]_i_1/O
                         net (fo=1, routed)           0.000    11.182    s/score[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  s/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.654    85.419    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[4]/C
                         clock pessimism              0.463    85.882    
                         clock uncertainty           -0.035    85.846    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.081    85.927    s/score_reg[4]
  -------------------------------------------------------------------
                         required time                         85.927    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                 74.745    

Slack (MET) :             74.753ns  (required time - arrival time)
  Source:                 s/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.295ns (24.400%)  route 4.012ns (75.600%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 85.419 - 80.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.382 r  s/i_reg[2]/Q
                         net (fo=22, routed)          1.083     7.464    s/i[2]
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.295     7.759 r  s/g0_b0__1/O
                         net (fo=1, routed)           0.665     8.425    s/g0_b0__1_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.549 r  s/score[9]_i_8/O
                         net (fo=1, routed)           0.655     9.204    s/score[9]_i_8_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.328 r  s/score[9]_i_7/O
                         net (fo=2, routed)           0.478     9.806    u/flag_reg_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  u/score[9]_i_3/O
                         net (fo=10, routed)          1.131    11.061    s/flag_reg_1
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.150    11.211 r  s/score[2]_i_1/O
                         net (fo=1, routed)           0.000    11.211    s/score[2]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  s/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.654    85.419    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[2]/C
                         clock pessimism              0.463    85.882    
                         clock uncertainty           -0.035    85.846    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.118    85.964    s/score_reg[2]
  -------------------------------------------------------------------
                         required time                         85.964    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                 74.753    

Slack (MET) :             74.927ns  (required time - arrival time)
  Source:                 s/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.269ns (24.910%)  route 3.825ns (75.090%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 85.419 - 80.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.382 r  s/i_reg[2]/Q
                         net (fo=22, routed)          1.083     7.464    s/i[2]
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.295     7.759 r  s/g0_b0__1/O
                         net (fo=1, routed)           0.665     8.425    s/g0_b0__1_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.549 r  s/score[9]_i_8/O
                         net (fo=1, routed)           0.655     9.204    s/score[9]_i_8_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.328 r  s/score[9]_i_7/O
                         net (fo=2, routed)           0.478     9.806    u/flag_reg_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  u/score[9]_i_3/O
                         net (fo=10, routed)          0.944    10.874    s/flag_reg_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.124    10.998 r  s/score[3]_i_1/O
                         net (fo=1, routed)           0.000    10.998    s/score[3]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  s/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.654    85.419    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[3]/C
                         clock pessimism              0.463    85.882    
                         clock uncertainty           -0.035    85.846    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.079    85.925    s/score_reg[3]
  -------------------------------------------------------------------
                         required time                         85.925    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 74.927    

Slack (MET) :             75.108ns  (required time - arrival time)
  Source:                 s/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.244ns (25.591%)  route 3.617ns (74.409%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 85.416 - 80.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     6.422 r  s/i_reg[0]/Q
                         net (fo=20, routed)          1.192     7.614    s/i[0]
    SLICE_X5Y17          LUT5 (Prop_lut5_I0_O)        0.152     7.766 r  s/g0_b2__0/O
                         net (fo=1, routed)           0.658     8.424    s/g0_b2__0_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.326     8.750 r  s/score[9]_i_6/O
                         net (fo=4, routed)           0.688     9.439    s/data_in_reg[2]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.563 r  s/flag_i_2/O
                         net (fo=1, routed)           1.078    10.641    s/flag_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.765 r  s/flag_i_1/O
                         net (fo=1, routed)           0.000    10.765    s/flag_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.651    85.416    s/CLK
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/C
                         clock pessimism              0.463    85.879    
                         clock uncertainty           -0.035    85.843    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.029    85.872    s/flag_reg
  -------------------------------------------------------------------
                         required time                         85.872    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                 75.108    

Slack (MET) :             75.108ns  (required time - arrival time)
  Source:                 s/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (sys_clk_pin rise@80.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.269ns (25.828%)  route 3.644ns (74.172%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 85.417 - 80.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.382 r  s/i_reg[2]/Q
                         net (fo=22, routed)          1.083     7.464    s/i[2]
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.295     7.759 r  s/g0_b0__1/O
                         net (fo=1, routed)           0.665     8.425    s/g0_b0__1_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.549 r  s/score[9]_i_8/O
                         net (fo=1, routed)           0.655     9.204    s/score[9]_i_8_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.328 r  s/score[9]_i_7/O
                         net (fo=2, routed)           0.478     9.806    u/flag_reg_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     9.930 r  u/score[9]_i_3/O
                         net (fo=10, routed)          0.763    10.693    s/flag_reg_1
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.124    10.817 r  s/score[9]_i_2/O
                         net (fo=1, routed)           0.000    10.817    s/score[9]_i_2_n_0
    SLICE_X0Y16          FDCE                                         r  s/score_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     80.000    80.000 r  
    H16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    81.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    83.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.652    85.417    s/CLK
    SLICE_X0Y16          FDCE                                         r  s/score_reg[9]/C
                         clock pessimism              0.463    85.880    
                         clock uncertainty           -0.035    85.844    
    SLICE_X0Y16          FDCE (Setup_fdce_C_D)        0.081    85.925    s/score_reg[9]
  -------------------------------------------------------------------
                         required time                         85.925    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                 75.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    u/CLK
    SLICE_X2Y14          FDCE                                         r  u/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  u/count_reg[5]/Q
                         net (fo=7, routed)           0.149     2.020    u/count_reg[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.045     2.065 r  u/count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.065    u/p_0_in[5]
    SLICE_X2Y14          FDCE                                         r  u/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.890     2.232    u/CLK
    SLICE_X2Y14          FDCE                                         r  u/count_reg[5]/C
                         clock pessimism             -0.525     1.707    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.121     1.828    u/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u/FSM_onehot_choose_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u/FSM_onehot_choose_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.605%)  route 0.136ns (45.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    u/CLK
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  u/FSM_onehot_choose_reg[3]/Q
                         net (fo=6, routed)           0.136     2.007    u/Q[2]
    SLICE_X2Y15          FDPE                                         r  u/FSM_onehot_choose_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.889     2.231    u/CLK
    SLICE_X2Y15          FDPE                                         r  u/FSM_onehot_choose_reg[0]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X2Y15          FDPE (Hold_fdpe_C_D)         0.059     1.766    u/FSM_onehot_choose_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 s/score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  s/score_reg[3]/Q
                         net (fo=9, routed)           0.172     2.044    s/Q[3]
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.089 r  s/score[3]_i_1/O
                         net (fo=1, routed)           0.000     2.089    s/score[3]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  s/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.890     2.232    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[3]/C
                         clock pessimism             -0.525     1.707    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.121     1.828    s/score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 s/score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.189ns (46.317%)  route 0.219ns (53.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X1Y15          FDCE                                         r  s/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  s/score_reg[0]/Q
                         net (fo=12, routed)          0.219     2.067    s/Q[0]
    SLICE_X0Y14          LUT5 (Prop_lut5_I2_O)        0.048     2.115 r  s/score[2]_i_1/O
                         net (fo=1, routed)           0.000     2.115    s/score[2]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  s/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.890     2.232    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[2]/C
                         clock pessimism             -0.510     1.722    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.131     1.853    s/score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 s/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.619     1.705    s/CLK
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.846 r  s/flag_reg/Q
                         net (fo=3, routed)           0.170     2.017    s/led_1_OBUF[1]
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.062 r  s/flag_i_1/O
                         net (fo=1, routed)           0.000     2.062    s/flag_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.887     2.229    s/CLK
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/C
                         clock pessimism             -0.524     1.705    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091     1.796    s/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 s/score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.919%)  route 0.219ns (54.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X1Y15          FDCE                                         r  s/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  s/score_reg[0]/Q
                         net (fo=12, routed)          0.219     2.067    s/Q[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.045     2.112 r  s/score[1]_i_1/O
                         net (fo=1, routed)           0.000     2.112    s/score[1]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  s/score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.890     2.232    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[1]/C
                         clock pessimism             -0.510     1.722    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.120     1.842    s/score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 s/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.620     1.706    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.870 r  s/i_reg[0]/Q
                         net (fo=20, routed)          0.199     2.069    s/i[0]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.043     2.112 r  s/i[2]_i_1/O
                         net (fo=1, routed)           0.000     2.112    s/p_1_in[2]
    SLICE_X2Y16          FDCE                                         r  s/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.888     2.230    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[2]/C
                         clock pessimism             -0.524     1.706    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     1.837    s/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 s/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.620     1.706    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.870 r  s/i_reg[0]/Q
                         net (fo=20, routed)          0.199     2.069    s/i[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.043     2.112 r  s/i[3]_i_1/O
                         net (fo=1, routed)           0.000     2.112    s/p_1_in[3]
    SLICE_X2Y16          FDCE                                         r  s/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.888     2.230    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[3]/C
                         clock pessimism             -0.524     1.706    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.131     1.837    s/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            u/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    u/CLK
    SLICE_X2Y14          FDCE                                         r  u/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  u/count_reg[0]/Q
                         net (fo=13, routed)          0.209     2.080    u/count_reg[0]
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.043     2.123 r  u/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.123    u/p_0_in[1]
    SLICE_X2Y14          FDCE                                         r  u/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.890     2.232    u/CLK
    SLICE_X2Y14          FDCE                                         r  u/count_reg[1]/C
                         clock pessimism             -0.525     1.707    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.131     1.838    u/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 s/score_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            s/score_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.620     1.706    s/CLK
    SLICE_X1Y16          FDCE                                         r  s/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.847 r  s/score_reg[6]/Q
                         net (fo=10, routed)          0.192     2.040    s/Q[6]
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.045     2.085 r  s/score[7]_i_1/O
                         net (fo=1, routed)           0.000     2.085    s/score[7]_i_1_n_0
    SLICE_X1Y16          FDCE                                         r  s/score_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.888     2.230    s/CLK
    SLICE_X1Y16          FDCE                                         r  s/score_reg[7]/C
                         clock pessimism             -0.524     1.706    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.092     1.798    s/score_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X1Y17     s/a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X1Y17     s/a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X1Y17     s/a_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X1Y17     s/a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         80.000      79.000     SLICE_X1Y17     s/a_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X3Y17     s/flag_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X2Y16     s/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X2Y16     s/i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X2Y16     s/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.000      39.500     SLICE_X1Y17     s/a_reg[8]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.453ns  (logic 4.155ns (33.364%)  route 8.298ns (66.636%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.829     5.903    s/CLK
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     6.359 f  s/flag_reg/Q
                         net (fo=3, routed)           6.447    12.806    s/led_1_OBUF[1]
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.124    12.930 r  s/led_1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.851    14.781    led_1_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.575    18.356 r  led_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.356    led_1[0]
    N15                                                               r  led_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.678ns  (logic 4.051ns (34.693%)  route 7.626ns (65.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.829     5.903    s/CLK
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     6.359 r  s/flag_reg/Q
                         net (fo=3, routed)           7.626    13.985    led_1_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    17.580 r  led_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.580    led_1[1]
    L14                                                               r  led_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            fail
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 4.022ns (50.234%)  route 3.985ns (49.766%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X0Y16          FDCE                                         r  s/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.518     6.422 f  s/score_reg[8]/Q
                         net (fo=7, routed)           1.471     7.893    s/Q[8]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.153     8.046 r  s/i__carry_i_1/O
                         net (fo=1, routed)           0.000     8.046    s/i__carry_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.320     8.366 r  s/score1_inferred__3/i__carry/CO[2]
                         net (fo=5, routed)           0.422     8.788    s/score116_in
    SLICE_X1Y17          LUT4 (Prop_lut4_I3_O)        0.310     9.098 r  s/fail_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.092    11.189    fail_OBUF
    U7                   OBUF (Prop_obuf_I_O)         2.721    13.911 r  fail_OBUF_inst/O
                         net (fo=0)                   0.000    13.911    fail
    U7                                                                r  fail (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.142ns  (logic 3.233ns (62.877%)  route 1.909ns (37.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X0Y16          FDCE                                         r  s/score_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.518     6.422 r  s/score_reg[9]/Q
                         net (fo=7, routed)           1.909     8.330    score_OBUF[9]
    V8                   OBUF (Prop_obuf_I_O)         2.715    11.045 r  score_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.045    score[9]
    V8                                                                r  score[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 3.330ns (66.037%)  route 1.713ns (33.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.833     5.907    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.478     6.385 r  s/score_reg[2]/Q
                         net (fo=10, routed)          1.713     8.097    score_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         2.852    10.949 r  score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.949    score[2]
    Y11                                                               r  score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.989ns  (logic 3.233ns (64.804%)  route 1.756ns (35.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X0Y16          FDCE                                         r  s/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.518     6.422 r  s/score_reg[8]/Q
                         net (fo=7, routed)           1.756     8.178    score_OBUF[8]
    W8                   OBUF (Prop_obuf_I_O)         2.715    10.893 r  score_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.893    score[8]
    W8                                                                r  score[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.986ns  (logic 3.062ns (61.408%)  route 1.924ns (38.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.831     5.905    s/CLK
    SLICE_X1Y15          FDCE                                         r  s/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     6.361 r  s/score_reg[0]/Q
                         net (fo=12, routed)          1.924     8.285    score_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         2.606    10.890 r  score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.890    score[0]
    U5                                                                r  score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.985ns  (logic 3.120ns (62.582%)  route 1.865ns (37.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.830     5.904    s/CLK
    SLICE_X1Y16          FDCE                                         r  s/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     6.360 r  s/score_reg[6]/Q
                         net (fo=10, routed)          1.865     8.225    score_OBUF[6]
    W9                   OBUF (Prop_obuf_I_O)         2.664    10.889 r  score_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.889    score[6]
    W9                                                                r  score[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.910ns  (logic 3.196ns (65.079%)  route 1.715ns (34.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.833     5.907    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     6.425 r  s/score_reg[3]/Q
                         net (fo=9, routed)           1.715     8.139    score_OBUF[3]
    W11                  OBUF (Prop_obuf_I_O)         2.678    10.817 r  score_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.817    score[3]
    W11                                                               r  score[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.894ns  (logic 3.185ns (65.068%)  route 1.710ns (34.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.833     5.907    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     6.425 r  s/score_reg[4]/Q
                         net (fo=9, routed)           1.710     8.134    score_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         2.667    10.801 r  score_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.801    score[4]
    U8                                                                r  score[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/score_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.347ns (78.880%)  route 0.361ns (21.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  s/score_reg[4]/Q
                         net (fo=9, routed)           0.361     2.232    score_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.183     3.415 r  score_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.415    score[4]
    U8                                                                r  score[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.344ns (78.044%)  route 0.378ns (21.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  s/score_reg[1]/Q
                         net (fo=11, routed)          0.378     2.249    score_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.180     3.429 r  score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.429    score[1]
    T5                                                                r  score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.339ns (77.535%)  route 0.388ns (22.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.620     1.706    s/CLK
    SLICE_X1Y16          FDCE                                         r  s/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.847 r  s/score_reg[7]/Q
                         net (fo=9, routed)           0.388     2.235    score_OBUF[7]
    W10                  OBUF (Prop_obuf_I_O)         1.198     3.433 r  score_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.433    score[7]
    W10                                                               r  score[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.345ns (77.882%)  route 0.382ns (22.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X1Y15          FDCE                                         r  s/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  s/score_reg[5]/Q
                         net (fo=7, routed)           0.382     2.230    score_OBUF[5]
    U9                   OBUF (Prop_obuf_I_O)         1.204     3.434 r  score_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.434    score[5]
    U9                                                                r  score[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.264ns (73.140%)  route 0.464ns (26.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X1Y15          FDCE                                         r  s/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  s/score_reg[0]/Q
                         net (fo=12, routed)          0.464     2.312    score_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.123     3.435 r  score_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.435    score[0]
    U5                                                                r  score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.358ns (78.055%)  route 0.382ns (21.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  s/score_reg[3]/Q
                         net (fo=9, routed)           0.382     2.253    score_OBUF[3]
    W11                  OBUF (Prop_obuf_I_O)         1.194     3.447 r  score_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.447    score[3]
    W11                                                               r  score[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.321ns (74.832%)  route 0.444ns (25.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.620     1.706    s/CLK
    SLICE_X1Y16          FDCE                                         r  s/score_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.847 r  s/score_reg[6]/Q
                         net (fo=10, routed)          0.444     2.291    score_OBUF[6]
    W9                   OBUF (Prop_obuf_I_O)         1.180     3.472 r  score_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.472    score[6]
    W9                                                                r  score[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.398ns (79.137%)  route 0.369ns (20.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.621     1.707    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.148     1.855 r  s/score_reg[2]/Q
                         net (fo=10, routed)          0.369     2.224    score_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         1.250     3.474 r  score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.474    score[2]
    Y11                                                               r  score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.395ns (77.678%)  route 0.401ns (22.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.620     1.706    s/CLK
    SLICE_X0Y16          FDCE                                         r  s/score_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.164     1.870 r  s/score_reg[8]/Q
                         net (fo=7, routed)           0.401     2.271    score_OBUF[8]
    W8                   OBUF (Prop_obuf_I_O)         1.231     3.502 r  score_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.502    score[8]
    W8                                                                r  score[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/score_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            score[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.395ns (75.212%)  route 0.460ns (24.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.620     1.706    s/CLK
    SLICE_X0Y16          FDCE                                         r  s/score_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.164     1.870 r  s/score_reg[9]/Q
                         net (fo=7, routed)           0.460     2.330    score_OBUF[9]
    V8                   OBUF (Prop_obuf_I_O)         1.231     3.561 r  score_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.561    score[9]
    V8                                                                r  score[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/a_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.156ns (36.356%)  route 2.024ns (63.644%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.545     2.577    s/rst_IBUF
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  s/a[8]_i_1/O
                         net (fo=5, routed)           0.479     3.180    s/a
    SLICE_X1Y17          FDRE                                         r  s/a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.651     5.416    s/CLK
    SLICE_X1Y17          FDRE                                         r  s/a_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/a_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.156ns (36.356%)  route 2.024ns (63.644%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.545     2.577    s/rst_IBUF
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  s/a[8]_i_1/O
                         net (fo=5, routed)           0.479     3.180    s/a
    SLICE_X1Y17          FDRE                                         r  s/a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.651     5.416    s/CLK
    SLICE_X1Y17          FDRE                                         r  s/a_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/a_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.156ns (36.356%)  route 2.024ns (63.644%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.545     2.577    s/rst_IBUF
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  s/a[8]_i_1/O
                         net (fo=5, routed)           0.479     3.180    s/a
    SLICE_X1Y17          FDRE                                         r  s/a_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.651     5.416    s/CLK
    SLICE_X1Y17          FDRE                                         r  s/a_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/a_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.156ns (36.356%)  route 2.024ns (63.644%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.545     2.577    s/rst_IBUF
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  s/a[8]_i_1/O
                         net (fo=5, routed)           0.479     3.180    s/a
    SLICE_X1Y17          FDRE                                         r  s/a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.651     5.416    s/CLK
    SLICE_X1Y17          FDRE                                         r  s/a_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/a_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.156ns (36.356%)  route 2.024ns (63.644%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.545     2.577    s/rst_IBUF
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.701 r  s/a[8]_i_1/O
                         net (fo=5, routed)           0.479     3.180    s/a
    SLICE_X1Y17          FDRE                                         r  s/a_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.651     5.416    s/CLK
    SLICE_X1Y17          FDRE                                         r  s/a_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.280ns (40.302%)  route 1.896ns (59.698%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.090     2.122    u/AR[0]
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.124     2.246 r  u/flag_i_3/O
                         net (fo=1, routed)           0.806     3.052    s/flag_reg_2
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.124     3.176 r  s/flag_i_1/O
                         net (fo=1, routed)           0.000     3.176    s/flag_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.651     5.416    s/CLK
    SLICE_X3Y17          FDCE                                         r  s/flag_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/score_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.963ns  (logic 1.032ns (34.832%)  route 1.931ns (65.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.931     2.963    s/rst_IBUF
    SLICE_X0Y14          FDCE                                         f  s/score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.654     5.419    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/score_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.963ns  (logic 1.032ns (34.832%)  route 1.931ns (65.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.931     2.963    s/rst_IBUF
    SLICE_X0Y14          FDCE                                         f  s/score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.654     5.419    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/score_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.963ns  (logic 1.032ns (34.832%)  route 1.931ns (65.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.931     2.963    s/rst_IBUF
    SLICE_X0Y14          FDCE                                         f  s/score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.654     5.419    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/score_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.963ns  (logic 1.032ns (34.832%)  route 1.931ns (65.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 f  rst_IBUF_inst/O
                         net (fo=31, routed)          1.931     2.963    s/rst_IBUF
    SLICE_X0Y14          FDCE                                         f  s/score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.654     5.419    s/CLK
    SLICE_X0Y14          FDCE                                         r  s/score_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/i_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.260ns (33.870%)  route 0.508ns (66.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.508     0.769    s/rst_IBUF
    SLICE_X3Y15          FDCE                                         f  s/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.889     2.231    s/CLK
    SLICE_X3Y15          FDCE                                         r  s/i_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u/FSM_onehot_choose_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.260ns (33.870%)  route 0.508ns (66.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.508     0.769    u/AR[0]
    SLICE_X2Y15          FDPE                                         f  u/FSM_onehot_choose_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.889     2.231    u/CLK
    SLICE_X2Y15          FDPE                                         r  u/FSM_onehot_choose_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u/FSM_onehot_choose_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.260ns (33.870%)  route 0.508ns (66.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.508     0.769    u/AR[0]
    SLICE_X2Y15          FDCE                                         f  u/FSM_onehot_choose_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.889     2.231    u/CLK
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u/FSM_onehot_choose_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.260ns (33.870%)  route 0.508ns (66.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.508     0.769    u/AR[0]
    SLICE_X2Y15          FDCE                                         f  u/FSM_onehot_choose_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.889     2.231    u/CLK
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u/FSM_onehot_choose_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.260ns (33.870%)  route 0.508ns (66.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.508     0.769    u/AR[0]
    SLICE_X2Y15          FDCE                                         f  u/FSM_onehot_choose_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.889     2.231    u/CLK
    SLICE_X2Y15          FDCE                                         r  u/FSM_onehot_choose_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/i_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.260ns (32.606%)  route 0.538ns (67.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.538     0.798    s/rst_IBUF
    SLICE_X2Y16          FDCE                                         f  s/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.888     2.230    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/i_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.260ns (32.606%)  route 0.538ns (67.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.538     0.798    s/rst_IBUF
    SLICE_X2Y16          FDCE                                         f  s/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.888     2.230    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/i_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.260ns (32.606%)  route 0.538ns (67.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.538     0.798    s/rst_IBUF
    SLICE_X2Y16          FDCE                                         f  s/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.888     2.230    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s/i_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.260ns (32.606%)  route 0.538ns (67.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.538     0.798    s/rst_IBUF
    SLICE_X2Y16          FDCE                                         f  s/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.888     2.230    s/CLK
    SLICE_X2Y16          FDCE                                         r  s/i_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u/data_in_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.260ns (32.606%)  route 0.538ns (67.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  rst_IBUF_inst/O
                         net (fo=31, routed)          0.538     0.798    u/AR[0]
    SLICE_X3Y16          FDCE                                         f  u/data_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.888     2.230    u/CLK
    SLICE_X3Y16          FDCE                                         r  u/data_in_reg[0]/C





