asmlinkage void __weak plat_irq_dispatch(void)\r\n{\r\nunsigned int irq, hwirq;\r\nhwirq = readl(evic_base + REG_INTSTAT) & 0xFF;\r\nirq = irq_linear_revmap(evic_irq_domain, hwirq);\r\ndo_IRQ(irq);\r\n}\r\nstatic struct evic_chip_data *irqd_to_priv(struct irq_data *data)\r\n{\r\nreturn (struct evic_chip_data *)data->domain->host_data;\r\n}\r\nstatic int pic32_set_ext_polarity(int bit, u32 type)\r\n{\r\nswitch (type) {\r\ncase IRQ_TYPE_EDGE_RISING:\r\nwritel(BIT(bit), evic_base + PIC32_SET(REG_INTCON));\r\nbreak;\r\ncase IRQ_TYPE_EDGE_FALLING:\r\nwritel(BIT(bit), evic_base + PIC32_CLR(REG_INTCON));\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int pic32_set_type_edge(struct irq_data *data,\r\nunsigned int flow_type)\r\n{\r\nstruct evic_chip_data *priv = irqd_to_priv(data);\r\nint ret;\r\nint i;\r\nif (!(flow_type & IRQ_TYPE_EDGE_BOTH))\r\nreturn -EBADR;\r\nfor (i = 0; i < ARRAY_SIZE(priv->ext_irqs); i++) {\r\nif (priv->ext_irqs[i] == data->hwirq) {\r\nret = pic32_set_ext_polarity(i, flow_type);\r\nif (ret)\r\nreturn ret;\r\n}\r\n}\r\nirqd_set_trigger_type(data, flow_type);\r\nreturn IRQ_SET_MASK_OK;\r\n}\r\nstatic void pic32_bind_evic_interrupt(int irq, int set)\r\n{\r\nwritel(set, evic_base + REG_OFF_OFFSET + irq * 4);\r\n}\r\nstatic void pic32_set_irq_priority(int irq, int priority)\r\n{\r\nu32 reg, shift;\r\nreg = irq / 4;\r\nshift = (irq % 4) * 8;\r\nwritel(PRIORITY_MASK << shift,\r\nevic_base + PIC32_CLR(REG_IPC_OFFSET + reg * 0x10));\r\nwritel(priority << shift,\r\nevic_base + PIC32_SET(REG_IPC_OFFSET + reg * 0x10));\r\n}\r\nstatic int pic32_irq_domain_map(struct irq_domain *d, unsigned int virq,\r\nirq_hw_number_t hw)\r\n{\r\nstruct evic_chip_data *priv = d->host_data;\r\nstruct irq_data *data;\r\nint ret;\r\nu32 iecclr, ifsclr;\r\nu32 reg, mask;\r\nret = irq_map_generic_chip(d, virq, hw);\r\nif (ret)\r\nreturn ret;\r\nif (priv->irq_types[hw] & IRQ_TYPE_SENSE_MASK) {\r\ndata = irq_domain_get_irq_data(d, virq);\r\nirqd_set_trigger_type(data, priv->irq_types[hw]);\r\nirq_setup_alt_chip(data, priv->irq_types[hw]);\r\n}\r\nIRQ_REG_MASK(hw, reg, mask);\r\niecclr = PIC32_CLR(REG_IEC_OFFSET + reg * 0x10);\r\nifsclr = PIC32_CLR(REG_IFS_OFFSET + reg * 0x10);\r\nwritel(mask, evic_base + iecclr);\r\nwritel(mask, evic_base + ifsclr);\r\npic32_set_irq_priority(hw, PIC32_INT_PRI(2, 0));\r\nreturn ret;\r\n}\r\nint pic32_irq_domain_xlate(struct irq_domain *d, struct device_node *ctrlr,\r\nconst u32 *intspec, unsigned int intsize,\r\nirq_hw_number_t *out_hwirq, unsigned int *out_type)\r\n{\r\nstruct evic_chip_data *priv = d->host_data;\r\nif (WARN_ON(intsize < 2))\r\nreturn -EINVAL;\r\nif (WARN_ON(intspec[0] >= NR_IRQS))\r\nreturn -EINVAL;\r\n*out_hwirq = intspec[0];\r\n*out_type = intspec[1] & IRQ_TYPE_SENSE_MASK;\r\npriv->irq_types[intspec[0]] = intspec[1] & IRQ_TYPE_SENSE_MASK;\r\nreturn 0;\r\n}\r\nstatic void __init pic32_ext_irq_of_init(struct irq_domain *domain)\r\n{\r\nstruct device_node *node = irq_domain_get_of_node(domain);\r\nstruct evic_chip_data *priv = domain->host_data;\r\nstruct property *prop;\r\nconst __le32 *p;\r\nu32 hwirq;\r\nint i = 0;\r\nconst char *pname = "microchip,external-irqs";\r\nof_property_for_each_u32(node, pname, prop, p, hwirq) {\r\nif (i >= ARRAY_SIZE(priv->ext_irqs)) {\r\npr_warn("More than %d external irq, skip rest\n",\r\nARRAY_SIZE(priv->ext_irqs));\r\nbreak;\r\n}\r\npriv->ext_irqs[i] = hwirq;\r\ni++;\r\n}\r\n}\r\nstatic int __init pic32_of_init(struct device_node *node,\r\nstruct device_node *parent)\r\n{\r\nstruct irq_chip_generic *gc;\r\nstruct evic_chip_data *priv;\r\nunsigned int clr = IRQ_NOREQUEST | IRQ_NOPROBE | IRQ_NOAUTOEN;\r\nint nchips, ret;\r\nint i;\r\nnchips = DIV_ROUND_UP(NR_IRQS, 32);\r\nevic_base = of_iomap(node, 0);\r\nif (!evic_base)\r\nreturn -ENOMEM;\r\npriv = kcalloc(nchips, sizeof(*priv), GFP_KERNEL);\r\nif (!priv) {\r\nret = -ENOMEM;\r\ngoto err_iounmap;\r\n}\r\nevic_irq_domain = irq_domain_add_linear(node, nchips * 32,\r\n&pic32_irq_domain_ops,\r\npriv);\r\nif (!evic_irq_domain) {\r\nret = -ENOMEM;\r\ngoto err_free_priv;\r\n}\r\nret = irq_alloc_domain_generic_chips(evic_irq_domain, 32, 2,\r\n"evic-level", handle_level_irq,\r\nclr, 0, 0);\r\nif (ret)\r\ngoto err_domain_remove;\r\nboard_bind_eic_interrupt = &pic32_bind_evic_interrupt;\r\nfor (i = 0; i < nchips; i++) {\r\nu32 ifsclr = PIC32_CLR(REG_IFS_OFFSET + (i * 0x10));\r\nu32 iec = REG_IEC_OFFSET + (i * 0x10);\r\ngc = irq_get_domain_generic_chip(evic_irq_domain, i * 32);\r\ngc->reg_base = evic_base;\r\ngc->unused = 0;\r\ngc->chip_types[0].type = IRQ_TYPE_LEVEL_MASK;\r\ngc->chip_types[0].handler = handle_fasteoi_irq;\r\ngc->chip_types[0].regs.ack = ifsclr;\r\ngc->chip_types[0].regs.mask = iec;\r\ngc->chip_types[0].chip.name = "evic-level";\r\ngc->chip_types[0].chip.irq_eoi = irq_gc_ack_set_bit;\r\ngc->chip_types[0].chip.irq_mask = irq_gc_mask_clr_bit;\r\ngc->chip_types[0].chip.irq_unmask = irq_gc_mask_set_bit;\r\ngc->chip_types[0].chip.flags = IRQCHIP_SKIP_SET_WAKE;\r\ngc->chip_types[1].type = IRQ_TYPE_EDGE_BOTH;\r\ngc->chip_types[1].handler = handle_edge_irq;\r\ngc->chip_types[1].regs.ack = ifsclr;\r\ngc->chip_types[1].regs.mask = iec;\r\ngc->chip_types[1].chip.name = "evic-edge";\r\ngc->chip_types[1].chip.irq_ack = irq_gc_ack_set_bit;\r\ngc->chip_types[1].chip.irq_mask = irq_gc_mask_clr_bit;\r\ngc->chip_types[1].chip.irq_unmask = irq_gc_mask_set_bit;\r\ngc->chip_types[1].chip.irq_set_type = pic32_set_type_edge;\r\ngc->chip_types[1].chip.flags = IRQCHIP_SKIP_SET_WAKE;\r\ngc->private = &priv[i];\r\n}\r\nirq_set_default_host(evic_irq_domain);\r\npic32_ext_irq_of_init(evic_irq_domain);\r\nreturn 0;\r\nerr_domain_remove:\r\nirq_domain_remove(evic_irq_domain);\r\nerr_free_priv:\r\nkfree(priv);\r\nerr_iounmap:\r\niounmap(evic_base);\r\nreturn ret;\r\n}
