Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Thu Aug 23 13:01:05 2018
| Host         : bozhao-Lenovo-V480 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file Counter_control_sets_placed.rpt
| Design       : Counter
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            4 |
|     14 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |              32 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                           | read_IBUF        |                1 |              2 |
|  clk_IBUF_BUFG | get_store_rise_edge/buff_signal0          |                  |                2 |              8 |
|  clk_IBUF_BUFG | get_count_rise_edge/buff_signal0          |                  |                1 |              8 |
|  clk_IBUF_BUFG | get_count_rise_edge/E[0]                  |                  |                1 |              8 |
|  clk_IBUF_BUFG | get_count_rise_edge/stat_stored_reg[0][0] |                  |                1 |              8 |
|  clk_IBUF_BUFG |                                           |                  |                3 |             14 |
+----------------+-------------------------------------------+------------------+------------------+----------------+


