
ST7735_TFT_DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b9c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a970  08004d24  08004d24  00014d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f694  0800f694  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  0800f694  0800f694  0001f694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f69c  0800f69c  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f69c  0800f69c  0001f69c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f6a0  0800f6a0  0001f6a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  0800f6a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000030  0800f6d4  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  0800f6d4  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f491  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000213f  00000000  00000000  0002f4f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd8  00000000  00000000  00031630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00026576  00000000  00000000  00032308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000de77  00000000  00000000  0005887e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000eb79d  00000000  00000000  000666f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00151e92  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000bf8  00000000  00000000  00151ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003410  00000000  00000000  00152ae0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004d0c 	.word	0x08004d0c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08004d0c 	.word	0x08004d0c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <demoTFT>:
  */


/* USER CODE END 0 */
void  demoTFT ( void )
{
 80004c0:	b5b0      	push	{r4, r5, r7, lr}
 80004c2:	b088      	sub	sp, #32
 80004c4:	af04      	add	r7, sp, #16
	ST7735_SetRotation (r);
 80004c6:	4ba3      	ldr	r3, [pc, #652]	; (8000754 <demoTFT+0x294>)
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	4618      	mov	r0, r3
 80004cc:	f001 f9e8 	bl	80018a0 <ST7735_SetRotation>
//	 {
//	   ST7735_DrawPixel ( 0 , y, ST7735_WHITE);
//	   ST7735_DrawPixel (ST7735_GetWidth () -  1 , y, ST7735_WHITE);
//	 }
//
	 ST7735_DrawLine ( 0 , 0 , ST7735_GetWidth (), ST7735_GetHeight (), ST7735_WHITE);
 80004d0:	f001 fa9e 	bl	8001a10 <ST7735_GetWidth>
 80004d4:	4603      	mov	r3, r0
 80004d6:	461c      	mov	r4, r3
 80004d8:	f001 fa8e 	bl	80019f8 <ST7735_GetHeight>
 80004dc:	4603      	mov	r3, r0
 80004de:	461a      	mov	r2, r3
 80004e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004e4:	9300      	str	r3, [sp, #0]
 80004e6:	4613      	mov	r3, r2
 80004e8:	4622      	mov	r2, r4
 80004ea:	2100      	movs	r1, #0
 80004ec:	2000      	movs	r0, #0
 80004ee:	f001 f8a4 	bl	800163a <ST7735_DrawLine>
	 ST7735_DrawLine (ST7735_GetWidth (), 0 , 0 , ST7735_GetHeight (), ST7735_WHITE);
 80004f2:	f001 fa8d 	bl	8001a10 <ST7735_GetWidth>
 80004f6:	4603      	mov	r3, r0
 80004f8:	461c      	mov	r4, r3
 80004fa:	f001 fa7d 	bl	80019f8 <ST7735_GetHeight>
 80004fe:	4603      	mov	r3, r0
 8000500:	461a      	mov	r2, r3
 8000502:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000506:	9300      	str	r3, [sp, #0]
 8000508:	4613      	mov	r3, r2
 800050a:	2200      	movs	r2, #0
 800050c:	2100      	movs	r1, #0
 800050e:	4620      	mov	r0, r4
 8000510:	f001 f893 	bl	800163a <ST7735_DrawLine>

	 HAL_Delay ( 2000 );
 8000514:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000518:	f001 fc7c 	bl	8001e14 <HAL_Delay>

	 ST7735_FillScreen (ST7735_BLACK);
 800051c:	2000      	movs	r0, #0
 800051e:	f000 fdc7 	bl	80010b0 <ST7735_FillScreen>

	 for ( int i = 0 ; i < ST7735_GetHeight (); i += 4 )
 8000522:	2300      	movs	r3, #0
 8000524:	60fb      	str	r3, [r7, #12]
 8000526:	e011      	b.n	800054c <demoTFT+0x8c>
	 {
	  ST7735_DrawFastHLine ( 0 , i, ST7735_GetWidth()- 1 , ST7735_WHITE);
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	b21c      	sxth	r4, r3
 800052c:	f001 fa70 	bl	8001a10 <ST7735_GetWidth>
 8000530:	4603      	mov	r3, r0
 8000532:	b29b      	uxth	r3, r3
 8000534:	3b01      	subs	r3, #1
 8000536:	b29b      	uxth	r3, r3
 8000538:	b21a      	sxth	r2, r3
 800053a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800053e:	4621      	mov	r1, r4
 8000540:	2000      	movs	r0, #0
 8000542:	f001 f963 	bl	800180c <ST7735_DrawFastHLine>
	 for ( int i = 0 ; i < ST7735_GetHeight (); i += 4 )
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	3304      	adds	r3, #4
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	f001 fa54 	bl	80019f8 <ST7735_GetHeight>
 8000550:	4603      	mov	r3, r0
 8000552:	461a      	mov	r2, r3
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	4293      	cmp	r3, r2
 8000558:	dbe6      	blt.n	8000528 <demoTFT+0x68>
	 }

	 for ( int i =  0 ; i < ST7735_GetWidth (); i += 4 )
 800055a:	2300      	movs	r3, #0
 800055c:	60bb      	str	r3, [r7, #8]
 800055e:	e011      	b.n	8000584 <demoTFT+0xc4>
	 {
	  ST7735_DrawFastVLine (i, 0 , ST7735_GetHeight ()-1 , ST7735_WHITE);
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	b21c      	sxth	r4, r3
 8000564:	f001 fa48 	bl	80019f8 <ST7735_GetHeight>
 8000568:	4603      	mov	r3, r0
 800056a:	b29b      	uxth	r3, r3
 800056c:	3b01      	subs	r3, #1
 800056e:	b29b      	uxth	r3, r3
 8000570:	b21a      	sxth	r2, r3
 8000572:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000576:	2100      	movs	r1, #0
 8000578:	4620      	mov	r0, r4
 800057a:	f001 f8fd 	bl	8001778 <ST7735_DrawFastVLine>
	 for ( int i =  0 ; i < ST7735_GetWidth (); i += 4 )
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	3304      	adds	r3, #4
 8000582:	60bb      	str	r3, [r7, #8]
 8000584:	f001 fa44 	bl	8001a10 <ST7735_GetWidth>
 8000588:	4603      	mov	r3, r0
 800058a:	461a      	mov	r2, r3
 800058c:	68bb      	ldr	r3, [r7, #8]
 800058e:	4293      	cmp	r3, r2
 8000590:	dbe6      	blt.n	8000560 <demoTFT+0xa0>

//	 HAL_Delay ( 2000 );
//
//	 // Check fonts
//	 ST7735_FillScreen (ST7735_BLACK);
	 ST7735_DrawString ( 0 , 0 , "Font_7x10, red on black, lorem ipsum dolor sit amet" , Font_7x10, ST7735_RED, ST7735_BLACK);
 8000592:	4b71      	ldr	r3, [pc, #452]	; (8000758 <demoTFT+0x298>)
 8000594:	2200      	movs	r2, #0
 8000596:	9202      	str	r2, [sp, #8]
 8000598:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	685a      	ldr	r2, [r3, #4]
 80005a0:	9200      	str	r2, [sp, #0]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a6d      	ldr	r2, [pc, #436]	; (800075c <demoTFT+0x29c>)
 80005a6:	2100      	movs	r1, #0
 80005a8:	2000      	movs	r0, #0
 80005aa:	f000 fc91 	bl	8000ed0 <ST7735_DrawString>
	 ST7735_DrawString ( 0 , 3 * 10 , "Font_11x18, green, lorem ipsum" , Font_11x18, ST7735_GREEN, ST7735_BLACK);
 80005ae:	4b6c      	ldr	r3, [pc, #432]	; (8000760 <demoTFT+0x2a0>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	9202      	str	r2, [sp, #8]
 80005b4:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80005b8:	9201      	str	r2, [sp, #4]
 80005ba:	685a      	ldr	r2, [r3, #4]
 80005bc:	9200      	str	r2, [sp, #0]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a68      	ldr	r2, [pc, #416]	; (8000764 <demoTFT+0x2a4>)
 80005c2:	211e      	movs	r1, #30
 80005c4:	2000      	movs	r0, #0
 80005c6:	f000 fc83 	bl	8000ed0 <ST7735_DrawString>
	 ST7735_DrawString ( 0 , 3 * 10 + 3 * 18 , "Font_16x26" , Font_16x26, ST7735_BLUE, ST7735_BLACK);
 80005ca:	4b67      	ldr	r3, [pc, #412]	; (8000768 <demoTFT+0x2a8>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	9202      	str	r2, [sp, #8]
 80005d0:	221f      	movs	r2, #31
 80005d2:	9201      	str	r2, [sp, #4]
 80005d4:	685a      	ldr	r2, [r3, #4]
 80005d6:	9200      	str	r2, [sp, #0]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a64      	ldr	r2, [pc, #400]	; (800076c <demoTFT+0x2ac>)
 80005dc:	2154      	movs	r1, #84	; 0x54
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 fc76 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 2000 );
 80005e4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80005e8:	f001 fc14 	bl	8001e14 <HAL_Delay>

	 // Check colors
	 ST7735_FillScreen (ST7735_BLACK);
 80005ec:	2000      	movs	r0, #0
 80005ee:	f000 fd5f 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawString ( 0 , 0 , "BLACK" , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 80005f2:	4b5b      	ldr	r3, [pc, #364]	; (8000760 <demoTFT+0x2a0>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	9202      	str	r2, [sp, #8]
 80005f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005fc:	9201      	str	r2, [sp, #4]
 80005fe:	685a      	ldr	r2, [r3, #4]
 8000600:	9200      	str	r2, [sp, #0]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a5a      	ldr	r2, [pc, #360]	; (8000770 <demoTFT+0x2b0>)
 8000606:	2100      	movs	r1, #0
 8000608:	2000      	movs	r0, #0
 800060a:	f000 fc61 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 500 );
 800060e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000612:	f001 fbff 	bl	8001e14 <HAL_Delay>

	 ST7735_FillScreen (ST7735_BLUE);
 8000616:	201f      	movs	r0, #31
 8000618:	f000 fd4a 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawString ( 0 , 0 , "BLUE" , Font_11x18, ST7735_BLACK, ST7735_BLUE);
 800061c:	4b50      	ldr	r3, [pc, #320]	; (8000760 <demoTFT+0x2a0>)
 800061e:	221f      	movs	r2, #31
 8000620:	9202      	str	r2, [sp, #8]
 8000622:	2200      	movs	r2, #0
 8000624:	9201      	str	r2, [sp, #4]
 8000626:	685a      	ldr	r2, [r3, #4]
 8000628:	9200      	str	r2, [sp, #0]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a51      	ldr	r2, [pc, #324]	; (8000774 <demoTFT+0x2b4>)
 800062e:	2100      	movs	r1, #0
 8000630:	2000      	movs	r0, #0
 8000632:	f000 fc4d 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 500 );
 8000636:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800063a:	f001 fbeb 	bl	8001e14 <HAL_Delay>

	 ST7735_FillScreen (ST7735_RED);
 800063e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8000642:	f000 fd35 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawString ( 0 , 0 , "RED" , Font_11x18, ST7735_BLACK, ST7735_RED);
 8000646:	4b46      	ldr	r3, [pc, #280]	; (8000760 <demoTFT+0x2a0>)
 8000648:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800064c:	9202      	str	r2, [sp, #8]
 800064e:	2200      	movs	r2, #0
 8000650:	9201      	str	r2, [sp, #4]
 8000652:	685a      	ldr	r2, [r3, #4]
 8000654:	9200      	str	r2, [sp, #0]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a47      	ldr	r2, [pc, #284]	; (8000778 <demoTFT+0x2b8>)
 800065a:	2100      	movs	r1, #0
 800065c:	2000      	movs	r0, #0
 800065e:	f000 fc37 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 500 );
 8000662:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000666:	f001 fbd5 	bl	8001e14 <HAL_Delay>

	 ST7735_FillScreen (ST7735_GREEN);
 800066a:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800066e:	f000 fd1f 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawString ( 0 , 0 , "GREEN" , Font_11x18, ST7735_BLACK, ST7735_GREEN);
 8000672:	4b3b      	ldr	r3, [pc, #236]	; (8000760 <demoTFT+0x2a0>)
 8000674:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000678:	9202      	str	r2, [sp, #8]
 800067a:	2200      	movs	r2, #0
 800067c:	9201      	str	r2, [sp, #4]
 800067e:	685a      	ldr	r2, [r3, #4]
 8000680:	9200      	str	r2, [sp, #0]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a3d      	ldr	r2, [pc, #244]	; (800077c <demoTFT+0x2bc>)
 8000686:	2100      	movs	r1, #0
 8000688:	2000      	movs	r0, #0
 800068a:	f000 fc21 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 500 );
 800068e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000692:	f001 fbbf 	bl	8001e14 <HAL_Delay>

	 ST7735_FillScreen (ST7735_CYAN);
 8000696:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800069a:	f000 fd09 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawString ( 0 , 0 , "CYAN" , Font_11x18, ST7735_BLACK, ST7735_CYAN);
 800069e:	4b30      	ldr	r3, [pc, #192]	; (8000760 <demoTFT+0x2a0>)
 80006a0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80006a4:	9202      	str	r2, [sp, #8]
 80006a6:	2200      	movs	r2, #0
 80006a8:	9201      	str	r2, [sp, #4]
 80006aa:	685a      	ldr	r2, [r3, #4]
 80006ac:	9200      	str	r2, [sp, #0]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a33      	ldr	r2, [pc, #204]	; (8000780 <demoTFT+0x2c0>)
 80006b2:	2100      	movs	r1, #0
 80006b4:	2000      	movs	r0, #0
 80006b6:	f000 fc0b 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 500 );
 80006ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006be:	f001 fba9 	bl	8001e14 <HAL_Delay>

	 ST7735_FillScreen (ST7735_MAGENTA);
 80006c2:	f64f 001f 	movw	r0, #63519	; 0xf81f
 80006c6:	f000 fcf3 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawString ( 0 , 0 , "MAGENTA" , Font_11x18, ST7735_BLACK, ST7735_MAGENTA);
 80006ca:	4b25      	ldr	r3, [pc, #148]	; (8000760 <demoTFT+0x2a0>)
 80006cc:	f64f 021f 	movw	r2, #63519	; 0xf81f
 80006d0:	9202      	str	r2, [sp, #8]
 80006d2:	2200      	movs	r2, #0
 80006d4:	9201      	str	r2, [sp, #4]
 80006d6:	685a      	ldr	r2, [r3, #4]
 80006d8:	9200      	str	r2, [sp, #0]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a29      	ldr	r2, [pc, #164]	; (8000784 <demoTFT+0x2c4>)
 80006de:	2100      	movs	r1, #0
 80006e0:	2000      	movs	r0, #0
 80006e2:	f000 fbf5 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 500 );
 80006e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006ea:	f001 fb93 	bl	8001e14 <HAL_Delay>
//
	 ST7735_FillScreen (ST7735_YELLOW);
 80006ee:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80006f2:	f000 fcdd 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawString ( 0 , 0 , "YELLOW" , Font_11x18, ST7735_BLACK, ST7735_YELLOW);
 80006f6:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <demoTFT+0x2a0>)
 80006f8:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80006fc:	9202      	str	r2, [sp, #8]
 80006fe:	2200      	movs	r2, #0
 8000700:	9201      	str	r2, [sp, #4]
 8000702:	685a      	ldr	r2, [r3, #4]
 8000704:	9200      	str	r2, [sp, #0]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a1f      	ldr	r2, [pc, #124]	; (8000788 <demoTFT+0x2c8>)
 800070a:	2100      	movs	r1, #0
 800070c:	2000      	movs	r0, #0
 800070e:	f000 fbdf 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 500 );
 8000712:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000716:	f001 fb7d 	bl	8001e14 <HAL_Delay>
//
	 ST7735_FillScreen (ST7735_WHITE);
 800071a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800071e:	f000 fcc7 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawString ( 0 , 0 , "WHITE" , Font_11x18, ST7735_BLACK, ST7735_WHITE);
 8000722:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <demoTFT+0x2a0>)
 8000724:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000728:	9202      	str	r2, [sp, #8]
 800072a:	2200      	movs	r2, #0
 800072c:	9201      	str	r2, [sp, #4]
 800072e:	685a      	ldr	r2, [r3, #4]
 8000730:	9200      	str	r2, [sp, #0]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a15      	ldr	r2, [pc, #84]	; (800078c <demoTFT+0x2cc>)
 8000736:	2100      	movs	r1, #0
 8000738:	2000      	movs	r0, #0
 800073a:	f000 fbc9 	bl	8000ed0 <ST7735_DrawString>
	 HAL_Delay ( 500 );
 800073e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000742:	f001 fb67 	bl	8001e14 <HAL_Delay>

	 // Draw circles
	 ST7735_FillScreen (ST7735_BLACK);
 8000746:	2000      	movs	r0, #0
 8000748:	f000 fcb2 	bl	80010b0 <ST7735_FillScreen>
	 for ( int i =  0 ; i < ST7735_GetHeight ()/2 ; i += 2 )
 800074c:	2300      	movs	r3, #0
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	e036      	b.n	80007c0 <demoTFT+0x300>
 8000752:	bf00      	nop
 8000754:	2000004c 	.word	0x2000004c
 8000758:	20000000 	.word	0x20000000
 800075c:	08004d24 	.word	0x08004d24
 8000760:	20000008 	.word	0x20000008
 8000764:	08004d58 	.word	0x08004d58
 8000768:	20000010 	.word	0x20000010
 800076c:	08004d78 	.word	0x08004d78
 8000770:	08004d84 	.word	0x08004d84
 8000774:	08004d8c 	.word	0x08004d8c
 8000778:	08004d94 	.word	0x08004d94
 800077c:	08004d98 	.word	0x08004d98
 8000780:	08004da0 	.word	0x08004da0
 8000784:	08004da8 	.word	0x08004da8
 8000788:	08004db0 	.word	0x08004db0
 800078c:	08004db8 	.word	0x08004db8
	 {
	  ST7735_DrawCircle (ST7735_GetWidth()/2 , ST7735_GetHeight()/2 , i, ST7735_YELLOW);
 8000790:	f001 f93e 	bl	8001a10 <ST7735_GetWidth>
 8000794:	4603      	mov	r3, r0
 8000796:	0fda      	lsrs	r2, r3, #31
 8000798:	4413      	add	r3, r2
 800079a:	105b      	asrs	r3, r3, #1
 800079c:	b21c      	sxth	r4, r3
 800079e:	f001 f92b 	bl	80019f8 <ST7735_GetHeight>
 80007a2:	4603      	mov	r3, r0
 80007a4:	0fda      	lsrs	r2, r3, #31
 80007a6:	4413      	add	r3, r2
 80007a8:	105b      	asrs	r3, r3, #1
 80007aa:	b219      	sxth	r1, r3
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80007b4:	4620      	mov	r0, r4
 80007b6:	f000 fd09 	bl	80011cc <ST7735_DrawCircle>
	 for ( int i =  0 ; i < ST7735_GetHeight ()/2 ; i += 2 )
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	3302      	adds	r3, #2
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	f001 f91a 	bl	80019f8 <ST7735_GetHeight>
 80007c4:	4603      	mov	r3, r0
 80007c6:	0fda      	lsrs	r2, r3, #31
 80007c8:	4413      	add	r3, r2
 80007ca:	105b      	asrs	r3, r3, #1
 80007cc:	b21b      	sxth	r3, r3
 80007ce:	461a      	mov	r2, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	4293      	cmp	r3, r2
 80007d4:	dbdc      	blt.n	8000790 <demoTFT+0x2d0>
	 }
	 HAL_Delay ( 1000 );
 80007d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007da:	f001 fb1b 	bl	8001e14 <HAL_Delay>

	 ST7735_FillScreen (ST7735_BLACK);
 80007de:	2000      	movs	r0, #0
 80007e0:	f000 fc66 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_FillTriangle ( 0 , 0 , ST7735_GetWidth ()/2 , ST7735_GetHeight (), ST7735_GetWidth (), 0 , ST7735_RED);
 80007e4:	f001 f914 	bl	8001a10 <ST7735_GetWidth>
 80007e8:	4603      	mov	r3, r0
 80007ea:	0fda      	lsrs	r2, r3, #31
 80007ec:	4413      	add	r3, r2
 80007ee:	105b      	asrs	r3, r3, #1
 80007f0:	b21c      	sxth	r4, r3
 80007f2:	f001 f901 	bl	80019f8 <ST7735_GetHeight>
 80007f6:	4603      	mov	r3, r0
 80007f8:	461d      	mov	r5, r3
 80007fa:	f001 f909 	bl	8001a10 <ST7735_GetWidth>
 80007fe:	4603      	mov	r3, r0
 8000800:	461a      	mov	r2, r3
 8000802:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000806:	9302      	str	r3, [sp, #8]
 8000808:	2300      	movs	r3, #0
 800080a:	9301      	str	r3, [sp, #4]
 800080c:	9200      	str	r2, [sp, #0]
 800080e:	462b      	mov	r3, r5
 8000810:	4622      	mov	r2, r4
 8000812:	2100      	movs	r1, #0
 8000814:	2000      	movs	r0, #0
 8000816:	f000 fdab 	bl	8001370 <ST7735_FillTriangle>
	 HAL_Delay ( 1000 );
 800081a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800081e:	f001 faf9 	bl	8001e14 <HAL_Delay>

	 ST7735_FillScreen (ST7735_BLACK);
 8000822:	2000      	movs	r0, #0
 8000824:	f000 fc44 	bl	80010b0 <ST7735_FillScreen>
	 ST7735_DrawImage ( 0 , 0 , 128 , 128 , ( uint16_t * ) test_img_128x128);
 8000828:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <demoTFT+0x394>)
 800082a:	9300      	str	r3, [sp, #0]
 800082c:	2380      	movs	r3, #128	; 0x80
 800082e:	2280      	movs	r2, #128	; 0x80
 8000830:	2100      	movs	r1, #0
 8000832:	2000      	movs	r0, #0
 8000834:	f000 fc58 	bl	80010e8 <ST7735_DrawImage>
	 HAL_Delay ( 3000 );
 8000838:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800083c:	f001 faea 	bl	8001e14 <HAL_Delay>

 r ++ ;
 8000840:	4b05      	ldr	r3, [pc, #20]	; (8000858 <demoTFT+0x398>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	3301      	adds	r3, #1
 8000846:	b2da      	uxtb	r2, r3
 8000848:	4b03      	ldr	r3, [pc, #12]	; (8000858 <demoTFT+0x398>)
 800084a:	701a      	strb	r2, [r3, #0]
}
 800084c:	bf00      	nop
 800084e:	3710      	adds	r7, #16
 8000850:	46bd      	mov	sp, r7
 8000852:	bdb0      	pop	{r4, r5, r7, pc}
 8000854:	080075d4 	.word	0x080075d4
 8000858:	2000004c 	.word	0x2000004c

0800085c <main>:


int main(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000860:	f001 fa5c 	bl	8001d1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000864:	f000 f816 	bl	8000894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000868:	f000 f8e4 	bl	8000a34 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800086c:	f000 f8b2 	bl	80009d4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000870:	f000 f872 	bl	8000958 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  ST7735_Init ();
 8000874:	f000 fabe 	bl	8000df4 <ST7735_Init>
    ST7735_Backlight_On ();
 8000878:	f000 fc9c 	bl	80011b4 <ST7735_Backlight_On>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  demoTFT ();
 800087c:	f7ff fe20 	bl	80004c0 <demoTFT>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000880:	2120      	movs	r1, #32
 8000882:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000886:	f001 fdfd 	bl	8002484 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 800088a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800088e:	f001 fac1 	bl	8001e14 <HAL_Delay>
	  demoTFT ();
 8000892:	e7f3      	b.n	800087c <main+0x20>

08000894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b096      	sub	sp, #88	; 0x58
 8000898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089a:	f107 0314 	add.w	r3, r7, #20
 800089e:	2244      	movs	r2, #68	; 0x44
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f004 fa2a 	bl	8004cfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a8:	463b      	mov	r3, r7
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008ba:	f001 fe1b 	bl	80024f4 <HAL_PWREx_ControlVoltageScaling>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008c4:	f000 f934 	bl	8000b30 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008c8:	f001 fdf6 	bl	80024b8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80008cc:	4b21      	ldr	r3, [pc, #132]	; (8000954 <SystemClock_Config+0xc0>)
 80008ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80008d2:	4a20      	ldr	r2, [pc, #128]	; (8000954 <SystemClock_Config+0xc0>)
 80008d4:	f023 0318 	bic.w	r3, r3, #24
 80008d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80008dc:	2314      	movs	r3, #20
 80008de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008e0:	2301      	movs	r3, #1
 80008e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008e4:	2301      	movs	r3, #1
 80008e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008ec:	2360      	movs	r3, #96	; 0x60
 80008ee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f0:	2302      	movs	r3, #2
 80008f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80008f4:	2301      	movs	r3, #1
 80008f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008f8:	2301      	movs	r3, #1
 80008fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80008fc:	2328      	movs	r3, #40	; 0x28
 80008fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000900:	2307      	movs	r3, #7
 8000902:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000904:	2302      	movs	r3, #2
 8000906:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000908:	2302      	movs	r3, #2
 800090a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	4618      	mov	r0, r3
 8000912:	f001 fe45 	bl	80025a0 <HAL_RCC_OscConfig>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800091c:	f000 f908 	bl	8000b30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000920:	230f      	movs	r3, #15
 8000922:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000924:	2303      	movs	r3, #3
 8000926:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000934:	463b      	mov	r3, r7
 8000936:	2104      	movs	r1, #4
 8000938:	4618      	mov	r0, r3
 800093a:	f002 fa17 	bl	8002d6c <HAL_RCC_ClockConfig>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000944:	f000 f8f4 	bl	8000b30 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000948:	f002 ff00 	bl	800374c <HAL_RCCEx_EnableMSIPLLMode>
}
 800094c:	bf00      	nop
 800094e:	3758      	adds	r7, #88	; 0x58
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40021000 	.word	0x40021000

08000958 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800095c:	4b1b      	ldr	r3, [pc, #108]	; (80009cc <MX_SPI2_Init+0x74>)
 800095e:	4a1c      	ldr	r2, [pc, #112]	; (80009d0 <MX_SPI2_Init+0x78>)
 8000960:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000962:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <MX_SPI2_Init+0x74>)
 8000964:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000968:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800096a:	4b18      	ldr	r3, [pc, #96]	; (80009cc <MX_SPI2_Init+0x74>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000970:	4b16      	ldr	r3, [pc, #88]	; (80009cc <MX_SPI2_Init+0x74>)
 8000972:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000976:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000978:	4b14      	ldr	r3, [pc, #80]	; (80009cc <MX_SPI2_Init+0x74>)
 800097a:	2200      	movs	r2, #0
 800097c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800097e:	4b13      	ldr	r3, [pc, #76]	; (80009cc <MX_SPI2_Init+0x74>)
 8000980:	2200      	movs	r2, #0
 8000982:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000984:	4b11      	ldr	r3, [pc, #68]	; (80009cc <MX_SPI2_Init+0x74>)
 8000986:	f44f 7200 	mov.w	r2, #512	; 0x200
 800098a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800098c:	4b0f      	ldr	r3, [pc, #60]	; (80009cc <MX_SPI2_Init+0x74>)
 800098e:	2200      	movs	r2, #0
 8000990:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000992:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <MX_SPI2_Init+0x74>)
 8000994:	2200      	movs	r2, #0
 8000996:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000998:	4b0c      	ldr	r3, [pc, #48]	; (80009cc <MX_SPI2_Init+0x74>)
 800099a:	2200      	movs	r2, #0
 800099c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800099e:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <MX_SPI2_Init+0x74>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009a4:	4b09      	ldr	r3, [pc, #36]	; (80009cc <MX_SPI2_Init+0x74>)
 80009a6:	2207      	movs	r2, #7
 80009a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009aa:	4b08      	ldr	r3, [pc, #32]	; (80009cc <MX_SPI2_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009b0:	4b06      	ldr	r3, [pc, #24]	; (80009cc <MX_SPI2_Init+0x74>)
 80009b2:	2208      	movs	r2, #8
 80009b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009b6:	4805      	ldr	r0, [pc, #20]	; (80009cc <MX_SPI2_Init+0x74>)
 80009b8:	f003 f8aa 	bl	8003b10 <HAL_SPI_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80009c2:	f000 f8b5 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000050 	.word	0x20000050
 80009d0:	40003800 	.word	0x40003800

080009d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009d8:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 80009da:	4a15      	ldr	r2, [pc, #84]	; (8000a30 <MX_USART2_UART_Init+0x5c>)
 80009dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009de:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 80009e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009e6:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009ec:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009f2:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 80009fa:	220c      	movs	r2, #12
 80009fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009fe:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a04:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <MX_USART2_UART_Init+0x58>)
 8000a18:	f003 fd0c 	bl	8004434 <HAL_UART_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a22:	f000 f885 	bl	8000b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200000b4 	.word	0x200000b4
 8000a30:	40004400 	.word	0x40004400

08000a34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08a      	sub	sp, #40	; 0x28
 8000a38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3a:	f107 0314 	add.w	r3, r7, #20
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]
 8000a46:	60da      	str	r2, [r3, #12]
 8000a48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a4a:	4b35      	ldr	r3, [pc, #212]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4e:	4a34      	ldr	r2, [pc, #208]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a56:	4b32      	ldr	r3, [pc, #200]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a62:	4b2f      	ldr	r3, [pc, #188]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a66:	4a2e      	ldr	r2, [pc, #184]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a6e:	4b2c      	ldr	r3, [pc, #176]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	4b29      	ldr	r3, [pc, #164]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7e:	4a28      	ldr	r2, [pc, #160]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a86:	4b26      	ldr	r3, [pc, #152]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	60bb      	str	r3, [r7, #8]
 8000a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a92:	4b23      	ldr	r3, [pc, #140]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a96:	4a22      	ldr	r2, [pc, #136]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a9e:	4b20      	ldr	r3, [pc, #128]	; (8000b20 <MX_GPIO_Init+0xec>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2120      	movs	r1, #32
 8000aae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ab2:	f001 fccf 	bl	8002454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin, GPIO_PIN_RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000abc:	4819      	ldr	r0, [pc, #100]	; (8000b24 <MX_GPIO_Init+0xf0>)
 8000abe:	f001 fcc9 	bl	8002454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ac2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ac8:	4b17      	ldr	r3, [pc, #92]	; (8000b28 <MX_GPIO_Init+0xf4>)
 8000aca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4815      	ldr	r0, [pc, #84]	; (8000b2c <MX_GPIO_Init+0xf8>)
 8000ad8:	f001 fb12 	bl	8002100 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000adc:	2320      	movs	r3, #32
 8000ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000af6:	f001 fb03 	bl	8002100 <HAL_GPIO_Init>

  /*Configure GPIO pins : ST7735_RES_Pin ST7735_DC_Pin ST7735_CS_Pin ST7735_BL_Pin */
  GPIO_InitStruct.Pin = ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin;
 8000afa:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b00:	2301      	movs	r3, #1
 8000b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4619      	mov	r1, r3
 8000b12:	4804      	ldr	r0, [pc, #16]	; (8000b24 <MX_GPIO_Init+0xf0>)
 8000b14:	f001 faf4 	bl	8002100 <HAL_GPIO_Init>

}
 8000b18:	bf00      	nop
 8000b1a:	3728      	adds	r7, #40	; 0x28
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40021000 	.word	0x40021000
 8000b24:	48000400 	.word	0x48000400
 8000b28:	10210000 	.word	0x10210000
 8000b2c:	48000800 	.word	0x48000800

08000b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b34:	b672      	cpsid	i
}
 8000b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <Error_Handler+0x8>

08000b3a <ST7735_GPIO_Init>:
static void ST7735_ExecuteCommandList(const uint8_t *addr);
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1);
static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor);

static void ST7735_GPIO_Init(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
//	GPIO_InitStruct.Pin = ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin;
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Pull = GPIO_NOPULL;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}
 8000b3e:	bf00      	nop
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <ST7735_Reset>:

static void ST7735_Reset()
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	TFT_RES_L();
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b52:	4807      	ldr	r0, [pc, #28]	; (8000b70 <ST7735_Reset+0x28>)
 8000b54:	f001 fc7e 	bl	8002454 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000b58:	2014      	movs	r0, #20
 8000b5a:	f001 f95b 	bl	8001e14 <HAL_Delay>
	TFT_RES_H();
 8000b5e:	2201      	movs	r2, #1
 8000b60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b64:	4802      	ldr	r0, [pc, #8]	; (8000b70 <ST7735_Reset+0x28>)
 8000b66:	f001 fc75 	bl	8002454 <HAL_GPIO_WritePin>
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	48000400 	.word	0x48000400

08000b74 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	71fb      	strb	r3, [r7, #7]
	TFT_DC_C();
 8000b7e:	2200      	movs	r2, #0
 8000b80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b84:	4806      	ldr	r0, [pc, #24]	; (8000ba0 <ST7735_WriteCommand+0x2c>)
 8000b86:	f001 fc65 	bl	8002454 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, &cmd, sizeof(cmd));
	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000b8a:	1df9      	adds	r1, r7, #7
 8000b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b90:	2201      	movs	r2, #1
 8000b92:	4804      	ldr	r0, [pc, #16]	; (8000ba4 <ST7735_WriteCommand+0x30>)
 8000b94:	f003 f85f 	bl	8003c56 <HAL_SPI_Transmit>
#endif
}
 8000b98:	bf00      	nop
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	48000400 	.word	0x48000400
 8000ba4:	20000050 	.word	0x20000050

08000ba8 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]
	TFT_DC_D();
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb8:	4807      	ldr	r0, [pc, #28]	; (8000bd8 <ST7735_WriteData+0x30>)
 8000bba:	f001 fc4b 	bl	8002454 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
	while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	b29a      	uxth	r2, r3
 8000bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc6:	6879      	ldr	r1, [r7, #4]
 8000bc8:	4804      	ldr	r0, [pc, #16]	; (8000bdc <ST7735_WriteData+0x34>)
 8000bca:	f003 f844 	bl	8003c56 <HAL_SPI_Transmit>
#endif
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	48000400 	.word	0x48000400
 8000bdc:	20000050 	.word	0x20000050

08000be0 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	1c5a      	adds	r2, r3, #1
 8000bec:	607a      	str	r2, [r7, #4]
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	73fb      	strb	r3, [r7, #15]
    while(numCommands--)
 8000bf2:	e034      	b.n	8000c5e <ST7735_ExecuteCommandList+0x7e>
    {
    	uint8_t cmd = *addr++;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	1c5a      	adds	r2, r3, #1
 8000bf8:	607a      	str	r2, [r7, #4]
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8000bfe:	7afb      	ldrb	r3, [r7, #11]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff ffb7 	bl	8000b74 <ST7735_WriteCommand>

        numArgs = *addr++;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	1c5a      	adds	r2, r3, #1
 8000c0a:	607a      	str	r2, [r7, #4]
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8000c10:	7abb      	ldrb	r3, [r7, #10]
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c18:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8000c1a:	7abb      	ldrb	r3, [r7, #10]
 8000c1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c20:	72bb      	strb	r3, [r7, #10]
        if(numArgs)
 8000c22:	7abb      	ldrb	r3, [r7, #10]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d008      	beq.n	8000c3a <ST7735_ExecuteCommandList+0x5a>
        {
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8000c28:	7abb      	ldrb	r3, [r7, #10]
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff ffbb 	bl	8000ba8 <ST7735_WriteData>
            addr += numArgs;
 8000c32:	7abb      	ldrb	r3, [r7, #10]
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	4413      	add	r3, r2
 8000c38:	607b      	str	r3, [r7, #4]
        }

        if(ms)
 8000c3a:	89bb      	ldrh	r3, [r7, #12]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d00e      	beq.n	8000c5e <ST7735_ExecuteCommandList+0x7e>
        {
            ms = *addr++;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	1c5a      	adds	r2, r3, #1
 8000c44:	607a      	str	r2, [r7, #4]
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8000c4a:	89bb      	ldrh	r3, [r7, #12]
 8000c4c:	2bff      	cmp	r3, #255	; 0xff
 8000c4e:	d102      	bne.n	8000c56 <ST7735_ExecuteCommandList+0x76>
 8000c50:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000c54:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8000c56:	89bb      	ldrh	r3, [r7, #12]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f001 f8db 	bl	8001e14 <HAL_Delay>
    while(numCommands--)
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
 8000c60:	1e5a      	subs	r2, r3, #1
 8000c62:	73fa      	strb	r2, [r7, #15]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d1c5      	bne.n	8000bf4 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8000c68:	bf00      	nop
 8000c6a:	bf00      	nop
 8000c6c:	3710      	adds	r7, #16
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
	...

08000c74 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8000c74:	b590      	push	{r4, r7, lr}
 8000c76:	b085      	sub	sp, #20
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4604      	mov	r4, r0
 8000c7c:	4608      	mov	r0, r1
 8000c7e:	4611      	mov	r1, r2
 8000c80:	461a      	mov	r2, r3
 8000c82:	4623      	mov	r3, r4
 8000c84:	71fb      	strb	r3, [r7, #7]
 8000c86:	4603      	mov	r3, r0
 8000c88:	71bb      	strb	r3, [r7, #6]
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	717b      	strb	r3, [r7, #5]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8000c92:	202a      	movs	r0, #42	; 0x2a
 8000c94:	f7ff ff6e 	bl	8000b74 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8000c98:	2300      	movs	r3, #0
 8000c9a:	733b      	strb	r3, [r7, #12]
 8000c9c:	4b17      	ldr	r3, [pc, #92]	; (8000cfc <ST7735_SetAddressWindow+0x88>)
 8000c9e:	781a      	ldrb	r2, [r3, #0]
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	737b      	strb	r3, [r7, #13]
 8000ca8:	2300      	movs	r3, #0
 8000caa:	73bb      	strb	r3, [r7, #14]
 8000cac:	4b13      	ldr	r3, [pc, #76]	; (8000cfc <ST7735_SetAddressWindow+0x88>)
 8000cae:	781a      	ldrb	r2, [r3, #0]
 8000cb0:	797b      	ldrb	r3, [r7, #5]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8000cb8:	f107 030c 	add.w	r3, r7, #12
 8000cbc:	2104      	movs	r1, #4
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff ff72 	bl	8000ba8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8000cc4:	202b      	movs	r0, #43	; 0x2b
 8000cc6:	f7ff ff55 	bl	8000b74 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8000cca:	4b0d      	ldr	r3, [pc, #52]	; (8000d00 <ST7735_SetAddressWindow+0x8c>)
 8000ccc:	781a      	ldrb	r2, [r3, #0]
 8000cce:	79bb      	ldrb	r3, [r7, #6]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8000cd6:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <ST7735_SetAddressWindow+0x8c>)
 8000cd8:	781a      	ldrb	r2, [r3, #0]
 8000cda:	793b      	ldrb	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8000ce2:	f107 030c 	add.w	r3, r7, #12
 8000ce6:	2104      	movs	r1, #4
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff ff5d 	bl	8000ba8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8000cee:	202c      	movs	r0, #44	; 0x2c
 8000cf0:	f7ff ff40 	bl	8000b74 <ST7735_WriteCommand>
}
 8000cf4:	bf00      	nop
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd90      	pop	{r4, r7, pc}
 8000cfc:	20000020 	.word	0x20000020
 8000d00:	20000021 	.word	0x20000021

08000d04 <ST7735_WriteChar>:

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8000d04:	b082      	sub	sp, #8
 8000d06:	b590      	push	{r4, r7, lr}
 8000d08:	b089      	sub	sp, #36	; 0x24
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	637b      	str	r3, [r7, #52]	; 0x34
 8000d0e:	4603      	mov	r3, r0
 8000d10:	80fb      	strh	r3, [r7, #6]
 8000d12:	460b      	mov	r3, r1
 8000d14:	80bb      	strh	r3, [r7, #4]
 8000d16:	4613      	mov	r3, r2
 8000d18:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	b2d8      	uxtb	r0, r3
 8000d1e:	88bb      	ldrh	r3, [r7, #4]
 8000d20:	b2d9      	uxtb	r1, r3
 8000d22:	88fb      	ldrh	r3, [r7, #6]
 8000d24:	b2da      	uxtb	r2, r3
 8000d26:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000d2a:	4413      	add	r3, r2
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	b2dc      	uxtb	r4, r3
 8000d32:	88bb      	ldrh	r3, [r7, #4]
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000d3a:	4413      	add	r3, r2
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	3b01      	subs	r3, #1
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	4622      	mov	r2, r4
 8000d44:	f7ff ff96 	bl	8000c74 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++)
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61fb      	str	r3, [r7, #28]
 8000d4c:	e043      	b.n	8000dd6 <ST7735_WriteChar+0xd2>
    {
        b = font.data[(ch - 32) * font.height + i];
 8000d4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000d50:	78fb      	ldrb	r3, [r7, #3]
 8000d52:	3b20      	subs	r3, #32
 8000d54:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8000d58:	fb01 f303 	mul.w	r3, r1, r3
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	440b      	add	r3, r1
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	4413      	add	r3, r2
 8000d66:	881b      	ldrh	r3, [r3, #0]
 8000d68:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++)
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61bb      	str	r3, [r7, #24]
 8000d6e:	e029      	b.n	8000dc4 <ST7735_WriteChar+0xc0>
        {
            if((b << j) & 0x8000)
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	69bb      	ldr	r3, [r7, #24]
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d00e      	beq.n	8000d9e <ST7735_WriteChar+0x9a>
            {
                uint8_t data[] = { color >> 8, color & 0xFF };
 8000d80:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000d82:	0a1b      	lsrs	r3, r3, #8
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	743b      	strb	r3, [r7, #16]
 8000d8a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8000d90:	f107 0310 	add.w	r3, r7, #16
 8000d94:	2102      	movs	r1, #2
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff ff06 	bl	8000ba8 <ST7735_WriteData>
 8000d9c:	e00f      	b.n	8000dbe <ST7735_WriteChar+0xba>
            }
            else
            {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8000d9e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000da2:	0a1b      	lsrs	r3, r3, #8
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	733b      	strb	r3, [r7, #12]
 8000daa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	2102      	movs	r1, #2
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff fef5 	bl	8000ba8 <ST7735_WriteData>
        for(j = 0; j < font.width; j++)
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	61bb      	str	r3, [r7, #24]
 8000dc4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000dc8:	461a      	mov	r2, r3
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d3cf      	bcc.n	8000d70 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++)
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	61fb      	str	r3, [r7, #28]
 8000dd6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000dda:	461a      	mov	r2, r3
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d3b5      	bcc.n	8000d4e <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8000de2:	bf00      	nop
 8000de4:	bf00      	nop
 8000de6:	3724      	adds	r7, #36	; 0x24
 8000de8:	46bd      	mov	sp, r7
 8000dea:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000dee:	b002      	add	sp, #8
 8000df0:	4770      	bx	lr
	...

08000df4 <ST7735_Init>:

void ST7735_Init()
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	ST7735_GPIO_Init();
 8000df8:	f7ff fe9f 	bl	8000b3a <ST7735_GPIO_Init>
	TFT_CS_L();
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e02:	480b      	ldr	r0, [pc, #44]	; (8000e30 <ST7735_Init+0x3c>)
 8000e04:	f001 fb26 	bl	8002454 <HAL_GPIO_WritePin>
    ST7735_Reset();
 8000e08:	f7ff fe9e 	bl	8000b48 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8000e0c:	4809      	ldr	r0, [pc, #36]	; (8000e34 <ST7735_Init+0x40>)
 8000e0e:	f7ff fee7 	bl	8000be0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8000e12:	4809      	ldr	r0, [pc, #36]	; (8000e38 <ST7735_Init+0x44>)
 8000e14:	f7ff fee4 	bl	8000be0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8000e18:	4808      	ldr	r0, [pc, #32]	; (8000e3c <ST7735_Init+0x48>)
 8000e1a:	f7ff fee1 	bl	8000be0 <ST7735_ExecuteCommandList>
    TFT_CS_H();
 8000e1e:	2201      	movs	r2, #1
 8000e20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e24:	4802      	ldr	r0, [pc, #8]	; (8000e30 <ST7735_Init+0x3c>)
 8000e26:	f001 fb15 	bl	8002454 <HAL_GPIO_WritePin>
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	48000400 	.word	0x48000400
 8000e34:	0800f5d4 	.word	0x0800f5d4
 8000e38:	0800f610 	.word	0x0800f610
 8000e3c:	0800f620 	.word	0x0800f620

08000e40 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	80fb      	strh	r3, [r7, #6]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	80bb      	strh	r3, [r7, #4]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	4a1b      	ldr	r2, [pc, #108]	; (8000ec4 <ST7735_DrawPixel+0x84>)
 8000e56:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	da2e      	bge.n	8000ebc <ST7735_DrawPixel+0x7c>
 8000e5e:	88bb      	ldrh	r3, [r7, #4]
 8000e60:	4a19      	ldr	r2, [pc, #100]	; (8000ec8 <ST7735_DrawPixel+0x88>)
 8000e62:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000e66:	4293      	cmp	r3, r2
 8000e68:	da28      	bge.n	8000ebc <ST7735_DrawPixel+0x7c>
        return;

    TFT_CS_L();
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e70:	4816      	ldr	r0, [pc, #88]	; (8000ecc <ST7735_DrawPixel+0x8c>)
 8000e72:	f001 faef 	bl	8002454 <HAL_GPIO_WritePin>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8000e76:	88fb      	ldrh	r3, [r7, #6]
 8000e78:	b2d8      	uxtb	r0, r3
 8000e7a:	88bb      	ldrh	r3, [r7, #4]
 8000e7c:	b2d9      	uxtb	r1, r3
 8000e7e:	88fb      	ldrh	r3, [r7, #6]
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	3301      	adds	r3, #1
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	88bb      	ldrh	r3, [r7, #4]
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	f7ff fef1 	bl	8000c74 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8000e92:	887b      	ldrh	r3, [r7, #2]
 8000e94:	0a1b      	lsrs	r3, r3, #8
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	733b      	strb	r3, [r7, #12]
 8000e9c:	887b      	ldrh	r3, [r7, #2]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8000ea2:	f107 030c 	add.w	r3, r7, #12
 8000ea6:	2102      	movs	r1, #2
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff fe7d 	bl	8000ba8 <ST7735_WriteData>

    TFT_CS_H();
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000eb4:	4805      	ldr	r0, [pc, #20]	; (8000ecc <ST7735_DrawPixel+0x8c>)
 8000eb6:	f001 facd 	bl	8002454 <HAL_GPIO_WritePin>
 8000eba:	e000      	b.n	8000ebe <ST7735_DrawPixel+0x7e>
        return;
 8000ebc:	bf00      	nop
}
 8000ebe:	3710      	adds	r7, #16
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	2000001e 	.word	0x2000001e
 8000ec8:	2000001c 	.word	0x2000001c
 8000ecc:	48000400 	.word	0x48000400

08000ed0 <ST7735_DrawString>:

void ST7735_DrawString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af04      	add	r7, sp, #16
 8000ed8:	603a      	str	r2, [r7, #0]
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	4603      	mov	r3, r0
 8000ede:	80fb      	strh	r3, [r7, #6]
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	80bb      	strh	r3, [r7, #4]
	TFT_CS_L();
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000eea:	4825      	ldr	r0, [pc, #148]	; (8000f80 <ST7735_DrawString+0xb0>)
 8000eec:	f001 fab2 	bl	8002454 <HAL_GPIO_WritePin>

    while(*str)
 8000ef0:	e033      	b.n	8000f5a <ST7735_DrawString+0x8a>
    {
        if(x + font.width >= _width)
 8000ef2:	88fb      	ldrh	r3, [r7, #6]
 8000ef4:	7d3a      	ldrb	r2, [r7, #20]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	4a22      	ldr	r2, [pc, #136]	; (8000f84 <ST7735_DrawString+0xb4>)
 8000efa:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000efe:	4293      	cmp	r3, r2
 8000f00:	db16      	blt.n	8000f30 <ST7735_DrawString+0x60>
        {
            x = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8000f06:	7d7b      	ldrb	r3, [r7, #21]
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	88bb      	ldrh	r3, [r7, #4]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height)
 8000f10:	88bb      	ldrh	r3, [r7, #4]
 8000f12:	7d7a      	ldrb	r2, [r7, #21]
 8000f14:	4413      	add	r3, r2
 8000f16:	4a1c      	ldr	r2, [pc, #112]	; (8000f88 <ST7735_DrawString+0xb8>)
 8000f18:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	da21      	bge.n	8000f64 <ST7735_DrawString+0x94>
            {
                break;
            }

            if(*str == ' ')
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b20      	cmp	r3, #32
 8000f26:	d103      	bne.n	8000f30 <ST7735_DrawString+0x60>
            {
                // skip spaces in the beginning of the new line
                str++;
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	603b      	str	r3, [r7, #0]
                continue;
 8000f2e:	e014      	b.n	8000f5a <ST7735_DrawString+0x8a>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	781a      	ldrb	r2, [r3, #0]
 8000f34:	88b9      	ldrh	r1, [r7, #4]
 8000f36:	88f8      	ldrh	r0, [r7, #6]
 8000f38:	8c3b      	ldrh	r3, [r7, #32]
 8000f3a:	9302      	str	r3, [sp, #8]
 8000f3c:	8bbb      	ldrh	r3, [r7, #28]
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	f7ff fedd 	bl	8000d04 <ST7735_WriteChar>
        x += font.width;
 8000f4a:	7d3b      	ldrb	r3, [r7, #20]
 8000f4c:	b29a      	uxth	r2, r3
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	4413      	add	r3, r2
 8000f52:	80fb      	strh	r3, [r7, #6]
        str++;
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	3301      	adds	r3, #1
 8000f58:	603b      	str	r3, [r7, #0]
    while(*str)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d1c7      	bne.n	8000ef2 <ST7735_DrawString+0x22>
 8000f62:	e000      	b.n	8000f66 <ST7735_DrawString+0x96>
                break;
 8000f64:	bf00      	nop
    }
    TFT_CS_H();
 8000f66:	2201      	movs	r2, #1
 8000f68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f6c:	4804      	ldr	r0, [pc, #16]	; (8000f80 <ST7735_DrawString+0xb0>)
 8000f6e:	f001 fa71 	bl	8002454 <HAL_GPIO_WritePin>
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f7c:	b002      	add	sp, #8
 8000f7e:	4770      	bx	lr
 8000f80:	48000400 	.word	0x48000400
 8000f84:	2000001e 	.word	0x2000001e
 8000f88:	2000001c 	.word	0x2000001c

08000f8c <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8000f8c:	b590      	push	{r4, r7, lr}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4604      	mov	r4, r0
 8000f94:	4608      	mov	r0, r1
 8000f96:	4611      	mov	r1, r2
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4623      	mov	r3, r4
 8000f9c:	80fb      	strh	r3, [r7, #6]
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	80bb      	strh	r3, [r7, #4]
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	807b      	strh	r3, [r7, #2]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= _width) || (y >= _height)) return;
 8000faa:	88fb      	ldrh	r3, [r7, #6]
 8000fac:	4a3c      	ldr	r2, [pc, #240]	; (80010a0 <ST7735_FillRectangle+0x114>)
 8000fae:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	da6f      	bge.n	8001096 <ST7735_FillRectangle+0x10a>
 8000fb6:	88bb      	ldrh	r3, [r7, #4]
 8000fb8:	4a3a      	ldr	r2, [pc, #232]	; (80010a4 <ST7735_FillRectangle+0x118>)
 8000fba:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	da69      	bge.n	8001096 <ST7735_FillRectangle+0x10a>
    if((x + w - 1) >= _width) w = _width - x;
 8000fc2:	88fa      	ldrh	r2, [r7, #6]
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	4a35      	ldr	r2, [pc, #212]	; (80010a0 <ST7735_FillRectangle+0x114>)
 8000fca:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	dd06      	ble.n	8000fe0 <ST7735_FillRectangle+0x54>
 8000fd2:	4b33      	ldr	r3, [pc, #204]	; (80010a0 <ST7735_FillRectangle+0x114>)
 8000fd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	88fb      	ldrh	r3, [r7, #6]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8000fe0:	88ba      	ldrh	r2, [r7, #4]
 8000fe2:	883b      	ldrh	r3, [r7, #0]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	4a2f      	ldr	r2, [pc, #188]	; (80010a4 <ST7735_FillRectangle+0x118>)
 8000fe8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000fec:	4293      	cmp	r3, r2
 8000fee:	dd06      	ble.n	8000ffe <ST7735_FillRectangle+0x72>
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	; (80010a4 <ST7735_FillRectangle+0x118>)
 8000ff2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ff6:	b29a      	uxth	r2, r3
 8000ff8:	88bb      	ldrh	r3, [r7, #4]
 8000ffa:	1ad3      	subs	r3, r2, r3
 8000ffc:	803b      	strh	r3, [r7, #0]

    TFT_CS_L();
 8000ffe:	2200      	movs	r2, #0
 8001000:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001004:	4828      	ldr	r0, [pc, #160]	; (80010a8 <ST7735_FillRectangle+0x11c>)
 8001006:	f001 fa25 	bl	8002454 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	b2d8      	uxtb	r0, r3
 800100e:	88bb      	ldrh	r3, [r7, #4]
 8001010:	b2d9      	uxtb	r1, r3
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	b2da      	uxtb	r2, r3
 8001016:	887b      	ldrh	r3, [r7, #2]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	4413      	add	r3, r2
 800101c:	b2db      	uxtb	r3, r3
 800101e:	3b01      	subs	r3, #1
 8001020:	b2dc      	uxtb	r4, r3
 8001022:	88bb      	ldrh	r3, [r7, #4]
 8001024:	b2da      	uxtb	r2, r3
 8001026:	883b      	ldrh	r3, [r7, #0]
 8001028:	b2db      	uxtb	r3, r3
 800102a:	4413      	add	r3, r2
 800102c:	b2db      	uxtb	r3, r3
 800102e:	3b01      	subs	r3, #1
 8001030:	b2db      	uxtb	r3, r3
 8001032:	4622      	mov	r2, r4
 8001034:	f7ff fe1e 	bl	8000c74 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001038:	8c3b      	ldrh	r3, [r7, #32]
 800103a:	0a1b      	lsrs	r3, r3, #8
 800103c:	b29b      	uxth	r3, r3
 800103e:	b2db      	uxtb	r3, r3
 8001040:	733b      	strb	r3, [r7, #12]
 8001042:	8c3b      	ldrh	r3, [r7, #32]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	737b      	strb	r3, [r7, #13]
    TFT_DC_D();
 8001048:	2201      	movs	r2, #1
 800104a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800104e:	4816      	ldr	r0, [pc, #88]	; (80010a8 <ST7735_FillRectangle+0x11c>)
 8001050:	f001 fa00 	bl	8002454 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8001054:	883b      	ldrh	r3, [r7, #0]
 8001056:	80bb      	strh	r3, [r7, #4]
 8001058:	e013      	b.n	8001082 <ST7735_FillRectangle+0xf6>
    {
        for(x = w; x > 0; x--)
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	80fb      	strh	r3, [r7, #6]
 800105e:	e00a      	b.n	8001076 <ST7735_FillRectangle+0xea>
        {
#ifdef USE_SPI_DMA
        	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, data, sizeof(data));
        	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
        	HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001060:	f107 010c 	add.w	r1, r7, #12
 8001064:	f04f 33ff 	mov.w	r3, #4294967295
 8001068:	2202      	movs	r2, #2
 800106a:	4810      	ldr	r0, [pc, #64]	; (80010ac <ST7735_FillRectangle+0x120>)
 800106c:	f002 fdf3 	bl	8003c56 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--)
 8001070:	88fb      	ldrh	r3, [r7, #6]
 8001072:	3b01      	subs	r3, #1
 8001074:	80fb      	strh	r3, [r7, #6]
 8001076:	88fb      	ldrh	r3, [r7, #6]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d1f1      	bne.n	8001060 <ST7735_FillRectangle+0xd4>
    for(y = h; y > 0; y--)
 800107c:	88bb      	ldrh	r3, [r7, #4]
 800107e:	3b01      	subs	r3, #1
 8001080:	80bb      	strh	r3, [r7, #4]
 8001082:	88bb      	ldrh	r3, [r7, #4]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d1e8      	bne.n	800105a <ST7735_FillRectangle+0xce>
#endif
        }
    }
    TFT_CS_H();
 8001088:	2201      	movs	r2, #1
 800108a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800108e:	4806      	ldr	r0, [pc, #24]	; (80010a8 <ST7735_FillRectangle+0x11c>)
 8001090:	f001 f9e0 	bl	8002454 <HAL_GPIO_WritePin>
 8001094:	e000      	b.n	8001098 <ST7735_FillRectangle+0x10c>
    if((x >= _width) || (y >= _height)) return;
 8001096:	bf00      	nop
}
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	bd90      	pop	{r4, r7, pc}
 800109e:	bf00      	nop
 80010a0:	2000001e 	.word	0x2000001e
 80010a4:	2000001c 	.word	0x2000001c
 80010a8:	48000400 	.word	0x48000400
 80010ac:	20000050 	.word	0x20000050

080010b0 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af02      	add	r7, sp, #8
 80010b6:	4603      	mov	r3, r0
 80010b8:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, _width, _height, color);
 80010ba:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <ST7735_FillScreen+0x30>)
 80010bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <ST7735_FillScreen+0x34>)
 80010c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c8:	b299      	uxth	r1, r3
 80010ca:	88fb      	ldrh	r3, [r7, #6]
 80010cc:	9300      	str	r3, [sp, #0]
 80010ce:	460b      	mov	r3, r1
 80010d0:	2100      	movs	r1, #0
 80010d2:	2000      	movs	r0, #0
 80010d4:	f7ff ff5a 	bl	8000f8c <ST7735_FillRectangle>
}
 80010d8:	bf00      	nop
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	2000001e 	.word	0x2000001e
 80010e4:	2000001c 	.word	0x2000001c

080010e8 <ST7735_DrawImage>:

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data)
{
 80010e8:	b590      	push	{r4, r7, lr}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4604      	mov	r4, r0
 80010f0:	4608      	mov	r0, r1
 80010f2:	4611      	mov	r1, r2
 80010f4:	461a      	mov	r2, r3
 80010f6:	4623      	mov	r3, r4
 80010f8:	80fb      	strh	r3, [r7, #6]
 80010fa:	4603      	mov	r3, r0
 80010fc:	80bb      	strh	r3, [r7, #4]
 80010fe:	460b      	mov	r3, r1
 8001100:	807b      	strh	r3, [r7, #2]
 8001102:	4613      	mov	r3, r2
 8001104:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8001106:	88fb      	ldrh	r3, [r7, #6]
 8001108:	4a27      	ldr	r2, [pc, #156]	; (80011a8 <ST7735_DrawImage+0xc0>)
 800110a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800110e:	4293      	cmp	r3, r2
 8001110:	da42      	bge.n	8001198 <ST7735_DrawImage+0xb0>
 8001112:	88bb      	ldrh	r3, [r7, #4]
 8001114:	4a25      	ldr	r2, [pc, #148]	; (80011ac <ST7735_DrawImage+0xc4>)
 8001116:	f9b2 2000 	ldrsh.w	r2, [r2]
 800111a:	4293      	cmp	r3, r2
 800111c:	da3c      	bge.n	8001198 <ST7735_DrawImage+0xb0>
    if((x + w - 1) >= _width) return;
 800111e:	88fa      	ldrh	r2, [r7, #6]
 8001120:	887b      	ldrh	r3, [r7, #2]
 8001122:	4413      	add	r3, r2
 8001124:	4a20      	ldr	r2, [pc, #128]	; (80011a8 <ST7735_DrawImage+0xc0>)
 8001126:	f9b2 2000 	ldrsh.w	r2, [r2]
 800112a:	4293      	cmp	r3, r2
 800112c:	dc36      	bgt.n	800119c <ST7735_DrawImage+0xb4>
    if((y + h - 1) >= _height) return;
 800112e:	88ba      	ldrh	r2, [r7, #4]
 8001130:	883b      	ldrh	r3, [r7, #0]
 8001132:	4413      	add	r3, r2
 8001134:	4a1d      	ldr	r2, [pc, #116]	; (80011ac <ST7735_DrawImage+0xc4>)
 8001136:	f9b2 2000 	ldrsh.w	r2, [r2]
 800113a:	4293      	cmp	r3, r2
 800113c:	dc30      	bgt.n	80011a0 <ST7735_DrawImage+0xb8>

    TFT_CS_L();
 800113e:	2200      	movs	r2, #0
 8001140:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001144:	481a      	ldr	r0, [pc, #104]	; (80011b0 <ST7735_DrawImage+0xc8>)
 8001146:	f001 f985 	bl	8002454 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	b2d8      	uxtb	r0, r3
 800114e:	88bb      	ldrh	r3, [r7, #4]
 8001150:	b2d9      	uxtb	r1, r3
 8001152:	88fb      	ldrh	r3, [r7, #6]
 8001154:	b2da      	uxtb	r2, r3
 8001156:	887b      	ldrh	r3, [r7, #2]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	4413      	add	r3, r2
 800115c:	b2db      	uxtb	r3, r3
 800115e:	3b01      	subs	r3, #1
 8001160:	b2dc      	uxtb	r4, r3
 8001162:	88bb      	ldrh	r3, [r7, #4]
 8001164:	b2da      	uxtb	r2, r3
 8001166:	883b      	ldrh	r3, [r7, #0]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	4413      	add	r3, r2
 800116c:	b2db      	uxtb	r3, r3
 800116e:	3b01      	subs	r3, #1
 8001170:	b2db      	uxtb	r3, r3
 8001172:	4622      	mov	r2, r4
 8001174:	f7ff fd7e 	bl	8000c74 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8001178:	887b      	ldrh	r3, [r7, #2]
 800117a:	883a      	ldrh	r2, [r7, #0]
 800117c:	fb02 f303 	mul.w	r3, r2, r3
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	4619      	mov	r1, r3
 8001184:	69b8      	ldr	r0, [r7, #24]
 8001186:	f7ff fd0f 	bl	8000ba8 <ST7735_WriteData>
    TFT_CS_H();
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001190:	4807      	ldr	r0, [pc, #28]	; (80011b0 <ST7735_DrawImage+0xc8>)
 8001192:	f001 f95f 	bl	8002454 <HAL_GPIO_WritePin>
 8001196:	e004      	b.n	80011a2 <ST7735_DrawImage+0xba>
    if((x >= _width) || (y >= _height)) return;
 8001198:	bf00      	nop
 800119a:	e002      	b.n	80011a2 <ST7735_DrawImage+0xba>
    if((x + w - 1) >= _width) return;
 800119c:	bf00      	nop
 800119e:	e000      	b.n	80011a2 <ST7735_DrawImage+0xba>
    if((y + h - 1) >= _height) return;
 80011a0:	bf00      	nop
}
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd90      	pop	{r4, r7, pc}
 80011a8:	2000001e 	.word	0x2000001e
 80011ac:	2000001c 	.word	0x2000001c
 80011b0:	48000400 	.word	0x48000400

080011b4 <ST7735_Backlight_On>:
    ST7735_WriteCommand(invert ? ST7735_INVON : ST7735_INVOFF);
    TFT_CS_H();
}

void ST7735_Backlight_On(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	TFT_BL_H();
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011be:	4802      	ldr	r0, [pc, #8]	; (80011c8 <ST7735_Backlight_On+0x14>)
 80011c0:	f001 f948 	bl	8002454 <HAL_GPIO_WritePin>
}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	48000400 	.word	0x48000400

080011cc <ST7735_DrawCircle>:
/***************************************************************************************
** Function name:           drawCircle
** Description:             Draw a circle outline
***************************************************************************************/
void ST7735_DrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 80011cc:	b590      	push	{r4, r7, lr}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4604      	mov	r4, r0
 80011d4:	4608      	mov	r0, r1
 80011d6:	4611      	mov	r1, r2
 80011d8:	461a      	mov	r2, r3
 80011da:	4623      	mov	r3, r4
 80011dc:	80fb      	strh	r3, [r7, #6]
 80011de:	4603      	mov	r3, r0
 80011e0:	80bb      	strh	r3, [r7, #4]
 80011e2:	460b      	mov	r3, r1
 80011e4:	807b      	strh	r3, [r7, #2]
 80011e6:	4613      	mov	r3, r2
 80011e8:	803b      	strh	r3, [r7, #0]
  int16_t f = 1 - r;
 80011ea:	887b      	ldrh	r3, [r7, #2]
 80011ec:	f1c3 0301 	rsb	r3, r3, #1
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	81fb      	strh	r3, [r7, #14]
  int16_t ddF_x = 1;
 80011f4:	2301      	movs	r3, #1
 80011f6:	81bb      	strh	r3, [r7, #12]
  int16_t ddF_y = - r - r;
 80011f8:	887b      	ldrh	r3, [r7, #2]
 80011fa:	425b      	negs	r3, r3
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	887b      	ldrh	r3, [r7, #2]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	b29b      	uxth	r3, r3
 8001204:	817b      	strh	r3, [r7, #10]
  int16_t x = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	813b      	strh	r3, [r7, #8]

  ST7735_DrawPixel(x0 + r, y0  , color);
 800120a:	88fa      	ldrh	r2, [r7, #6]
 800120c:	887b      	ldrh	r3, [r7, #2]
 800120e:	4413      	add	r3, r2
 8001210:	b29b      	uxth	r3, r3
 8001212:	88b9      	ldrh	r1, [r7, #4]
 8001214:	883a      	ldrh	r2, [r7, #0]
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fe12 	bl	8000e40 <ST7735_DrawPixel>
  ST7735_DrawPixel(x0 - r, y0  , color);
 800121c:	88fa      	ldrh	r2, [r7, #6]
 800121e:	887b      	ldrh	r3, [r7, #2]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	b29b      	uxth	r3, r3
 8001224:	88b9      	ldrh	r1, [r7, #4]
 8001226:	883a      	ldrh	r2, [r7, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff fe09 	bl	8000e40 <ST7735_DrawPixel>
  ST7735_DrawPixel(x0  , y0 - r, color);
 800122e:	88f8      	ldrh	r0, [r7, #6]
 8001230:	88ba      	ldrh	r2, [r7, #4]
 8001232:	887b      	ldrh	r3, [r7, #2]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	b29b      	uxth	r3, r3
 8001238:	883a      	ldrh	r2, [r7, #0]
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fe00 	bl	8000e40 <ST7735_DrawPixel>
  ST7735_DrawPixel(x0  , y0 + r, color);
 8001240:	88f8      	ldrh	r0, [r7, #6]
 8001242:	88ba      	ldrh	r2, [r7, #4]
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	4413      	add	r3, r2
 8001248:	b29b      	uxth	r3, r3
 800124a:	883a      	ldrh	r2, [r7, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	f7ff fdf7 	bl	8000e40 <ST7735_DrawPixel>

  while (x < r)
 8001252:	e081      	b.n	8001358 <ST7735_DrawCircle+0x18c>
  {
    if (f >= 0)
 8001254:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001258:	2b00      	cmp	r3, #0
 800125a:	db0e      	blt.n	800127a <ST7735_DrawCircle+0xae>
    {
      r--;
 800125c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001260:	b29b      	uxth	r3, r3
 8001262:	3b01      	subs	r3, #1
 8001264:	b29b      	uxth	r3, r3
 8001266:	807b      	strh	r3, [r7, #2]
      ddF_y += 2;
 8001268:	897b      	ldrh	r3, [r7, #10]
 800126a:	3302      	adds	r3, #2
 800126c:	b29b      	uxth	r3, r3
 800126e:	817b      	strh	r3, [r7, #10]
      f += ddF_y;
 8001270:	89fa      	ldrh	r2, [r7, #14]
 8001272:	897b      	ldrh	r3, [r7, #10]
 8001274:	4413      	add	r3, r2
 8001276:	b29b      	uxth	r3, r3
 8001278:	81fb      	strh	r3, [r7, #14]
    }
    x++;
 800127a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800127e:	b29b      	uxth	r3, r3
 8001280:	3301      	adds	r3, #1
 8001282:	b29b      	uxth	r3, r3
 8001284:	813b      	strh	r3, [r7, #8]
    ddF_x += 2;
 8001286:	89bb      	ldrh	r3, [r7, #12]
 8001288:	3302      	adds	r3, #2
 800128a:	b29b      	uxth	r3, r3
 800128c:	81bb      	strh	r3, [r7, #12]
    f += ddF_x;
 800128e:	89fa      	ldrh	r2, [r7, #14]
 8001290:	89bb      	ldrh	r3, [r7, #12]
 8001292:	4413      	add	r3, r2
 8001294:	b29b      	uxth	r3, r3
 8001296:	81fb      	strh	r3, [r7, #14]

    ST7735_DrawPixel(x0 + x, y0 + r, color);
 8001298:	88fa      	ldrh	r2, [r7, #6]
 800129a:	893b      	ldrh	r3, [r7, #8]
 800129c:	4413      	add	r3, r2
 800129e:	b298      	uxth	r0, r3
 80012a0:	88ba      	ldrh	r2, [r7, #4]
 80012a2:	887b      	ldrh	r3, [r7, #2]
 80012a4:	4413      	add	r3, r2
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	883a      	ldrh	r2, [r7, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	f7ff fdc8 	bl	8000e40 <ST7735_DrawPixel>
    ST7735_DrawPixel(x0 - x, y0 + r, color);
 80012b0:	88fa      	ldrh	r2, [r7, #6]
 80012b2:	893b      	ldrh	r3, [r7, #8]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	b298      	uxth	r0, r3
 80012b8:	88ba      	ldrh	r2, [r7, #4]
 80012ba:	887b      	ldrh	r3, [r7, #2]
 80012bc:	4413      	add	r3, r2
 80012be:	b29b      	uxth	r3, r3
 80012c0:	883a      	ldrh	r2, [r7, #0]
 80012c2:	4619      	mov	r1, r3
 80012c4:	f7ff fdbc 	bl	8000e40 <ST7735_DrawPixel>
    ST7735_DrawPixel(x0 - x, y0 - r, color);
 80012c8:	88fa      	ldrh	r2, [r7, #6]
 80012ca:	893b      	ldrh	r3, [r7, #8]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	b298      	uxth	r0, r3
 80012d0:	88ba      	ldrh	r2, [r7, #4]
 80012d2:	887b      	ldrh	r3, [r7, #2]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	883a      	ldrh	r2, [r7, #0]
 80012da:	4619      	mov	r1, r3
 80012dc:	f7ff fdb0 	bl	8000e40 <ST7735_DrawPixel>
    ST7735_DrawPixel(x0 + x, y0 - r, color);
 80012e0:	88fa      	ldrh	r2, [r7, #6]
 80012e2:	893b      	ldrh	r3, [r7, #8]
 80012e4:	4413      	add	r3, r2
 80012e6:	b298      	uxth	r0, r3
 80012e8:	88ba      	ldrh	r2, [r7, #4]
 80012ea:	887b      	ldrh	r3, [r7, #2]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	883a      	ldrh	r2, [r7, #0]
 80012f2:	4619      	mov	r1, r3
 80012f4:	f7ff fda4 	bl	8000e40 <ST7735_DrawPixel>

    ST7735_DrawPixel(x0 + r, y0 + x, color);
 80012f8:	88fa      	ldrh	r2, [r7, #6]
 80012fa:	887b      	ldrh	r3, [r7, #2]
 80012fc:	4413      	add	r3, r2
 80012fe:	b298      	uxth	r0, r3
 8001300:	88ba      	ldrh	r2, [r7, #4]
 8001302:	893b      	ldrh	r3, [r7, #8]
 8001304:	4413      	add	r3, r2
 8001306:	b29b      	uxth	r3, r3
 8001308:	883a      	ldrh	r2, [r7, #0]
 800130a:	4619      	mov	r1, r3
 800130c:	f7ff fd98 	bl	8000e40 <ST7735_DrawPixel>
    ST7735_DrawPixel(x0 - r, y0 + x, color);
 8001310:	88fa      	ldrh	r2, [r7, #6]
 8001312:	887b      	ldrh	r3, [r7, #2]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	b298      	uxth	r0, r3
 8001318:	88ba      	ldrh	r2, [r7, #4]
 800131a:	893b      	ldrh	r3, [r7, #8]
 800131c:	4413      	add	r3, r2
 800131e:	b29b      	uxth	r3, r3
 8001320:	883a      	ldrh	r2, [r7, #0]
 8001322:	4619      	mov	r1, r3
 8001324:	f7ff fd8c 	bl	8000e40 <ST7735_DrawPixel>
    ST7735_DrawPixel(x0 - r, y0 - x, color);
 8001328:	88fa      	ldrh	r2, [r7, #6]
 800132a:	887b      	ldrh	r3, [r7, #2]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	b298      	uxth	r0, r3
 8001330:	88ba      	ldrh	r2, [r7, #4]
 8001332:	893b      	ldrh	r3, [r7, #8]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	b29b      	uxth	r3, r3
 8001338:	883a      	ldrh	r2, [r7, #0]
 800133a:	4619      	mov	r1, r3
 800133c:	f7ff fd80 	bl	8000e40 <ST7735_DrawPixel>
    ST7735_DrawPixel(x0 + r, y0 - x, color);
 8001340:	88fa      	ldrh	r2, [r7, #6]
 8001342:	887b      	ldrh	r3, [r7, #2]
 8001344:	4413      	add	r3, r2
 8001346:	b298      	uxth	r0, r3
 8001348:	88ba      	ldrh	r2, [r7, #4]
 800134a:	893b      	ldrh	r3, [r7, #8]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	b29b      	uxth	r3, r3
 8001350:	883a      	ldrh	r2, [r7, #0]
 8001352:	4619      	mov	r1, r3
 8001354:	f7ff fd74 	bl	8000e40 <ST7735_DrawPixel>
  while (x < r)
 8001358:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800135c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001360:	429a      	cmp	r2, r3
 8001362:	f6ff af77 	blt.w	8001254 <ST7735_DrawCircle+0x88>
  }
}
 8001366:	bf00      	nop
 8001368:	bf00      	nop
 800136a:	3714      	adds	r7, #20
 800136c:	46bd      	mov	sp, r7
 800136e:	bd90      	pop	{r4, r7, pc}

08001370 <ST7735_FillTriangle>:
** Function name:           fillTriangle
** Description:             Draw a filled triangle using 3 arbitrary points
***************************************************************************************/
// Fill a triangle - original Adafruit function works well and code footprint is small
void ST7735_FillTriangle( int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b08d      	sub	sp, #52	; 0x34
 8001374:	af00      	add	r7, sp, #0
 8001376:	4604      	mov	r4, r0
 8001378:	4608      	mov	r0, r1
 800137a:	4611      	mov	r1, r2
 800137c:	461a      	mov	r2, r3
 800137e:	4623      	mov	r3, r4
 8001380:	80fb      	strh	r3, [r7, #6]
 8001382:	4603      	mov	r3, r0
 8001384:	80bb      	strh	r3, [r7, #4]
 8001386:	460b      	mov	r3, r1
 8001388:	807b      	strh	r3, [r7, #2]
 800138a:	4613      	mov	r3, r2
 800138c:	803b      	strh	r3, [r7, #0]
  int16_t a, b, y, last;

  // Sort coordinates by Y order (y2 >= y1 >= y0)
  if (y0 > y1)
 800138e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001392:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001396:	429a      	cmp	r2, r3
 8001398:	dd0b      	ble.n	80013b2 <ST7735_FillTriangle+0x42>
  {
	  SWAP_INT16_T(y0, y1); SWAP_INT16_T(x0, x1);
 800139a:	88bb      	ldrh	r3, [r7, #4]
 800139c:	847b      	strh	r3, [r7, #34]	; 0x22
 800139e:	883b      	ldrh	r3, [r7, #0]
 80013a0:	80bb      	strh	r3, [r7, #4]
 80013a2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80013a4:	803b      	strh	r3, [r7, #0]
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	843b      	strh	r3, [r7, #32]
 80013aa:	887b      	ldrh	r3, [r7, #2]
 80013ac:	80fb      	strh	r3, [r7, #6]
 80013ae:	8c3b      	ldrh	r3, [r7, #32]
 80013b0:	807b      	strh	r3, [r7, #2]
  }

  if (y1 > y2)
 80013b2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80013b6:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 80013ba:	429a      	cmp	r2, r3
 80013bc:	dd0f      	ble.n	80013de <ST7735_FillTriangle+0x6e>
  {
	  SWAP_INT16_T(y2, y1); SWAP_INT16_T(x2, x1);
 80013be:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80013c2:	83fb      	strh	r3, [r7, #30]
 80013c4:	883b      	ldrh	r3, [r7, #0]
 80013c6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80013ca:	8bfb      	ldrh	r3, [r7, #30]
 80013cc:	803b      	strh	r3, [r7, #0]
 80013ce:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80013d2:	83bb      	strh	r3, [r7, #28]
 80013d4:	887b      	ldrh	r3, [r7, #2]
 80013d6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80013da:	8bbb      	ldrh	r3, [r7, #28]
 80013dc:	807b      	strh	r3, [r7, #2]
  }

  if (y0 > y1)
 80013de:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80013e2:	f9b7 3000 	ldrsh.w	r3, [r7]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	dd0b      	ble.n	8001402 <ST7735_FillTriangle+0x92>
  {
	  SWAP_INT16_T(y0, y1); SWAP_INT16_T(x0, x1);
 80013ea:	88bb      	ldrh	r3, [r7, #4]
 80013ec:	837b      	strh	r3, [r7, #26]
 80013ee:	883b      	ldrh	r3, [r7, #0]
 80013f0:	80bb      	strh	r3, [r7, #4]
 80013f2:	8b7b      	ldrh	r3, [r7, #26]
 80013f4:	803b      	strh	r3, [r7, #0]
 80013f6:	88fb      	ldrh	r3, [r7, #6]
 80013f8:	833b      	strh	r3, [r7, #24]
 80013fa:	887b      	ldrh	r3, [r7, #2]
 80013fc:	80fb      	strh	r3, [r7, #6]
 80013fe:	8b3b      	ldrh	r3, [r7, #24]
 8001400:	807b      	strh	r3, [r7, #2]
  }

  if (y0 == y2)
 8001402:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001406:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 800140a:	429a      	cmp	r2, r3
 800140c:	d137      	bne.n	800147e <ST7735_FillTriangle+0x10e>
  { // Handle awkward all-on-same-line case as its own thing
    a = b = x0;
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001412:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001414:	85fb      	strh	r3, [r7, #46]	; 0x2e
    if (x1 < a)      a = x1;
 8001416:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800141a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800141e:	429a      	cmp	r2, r3
 8001420:	da02      	bge.n	8001428 <ST7735_FillTriangle+0xb8>
 8001422:	887b      	ldrh	r3, [r7, #2]
 8001424:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001426:	e007      	b.n	8001438 <ST7735_FillTriangle+0xc8>
    else if (x1 > b) b = x1;
 8001428:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800142c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001430:	429a      	cmp	r2, r3
 8001432:	dd01      	ble.n	8001438 <ST7735_FillTriangle+0xc8>
 8001434:	887b      	ldrh	r3, [r7, #2]
 8001436:	85bb      	strh	r3, [r7, #44]	; 0x2c
    if (x2 < a)      a = x2;
 8001438:	f9b7 2040 	ldrsh.w	r2, [r7, #64]	; 0x40
 800143c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001440:	429a      	cmp	r2, r3
 8001442:	da03      	bge.n	800144c <ST7735_FillTriangle+0xdc>
 8001444:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001448:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800144a:	e008      	b.n	800145e <ST7735_FillTriangle+0xee>
    else if (x2 > b) b = x2;
 800144c:	f9b7 2040 	ldrsh.w	r2, [r7, #64]	; 0x40
 8001450:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001454:	429a      	cmp	r2, r3
 8001456:	dd02      	ble.n	800145e <ST7735_FillTriangle+0xee>
 8001458:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800145c:	85bb      	strh	r3, [r7, #44]	; 0x2c
    ST7735_DrawFastHLine(a, y0, b - a + 1, color);
 800145e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001460:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	b29b      	uxth	r3, r3
 8001466:	3301      	adds	r3, #1
 8001468:	b29b      	uxth	r3, r3
 800146a:	b21a      	sxth	r2, r3
 800146c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001470:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001474:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8001478:	f000 f9c8 	bl	800180c <ST7735_DrawFastHLine>
    return;
 800147c:	e0da      	b.n	8001634 <ST7735_FillTriangle+0x2c4>
  }

  int16_t
  dx01 = x1 - x0,
 800147e:	887a      	ldrh	r2, [r7, #2]
 8001480:	88fb      	ldrh	r3, [r7, #6]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	b29b      	uxth	r3, r3
 8001486:	82fb      	strh	r3, [r7, #22]
  dy01 = y1 - y0,
 8001488:	883a      	ldrh	r2, [r7, #0]
 800148a:	88bb      	ldrh	r3, [r7, #4]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	b29b      	uxth	r3, r3
 8001490:	82bb      	strh	r3, [r7, #20]
  dx02 = x2 - x0,
 8001492:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001496:	88fb      	ldrh	r3, [r7, #6]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	b29b      	uxth	r3, r3
 800149c:	827b      	strh	r3, [r7, #18]
  dy02 = y2 - y0,
 800149e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80014a2:	88bb      	ldrh	r3, [r7, #4]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	823b      	strh	r3, [r7, #16]
  dx12 = x2 - x1,
 80014aa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80014ae:	887b      	ldrh	r3, [r7, #2]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	81fb      	strh	r3, [r7, #14]
  dy12 = y2 - y1,
 80014b6:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80014ba:	883b      	ldrh	r3, [r7, #0]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	b29b      	uxth	r3, r3
 80014c0:	81bb      	strh	r3, [r7, #12]
  sa   = 0,
 80014c2:	2300      	movs	r3, #0
 80014c4:	84fb      	strh	r3, [r7, #38]	; 0x26
  sb   = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	84bb      	strh	r3, [r7, #36]	; 0x24
  // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
  // is included here (and second loop will be skipped, avoiding a /0
  // error there), otherwise scanline y1 is skipped here and handled
  // in the second loop...which also avoids a /0 error here if y0=y1
  // (flat-topped triangle).
  if (y1 == y2) last = y1;  // Include y1 scanline
 80014ca:	f9b7 2000 	ldrsh.w	r2, [r7]
 80014ce:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d102      	bne.n	80014dc <ST7735_FillTriangle+0x16c>
 80014d6:	883b      	ldrh	r3, [r7, #0]
 80014d8:	853b      	strh	r3, [r7, #40]	; 0x28
 80014da:	e003      	b.n	80014e4 <ST7735_FillTriangle+0x174>
  else         last = y1 - 1; // Skip it
 80014dc:	883b      	ldrh	r3, [r7, #0]
 80014de:	3b01      	subs	r3, #1
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	853b      	strh	r3, [r7, #40]	; 0x28

  for (y = y0; y <= last; y++)
 80014e4:	88bb      	ldrh	r3, [r7, #4]
 80014e6:	857b      	strh	r3, [r7, #42]	; 0x2a
 80014e8:	e040      	b.n	800156c <ST7735_FillTriangle+0x1fc>
  {
    a   = x0 + sa / dy01;
 80014ea:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 80014ee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	88fb      	ldrh	r3, [r7, #6]
 80014fa:	4413      	add	r3, r2
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	85fb      	strh	r3, [r7, #46]	; 0x2e
    b   = x0 + sb / dy02;
 8001500:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8001504:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001508:	fb92 f3f3 	sdiv	r3, r2, r3
 800150c:	b29a      	uxth	r2, r3
 800150e:	88fb      	ldrh	r3, [r7, #6]
 8001510:	4413      	add	r3, r2
 8001512:	b29b      	uxth	r3, r3
 8001514:	85bb      	strh	r3, [r7, #44]	; 0x2c
    sa += dx01;
 8001516:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001518:	8afb      	ldrh	r3, [r7, #22]
 800151a:	4413      	add	r3, r2
 800151c:	b29b      	uxth	r3, r3
 800151e:	84fb      	strh	r3, [r7, #38]	; 0x26
    sb += dx02;
 8001520:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001522:	8a7b      	ldrh	r3, [r7, #18]
 8001524:	4413      	add	r3, r2
 8001526:	b29b      	uxth	r3, r3
 8001528:	84bb      	strh	r3, [r7, #36]	; 0x24

    if (a > b) SWAP_INT16_T(a, b);
 800152a:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800152e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001532:	429a      	cmp	r2, r3
 8001534:	dd05      	ble.n	8001542 <ST7735_FillTriangle+0x1d2>
 8001536:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001538:	813b      	strh	r3, [r7, #8]
 800153a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800153c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800153e:	893b      	ldrh	r3, [r7, #8]
 8001540:	85bb      	strh	r3, [r7, #44]	; 0x2c
    ST7735_DrawFastHLine(a, y, b - a + 1, color);
 8001542:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001544:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	b29b      	uxth	r3, r3
 800154a:	3301      	adds	r3, #1
 800154c:	b29b      	uxth	r3, r3
 800154e:	b21a      	sxth	r2, r3
 8001550:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001554:	f9b7 102a 	ldrsh.w	r1, [r7, #42]	; 0x2a
 8001558:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 800155c:	f000 f956 	bl	800180c <ST7735_DrawFastHLine>
  for (y = y0; y <= last; y++)
 8001560:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001564:	b29b      	uxth	r3, r3
 8001566:	3301      	adds	r3, #1
 8001568:	b29b      	uxth	r3, r3
 800156a:	857b      	strh	r3, [r7, #42]	; 0x2a
 800156c:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8001570:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001574:	429a      	cmp	r2, r3
 8001576:	ddb8      	ble.n	80014ea <ST7735_FillTriangle+0x17a>
  }

  // For lower part of triangle, find scanline crossings for segments
  // 0-2 and 1-2.  This loop is skipped if y1=y2.
  sa = dx12 * (y - y1);
 8001578:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 800157c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	b29a      	uxth	r2, r3
 8001584:	89fb      	ldrh	r3, [r7, #14]
 8001586:	fb12 f303 	smulbb	r3, r2, r3
 800158a:	b29b      	uxth	r3, r3
 800158c:	84fb      	strh	r3, [r7, #38]	; 0x26
  sb = dx02 * (y - y0);
 800158e:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8001592:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	b29a      	uxth	r2, r3
 800159a:	8a7b      	ldrh	r3, [r7, #18]
 800159c:	fb12 f303 	smulbb	r3, r2, r3
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (; y <= y2; y++)
 80015a4:	e040      	b.n	8001628 <ST7735_FillTriangle+0x2b8>
  {
    a   = x1 + sa / dy12;
 80015a6:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 80015aa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	887b      	ldrh	r3, [r7, #2]
 80015b6:	4413      	add	r3, r2
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	85fb      	strh	r3, [r7, #46]	; 0x2e
    b   = x0 + sb / dy02;
 80015bc:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 80015c0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80015c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	88fb      	ldrh	r3, [r7, #6]
 80015cc:	4413      	add	r3, r2
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	85bb      	strh	r3, [r7, #44]	; 0x2c
    sa += dx12;
 80015d2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80015d4:	89fb      	ldrh	r3, [r7, #14]
 80015d6:	4413      	add	r3, r2
 80015d8:	b29b      	uxth	r3, r3
 80015da:	84fb      	strh	r3, [r7, #38]	; 0x26
    sb += dx02;
 80015dc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80015de:	8a7b      	ldrh	r3, [r7, #18]
 80015e0:	4413      	add	r3, r2
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	84bb      	strh	r3, [r7, #36]	; 0x24

    if (a > b) SWAP_INT16_T(a, b);
 80015e6:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80015ea:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80015ee:	429a      	cmp	r2, r3
 80015f0:	dd05      	ble.n	80015fe <ST7735_FillTriangle+0x28e>
 80015f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80015f4:	817b      	strh	r3, [r7, #10]
 80015f6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80015f8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80015fa:	897b      	ldrh	r3, [r7, #10]
 80015fc:	85bb      	strh	r3, [r7, #44]	; 0x2c
    ST7735_DrawFastHLine(a, y, b - a + 1, color);
 80015fe:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001600:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	b29b      	uxth	r3, r3
 8001606:	3301      	adds	r3, #1
 8001608:	b29b      	uxth	r3, r3
 800160a:	b21a      	sxth	r2, r3
 800160c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001610:	f9b7 102a 	ldrsh.w	r1, [r7, #42]	; 0x2a
 8001614:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8001618:	f000 f8f8 	bl	800180c <ST7735_DrawFastHLine>
  for (; y <= y2; y++)
 800161c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001620:	b29b      	uxth	r3, r3
 8001622:	3301      	adds	r3, #1
 8001624:	b29b      	uxth	r3, r3
 8001626:	857b      	strh	r3, [r7, #42]	; 0x2a
 8001628:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 800162c:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001630:	429a      	cmp	r2, r3
 8001632:	ddb8      	ble.n	80015a6 <ST7735_FillTriangle+0x236>
  }
}
 8001634:	3734      	adds	r7, #52	; 0x34
 8001636:	46bd      	mov	sp, r7
 8001638:	bd90      	pop	{r4, r7, pc}

0800163a <ST7735_DrawLine>:
** Description:             draw a line between 2 arbitrary points
***************************************************************************************/

// Slower but more compact line drawing function
void ST7735_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 800163a:	b590      	push	{r4, r7, lr}
 800163c:	b089      	sub	sp, #36	; 0x24
 800163e:	af00      	add	r7, sp, #0
 8001640:	4604      	mov	r4, r0
 8001642:	4608      	mov	r0, r1
 8001644:	4611      	mov	r1, r2
 8001646:	461a      	mov	r2, r3
 8001648:	4623      	mov	r3, r4
 800164a:	80fb      	strh	r3, [r7, #6]
 800164c:	4603      	mov	r3, r0
 800164e:	80bb      	strh	r3, [r7, #4]
 8001650:	460b      	mov	r3, r1
 8001652:	807b      	strh	r3, [r7, #2]
 8001654:	4613      	mov	r3, r2
 8001656:	803b      	strh	r3, [r7, #0]
	int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8001658:	f9b7 2000 	ldrsh.w	r2, [r7]
 800165c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001666:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800166a:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800166e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001672:	1acb      	subs	r3, r1, r3
 8001674:	2b00      	cmp	r3, #0
 8001676:	bfb8      	it	lt
 8001678:	425b      	neglt	r3, r3
 800167a:	429a      	cmp	r2, r3
 800167c:	bfcc      	ite	gt
 800167e:	2301      	movgt	r3, #1
 8001680:	2300      	movle	r3, #0
 8001682:	b2db      	uxtb	r3, r3
 8001684:	837b      	strh	r3, [r7, #26]
	if (steep)
 8001686:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d00b      	beq.n	80016a6 <ST7735_DrawLine+0x6c>
	{
		SWAP_INT16_T(x0, y0);
 800168e:	88fb      	ldrh	r3, [r7, #6]
 8001690:	833b      	strh	r3, [r7, #24]
 8001692:	88bb      	ldrh	r3, [r7, #4]
 8001694:	80fb      	strh	r3, [r7, #6]
 8001696:	8b3b      	ldrh	r3, [r7, #24]
 8001698:	80bb      	strh	r3, [r7, #4]
		SWAP_INT16_T(x1, y1);
 800169a:	887b      	ldrh	r3, [r7, #2]
 800169c:	82fb      	strh	r3, [r7, #22]
 800169e:	883b      	ldrh	r3, [r7, #0]
 80016a0:	807b      	strh	r3, [r7, #2]
 80016a2:	8afb      	ldrh	r3, [r7, #22]
 80016a4:	803b      	strh	r3, [r7, #0]
	}

	if (x0 > x1)
 80016a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	dd0b      	ble.n	80016ca <ST7735_DrawLine+0x90>
	{
		SWAP_INT16_T(x0, x1);
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	82bb      	strh	r3, [r7, #20]
 80016b6:	887b      	ldrh	r3, [r7, #2]
 80016b8:	80fb      	strh	r3, [r7, #6]
 80016ba:	8abb      	ldrh	r3, [r7, #20]
 80016bc:	807b      	strh	r3, [r7, #2]
		SWAP_INT16_T(y0, y1);
 80016be:	88bb      	ldrh	r3, [r7, #4]
 80016c0:	827b      	strh	r3, [r7, #18]
 80016c2:	883b      	ldrh	r3, [r7, #0]
 80016c4:	80bb      	strh	r3, [r7, #4]
 80016c6:	8a7b      	ldrh	r3, [r7, #18]
 80016c8:	803b      	strh	r3, [r7, #0]
	}

	int16_t dx, dy;
	dx = x1 - x0;
 80016ca:	887a      	ldrh	r2, [r7, #2]
 80016cc:	88fb      	ldrh	r3, [r7, #6]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	823b      	strh	r3, [r7, #16]
	dy = abs(y1 - y0);
 80016d4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80016d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	bfb8      	it	lt
 80016e2:	425b      	neglt	r3, r3
 80016e4:	81fb      	strh	r3, [r7, #14]

	int16_t err = dx / 2;
 80016e6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016ea:	0fda      	lsrs	r2, r3, #31
 80016ec:	4413      	add	r3, r2
 80016ee:	105b      	asrs	r3, r3, #1
 80016f0:	83fb      	strh	r3, [r7, #30]
	int16_t ystep;

	if (y0 < y1)
 80016f2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80016f6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	da02      	bge.n	8001704 <ST7735_DrawLine+0xca>
	{
		ystep = 1;
 80016fe:	2301      	movs	r3, #1
 8001700:	83bb      	strh	r3, [r7, #28]
 8001702:	e02d      	b.n	8001760 <ST7735_DrawLine+0x126>
	}
	else
	{
		ystep = -1;
 8001704:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001708:	83bb      	strh	r3, [r7, #28]
	}

	for (; x0<=x1; x0++)
 800170a:	e029      	b.n	8001760 <ST7735_DrawLine+0x126>
	{
		if (steep)
 800170c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d006      	beq.n	8001722 <ST7735_DrawLine+0xe8>
		{
			ST7735_DrawPixel(y0, x0, color);
 8001714:	88bb      	ldrh	r3, [r7, #4]
 8001716:	88f9      	ldrh	r1, [r7, #6]
 8001718:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fb90 	bl	8000e40 <ST7735_DrawPixel>
 8001720:	e005      	b.n	800172e <ST7735_DrawLine+0xf4>
		}
		else
		{
			ST7735_DrawPixel(x0, y0, color);
 8001722:	88fb      	ldrh	r3, [r7, #6]
 8001724:	88b9      	ldrh	r1, [r7, #4]
 8001726:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff fb89 	bl	8000e40 <ST7735_DrawPixel>
		}
		err -= dy;
 800172e:	8bfa      	ldrh	r2, [r7, #30]
 8001730:	89fb      	ldrh	r3, [r7, #14]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	b29b      	uxth	r3, r3
 8001736:	83fb      	strh	r3, [r7, #30]
		if (err < 0)
 8001738:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800173c:	2b00      	cmp	r3, #0
 800173e:	da09      	bge.n	8001754 <ST7735_DrawLine+0x11a>
		{
			y0 += ystep;
 8001740:	88ba      	ldrh	r2, [r7, #4]
 8001742:	8bbb      	ldrh	r3, [r7, #28]
 8001744:	4413      	add	r3, r2
 8001746:	b29b      	uxth	r3, r3
 8001748:	80bb      	strh	r3, [r7, #4]
			err += dx;
 800174a:	8bfa      	ldrh	r2, [r7, #30]
 800174c:	8a3b      	ldrh	r3, [r7, #16]
 800174e:	4413      	add	r3, r2
 8001750:	b29b      	uxth	r3, r3
 8001752:	83fb      	strh	r3, [r7, #30]
	for (; x0<=x1; x0++)
 8001754:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001758:	b29b      	uxth	r3, r3
 800175a:	3301      	adds	r3, #1
 800175c:	b29b      	uxth	r3, r3
 800175e:	80fb      	strh	r3, [r7, #6]
 8001760:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001764:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001768:	429a      	cmp	r2, r3
 800176a:	ddcf      	ble.n	800170c <ST7735_DrawLine+0xd2>
		}
	}
}
 800176c:	bf00      	nop
 800176e:	bf00      	nop
 8001770:	3724      	adds	r7, #36	; 0x24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd90      	pop	{r4, r7, pc}
	...

08001778 <ST7735_DrawFastVLine>:
/***************************************************************************************
** Function name:           drawFastVLine
** Description:             draw a vertical line
***************************************************************************************/
void ST7735_DrawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8001778:	b590      	push	{r4, r7, lr}
 800177a:	b085      	sub	sp, #20
 800177c:	af02      	add	r7, sp, #8
 800177e:	4604      	mov	r4, r0
 8001780:	4608      	mov	r0, r1
 8001782:	4611      	mov	r1, r2
 8001784:	461a      	mov	r2, r3
 8001786:	4623      	mov	r3, r4
 8001788:	80fb      	strh	r3, [r7, #6]
 800178a:	4603      	mov	r3, r0
 800178c:	80bb      	strh	r3, [r7, #4]
 800178e:	460b      	mov	r3, r1
 8001790:	807b      	strh	r3, [r7, #2]
 8001792:	4613      	mov	r3, r2
 8001794:	803b      	strh	r3, [r7, #0]
  // Rudimentary clipping
  if ((x >= _width) || (y >= _height)) return;
 8001796:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <ST7735_DrawFastVLine+0x8c>)
 8001798:	f9b3 3000 	ldrsh.w	r3, [r3]
 800179c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	da2b      	bge.n	80017fc <ST7735_DrawFastVLine+0x84>
 80017a4:	4b18      	ldr	r3, [pc, #96]	; (8001808 <ST7735_DrawFastVLine+0x90>)
 80017a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017aa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	da24      	bge.n	80017fc <ST7735_DrawFastVLine+0x84>
  if ((y + h - 1) >= _height) h = _height - y;
 80017b2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80017b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80017ba:	4413      	add	r3, r2
 80017bc:	4a12      	ldr	r2, [pc, #72]	; (8001808 <ST7735_DrawFastVLine+0x90>)
 80017be:	f9b2 2000 	ldrsh.w	r2, [r2]
 80017c2:	4293      	cmp	r3, r2
 80017c4:	dd07      	ble.n	80017d6 <ST7735_DrawFastVLine+0x5e>
 80017c6:	4b10      	ldr	r3, [pc, #64]	; (8001808 <ST7735_DrawFastVLine+0x90>)
 80017c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	88bb      	ldrh	r3, [r7, #4]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	807b      	strh	r3, [r7, #2]

  ST7735_DrawLine(x, y, x, y + h - 1, color);
 80017d6:	88ba      	ldrh	r2, [r7, #4]
 80017d8:	887b      	ldrh	r3, [r7, #2]
 80017da:	4413      	add	r3, r2
 80017dc:	b29b      	uxth	r3, r3
 80017de:	3b01      	subs	r3, #1
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	b21c      	sxth	r4, r3
 80017e4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80017e8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80017ec:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80017f0:	883b      	ldrh	r3, [r7, #0]
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	4623      	mov	r3, r4
 80017f6:	f7ff ff20 	bl	800163a <ST7735_DrawLine>
 80017fa:	e000      	b.n	80017fe <ST7735_DrawFastVLine+0x86>
  if ((x >= _width) || (y >= _height)) return;
 80017fc:	bf00      	nop
}
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bd90      	pop	{r4, r7, pc}
 8001804:	2000001e 	.word	0x2000001e
 8001808:	2000001c 	.word	0x2000001c

0800180c <ST7735_DrawFastHLine>:
/***************************************************************************************
** Function name:           drawFastHLine
** Description:             draw a horizontal line
***************************************************************************************/
void ST7735_DrawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 800180c:	b590      	push	{r4, r7, lr}
 800180e:	b085      	sub	sp, #20
 8001810:	af02      	add	r7, sp, #8
 8001812:	4604      	mov	r4, r0
 8001814:	4608      	mov	r0, r1
 8001816:	4611      	mov	r1, r2
 8001818:	461a      	mov	r2, r3
 800181a:	4623      	mov	r3, r4
 800181c:	80fb      	strh	r3, [r7, #6]
 800181e:	4603      	mov	r3, r0
 8001820:	80bb      	strh	r3, [r7, #4]
 8001822:	460b      	mov	r3, r1
 8001824:	807b      	strh	r3, [r7, #2]
 8001826:	4613      	mov	r3, r2
 8001828:	803b      	strh	r3, [r7, #0]
  // Rudimentary clipping
  if ((x >= _width) || (y >= _height)) return;
 800182a:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <ST7735_DrawFastHLine+0x8c>)
 800182c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001830:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001834:	429a      	cmp	r2, r3
 8001836:	da2b      	bge.n	8001890 <ST7735_DrawFastHLine+0x84>
 8001838:	4b18      	ldr	r3, [pc, #96]	; (800189c <ST7735_DrawFastHLine+0x90>)
 800183a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800183e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001842:	429a      	cmp	r2, r3
 8001844:	da24      	bge.n	8001890 <ST7735_DrawFastHLine+0x84>
  if ((x + w - 1) >= _width)  w = _width - x;
 8001846:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800184a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800184e:	4413      	add	r3, r2
 8001850:	4a11      	ldr	r2, [pc, #68]	; (8001898 <ST7735_DrawFastHLine+0x8c>)
 8001852:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001856:	4293      	cmp	r3, r2
 8001858:	dd07      	ble.n	800186a <ST7735_DrawFastHLine+0x5e>
 800185a:	4b0f      	ldr	r3, [pc, #60]	; (8001898 <ST7735_DrawFastHLine+0x8c>)
 800185c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001860:	b29a      	uxth	r2, r3
 8001862:	88fb      	ldrh	r3, [r7, #6]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	b29b      	uxth	r3, r3
 8001868:	807b      	strh	r3, [r7, #2]

  ST7735_DrawLine(x, y, x + w - 1, y, color);
 800186a:	88fa      	ldrh	r2, [r7, #6]
 800186c:	887b      	ldrh	r3, [r7, #2]
 800186e:	4413      	add	r3, r2
 8001870:	b29b      	uxth	r3, r3
 8001872:	3b01      	subs	r3, #1
 8001874:	b29b      	uxth	r3, r3
 8001876:	b21a      	sxth	r2, r3
 8001878:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800187c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001880:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001884:	883b      	ldrh	r3, [r7, #0]
 8001886:	9300      	str	r3, [sp, #0]
 8001888:	4623      	mov	r3, r4
 800188a:	f7ff fed6 	bl	800163a <ST7735_DrawLine>
 800188e:	e000      	b.n	8001892 <ST7735_DrawFastHLine+0x86>
  if ((x >= _width) || (y >= _height)) return;
 8001890:	bf00      	nop
}
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	bd90      	pop	{r4, r7, pc}
 8001898:	2000001e 	.word	0x2000001e
 800189c:	2000001c 	.word	0x2000001c

080018a0 <ST7735_SetRotation>:
/***************************************************************************************
** Function name:           setRotation
** Description:             rotate the screen orientation m = 0-3
***************************************************************************************/
void ST7735_SetRotation(uint8_t m)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
  _value_rotation = m % 4;
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	f003 0303 	and.w	r3, r3, #3
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4b4a      	ldr	r3, [pc, #296]	; (80019dc <ST7735_SetRotation+0x13c>)
 80018b4:	701a      	strb	r2, [r3, #0]

  TFT_CS_L();
 80018b6:	2200      	movs	r2, #0
 80018b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018bc:	4848      	ldr	r0, [pc, #288]	; (80019e0 <ST7735_SetRotation+0x140>)
 80018be:	f000 fdc9 	bl	8002454 <HAL_GPIO_WritePin>

  ST7735_WriteCommand(ST7735_MADCTL);
 80018c2:	2036      	movs	r0, #54	; 0x36
 80018c4:	f7ff f956 	bl	8000b74 <ST7735_WriteCommand>

  switch (_value_rotation)
 80018c8:	4b44      	ldr	r3, [pc, #272]	; (80019dc <ST7735_SetRotation+0x13c>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d87b      	bhi.n	80019c8 <ST7735_SetRotation+0x128>
 80018d0:	a201      	add	r2, pc, #4	; (adr r2, 80018d8 <ST7735_SetRotation+0x38>)
 80018d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d6:	bf00      	nop
 80018d8:	080018e9 	.word	0x080018e9
 80018dc:	08001925 	.word	0x08001925
 80018e0:	08001961 	.word	0x08001961
 80018e4:	0800198d 	.word	0x0800198d
  {
    case 0:
    {
    	uint8_t d_r = (_data_rotation[0] | _data_rotation[1] | _data_rotation[3]);
 80018e8:	4b3e      	ldr	r3, [pc, #248]	; (80019e4 <ST7735_SetRotation+0x144>)
 80018ea:	781a      	ldrb	r2, [r3, #0]
 80018ec:	4b3d      	ldr	r3, [pc, #244]	; (80019e4 <ST7735_SetRotation+0x144>)
 80018ee:	785b      	ldrb	r3, [r3, #1]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b2da      	uxtb	r2, r3
 80018f4:	4b3b      	ldr	r3, [pc, #236]	; (80019e4 <ST7735_SetRotation+0x144>)
 80018f6:	78db      	ldrb	r3, [r3, #3]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	73fb      	strb	r3, [r7, #15]
    	ST7735_WriteData(&d_r, sizeof(d_r));
 80018fe:	f107 030f 	add.w	r3, r7, #15
 8001902:	2101      	movs	r1, #1
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff f94f 	bl	8000ba8 <ST7735_WriteData>
        _width  = ST7735_WIDTH;
 800190a:	4b37      	ldr	r3, [pc, #220]	; (80019e8 <ST7735_SetRotation+0x148>)
 800190c:	2280      	movs	r2, #128	; 0x80
 800190e:	801a      	strh	r2, [r3, #0]
        _height = ST7735_HEIGHT;
 8001910:	4b36      	ldr	r3, [pc, #216]	; (80019ec <ST7735_SetRotation+0x14c>)
 8001912:	22a0      	movs	r2, #160	; 0xa0
 8001914:	801a      	strh	r2, [r3, #0]
        _xstart = ST7735_XSTART;
 8001916:	4b36      	ldr	r3, [pc, #216]	; (80019f0 <ST7735_SetRotation+0x150>)
 8001918:	2202      	movs	r2, #2
 800191a:	701a      	strb	r2, [r3, #0]
		_ystart = ST7735_YSTART;
 800191c:	4b35      	ldr	r3, [pc, #212]	; (80019f4 <ST7735_SetRotation+0x154>)
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
    }
     break;
 8001922:	e051      	b.n	80019c8 <ST7735_SetRotation+0x128>
    case 1:
    {
    	uint8_t d_r = (_data_rotation[1] | _data_rotation[2] | _data_rotation[3]);
 8001924:	4b2f      	ldr	r3, [pc, #188]	; (80019e4 <ST7735_SetRotation+0x144>)
 8001926:	785a      	ldrb	r2, [r3, #1]
 8001928:	4b2e      	ldr	r3, [pc, #184]	; (80019e4 <ST7735_SetRotation+0x144>)
 800192a:	789b      	ldrb	r3, [r3, #2]
 800192c:	4313      	orrs	r3, r2
 800192e:	b2da      	uxtb	r2, r3
 8001930:	4b2c      	ldr	r3, [pc, #176]	; (80019e4 <ST7735_SetRotation+0x144>)
 8001932:	78db      	ldrb	r3, [r3, #3]
 8001934:	4313      	orrs	r3, r2
 8001936:	b2db      	uxtb	r3, r3
 8001938:	73bb      	strb	r3, [r7, #14]
    	ST7735_WriteData(&d_r, sizeof(d_r));
 800193a:	f107 030e 	add.w	r3, r7, #14
 800193e:	2101      	movs	r1, #1
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff f931 	bl	8000ba8 <ST7735_WriteData>
    	_width  = ST7735_HEIGHT;
 8001946:	4b28      	ldr	r3, [pc, #160]	; (80019e8 <ST7735_SetRotation+0x148>)
 8001948:	22a0      	movs	r2, #160	; 0xa0
 800194a:	801a      	strh	r2, [r3, #0]
    	_height = ST7735_WIDTH;
 800194c:	4b27      	ldr	r3, [pc, #156]	; (80019ec <ST7735_SetRotation+0x14c>)
 800194e:	2280      	movs	r2, #128	; 0x80
 8001950:	801a      	strh	r2, [r3, #0]
    	_xstart = ST7735_YSTART;
 8001952:	4b27      	ldr	r3, [pc, #156]	; (80019f0 <ST7735_SetRotation+0x150>)
 8001954:	2201      	movs	r2, #1
 8001956:	701a      	strb	r2, [r3, #0]
    	_ystart = ST7735_XSTART;
 8001958:	4b26      	ldr	r3, [pc, #152]	; (80019f4 <ST7735_SetRotation+0x154>)
 800195a:	2202      	movs	r2, #2
 800195c:	701a      	strb	r2, [r3, #0]
    }
      break;
 800195e:	e033      	b.n	80019c8 <ST7735_SetRotation+0x128>
    case 2:
    {
    	uint8_t d_r = _data_rotation[3];
 8001960:	4b20      	ldr	r3, [pc, #128]	; (80019e4 <ST7735_SetRotation+0x144>)
 8001962:	78db      	ldrb	r3, [r3, #3]
 8001964:	737b      	strb	r3, [r7, #13]
    	ST7735_WriteData(&d_r, sizeof(d_r));
 8001966:	f107 030d 	add.w	r3, r7, #13
 800196a:	2101      	movs	r1, #1
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff f91b 	bl	8000ba8 <ST7735_WriteData>
    	_width  = ST7735_WIDTH;
 8001972:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <ST7735_SetRotation+0x148>)
 8001974:	2280      	movs	r2, #128	; 0x80
 8001976:	801a      	strh	r2, [r3, #0]
    	_height = ST7735_HEIGHT;
 8001978:	4b1c      	ldr	r3, [pc, #112]	; (80019ec <ST7735_SetRotation+0x14c>)
 800197a:	22a0      	movs	r2, #160	; 0xa0
 800197c:	801a      	strh	r2, [r3, #0]
    	_xstart = ST7735_XSTART;
 800197e:	4b1c      	ldr	r3, [pc, #112]	; (80019f0 <ST7735_SetRotation+0x150>)
 8001980:	2202      	movs	r2, #2
 8001982:	701a      	strb	r2, [r3, #0]
    	_ystart = ST7735_YSTART;
 8001984:	4b1b      	ldr	r3, [pc, #108]	; (80019f4 <ST7735_SetRotation+0x154>)
 8001986:	2201      	movs	r2, #1
 8001988:	701a      	strb	r2, [r3, #0]
    }
      break;
 800198a:	e01d      	b.n	80019c8 <ST7735_SetRotation+0x128>
    case 3:
    {
    	uint8_t d_r = (_data_rotation[0] | _data_rotation[2] | _data_rotation[3]);
 800198c:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <ST7735_SetRotation+0x144>)
 800198e:	781a      	ldrb	r2, [r3, #0]
 8001990:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <ST7735_SetRotation+0x144>)
 8001992:	789b      	ldrb	r3, [r3, #2]
 8001994:	4313      	orrs	r3, r2
 8001996:	b2da      	uxtb	r2, r3
 8001998:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <ST7735_SetRotation+0x144>)
 800199a:	78db      	ldrb	r3, [r3, #3]
 800199c:	4313      	orrs	r3, r2
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	733b      	strb	r3, [r7, #12]
    	ST7735_WriteData(&d_r, sizeof(d_r));
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	2101      	movs	r1, #1
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff f8fd 	bl	8000ba8 <ST7735_WriteData>
    	_width  = ST7735_HEIGHT;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <ST7735_SetRotation+0x148>)
 80019b0:	22a0      	movs	r2, #160	; 0xa0
 80019b2:	801a      	strh	r2, [r3, #0]
    	_height = ST7735_WIDTH;
 80019b4:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <ST7735_SetRotation+0x14c>)
 80019b6:	2280      	movs	r2, #128	; 0x80
 80019b8:	801a      	strh	r2, [r3, #0]
    	_xstart = ST7735_YSTART;
 80019ba:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <ST7735_SetRotation+0x150>)
 80019bc:	2201      	movs	r2, #1
 80019be:	701a      	strb	r2, [r3, #0]
    	_ystart = ST7735_XSTART;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <ST7735_SetRotation+0x154>)
 80019c2:	2202      	movs	r2, #2
 80019c4:	701a      	strb	r2, [r3, #0]
    }
      break;
 80019c6:	bf00      	nop
  }
  TFT_CS_H();
 80019c8:	2201      	movs	r2, #1
 80019ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ce:	4804      	ldr	r0, [pc, #16]	; (80019e0 <ST7735_SetRotation+0x140>)
 80019d0:	f000 fd40 	bl	8002454 <HAL_GPIO_WritePin>
}
 80019d4:	bf00      	nop
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	2000004d 	.word	0x2000004d
 80019e0:	48000400 	.word	0x48000400
 80019e4:	20000018 	.word	0x20000018
 80019e8:	2000001e 	.word	0x2000001e
 80019ec:	2000001c 	.word	0x2000001c
 80019f0:	20000020 	.word	0x20000020
 80019f4:	20000021 	.word	0x20000021

080019f8 <ST7735_GetHeight>:
{
  return _value_rotation;
}

int16_t ST7735_GetHeight(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
	return _height;
 80019fc:	4b03      	ldr	r3, [pc, #12]	; (8001a0c <ST7735_GetHeight+0x14>)
 80019fe:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	2000001c 	.word	0x2000001c

08001a10 <ST7735_GetWidth>:

int16_t ST7735_GetWidth(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
	return _width;
 8001a14:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <ST7735_GetWidth+0x14>)
 8001a16:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	2000001e 	.word	0x2000001e

08001a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2e:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <HAL_MspInit+0x44>)
 8001a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a32:	4a0e      	ldr	r2, [pc, #56]	; (8001a6c <HAL_MspInit+0x44>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	6613      	str	r3, [r2, #96]	; 0x60
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	; (8001a6c <HAL_MspInit+0x44>)
 8001a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	607b      	str	r3, [r7, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <HAL_MspInit+0x44>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4a:	4a08      	ldr	r2, [pc, #32]	; (8001a6c <HAL_MspInit+0x44>)
 8001a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a50:	6593      	str	r3, [r2, #88]	; 0x58
 8001a52:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <HAL_MspInit+0x44>)
 8001a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5a:	603b      	str	r3, [r7, #0]
 8001a5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40021000 	.word	0x40021000

08001a70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08a      	sub	sp, #40	; 0x28
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a29      	ldr	r2, [pc, #164]	; (8001b34 <HAL_SPI_MspInit+0xc4>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d14c      	bne.n	8001b2c <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a92:	4b29      	ldr	r3, [pc, #164]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a96:	4a28      	ldr	r2, [pc, #160]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001a98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a9c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a9e:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aaa:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aae:	4a22      	ldr	r2, [pc, #136]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001ab0:	f043 0304 	orr.w	r3, r3, #4
 8001ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac6:	4a1c      	ldr	r2, [pc, #112]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001ac8:	f043 0302 	orr.w	r3, r3, #2
 8001acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ace:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <HAL_SPI_MspInit+0xc8>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ada:	2308      	movs	r3, #8
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001aea:	2305      	movs	r3, #5
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	4619      	mov	r1, r3
 8001af4:	4811      	ldr	r0, [pc, #68]	; (8001b3c <HAL_SPI_MspInit+0xcc>)
 8001af6:	f000 fb03 	bl	8002100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001afa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b0c:	2305      	movs	r3, #5
 8001b0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4619      	mov	r1, r3
 8001b16:	480a      	ldr	r0, [pc, #40]	; (8001b40 <HAL_SPI_MspInit+0xd0>)
 8001b18:	f000 faf2 	bl	8002100 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2100      	movs	r1, #0
 8001b20:	2024      	movs	r0, #36	; 0x24
 8001b22:	f000 fa76 	bl	8002012 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001b26:	2024      	movs	r0, #36	; 0x24
 8001b28:	f000 fa8f 	bl	800204a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001b2c:	bf00      	nop
 8001b2e:	3728      	adds	r7, #40	; 0x28
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40003800 	.word	0x40003800
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	48000800 	.word	0x48000800
 8001b40:	48000400 	.word	0x48000400

08001b44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b0ac      	sub	sp, #176	; 0xb0
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	2288      	movs	r2, #136	; 0x88
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f003 f8c9 	bl	8004cfc <memset>
  if(huart->Instance==USART2)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a21      	ldr	r2, [pc, #132]	; (8001bf4 <HAL_UART_MspInit+0xb0>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d13b      	bne.n	8001bec <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b74:	2302      	movs	r3, #2
 8001b76:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4618      	mov	r0, r3
 8001b82:	f001 faf9 	bl	8003178 <HAL_RCCEx_PeriphCLKConfig>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b8c:	f7fe ffd0 	bl	8000b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b90:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <HAL_UART_MspInit+0xb4>)
 8001b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b94:	4a18      	ldr	r2, [pc, #96]	; (8001bf8 <HAL_UART_MspInit+0xb4>)
 8001b96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b9a:	6593      	str	r3, [r2, #88]	; 0x58
 8001b9c:	4b16      	ldr	r3, [pc, #88]	; (8001bf8 <HAL_UART_MspInit+0xb4>)
 8001b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba8:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <HAL_UART_MspInit+0xb4>)
 8001baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bac:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <HAL_UART_MspInit+0xb4>)
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bb4:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <HAL_UART_MspInit+0xb4>)
 8001bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb8:	f003 0301 	and.w	r3, r3, #1
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bc0:	230c      	movs	r3, #12
 8001bc2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bd8:	2307      	movs	r3, #7
 8001bda:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bde:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001be2:	4619      	mov	r1, r3
 8001be4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be8:	f000 fa8a 	bl	8002100 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bec:	bf00      	nop
 8001bee:	37b0      	adds	r7, #176	; 0xb0
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40004400 	.word	0x40004400
 8001bf8:	40021000 	.word	0x40021000

08001bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c00:	e7fe      	b.n	8001c00 <NMI_Handler+0x4>

08001c02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c06:	e7fe      	b.n	8001c06 <HardFault_Handler+0x4>

08001c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c0c:	e7fe      	b.n	8001c0c <MemManage_Handler+0x4>

08001c0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c12:	e7fe      	b.n	8001c12 <BusFault_Handler+0x4>

08001c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c18:	e7fe      	b.n	8001c18 <UsageFault_Handler+0x4>

08001c1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c48:	f000 f8c4 	bl	8001dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <SPI2_IRQHandler+0x10>)
 8001c56:	f002 f96d 	bl	8003f34 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000050 	.word	0x20000050

08001c64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c68:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <SystemInit+0x5c>)
 8001c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c6e:	4a14      	ldr	r2, [pc, #80]	; (8001cc0 <SystemInit+0x5c>)
 8001c70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001c78:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <SystemInit+0x60>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a11      	ldr	r2, [pc, #68]	; (8001cc4 <SystemInit+0x60>)
 8001c7e:	f043 0301 	orr.w	r3, r3, #1
 8001c82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <SystemInit+0x60>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <SystemInit+0x60>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a0d      	ldr	r2, [pc, #52]	; (8001cc4 <SystemInit+0x60>)
 8001c90:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001c94:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001c98:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <SystemInit+0x60>)
 8001c9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ca0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ca2:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <SystemInit+0x60>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a07      	ldr	r2, [pc, #28]	; (8001cc4 <SystemInit+0x60>)
 8001ca8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cac:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001cae:	4b05      	ldr	r3, [pc, #20]	; (8001cc4 <SystemInit+0x60>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	619a      	str	r2, [r3, #24]
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000ed00 	.word	0xe000ed00
 8001cc4:	40021000 	.word	0x40021000

08001cc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d00 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ccc:	f7ff ffca 	bl	8001c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001cd0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001cd2:	e003      	b.n	8001cdc <LoopCopyDataInit>

08001cd4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001cd6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001cd8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001cda:	3104      	adds	r1, #4

08001cdc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001cdc:	480a      	ldr	r0, [pc, #40]	; (8001d08 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001cde:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ce0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ce2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ce4:	d3f6      	bcc.n	8001cd4 <CopyDataInit>
	ldr	r2, =_sbss
 8001ce6:	4a0a      	ldr	r2, [pc, #40]	; (8001d10 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ce8:	e002      	b.n	8001cf0 <LoopFillZerobss>

08001cea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001cea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001cec:	f842 3b04 	str.w	r3, [r2], #4

08001cf0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001cf0:	4b08      	ldr	r3, [pc, #32]	; (8001d14 <LoopForever+0x16>)
	cmp	r2, r3
 8001cf2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001cf4:	d3f9      	bcc.n	8001cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cf6:	f002 ffdd 	bl	8004cb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cfa:	f7fe fdaf 	bl	800085c <main>

08001cfe <LoopForever>:

LoopForever:
    b LoopForever
 8001cfe:	e7fe      	b.n	8001cfe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d00:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001d04:	0800f6a4 	.word	0x0800f6a4
	ldr	r0, =_sdata
 8001d08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001d0c:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 8001d10:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8001d14:	2000013c 	.word	0x2000013c

08001d18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d18:	e7fe      	b.n	8001d18 <ADC1_2_IRQHandler>
	...

08001d1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d22:	2300      	movs	r3, #0
 8001d24:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d26:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <HAL_Init+0x3c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a0b      	ldr	r2, [pc, #44]	; (8001d58 <HAL_Init+0x3c>)
 8001d2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d30:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d32:	2003      	movs	r0, #3
 8001d34:	f000 f962 	bl	8001ffc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f000 f80f 	bl	8001d5c <HAL_InitTick>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d002      	beq.n	8001d4a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	71fb      	strb	r3, [r7, #7]
 8001d48:	e001      	b.n	8001d4e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d4a:	f7ff fe6d 	bl	8001a28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40022000 	.word	0x40022000

08001d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d64:	2300      	movs	r3, #0
 8001d66:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d68:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <HAL_InitTick+0x6c>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d023      	beq.n	8001db8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d70:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <HAL_InitTick+0x70>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <HAL_InitTick+0x6c>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 f96d 	bl	8002066 <HAL_SYSTICK_Config>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d10f      	bne.n	8001db2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b0f      	cmp	r3, #15
 8001d96:	d809      	bhi.n	8001dac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001da0:	f000 f937 	bl	8002012 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001da4:	4a0a      	ldr	r2, [pc, #40]	; (8001dd0 <HAL_InitTick+0x74>)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	e007      	b.n	8001dbc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
 8001db0:	e004      	b.n	8001dbc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	73fb      	strb	r3, [r7, #15]
 8001db6:	e001      	b.n	8001dbc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	2000002c 	.word	0x2000002c
 8001dcc:	20000024 	.word	0x20000024
 8001dd0:	20000028 	.word	0x20000028

08001dd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001dd8:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <HAL_IncTick+0x20>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <HAL_IncTick+0x24>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4413      	add	r3, r2
 8001de4:	4a04      	ldr	r2, [pc, #16]	; (8001df8 <HAL_IncTick+0x24>)
 8001de6:	6013      	str	r3, [r2, #0]
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	2000002c 	.word	0x2000002c
 8001df8:	20000138 	.word	0x20000138

08001dfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  return uwTick;
 8001e00:	4b03      	ldr	r3, [pc, #12]	; (8001e10 <HAL_GetTick+0x14>)
 8001e02:	681b      	ldr	r3, [r3, #0]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	20000138 	.word	0x20000138

08001e14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e1c:	f7ff ffee 	bl	8001dfc <HAL_GetTick>
 8001e20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2c:	d005      	beq.n	8001e3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	; (8001e58 <HAL_Delay+0x44>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	4413      	add	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e3a:	bf00      	nop
 8001e3c:	f7ff ffde 	bl	8001dfc <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d8f7      	bhi.n	8001e3c <HAL_Delay+0x28>
  {
  }
}
 8001e4c:	bf00      	nop
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	2000002c 	.word	0x2000002c

08001e5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f003 0307 	and.w	r3, r3, #7
 8001e6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e72:	68ba      	ldr	r2, [r7, #8]
 8001e74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e78:	4013      	ands	r3, r2
 8001e7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e8e:	4a04      	ldr	r2, [pc, #16]	; (8001ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	60d3      	str	r3, [r2, #12]
}
 8001e94:	bf00      	nop
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea8:	4b04      	ldr	r3, [pc, #16]	; (8001ebc <__NVIC_GetPriorityGrouping+0x18>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	0a1b      	lsrs	r3, r3, #8
 8001eae:	f003 0307 	and.w	r3, r3, #7
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	e000ed00 	.word	0xe000ed00

08001ec0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	db0b      	blt.n	8001eea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	f003 021f 	and.w	r2, r3, #31
 8001ed8:	4907      	ldr	r1, [pc, #28]	; (8001ef8 <__NVIC_EnableIRQ+0x38>)
 8001eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ede:	095b      	lsrs	r3, r3, #5
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	e000e100 	.word	0xe000e100

08001efc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	6039      	str	r1, [r7, #0]
 8001f06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	db0a      	blt.n	8001f26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	b2da      	uxtb	r2, r3
 8001f14:	490c      	ldr	r1, [pc, #48]	; (8001f48 <__NVIC_SetPriority+0x4c>)
 8001f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1a:	0112      	lsls	r2, r2, #4
 8001f1c:	b2d2      	uxtb	r2, r2
 8001f1e:	440b      	add	r3, r1
 8001f20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f24:	e00a      	b.n	8001f3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	4908      	ldr	r1, [pc, #32]	; (8001f4c <__NVIC_SetPriority+0x50>)
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	3b04      	subs	r3, #4
 8001f34:	0112      	lsls	r2, r2, #4
 8001f36:	b2d2      	uxtb	r2, r2
 8001f38:	440b      	add	r3, r1
 8001f3a:	761a      	strb	r2, [r3, #24]
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	e000e100 	.word	0xe000e100
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b089      	sub	sp, #36	; 0x24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	f1c3 0307 	rsb	r3, r3, #7
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	bf28      	it	cs
 8001f6e:	2304      	movcs	r3, #4
 8001f70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	3304      	adds	r3, #4
 8001f76:	2b06      	cmp	r3, #6
 8001f78:	d902      	bls.n	8001f80 <NVIC_EncodePriority+0x30>
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	3b03      	subs	r3, #3
 8001f7e:	e000      	b.n	8001f82 <NVIC_EncodePriority+0x32>
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f84:	f04f 32ff 	mov.w	r2, #4294967295
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43da      	mvns	r2, r3
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	401a      	ands	r2, r3
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f98:	f04f 31ff 	mov.w	r1, #4294967295
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa2:	43d9      	mvns	r1, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa8:	4313      	orrs	r3, r2
         );
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3724      	adds	r7, #36	; 0x24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
	...

08001fb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fc8:	d301      	bcc.n	8001fce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e00f      	b.n	8001fee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fce:	4a0a      	ldr	r2, [pc, #40]	; (8001ff8 <SysTick_Config+0x40>)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fd6:	210f      	movs	r1, #15
 8001fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fdc:	f7ff ff8e 	bl	8001efc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fe0:	4b05      	ldr	r3, [pc, #20]	; (8001ff8 <SysTick_Config+0x40>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fe6:	4b04      	ldr	r3, [pc, #16]	; (8001ff8 <SysTick_Config+0x40>)
 8001fe8:	2207      	movs	r2, #7
 8001fea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	e000e010 	.word	0xe000e010

08001ffc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff ff29 	bl	8001e5c <__NVIC_SetPriorityGrouping>
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b086      	sub	sp, #24
 8002016:	af00      	add	r7, sp, #0
 8002018:	4603      	mov	r3, r0
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002024:	f7ff ff3e 	bl	8001ea4 <__NVIC_GetPriorityGrouping>
 8002028:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	68b9      	ldr	r1, [r7, #8]
 800202e:	6978      	ldr	r0, [r7, #20]
 8002030:	f7ff ff8e 	bl	8001f50 <NVIC_EncodePriority>
 8002034:	4602      	mov	r2, r0
 8002036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800203a:	4611      	mov	r1, r2
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff5d 	bl	8001efc <__NVIC_SetPriority>
}
 8002042:	bf00      	nop
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	4603      	mov	r3, r0
 8002052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff ff31 	bl	8001ec0 <__NVIC_EnableIRQ>
}
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b082      	sub	sp, #8
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff ffa2 	bl	8001fb8 <SysTick_Config>
 8002074:	4603      	mov	r3, r0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b084      	sub	sp, #16
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002086:	2300      	movs	r3, #0
 8002088:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d005      	beq.n	80020a2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2204      	movs	r2, #4
 800209a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	73fb      	strb	r3, [r7, #15]
 80020a0:	e029      	b.n	80020f6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 020e 	bic.w	r2, r2, #14
 80020b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 0201 	bic.w	r2, r2, #1
 80020c0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c6:	f003 021c 	and.w	r2, r3, #28
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	2101      	movs	r1, #1
 80020d0:	fa01 f202 	lsl.w	r2, r1, r2
 80020d4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2201      	movs	r2, #1
 80020da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	4798      	blx	r3
    }
  }
  return status;
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002100:	b480      	push	{r7}
 8002102:	b087      	sub	sp, #28
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800210e:	e17f      	b.n	8002410 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2101      	movs	r1, #1
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	fa01 f303 	lsl.w	r3, r1, r3
 800211c:	4013      	ands	r3, r2
 800211e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f000 8171 	beq.w	800240a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d00b      	beq.n	8002148 <HAL_GPIO_Init+0x48>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b02      	cmp	r3, #2
 8002136:	d007      	beq.n	8002148 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800213c:	2b11      	cmp	r3, #17
 800213e:	d003      	beq.n	8002148 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b12      	cmp	r3, #18
 8002146:	d130      	bne.n	80021aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	2203      	movs	r2, #3
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	4313      	orrs	r3, r2
 8002170:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800217e:	2201      	movs	r2, #1
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43db      	mvns	r3, r3
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	4013      	ands	r3, r2
 800218c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	091b      	lsrs	r3, r3, #4
 8002194:	f003 0201 	and.w	r2, r3, #1
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d118      	bne.n	80021e8 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80021bc:	2201      	movs	r2, #1
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	08db      	lsrs	r3, r3, #3
 80021d2:	f003 0201 	and.w	r2, r3, #1
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	2203      	movs	r2, #3
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4013      	ands	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	689a      	ldr	r2, [r3, #8]
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4313      	orrs	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b02      	cmp	r3, #2
 800221e:	d003      	beq.n	8002228 <HAL_GPIO_Init+0x128>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2b12      	cmp	r3, #18
 8002226:	d123      	bne.n	8002270 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	08da      	lsrs	r2, r3, #3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3208      	adds	r2, #8
 8002230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002234:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	f003 0307 	and.w	r3, r3, #7
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	220f      	movs	r2, #15
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4013      	ands	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	691a      	ldr	r2, [r3, #16]
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	4313      	orrs	r3, r2
 8002260:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	08da      	lsrs	r2, r3, #3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3208      	adds	r2, #8
 800226a:	6939      	ldr	r1, [r7, #16]
 800226c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	2203      	movs	r2, #3
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4013      	ands	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0203 	and.w	r2, r3, #3
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4313      	orrs	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 80ac 	beq.w	800240a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b2:	4b5f      	ldr	r3, [pc, #380]	; (8002430 <HAL_GPIO_Init+0x330>)
 80022b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022b6:	4a5e      	ldr	r2, [pc, #376]	; (8002430 <HAL_GPIO_Init+0x330>)
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	6613      	str	r3, [r2, #96]	; 0x60
 80022be:	4b5c      	ldr	r3, [pc, #368]	; (8002430 <HAL_GPIO_Init+0x330>)
 80022c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022ca:	4a5a      	ldr	r2, [pc, #360]	; (8002434 <HAL_GPIO_Init+0x334>)
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	089b      	lsrs	r3, r3, #2
 80022d0:	3302      	adds	r3, #2
 80022d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	f003 0303 	and.w	r3, r3, #3
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	220f      	movs	r2, #15
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43db      	mvns	r3, r3
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4013      	ands	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80022f4:	d025      	beq.n	8002342 <HAL_GPIO_Init+0x242>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a4f      	ldr	r2, [pc, #316]	; (8002438 <HAL_GPIO_Init+0x338>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d01f      	beq.n	800233e <HAL_GPIO_Init+0x23e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a4e      	ldr	r2, [pc, #312]	; (800243c <HAL_GPIO_Init+0x33c>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d019      	beq.n	800233a <HAL_GPIO_Init+0x23a>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a4d      	ldr	r2, [pc, #308]	; (8002440 <HAL_GPIO_Init+0x340>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d013      	beq.n	8002336 <HAL_GPIO_Init+0x236>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a4c      	ldr	r2, [pc, #304]	; (8002444 <HAL_GPIO_Init+0x344>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d00d      	beq.n	8002332 <HAL_GPIO_Init+0x232>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a4b      	ldr	r2, [pc, #300]	; (8002448 <HAL_GPIO_Init+0x348>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d007      	beq.n	800232e <HAL_GPIO_Init+0x22e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a4a      	ldr	r2, [pc, #296]	; (800244c <HAL_GPIO_Init+0x34c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d101      	bne.n	800232a <HAL_GPIO_Init+0x22a>
 8002326:	2306      	movs	r3, #6
 8002328:	e00c      	b.n	8002344 <HAL_GPIO_Init+0x244>
 800232a:	2307      	movs	r3, #7
 800232c:	e00a      	b.n	8002344 <HAL_GPIO_Init+0x244>
 800232e:	2305      	movs	r3, #5
 8002330:	e008      	b.n	8002344 <HAL_GPIO_Init+0x244>
 8002332:	2304      	movs	r3, #4
 8002334:	e006      	b.n	8002344 <HAL_GPIO_Init+0x244>
 8002336:	2303      	movs	r3, #3
 8002338:	e004      	b.n	8002344 <HAL_GPIO_Init+0x244>
 800233a:	2302      	movs	r3, #2
 800233c:	e002      	b.n	8002344 <HAL_GPIO_Init+0x244>
 800233e:	2301      	movs	r3, #1
 8002340:	e000      	b.n	8002344 <HAL_GPIO_Init+0x244>
 8002342:	2300      	movs	r3, #0
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	f002 0203 	and.w	r2, r2, #3
 800234a:	0092      	lsls	r2, r2, #2
 800234c:	4093      	lsls	r3, r2
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002354:	4937      	ldr	r1, [pc, #220]	; (8002434 <HAL_GPIO_Init+0x334>)
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	089b      	lsrs	r3, r3, #2
 800235a:	3302      	adds	r3, #2
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002362:	4b3b      	ldr	r3, [pc, #236]	; (8002450 <HAL_GPIO_Init+0x350>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	43db      	mvns	r3, r3
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	4013      	ands	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d003      	beq.n	8002386 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4313      	orrs	r3, r2
 8002384:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002386:	4a32      	ldr	r2, [pc, #200]	; (8002450 <HAL_GPIO_Init+0x350>)
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800238c:	4b30      	ldr	r3, [pc, #192]	; (8002450 <HAL_GPIO_Init+0x350>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	43db      	mvns	r3, r3
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	4013      	ands	r3, r2
 800239a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d003      	beq.n	80023b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023b0:	4a27      	ldr	r2, [pc, #156]	; (8002450 <HAL_GPIO_Init+0x350>)
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023b6:	4b26      	ldr	r3, [pc, #152]	; (8002450 <HAL_GPIO_Init+0x350>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	43db      	mvns	r3, r3
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	4013      	ands	r3, r2
 80023c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023da:	4a1d      	ldr	r2, [pc, #116]	; (8002450 <HAL_GPIO_Init+0x350>)
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023e0:	4b1b      	ldr	r3, [pc, #108]	; (8002450 <HAL_GPIO_Init+0x350>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	43db      	mvns	r3, r3
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4013      	ands	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d003      	beq.n	8002404 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002404:	4a12      	ldr	r2, [pc, #72]	; (8002450 <HAL_GPIO_Init+0x350>)
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	3301      	adds	r3, #1
 800240e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	fa22 f303 	lsr.w	r3, r2, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	f47f ae78 	bne.w	8002110 <HAL_GPIO_Init+0x10>
  }
}
 8002420:	bf00      	nop
 8002422:	bf00      	nop
 8002424:	371c      	adds	r7, #28
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	40021000 	.word	0x40021000
 8002434:	40010000 	.word	0x40010000
 8002438:	48000400 	.word	0x48000400
 800243c:	48000800 	.word	0x48000800
 8002440:	48000c00 	.word	0x48000c00
 8002444:	48001000 	.word	0x48001000
 8002448:	48001400 	.word	0x48001400
 800244c:	48001800 	.word	0x48001800
 8002450:	40010400 	.word	0x40010400

08002454 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	807b      	strh	r3, [r7, #2]
 8002460:	4613      	mov	r3, r2
 8002462:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002464:	787b      	ldrb	r3, [r7, #1]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800246a:	887a      	ldrh	r2, [r7, #2]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002470:	e002      	b.n	8002478 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002472:	887a      	ldrh	r2, [r7, #2]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	695b      	ldr	r3, [r3, #20]
 8002494:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002496:	887a      	ldrh	r2, [r7, #2]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4013      	ands	r3, r2
 800249c:	041a      	lsls	r2, r3, #16
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	43d9      	mvns	r1, r3
 80024a2:	887b      	ldrh	r3, [r7, #2]
 80024a4:	400b      	ands	r3, r1
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	619a      	str	r2, [r3, #24]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024bc:	4b05      	ldr	r3, [pc, #20]	; (80024d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80024c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c6:	6013      	str	r3, [r2, #0]
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	40007000 	.word	0x40007000

080024d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80024dc:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	40007000 	.word	0x40007000

080024f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002502:	d130      	bne.n	8002566 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002504:	4b23      	ldr	r3, [pc, #140]	; (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800250c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002510:	d038      	beq.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002512:	4b20      	ldr	r3, [pc, #128]	; (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800251a:	4a1e      	ldr	r2, [pc, #120]	; (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800251c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002520:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002522:	4b1d      	ldr	r3, [pc, #116]	; (8002598 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2232      	movs	r2, #50	; 0x32
 8002528:	fb02 f303 	mul.w	r3, r2, r3
 800252c:	4a1b      	ldr	r2, [pc, #108]	; (800259c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800252e:	fba2 2303 	umull	r2, r3, r2, r3
 8002532:	0c9b      	lsrs	r3, r3, #18
 8002534:	3301      	adds	r3, #1
 8002536:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002538:	e002      	b.n	8002540 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	3b01      	subs	r3, #1
 800253e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002540:	4b14      	ldr	r3, [pc, #80]	; (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800254c:	d102      	bne.n	8002554 <HAL_PWREx_ControlVoltageScaling+0x60>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f2      	bne.n	800253a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002554:	4b0f      	ldr	r3, [pc, #60]	; (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800255c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002560:	d110      	bne.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e00f      	b.n	8002586 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002566:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800256e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002572:	d007      	beq.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002574:	4b07      	ldr	r3, [pc, #28]	; (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800257c:	4a05      	ldr	r2, [pc, #20]	; (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002582:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	40007000 	.word	0x40007000
 8002598:	20000024 	.word	0x20000024
 800259c:	431bde83 	.word	0x431bde83

080025a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e3d4      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025b2:	4ba1      	ldr	r3, [pc, #644]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 030c 	and.w	r3, r3, #12
 80025ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025bc:	4b9e      	ldr	r3, [pc, #632]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	f003 0303 	and.w	r3, r3, #3
 80025c4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0310 	and.w	r3, r3, #16
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 80e4 	beq.w	800279c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d007      	beq.n	80025ea <HAL_RCC_OscConfig+0x4a>
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	2b0c      	cmp	r3, #12
 80025de:	f040 808b 	bne.w	80026f8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	f040 8087 	bne.w	80026f8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025ea:	4b93      	ldr	r3, [pc, #588]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d005      	beq.n	8002602 <HAL_RCC_OscConfig+0x62>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e3ac      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a1a      	ldr	r2, [r3, #32]
 8002606:	4b8c      	ldr	r3, [pc, #560]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0308 	and.w	r3, r3, #8
 800260e:	2b00      	cmp	r3, #0
 8002610:	d004      	beq.n	800261c <HAL_RCC_OscConfig+0x7c>
 8002612:	4b89      	ldr	r3, [pc, #548]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800261a:	e005      	b.n	8002628 <HAL_RCC_OscConfig+0x88>
 800261c:	4b86      	ldr	r3, [pc, #536]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800261e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002622:	091b      	lsrs	r3, r3, #4
 8002624:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002628:	4293      	cmp	r3, r2
 800262a:	d223      	bcs.n	8002674 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	4618      	mov	r0, r3
 8002632:	f000 fd41 	bl	80030b8 <RCC_SetFlashLatencyFromMSIRange>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e38d      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002640:	4b7d      	ldr	r3, [pc, #500]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a7c      	ldr	r2, [pc, #496]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002646:	f043 0308 	orr.w	r3, r3, #8
 800264a:	6013      	str	r3, [r2, #0]
 800264c:	4b7a      	ldr	r3, [pc, #488]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	4977      	ldr	r1, [pc, #476]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800265a:	4313      	orrs	r3, r2
 800265c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800265e:	4b76      	ldr	r3, [pc, #472]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	4972      	ldr	r1, [pc, #456]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800266e:	4313      	orrs	r3, r2
 8002670:	604b      	str	r3, [r1, #4]
 8002672:	e025      	b.n	80026c0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002674:	4b70      	ldr	r3, [pc, #448]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a6f      	ldr	r2, [pc, #444]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800267a:	f043 0308 	orr.w	r3, r3, #8
 800267e:	6013      	str	r3, [r2, #0]
 8002680:	4b6d      	ldr	r3, [pc, #436]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	496a      	ldr	r1, [pc, #424]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800268e:	4313      	orrs	r3, r2
 8002690:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002692:	4b69      	ldr	r3, [pc, #420]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	021b      	lsls	r3, r3, #8
 80026a0:	4965      	ldr	r1, [pc, #404]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d109      	bne.n	80026c0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 fd01 	bl	80030b8 <RCC_SetFlashLatencyFromMSIRange>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e34d      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026c0:	f000 fc36 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 80026c4:	4602      	mov	r2, r0
 80026c6:	4b5c      	ldr	r3, [pc, #368]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	091b      	lsrs	r3, r3, #4
 80026cc:	f003 030f 	and.w	r3, r3, #15
 80026d0:	495a      	ldr	r1, [pc, #360]	; (800283c <HAL_RCC_OscConfig+0x29c>)
 80026d2:	5ccb      	ldrb	r3, [r1, r3]
 80026d4:	f003 031f 	and.w	r3, r3, #31
 80026d8:	fa22 f303 	lsr.w	r3, r2, r3
 80026dc:	4a58      	ldr	r2, [pc, #352]	; (8002840 <HAL_RCC_OscConfig+0x2a0>)
 80026de:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026e0:	4b58      	ldr	r3, [pc, #352]	; (8002844 <HAL_RCC_OscConfig+0x2a4>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff fb39 	bl	8001d5c <HAL_InitTick>
 80026ea:	4603      	mov	r3, r0
 80026ec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d052      	beq.n	800279a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
 80026f6:	e331      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d032      	beq.n	8002766 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002700:	4b4d      	ldr	r3, [pc, #308]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a4c      	ldr	r2, [pc, #304]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800270c:	f7ff fb76 	bl	8001dfc <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002714:	f7ff fb72 	bl	8001dfc <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e31a      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002726:	4b44      	ldr	r3, [pc, #272]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002732:	4b41      	ldr	r3, [pc, #260]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a40      	ldr	r2, [pc, #256]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002738:	f043 0308 	orr.w	r3, r3, #8
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	4b3e      	ldr	r3, [pc, #248]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	493b      	ldr	r1, [pc, #236]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800274c:	4313      	orrs	r3, r2
 800274e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002750:	4b39      	ldr	r3, [pc, #228]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	021b      	lsls	r3, r3, #8
 800275e:	4936      	ldr	r1, [pc, #216]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002760:	4313      	orrs	r3, r2
 8002762:	604b      	str	r3, [r1, #4]
 8002764:	e01a      	b.n	800279c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002766:	4b34      	ldr	r3, [pc, #208]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a33      	ldr	r2, [pc, #204]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800276c:	f023 0301 	bic.w	r3, r3, #1
 8002770:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002772:	f7ff fb43 	bl	8001dfc <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800277a:	f7ff fb3f 	bl	8001dfc <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e2e7      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800278c:	4b2a      	ldr	r3, [pc, #168]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1f0      	bne.n	800277a <HAL_RCC_OscConfig+0x1da>
 8002798:	e000      	b.n	800279c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800279a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d074      	beq.n	8002892 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d005      	beq.n	80027ba <HAL_RCC_OscConfig+0x21a>
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	2b0c      	cmp	r3, #12
 80027b2:	d10e      	bne.n	80027d2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	2b03      	cmp	r3, #3
 80027b8:	d10b      	bne.n	80027d2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ba:	4b1f      	ldr	r3, [pc, #124]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d064      	beq.n	8002890 <HAL_RCC_OscConfig+0x2f0>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d160      	bne.n	8002890 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e2c4      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027da:	d106      	bne.n	80027ea <HAL_RCC_OscConfig+0x24a>
 80027dc:	4b16      	ldr	r3, [pc, #88]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a15      	ldr	r2, [pc, #84]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80027e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027e6:	6013      	str	r3, [r2, #0]
 80027e8:	e01d      	b.n	8002826 <HAL_RCC_OscConfig+0x286>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027f2:	d10c      	bne.n	800280e <HAL_RCC_OscConfig+0x26e>
 80027f4:	4b10      	ldr	r3, [pc, #64]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0f      	ldr	r2, [pc, #60]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 80027fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027fe:	6013      	str	r3, [r2, #0]
 8002800:	4b0d      	ldr	r3, [pc, #52]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a0c      	ldr	r2, [pc, #48]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002806:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800280a:	6013      	str	r3, [r2, #0]
 800280c:	e00b      	b.n	8002826 <HAL_RCC_OscConfig+0x286>
 800280e:	4b0a      	ldr	r3, [pc, #40]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a09      	ldr	r2, [pc, #36]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002818:	6013      	str	r3, [r2, #0]
 800281a:	4b07      	ldr	r3, [pc, #28]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a06      	ldr	r2, [pc, #24]	; (8002838 <HAL_RCC_OscConfig+0x298>)
 8002820:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002824:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d01c      	beq.n	8002868 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282e:	f7ff fae5 	bl	8001dfc <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002834:	e011      	b.n	800285a <HAL_RCC_OscConfig+0x2ba>
 8002836:	bf00      	nop
 8002838:	40021000 	.word	0x40021000
 800283c:	0800f64c 	.word	0x0800f64c
 8002840:	20000024 	.word	0x20000024
 8002844:	20000028 	.word	0x20000028
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002848:	f7ff fad8 	bl	8001dfc <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	; 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e280      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800285a:	4baf      	ldr	r3, [pc, #700]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0f0      	beq.n	8002848 <HAL_RCC_OscConfig+0x2a8>
 8002866:	e014      	b.n	8002892 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002868:	f7ff fac8 	bl	8001dfc <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002870:	f7ff fac4 	bl	8001dfc <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b64      	cmp	r3, #100	; 0x64
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e26c      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002882:	4ba5      	ldr	r3, [pc, #660]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f0      	bne.n	8002870 <HAL_RCC_OscConfig+0x2d0>
 800288e:	e000      	b.n	8002892 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d060      	beq.n	8002960 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d005      	beq.n	80028b0 <HAL_RCC_OscConfig+0x310>
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	2b0c      	cmp	r3, #12
 80028a8:	d119      	bne.n	80028de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d116      	bne.n	80028de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028b0:	4b99      	ldr	r3, [pc, #612]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_OscConfig+0x328>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e249      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028c8:	4b93      	ldr	r3, [pc, #588]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	061b      	lsls	r3, r3, #24
 80028d6:	4990      	ldr	r1, [pc, #576]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028dc:	e040      	b.n	8002960 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d023      	beq.n	800292e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028e6:	4b8c      	ldr	r3, [pc, #560]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a8b      	ldr	r2, [pc, #556]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80028ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f2:	f7ff fa83 	bl	8001dfc <HAL_GetTick>
 80028f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028f8:	e008      	b.n	800290c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028fa:	f7ff fa7f 	bl	8001dfc <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d901      	bls.n	800290c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e227      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800290c:	4b82      	ldr	r3, [pc, #520]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002914:	2b00      	cmp	r3, #0
 8002916:	d0f0      	beq.n	80028fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002918:	4b7f      	ldr	r3, [pc, #508]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	061b      	lsls	r3, r3, #24
 8002926:	497c      	ldr	r1, [pc, #496]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002928:	4313      	orrs	r3, r2
 800292a:	604b      	str	r3, [r1, #4]
 800292c:	e018      	b.n	8002960 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800292e:	4b7a      	ldr	r3, [pc, #488]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a79      	ldr	r2, [pc, #484]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002934:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002938:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800293a:	f7ff fa5f 	bl	8001dfc <HAL_GetTick>
 800293e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002940:	e008      	b.n	8002954 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002942:	f7ff fa5b 	bl	8001dfc <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e203      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002954:	4b70      	ldr	r3, [pc, #448]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f0      	bne.n	8002942 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b00      	cmp	r3, #0
 800296a:	d03c      	beq.n	80029e6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d01c      	beq.n	80029ae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002974:	4b68      	ldr	r3, [pc, #416]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002976:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800297a:	4a67      	ldr	r2, [pc, #412]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002984:	f7ff fa3a 	bl	8001dfc <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298c:	f7ff fa36 	bl	8001dfc <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e1de      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800299e:	4b5e      	ldr	r3, [pc, #376]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80029a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0ef      	beq.n	800298c <HAL_RCC_OscConfig+0x3ec>
 80029ac:	e01b      	b.n	80029e6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ae:	4b5a      	ldr	r3, [pc, #360]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80029b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029b4:	4a58      	ldr	r2, [pc, #352]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80029b6:	f023 0301 	bic.w	r3, r3, #1
 80029ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029be:	f7ff fa1d 	bl	8001dfc <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c6:	f7ff fa19 	bl	8001dfc <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e1c1      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029d8:	4b4f      	ldr	r3, [pc, #316]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80029da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1ef      	bne.n	80029c6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0304 	and.w	r3, r3, #4
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f000 80a6 	beq.w	8002b40 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029f4:	2300      	movs	r3, #0
 80029f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80029f8:	4b47      	ldr	r3, [pc, #284]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 80029fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d10d      	bne.n	8002a20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a04:	4b44      	ldr	r3, [pc, #272]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a08:	4a43      	ldr	r2, [pc, #268]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a0e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a10:	4b41      	ldr	r3, [pc, #260]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a20:	4b3e      	ldr	r3, [pc, #248]	; (8002b1c <HAL_RCC_OscConfig+0x57c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d118      	bne.n	8002a5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a2c:	4b3b      	ldr	r3, [pc, #236]	; (8002b1c <HAL_RCC_OscConfig+0x57c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a3a      	ldr	r2, [pc, #232]	; (8002b1c <HAL_RCC_OscConfig+0x57c>)
 8002a32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a38:	f7ff f9e0 	bl	8001dfc <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a40:	f7ff f9dc 	bl	8001dfc <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e184      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a52:	4b32      	ldr	r3, [pc, #200]	; (8002b1c <HAL_RCC_OscConfig+0x57c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d108      	bne.n	8002a78 <HAL_RCC_OscConfig+0x4d8>
 8002a66:	4b2c      	ldr	r3, [pc, #176]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a6c:	4a2a      	ldr	r2, [pc, #168]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a76:	e024      	b.n	8002ac2 <HAL_RCC_OscConfig+0x522>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2b05      	cmp	r3, #5
 8002a7e:	d110      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x502>
 8002a80:	4b25      	ldr	r3, [pc, #148]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a86:	4a24      	ldr	r2, [pc, #144]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a88:	f043 0304 	orr.w	r3, r3, #4
 8002a8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a90:	4b21      	ldr	r3, [pc, #132]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a96:	4a20      	ldr	r2, [pc, #128]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002a98:	f043 0301 	orr.w	r3, r3, #1
 8002a9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002aa0:	e00f      	b.n	8002ac2 <HAL_RCC_OscConfig+0x522>
 8002aa2:	4b1d      	ldr	r3, [pc, #116]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aa8:	4a1b      	ldr	r2, [pc, #108]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002aaa:	f023 0301 	bic.w	r3, r3, #1
 8002aae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ab2:	4b19      	ldr	r3, [pc, #100]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab8:	4a17      	ldr	r2, [pc, #92]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002aba:	f023 0304 	bic.w	r3, r3, #4
 8002abe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d016      	beq.n	8002af8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aca:	f7ff f997 	bl	8001dfc <HAL_GetTick>
 8002ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ad0:	e00a      	b.n	8002ae8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad2:	f7ff f993 	bl	8001dfc <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e139      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ae8:	4b0b      	ldr	r3, [pc, #44]	; (8002b18 <HAL_RCC_OscConfig+0x578>)
 8002aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0ed      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x532>
 8002af6:	e01a      	b.n	8002b2e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af8:	f7ff f980 	bl	8001dfc <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002afe:	e00f      	b.n	8002b20 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b00:	f7ff f97c 	bl	8001dfc <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d906      	bls.n	8002b20 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e122      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
 8002b16:	bf00      	nop
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b20:	4b90      	ldr	r3, [pc, #576]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1e8      	bne.n	8002b00 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b2e:	7ffb      	ldrb	r3, [r7, #31]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d105      	bne.n	8002b40 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b34:	4b8b      	ldr	r3, [pc, #556]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b38:	4a8a      	ldr	r2, [pc, #552]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002b3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b3e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 8108 	beq.w	8002d5a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	f040 80d0 	bne.w	8002cf4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b54:	4b83      	ldr	r3, [pc, #524]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f003 0203 	and.w	r2, r3, #3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d130      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	3b01      	subs	r3, #1
 8002b74:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d127      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b84:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d11f      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b94:	2a07      	cmp	r2, #7
 8002b96:	bf14      	ite	ne
 8002b98:	2201      	movne	r2, #1
 8002b9a:	2200      	moveq	r2, #0
 8002b9c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d113      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bac:	085b      	lsrs	r3, r3, #1
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d109      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc0:	085b      	lsrs	r3, r3, #1
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d06e      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	2b0c      	cmp	r3, #12
 8002bce:	d069      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002bd0:	4b64      	ldr	r3, [pc, #400]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d105      	bne.n	8002be8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002bdc:	4b61      	ldr	r3, [pc, #388]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e0b7      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bec:	4b5d      	ldr	r3, [pc, #372]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a5c      	ldr	r2, [pc, #368]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002bf2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bf6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bf8:	f7ff f900 	bl	8001dfc <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c00:	f7ff f8fc 	bl	8001dfc <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e0a4      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c12:	4b54      	ldr	r3, [pc, #336]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c1e:	4b51      	ldr	r3, [pc, #324]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	4b51      	ldr	r3, [pc, #324]	; (8002d68 <HAL_RCC_OscConfig+0x7c8>)
 8002c24:	4013      	ands	r3, r2
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c2e:	3a01      	subs	r2, #1
 8002c30:	0112      	lsls	r2, r2, #4
 8002c32:	4311      	orrs	r1, r2
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c38:	0212      	lsls	r2, r2, #8
 8002c3a:	4311      	orrs	r1, r2
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c40:	0852      	lsrs	r2, r2, #1
 8002c42:	3a01      	subs	r2, #1
 8002c44:	0552      	lsls	r2, r2, #21
 8002c46:	4311      	orrs	r1, r2
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c4c:	0852      	lsrs	r2, r2, #1
 8002c4e:	3a01      	subs	r2, #1
 8002c50:	0652      	lsls	r2, r2, #25
 8002c52:	4311      	orrs	r1, r2
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c58:	0912      	lsrs	r2, r2, #4
 8002c5a:	0452      	lsls	r2, r2, #17
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	4941      	ldr	r1, [pc, #260]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c64:	4b3f      	ldr	r3, [pc, #252]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a3e      	ldr	r2, [pc, #248]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002c6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c6e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c70:	4b3c      	ldr	r3, [pc, #240]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	4a3b      	ldr	r2, [pc, #236]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002c76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c7a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c7c:	f7ff f8be 	bl	8001dfc <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c84:	f7ff f8ba 	bl	8001dfc <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e062      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c96:	4b33      	ldr	r3, [pc, #204]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0f0      	beq.n	8002c84 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ca2:	e05a      	b.n	8002d5a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e059      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ca8:	4b2e      	ldr	r3, [pc, #184]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d152      	bne.n	8002d5a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cb4:	4b2b      	ldr	r3, [pc, #172]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a2a      	ldr	r2, [pc, #168]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002cba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cbe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cc0:	4b28      	ldr	r3, [pc, #160]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	4a27      	ldr	r2, [pc, #156]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002cc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ccc:	f7ff f896 	bl	8001dfc <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd4:	f7ff f892 	bl	8001dfc <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e03a      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce6:	4b1f      	ldr	r3, [pc, #124]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d0f0      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x734>
 8002cf2:	e032      	b.n	8002d5a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	2b0c      	cmp	r3, #12
 8002cf8:	d02d      	beq.n	8002d56 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cfa:	4b1a      	ldr	r3, [pc, #104]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a19      	ldr	r2, [pc, #100]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002d00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d04:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002d06:	4b17      	ldr	r3, [pc, #92]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d105      	bne.n	8002d1e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002d12:	4b14      	ldr	r3, [pc, #80]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	4a13      	ldr	r2, [pc, #76]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002d18:	f023 0303 	bic.w	r3, r3, #3
 8002d1c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d1e:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002d20:	68db      	ldr	r3, [r3, #12]
 8002d22:	4a10      	ldr	r2, [pc, #64]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002d24:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d2c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2e:	f7ff f865 	bl	8001dfc <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d34:	e008      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d36:	f7ff f861 	bl	8001dfc <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e009      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d48:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <HAL_RCC_OscConfig+0x7c4>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1f0      	bne.n	8002d36 <HAL_RCC_OscConfig+0x796>
 8002d54:	e001      	b.n	8002d5a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3720      	adds	r7, #32
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40021000 	.word	0x40021000
 8002d68:	f99d808c 	.word	0xf99d808c

08002d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e0c8      	b.n	8002f12 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d80:	4b66      	ldr	r3, [pc, #408]	; (8002f1c <HAL_RCC_ClockConfig+0x1b0>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0307 	and.w	r3, r3, #7
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d910      	bls.n	8002db0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d8e:	4b63      	ldr	r3, [pc, #396]	; (8002f1c <HAL_RCC_ClockConfig+0x1b0>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f023 0207 	bic.w	r2, r3, #7
 8002d96:	4961      	ldr	r1, [pc, #388]	; (8002f1c <HAL_RCC_ClockConfig+0x1b0>)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9e:	4b5f      	ldr	r3, [pc, #380]	; (8002f1c <HAL_RCC_ClockConfig+0x1b0>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d001      	beq.n	8002db0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e0b0      	b.n	8002f12 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0301 	and.w	r3, r3, #1
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d04c      	beq.n	8002e56 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2b03      	cmp	r3, #3
 8002dc2:	d107      	bne.n	8002dd4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dc4:	4b56      	ldr	r3, [pc, #344]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d121      	bne.n	8002e14 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e09e      	b.n	8002f12 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d107      	bne.n	8002dec <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ddc:	4b50      	ldr	r3, [pc, #320]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d115      	bne.n	8002e14 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e092      	b.n	8002f12 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d107      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002df4:	4b4a      	ldr	r3, [pc, #296]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d109      	bne.n	8002e14 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e086      	b.n	8002f12 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e04:	4b46      	ldr	r3, [pc, #280]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e07e      	b.n	8002f12 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e14:	4b42      	ldr	r3, [pc, #264]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f023 0203 	bic.w	r2, r3, #3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	493f      	ldr	r1, [pc, #252]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e26:	f7fe ffe9 	bl	8001dfc <HAL_GetTick>
 8002e2a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e2c:	e00a      	b.n	8002e44 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e2e:	f7fe ffe5 	bl	8001dfc <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e066      	b.n	8002f12 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e44:	4b36      	ldr	r3, [pc, #216]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 020c 	and.w	r2, r3, #12
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d1eb      	bne.n	8002e2e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d008      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e62:	4b2f      	ldr	r3, [pc, #188]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	492c      	ldr	r1, [pc, #176]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e74:	4b29      	ldr	r3, [pc, #164]	; (8002f1c <HAL_RCC_ClockConfig+0x1b0>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d210      	bcs.n	8002ea4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e82:	4b26      	ldr	r3, [pc, #152]	; (8002f1c <HAL_RCC_ClockConfig+0x1b0>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f023 0207 	bic.w	r2, r3, #7
 8002e8a:	4924      	ldr	r1, [pc, #144]	; (8002f1c <HAL_RCC_ClockConfig+0x1b0>)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e92:	4b22      	ldr	r3, [pc, #136]	; (8002f1c <HAL_RCC_ClockConfig+0x1b0>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0307 	and.w	r3, r3, #7
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d001      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e036      	b.n	8002f12 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d008      	beq.n	8002ec2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002eb0:	4b1b      	ldr	r3, [pc, #108]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	4918      	ldr	r1, [pc, #96]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0308 	and.w	r3, r3, #8
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d009      	beq.n	8002ee2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ece:	4b14      	ldr	r3, [pc, #80]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	00db      	lsls	r3, r3, #3
 8002edc:	4910      	ldr	r1, [pc, #64]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ee2:	f000 f825 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <HAL_RCC_ClockConfig+0x1b4>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	091b      	lsrs	r3, r3, #4
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	490c      	ldr	r1, [pc, #48]	; (8002f24 <HAL_RCC_ClockConfig+0x1b8>)
 8002ef4:	5ccb      	ldrb	r3, [r1, r3]
 8002ef6:	f003 031f 	and.w	r3, r3, #31
 8002efa:	fa22 f303 	lsr.w	r3, r2, r3
 8002efe:	4a0a      	ldr	r2, [pc, #40]	; (8002f28 <HAL_RCC_ClockConfig+0x1bc>)
 8002f00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f02:	4b0a      	ldr	r3, [pc, #40]	; (8002f2c <HAL_RCC_ClockConfig+0x1c0>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe ff28 	bl	8001d5c <HAL_InitTick>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f10:	7afb      	ldrb	r3, [r7, #11]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40022000 	.word	0x40022000
 8002f20:	40021000 	.word	0x40021000
 8002f24:	0800f64c 	.word	0x0800f64c
 8002f28:	20000024 	.word	0x20000024
 8002f2c:	20000028 	.word	0x20000028

08002f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b089      	sub	sp, #36	; 0x24
 8002f34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	61fb      	str	r3, [r7, #28]
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f3e:	4b3e      	ldr	r3, [pc, #248]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 030c 	and.w	r3, r3, #12
 8002f46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f48:	4b3b      	ldr	r3, [pc, #236]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f003 0303 	and.w	r3, r3, #3
 8002f50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d005      	beq.n	8002f64 <HAL_RCC_GetSysClockFreq+0x34>
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	2b0c      	cmp	r3, #12
 8002f5c:	d121      	bne.n	8002fa2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d11e      	bne.n	8002fa2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f64:	4b34      	ldr	r3, [pc, #208]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0308 	and.w	r3, r3, #8
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d107      	bne.n	8002f80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f70:	4b31      	ldr	r3, [pc, #196]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f76:	0a1b      	lsrs	r3, r3, #8
 8002f78:	f003 030f 	and.w	r3, r3, #15
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	e005      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002f80:	4b2d      	ldr	r3, [pc, #180]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	091b      	lsrs	r3, r3, #4
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002f8c:	4a2b      	ldr	r2, [pc, #172]	; (800303c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10d      	bne.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fa0:	e00a      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d102      	bne.n	8002fae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fa8:	4b25      	ldr	r3, [pc, #148]	; (8003040 <HAL_RCC_GetSysClockFreq+0x110>)
 8002faa:	61bb      	str	r3, [r7, #24]
 8002fac:	e004      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	2b08      	cmp	r3, #8
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fb4:	4b23      	ldr	r3, [pc, #140]	; (8003044 <HAL_RCC_GetSysClockFreq+0x114>)
 8002fb6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	2b0c      	cmp	r3, #12
 8002fbc:	d134      	bne.n	8003028 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fbe:	4b1e      	ldr	r3, [pc, #120]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d003      	beq.n	8002fd6 <HAL_RCC_GetSysClockFreq+0xa6>
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2b03      	cmp	r3, #3
 8002fd2:	d003      	beq.n	8002fdc <HAL_RCC_GetSysClockFreq+0xac>
 8002fd4:	e005      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002fd6:	4b1a      	ldr	r3, [pc, #104]	; (8003040 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fd8:	617b      	str	r3, [r7, #20]
      break;
 8002fda:	e005      	b.n	8002fe8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002fdc:	4b19      	ldr	r3, [pc, #100]	; (8003044 <HAL_RCC_GetSysClockFreq+0x114>)
 8002fde:	617b      	str	r3, [r7, #20]
      break;
 8002fe0:	e002      	b.n	8002fe8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	617b      	str	r3, [r7, #20]
      break;
 8002fe6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fe8:	4b13      	ldr	r3, [pc, #76]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	091b      	lsrs	r3, r3, #4
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ff6:	4b10      	ldr	r3, [pc, #64]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	fb02 f203 	mul.w	r2, r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	fbb2 f3f3 	udiv	r3, r2, r3
 800300c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800300e:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	0e5b      	lsrs	r3, r3, #25
 8003014:	f003 0303 	and.w	r3, r3, #3
 8003018:	3301      	adds	r3, #1
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	fbb2 f3f3 	udiv	r3, r2, r3
 8003026:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003028:	69bb      	ldr	r3, [r7, #24]
}
 800302a:	4618      	mov	r0, r3
 800302c:	3724      	adds	r7, #36	; 0x24
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40021000 	.word	0x40021000
 800303c:	0800f664 	.word	0x0800f664
 8003040:	00f42400 	.word	0x00f42400
 8003044:	007a1200 	.word	0x007a1200

08003048 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800304c:	4b03      	ldr	r3, [pc, #12]	; (800305c <HAL_RCC_GetHCLKFreq+0x14>)
 800304e:	681b      	ldr	r3, [r3, #0]
}
 8003050:	4618      	mov	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	20000024 	.word	0x20000024

08003060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003064:	f7ff fff0 	bl	8003048 <HAL_RCC_GetHCLKFreq>
 8003068:	4602      	mov	r2, r0
 800306a:	4b06      	ldr	r3, [pc, #24]	; (8003084 <HAL_RCC_GetPCLK1Freq+0x24>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	0a1b      	lsrs	r3, r3, #8
 8003070:	f003 0307 	and.w	r3, r3, #7
 8003074:	4904      	ldr	r1, [pc, #16]	; (8003088 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003076:	5ccb      	ldrb	r3, [r1, r3]
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003080:	4618      	mov	r0, r3
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40021000 	.word	0x40021000
 8003088:	0800f65c 	.word	0x0800f65c

0800308c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003090:	f7ff ffda 	bl	8003048 <HAL_RCC_GetHCLKFreq>
 8003094:	4602      	mov	r2, r0
 8003096:	4b06      	ldr	r3, [pc, #24]	; (80030b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	0adb      	lsrs	r3, r3, #11
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	4904      	ldr	r1, [pc, #16]	; (80030b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80030a2:	5ccb      	ldrb	r3, [r1, r3]
 80030a4:	f003 031f 	and.w	r3, r3, #31
 80030a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40021000 	.word	0x40021000
 80030b4:	0800f65c 	.word	0x0800f65c

080030b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030c0:	2300      	movs	r3, #0
 80030c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030c4:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030d0:	f7ff fa02 	bl	80024d8 <HAL_PWREx_GetVoltageRange>
 80030d4:	6178      	str	r0, [r7, #20]
 80030d6:	e014      	b.n	8003102 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80030d8:	4b25      	ldr	r3, [pc, #148]	; (8003170 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030dc:	4a24      	ldr	r2, [pc, #144]	; (8003170 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e2:	6593      	str	r3, [r2, #88]	; 0x58
 80030e4:	4b22      	ldr	r3, [pc, #136]	; (8003170 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80030f0:	f7ff f9f2 	bl	80024d8 <HAL_PWREx_GetVoltageRange>
 80030f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80030f6:	4b1e      	ldr	r3, [pc, #120]	; (8003170 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fa:	4a1d      	ldr	r2, [pc, #116]	; (8003170 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003100:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003108:	d10b      	bne.n	8003122 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b80      	cmp	r3, #128	; 0x80
 800310e:	d919      	bls.n	8003144 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2ba0      	cmp	r3, #160	; 0xa0
 8003114:	d902      	bls.n	800311c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003116:	2302      	movs	r3, #2
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	e013      	b.n	8003144 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800311c:	2301      	movs	r3, #1
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	e010      	b.n	8003144 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b80      	cmp	r3, #128	; 0x80
 8003126:	d902      	bls.n	800312e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003128:	2303      	movs	r3, #3
 800312a:	613b      	str	r3, [r7, #16]
 800312c:	e00a      	b.n	8003144 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b80      	cmp	r3, #128	; 0x80
 8003132:	d102      	bne.n	800313a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003134:	2302      	movs	r3, #2
 8003136:	613b      	str	r3, [r7, #16]
 8003138:	e004      	b.n	8003144 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b70      	cmp	r3, #112	; 0x70
 800313e:	d101      	bne.n	8003144 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003140:	2301      	movs	r3, #1
 8003142:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003144:	4b0b      	ldr	r3, [pc, #44]	; (8003174 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f023 0207 	bic.w	r2, r3, #7
 800314c:	4909      	ldr	r1, [pc, #36]	; (8003174 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	4313      	orrs	r3, r2
 8003152:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003154:	4b07      	ldr	r3, [pc, #28]	; (8003174 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0307 	and.w	r3, r3, #7
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	429a      	cmp	r2, r3
 8003160:	d001      	beq.n	8003166 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e000      	b.n	8003168 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	40021000 	.word	0x40021000
 8003174:	40022000 	.word	0x40022000

08003178 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003180:	2300      	movs	r3, #0
 8003182:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003184:	2300      	movs	r3, #0
 8003186:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003190:	2b00      	cmp	r3, #0
 8003192:	d041      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003198:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800319c:	d02a      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800319e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80031a2:	d824      	bhi.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80031a8:	d008      	beq.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80031aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80031ae:	d81e      	bhi.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00a      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x52>
 80031b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031b8:	d010      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80031ba:	e018      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031bc:	4b86      	ldr	r3, [pc, #536]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4a85      	ldr	r2, [pc, #532]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031c8:	e015      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3304      	adds	r3, #4
 80031ce:	2100      	movs	r1, #0
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 facb 	bl	800376c <RCCEx_PLLSAI1_Config>
 80031d6:	4603      	mov	r3, r0
 80031d8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031da:	e00c      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3320      	adds	r3, #32
 80031e0:	2100      	movs	r1, #0
 80031e2:	4618      	mov	r0, r3
 80031e4:	f000 fbb6 	bl	8003954 <RCCEx_PLLSAI2_Config>
 80031e8:	4603      	mov	r3, r0
 80031ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031ec:	e003      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	74fb      	strb	r3, [r7, #19]
      break;
 80031f2:	e000      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80031f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031f6:	7cfb      	ldrb	r3, [r7, #19]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d10b      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031fc:	4b76      	ldr	r3, [pc, #472]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003202:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800320a:	4973      	ldr	r1, [pc, #460]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800320c:	4313      	orrs	r3, r2
 800320e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003212:	e001      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003214:	7cfb      	ldrb	r3, [r7, #19]
 8003216:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d041      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003228:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800322c:	d02a      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800322e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003232:	d824      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003234:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003238:	d008      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800323a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800323e:	d81e      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00a      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003244:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003248:	d010      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800324a:	e018      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800324c:	4b62      	ldr	r3, [pc, #392]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	4a61      	ldr	r2, [pc, #388]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003252:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003256:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003258:	e015      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3304      	adds	r3, #4
 800325e:	2100      	movs	r1, #0
 8003260:	4618      	mov	r0, r3
 8003262:	f000 fa83 	bl	800376c <RCCEx_PLLSAI1_Config>
 8003266:	4603      	mov	r3, r0
 8003268:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800326a:	e00c      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3320      	adds	r3, #32
 8003270:	2100      	movs	r1, #0
 8003272:	4618      	mov	r0, r3
 8003274:	f000 fb6e 	bl	8003954 <RCCEx_PLLSAI2_Config>
 8003278:	4603      	mov	r3, r0
 800327a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800327c:	e003      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	74fb      	strb	r3, [r7, #19]
      break;
 8003282:	e000      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003284:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003286:	7cfb      	ldrb	r3, [r7, #19]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d10b      	bne.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800328c:	4b52      	ldr	r3, [pc, #328]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800328e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003292:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800329a:	494f      	ldr	r1, [pc, #316]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80032a2:	e001      	b.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032a4:	7cfb      	ldrb	r3, [r7, #19]
 80032a6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 80a0 	beq.w	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032b6:	2300      	movs	r3, #0
 80032b8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032ba:	4b47      	ldr	r3, [pc, #284]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x152>
 80032c6:	2301      	movs	r3, #1
 80032c8:	e000      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80032ca:	2300      	movs	r3, #0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00d      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032d0:	4b41      	ldr	r3, [pc, #260]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d4:	4a40      	ldr	r2, [pc, #256]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032da:	6593      	str	r3, [r2, #88]	; 0x58
 80032dc:	4b3e      	ldr	r3, [pc, #248]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e4:	60bb      	str	r3, [r7, #8]
 80032e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032e8:	2301      	movs	r3, #1
 80032ea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032ec:	4b3b      	ldr	r3, [pc, #236]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a3a      	ldr	r2, [pc, #232]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80032f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032f8:	f7fe fd80 	bl	8001dfc <HAL_GetTick>
 80032fc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032fe:	e009      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003300:	f7fe fd7c 	bl	8001dfc <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d902      	bls.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	74fb      	strb	r3, [r7, #19]
        break;
 8003312:	e005      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003314:	4b31      	ldr	r3, [pc, #196]	; (80033dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0ef      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d15c      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003326:	4b2c      	ldr	r3, [pc, #176]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800332c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003330:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d01f      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	429a      	cmp	r2, r3
 8003342:	d019      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003344:	4b24      	ldr	r3, [pc, #144]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800334a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800334e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003350:	4b21      	ldr	r3, [pc, #132]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003356:	4a20      	ldr	r2, [pc, #128]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800335c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003360:	4b1d      	ldr	r3, [pc, #116]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003362:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003366:	4a1c      	ldr	r2, [pc, #112]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800336c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003370:	4a19      	ldr	r2, [pc, #100]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b00      	cmp	r3, #0
 8003380:	d016      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003382:	f7fe fd3b 	bl	8001dfc <HAL_GetTick>
 8003386:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003388:	e00b      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800338a:	f7fe fd37 	bl	8001dfc <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	f241 3288 	movw	r2, #5000	; 0x1388
 8003398:	4293      	cmp	r3, r2
 800339a:	d902      	bls.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	74fb      	strb	r3, [r7, #19]
            break;
 80033a0:	e006      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033a2:	4b0d      	ldr	r3, [pc, #52]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d0ec      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80033b0:	7cfb      	ldrb	r3, [r7, #19]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10c      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033b6:	4b08      	ldr	r3, [pc, #32]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033c6:	4904      	ldr	r1, [pc, #16]	; (80033d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033ce:	e009      	b.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033d0:	7cfb      	ldrb	r3, [r7, #19]
 80033d2:	74bb      	strb	r3, [r7, #18]
 80033d4:	e006      	b.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80033d6:	bf00      	nop
 80033d8:	40021000 	.word	0x40021000
 80033dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033e0:	7cfb      	ldrb	r3, [r7, #19]
 80033e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033e4:	7c7b      	ldrb	r3, [r7, #17]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d105      	bne.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ea:	4b9e      	ldr	r3, [pc, #632]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ee:	4a9d      	ldr	r2, [pc, #628]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033f4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00a      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003402:	4b98      	ldr	r3, [pc, #608]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003408:	f023 0203 	bic.w	r2, r3, #3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003410:	4994      	ldr	r1, [pc, #592]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003412:	4313      	orrs	r3, r2
 8003414:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00a      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003424:	4b8f      	ldr	r3, [pc, #572]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800342a:	f023 020c 	bic.w	r2, r3, #12
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003432:	498c      	ldr	r1, [pc, #560]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003434:	4313      	orrs	r3, r2
 8003436:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0304 	and.w	r3, r3, #4
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003446:	4b87      	ldr	r3, [pc, #540]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800344c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	4983      	ldr	r1, [pc, #524]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0308 	and.w	r3, r3, #8
 8003464:	2b00      	cmp	r3, #0
 8003466:	d00a      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003468:	4b7e      	ldr	r3, [pc, #504]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800346a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800346e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003476:	497b      	ldr	r1, [pc, #492]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003478:	4313      	orrs	r3, r2
 800347a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0310 	and.w	r3, r3, #16
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00a      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800348a:	4b76      	ldr	r3, [pc, #472]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800348c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003490:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003498:	4972      	ldr	r1, [pc, #456]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800349a:	4313      	orrs	r3, r2
 800349c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0320 	and.w	r3, r3, #32
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00a      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034ac:	4b6d      	ldr	r3, [pc, #436]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ba:	496a      	ldr	r1, [pc, #424]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00a      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034ce:	4b65      	ldr	r3, [pc, #404]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034dc:	4961      	ldr	r1, [pc, #388]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00a      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034f0:	4b5c      	ldr	r3, [pc, #368]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034fe:	4959      	ldr	r1, [pc, #356]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003500:	4313      	orrs	r3, r2
 8003502:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00a      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003512:	4b54      	ldr	r3, [pc, #336]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003518:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003520:	4950      	ldr	r1, [pc, #320]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00a      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003534:	4b4b      	ldr	r3, [pc, #300]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800353a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003542:	4948      	ldr	r1, [pc, #288]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003544:	4313      	orrs	r3, r2
 8003546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00a      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003556:	4b43      	ldr	r3, [pc, #268]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800355c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003564:	493f      	ldr	r1, [pc, #252]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003566:	4313      	orrs	r3, r2
 8003568:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d028      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003578:	4b3a      	ldr	r3, [pc, #232]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800357e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003586:	4937      	ldr	r1, [pc, #220]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003588:	4313      	orrs	r3, r2
 800358a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003592:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003596:	d106      	bne.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003598:	4b32      	ldr	r3, [pc, #200]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	4a31      	ldr	r2, [pc, #196]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035a2:	60d3      	str	r3, [r2, #12]
 80035a4:	e011      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035ae:	d10c      	bne.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3304      	adds	r3, #4
 80035b4:	2101      	movs	r1, #1
 80035b6:	4618      	mov	r0, r3
 80035b8:	f000 f8d8 	bl	800376c <RCCEx_PLLSAI1_Config>
 80035bc:	4603      	mov	r3, r0
 80035be:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035c0:	7cfb      	ldrb	r3, [r7, #19]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80035c6:	7cfb      	ldrb	r3, [r7, #19]
 80035c8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d028      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035d6:	4b23      	ldr	r3, [pc, #140]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e4:	491f      	ldr	r1, [pc, #124]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035f4:	d106      	bne.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035f6:	4b1b      	ldr	r3, [pc, #108]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	4a1a      	ldr	r2, [pc, #104]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003600:	60d3      	str	r3, [r2, #12]
 8003602:	e011      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003608:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800360c:	d10c      	bne.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	3304      	adds	r3, #4
 8003612:	2101      	movs	r1, #1
 8003614:	4618      	mov	r0, r3
 8003616:	f000 f8a9 	bl	800376c <RCCEx_PLLSAI1_Config>
 800361a:	4603      	mov	r3, r0
 800361c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800361e:	7cfb      	ldrb	r3, [r7, #19]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003624:	7cfb      	ldrb	r3, [r7, #19]
 8003626:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d02b      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003634:	4b0b      	ldr	r3, [pc, #44]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003642:	4908      	ldr	r1, [pc, #32]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003644:	4313      	orrs	r3, r2
 8003646:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800364e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003652:	d109      	bne.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003654:	4b03      	ldr	r3, [pc, #12]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	4a02      	ldr	r2, [pc, #8]	; (8003664 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800365e:	60d3      	str	r3, [r2, #12]
 8003660:	e014      	b.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003662:	bf00      	nop
 8003664:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800366c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003670:	d10c      	bne.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	3304      	adds	r3, #4
 8003676:	2101      	movs	r1, #1
 8003678:	4618      	mov	r0, r3
 800367a:	f000 f877 	bl	800376c <RCCEx_PLLSAI1_Config>
 800367e:	4603      	mov	r3, r0
 8003680:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003682:	7cfb      	ldrb	r3, [r7, #19]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003688:	7cfb      	ldrb	r3, [r7, #19]
 800368a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d02f      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003698:	4b2b      	ldr	r3, [pc, #172]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800369a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800369e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036a6:	4928      	ldr	r1, [pc, #160]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036b6:	d10d      	bne.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	3304      	adds	r3, #4
 80036bc:	2102      	movs	r1, #2
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 f854 	bl	800376c <RCCEx_PLLSAI1_Config>
 80036c4:	4603      	mov	r3, r0
 80036c6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036c8:	7cfb      	ldrb	r3, [r7, #19]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d014      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80036ce:	7cfb      	ldrb	r3, [r7, #19]
 80036d0:	74bb      	strb	r3, [r7, #18]
 80036d2:	e011      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036dc:	d10c      	bne.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3320      	adds	r3, #32
 80036e2:	2102      	movs	r1, #2
 80036e4:	4618      	mov	r0, r3
 80036e6:	f000 f935 	bl	8003954 <RCCEx_PLLSAI2_Config>
 80036ea:	4603      	mov	r3, r0
 80036ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036ee:	7cfb      	ldrb	r3, [r7, #19]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80036f4:	7cfb      	ldrb	r3, [r7, #19]
 80036f6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00a      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003704:	4b10      	ldr	r3, [pc, #64]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003712:	490d      	ldr	r1, [pc, #52]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003714:	4313      	orrs	r3, r2
 8003716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00b      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003726:	4b08      	ldr	r3, [pc, #32]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800372c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003736:	4904      	ldr	r1, [pc, #16]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800373e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40021000 	.word	0x40021000

0800374c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003750:	4b05      	ldr	r3, [pc, #20]	; (8003768 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a04      	ldr	r2, [pc, #16]	; (8003768 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003756:	f043 0304 	orr.w	r3, r3, #4
 800375a:	6013      	str	r3, [r2, #0]
}
 800375c:	bf00      	nop
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	40021000 	.word	0x40021000

0800376c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003776:	2300      	movs	r3, #0
 8003778:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800377a:	4b75      	ldr	r3, [pc, #468]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	f003 0303 	and.w	r3, r3, #3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d018      	beq.n	80037b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003786:	4b72      	ldr	r3, [pc, #456]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f003 0203 	and.w	r2, r3, #3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	429a      	cmp	r2, r3
 8003794:	d10d      	bne.n	80037b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
       ||
 800379a:	2b00      	cmp	r3, #0
 800379c:	d009      	beq.n	80037b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800379e:	4b6c      	ldr	r3, [pc, #432]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	091b      	lsrs	r3, r3, #4
 80037a4:	f003 0307 	and.w	r3, r3, #7
 80037a8:	1c5a      	adds	r2, r3, #1
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
       ||
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d047      	beq.n	8003842 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	73fb      	strb	r3, [r7, #15]
 80037b6:	e044      	b.n	8003842 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2b03      	cmp	r3, #3
 80037be:	d018      	beq.n	80037f2 <RCCEx_PLLSAI1_Config+0x86>
 80037c0:	2b03      	cmp	r3, #3
 80037c2:	d825      	bhi.n	8003810 <RCCEx_PLLSAI1_Config+0xa4>
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d002      	beq.n	80037ce <RCCEx_PLLSAI1_Config+0x62>
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d009      	beq.n	80037e0 <RCCEx_PLLSAI1_Config+0x74>
 80037cc:	e020      	b.n	8003810 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037ce:	4b60      	ldr	r3, [pc, #384]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d11d      	bne.n	8003816 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037de:	e01a      	b.n	8003816 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037e0:	4b5b      	ldr	r3, [pc, #364]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d116      	bne.n	800381a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037f0:	e013      	b.n	800381a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037f2:	4b57      	ldr	r3, [pc, #348]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d10f      	bne.n	800381e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037fe:	4b54      	ldr	r3, [pc, #336]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d109      	bne.n	800381e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800380e:	e006      	b.n	800381e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
      break;
 8003814:	e004      	b.n	8003820 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003816:	bf00      	nop
 8003818:	e002      	b.n	8003820 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800381a:	bf00      	nop
 800381c:	e000      	b.n	8003820 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800381e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003820:	7bfb      	ldrb	r3, [r7, #15]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10d      	bne.n	8003842 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003826:	4b4a      	ldr	r3, [pc, #296]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6819      	ldr	r1, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	3b01      	subs	r3, #1
 8003838:	011b      	lsls	r3, r3, #4
 800383a:	430b      	orrs	r3, r1
 800383c:	4944      	ldr	r1, [pc, #272]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800383e:	4313      	orrs	r3, r2
 8003840:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003842:	7bfb      	ldrb	r3, [r7, #15]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d17d      	bne.n	8003944 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003848:	4b41      	ldr	r3, [pc, #260]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a40      	ldr	r2, [pc, #256]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800384e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003852:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003854:	f7fe fad2 	bl	8001dfc <HAL_GetTick>
 8003858:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800385a:	e009      	b.n	8003870 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800385c:	f7fe face 	bl	8001dfc <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d902      	bls.n	8003870 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	73fb      	strb	r3, [r7, #15]
        break;
 800386e:	e005      	b.n	800387c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003870:	4b37      	ldr	r3, [pc, #220]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1ef      	bne.n	800385c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d160      	bne.n	8003944 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d111      	bne.n	80038ac <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003888:	4b31      	ldr	r3, [pc, #196]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003890:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6892      	ldr	r2, [r2, #8]
 8003898:	0211      	lsls	r1, r2, #8
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	68d2      	ldr	r2, [r2, #12]
 800389e:	0912      	lsrs	r2, r2, #4
 80038a0:	0452      	lsls	r2, r2, #17
 80038a2:	430a      	orrs	r2, r1
 80038a4:	492a      	ldr	r1, [pc, #168]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	610b      	str	r3, [r1, #16]
 80038aa:	e027      	b.n	80038fc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d112      	bne.n	80038d8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038b2:	4b27      	ldr	r3, [pc, #156]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80038ba:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	6892      	ldr	r2, [r2, #8]
 80038c2:	0211      	lsls	r1, r2, #8
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6912      	ldr	r2, [r2, #16]
 80038c8:	0852      	lsrs	r2, r2, #1
 80038ca:	3a01      	subs	r2, #1
 80038cc:	0552      	lsls	r2, r2, #21
 80038ce:	430a      	orrs	r2, r1
 80038d0:	491f      	ldr	r1, [pc, #124]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	610b      	str	r3, [r1, #16]
 80038d6:	e011      	b.n	80038fc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038d8:	4b1d      	ldr	r3, [pc, #116]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80038e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	6892      	ldr	r2, [r2, #8]
 80038e8:	0211      	lsls	r1, r2, #8
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6952      	ldr	r2, [r2, #20]
 80038ee:	0852      	lsrs	r2, r2, #1
 80038f0:	3a01      	subs	r2, #1
 80038f2:	0652      	lsls	r2, r2, #25
 80038f4:	430a      	orrs	r2, r1
 80038f6:	4916      	ldr	r1, [pc, #88]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80038fc:	4b14      	ldr	r3, [pc, #80]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a13      	ldr	r2, [pc, #76]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003902:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003906:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003908:	f7fe fa78 	bl	8001dfc <HAL_GetTick>
 800390c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800390e:	e009      	b.n	8003924 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003910:	f7fe fa74 	bl	8001dfc <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d902      	bls.n	8003924 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	73fb      	strb	r3, [r7, #15]
          break;
 8003922:	e005      	b.n	8003930 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003924:	4b0a      	ldr	r3, [pc, #40]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d0ef      	beq.n	8003910 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003930:	7bfb      	ldrb	r3, [r7, #15]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d106      	bne.n	8003944 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003936:	4b06      	ldr	r3, [pc, #24]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003938:	691a      	ldr	r2, [r3, #16]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	4904      	ldr	r1, [pc, #16]	; (8003950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003940:	4313      	orrs	r3, r2
 8003942:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003944:	7bfb      	ldrb	r3, [r7, #15]
}
 8003946:	4618      	mov	r0, r3
 8003948:	3710      	adds	r7, #16
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	40021000 	.word	0x40021000

08003954 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800395e:	2300      	movs	r3, #0
 8003960:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003962:	4b6a      	ldr	r3, [pc, #424]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d018      	beq.n	80039a0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800396e:	4b67      	ldr	r3, [pc, #412]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f003 0203 	and.w	r2, r3, #3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	429a      	cmp	r2, r3
 800397c:	d10d      	bne.n	800399a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
       ||
 8003982:	2b00      	cmp	r3, #0
 8003984:	d009      	beq.n	800399a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003986:	4b61      	ldr	r3, [pc, #388]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	091b      	lsrs	r3, r3, #4
 800398c:	f003 0307 	and.w	r3, r3, #7
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
       ||
 8003996:	429a      	cmp	r2, r3
 8003998:	d047      	beq.n	8003a2a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	73fb      	strb	r3, [r7, #15]
 800399e:	e044      	b.n	8003a2a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2b03      	cmp	r3, #3
 80039a6:	d018      	beq.n	80039da <RCCEx_PLLSAI2_Config+0x86>
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d825      	bhi.n	80039f8 <RCCEx_PLLSAI2_Config+0xa4>
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d002      	beq.n	80039b6 <RCCEx_PLLSAI2_Config+0x62>
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d009      	beq.n	80039c8 <RCCEx_PLLSAI2_Config+0x74>
 80039b4:	e020      	b.n	80039f8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039b6:	4b55      	ldr	r3, [pc, #340]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d11d      	bne.n	80039fe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039c6:	e01a      	b.n	80039fe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039c8:	4b50      	ldr	r3, [pc, #320]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d116      	bne.n	8003a02 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039d8:	e013      	b.n	8003a02 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039da:	4b4c      	ldr	r3, [pc, #304]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10f      	bne.n	8003a06 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039e6:	4b49      	ldr	r3, [pc, #292]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d109      	bne.n	8003a06 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039f6:	e006      	b.n	8003a06 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	73fb      	strb	r3, [r7, #15]
      break;
 80039fc:	e004      	b.n	8003a08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039fe:	bf00      	nop
 8003a00:	e002      	b.n	8003a08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a02:	bf00      	nop
 8003a04:	e000      	b.n	8003a08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a06:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10d      	bne.n	8003a2a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a0e:	4b3f      	ldr	r3, [pc, #252]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6819      	ldr	r1, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	430b      	orrs	r3, r1
 8003a24:	4939      	ldr	r1, [pc, #228]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a2a:	7bfb      	ldrb	r3, [r7, #15]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d167      	bne.n	8003b00 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a30:	4b36      	ldr	r3, [pc, #216]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a35      	ldr	r2, [pc, #212]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a3c:	f7fe f9de 	bl	8001dfc <HAL_GetTick>
 8003a40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a42:	e009      	b.n	8003a58 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a44:	f7fe f9da 	bl	8001dfc <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d902      	bls.n	8003a58 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	73fb      	strb	r3, [r7, #15]
        break;
 8003a56:	e005      	b.n	8003a64 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a58:	4b2c      	ldr	r3, [pc, #176]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1ef      	bne.n	8003a44 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d14a      	bne.n	8003b00 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d111      	bne.n	8003a94 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a70:	4b26      	ldr	r3, [pc, #152]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6892      	ldr	r2, [r2, #8]
 8003a80:	0211      	lsls	r1, r2, #8
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	68d2      	ldr	r2, [r2, #12]
 8003a86:	0912      	lsrs	r2, r2, #4
 8003a88:	0452      	lsls	r2, r2, #17
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	491f      	ldr	r1, [pc, #124]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	614b      	str	r3, [r1, #20]
 8003a92:	e011      	b.n	8003ab8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a94:	4b1d      	ldr	r3, [pc, #116]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003a9c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	6892      	ldr	r2, [r2, #8]
 8003aa4:	0211      	lsls	r1, r2, #8
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	6912      	ldr	r2, [r2, #16]
 8003aaa:	0852      	lsrs	r2, r2, #1
 8003aac:	3a01      	subs	r2, #1
 8003aae:	0652      	lsls	r2, r2, #25
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	4916      	ldr	r1, [pc, #88]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ab8:	4b14      	ldr	r3, [pc, #80]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a13      	ldr	r2, [pc, #76]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003abe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ac2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac4:	f7fe f99a 	bl	8001dfc <HAL_GetTick>
 8003ac8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003aca:	e009      	b.n	8003ae0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003acc:	f7fe f996 	bl	8001dfc <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d902      	bls.n	8003ae0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	73fb      	strb	r3, [r7, #15]
          break;
 8003ade:	e005      	b.n	8003aec <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ae0:	4b0a      	ldr	r3, [pc, #40]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d0ef      	beq.n	8003acc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003aec:	7bfb      	ldrb	r3, [r7, #15]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d106      	bne.n	8003b00 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003af2:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003af4:	695a      	ldr	r2, [r3, #20]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	4904      	ldr	r1, [pc, #16]	; (8003b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40021000 	.word	0x40021000

08003b10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e095      	b.n	8003c4e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d108      	bne.n	8003b3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b32:	d009      	beq.n	8003b48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	61da      	str	r2, [r3, #28]
 8003b3a:	e005      	b.n	8003b48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d106      	bne.n	8003b68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7fd ff84 	bl	8001a70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b88:	d902      	bls.n	8003b90 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	e002      	b.n	8003b96 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b94:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003b9e:	d007      	beq.n	8003bb0 <HAL_SPI_Init+0xa0>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ba8:	d002      	beq.n	8003bb0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003bc0:	431a      	orrs	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	431a      	orrs	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bde:	431a      	orrs	r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	69db      	ldr	r3, [r3, #28]
 8003be4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003be8:	431a      	orrs	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bf2:	ea42 0103 	orr.w	r1, r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	0c1b      	lsrs	r3, r3, #16
 8003c0c:	f003 0204 	and.w	r2, r3, #4
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	f003 0310 	and.w	r3, r3, #16
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003c2c:	ea42 0103 	orr.w	r1, r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b088      	sub	sp, #32
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	60f8      	str	r0, [r7, #12]
 8003c5e:	60b9      	str	r1, [r7, #8]
 8003c60:	603b      	str	r3, [r7, #0]
 8003c62:	4613      	mov	r3, r2
 8003c64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c66:	2300      	movs	r3, #0
 8003c68:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_SPI_Transmit+0x22>
 8003c74:	2302      	movs	r3, #2
 8003c76:	e158      	b.n	8003f2a <HAL_SPI_Transmit+0x2d4>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c80:	f7fe f8bc 	bl	8001dfc <HAL_GetTick>
 8003c84:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003c86:	88fb      	ldrh	r3, [r7, #6]
 8003c88:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d002      	beq.n	8003c9c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003c96:	2302      	movs	r3, #2
 8003c98:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c9a:	e13d      	b.n	8003f18 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d002      	beq.n	8003ca8 <HAL_SPI_Transmit+0x52>
 8003ca2:	88fb      	ldrh	r3, [r7, #6]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d102      	bne.n	8003cae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003cac:	e134      	b.n	8003f18 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	88fa      	ldrh	r2, [r7, #6]
 8003cc6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	88fa      	ldrh	r2, [r7, #6]
 8003ccc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cf8:	d10f      	bne.n	8003d1a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d24:	2b40      	cmp	r3, #64	; 0x40
 8003d26:	d007      	beq.n	8003d38 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d40:	d94b      	bls.n	8003dda <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_SPI_Transmit+0xfa>
 8003d4a:	8afb      	ldrh	r3, [r7, #22]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d13e      	bne.n	8003dce <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d54:	881a      	ldrh	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d60:	1c9a      	adds	r2, r3, #2
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d74:	e02b      	b.n	8003dce <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d112      	bne.n	8003daa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d88:	881a      	ldrh	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d94:	1c9a      	adds	r2, r3, #2
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003da8:	e011      	b.n	8003dce <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003daa:	f7fe f827 	bl	8001dfc <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d803      	bhi.n	8003dc2 <HAL_SPI_Transmit+0x16c>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc0:	d102      	bne.n	8003dc8 <HAL_SPI_Transmit+0x172>
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d102      	bne.n	8003dce <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003dcc:	e0a4      	b.n	8003f18 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1ce      	bne.n	8003d76 <HAL_SPI_Transmit+0x120>
 8003dd8:	e07c      	b.n	8003ed4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <HAL_SPI_Transmit+0x192>
 8003de2:	8afb      	ldrh	r3, [r7, #22]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d170      	bne.n	8003eca <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d912      	bls.n	8003e18 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df6:	881a      	ldrh	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e02:	1c9a      	adds	r2, r3, #2
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	3b02      	subs	r3, #2
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e16:	e058      	b.n	8003eca <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	330c      	adds	r3, #12
 8003e22:	7812      	ldrb	r2, [r2, #0]
 8003e24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e2a:	1c5a      	adds	r2, r3, #1
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003e3e:	e044      	b.n	8003eca <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d12b      	bne.n	8003ea6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d912      	bls.n	8003e7e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e5c:	881a      	ldrh	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e68:	1c9a      	adds	r2, r3, #2
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	3b02      	subs	r3, #2
 8003e76:	b29a      	uxth	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e7c:	e025      	b.n	8003eca <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	330c      	adds	r3, #12
 8003e88:	7812      	ldrb	r2, [r2, #0]
 8003e8a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	b29a      	uxth	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ea4:	e011      	b.n	8003eca <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ea6:	f7fd ffa9 	bl	8001dfc <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d803      	bhi.n	8003ebe <HAL_SPI_Transmit+0x268>
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ebc:	d102      	bne.n	8003ec4 <HAL_SPI_Transmit+0x26e>
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d102      	bne.n	8003eca <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003ec8:	e026      	b.n	8003f18 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d1b5      	bne.n	8003e40 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	6839      	ldr	r1, [r7, #0]
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 fa65 	bl	80043a8 <SPI_EndRxTxTransaction>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d002      	beq.n	8003eea <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10a      	bne.n	8003f08 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	613b      	str	r3, [r7, #16]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	613b      	str	r3, [r7, #16]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	613b      	str	r3, [r7, #16]
 8003f06:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d002      	beq.n	8003f16 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	77fb      	strb	r3, [r7, #31]
 8003f14:	e000      	b.n	8003f18 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003f16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003f28:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3720      	adds	r7, #32
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
	...

08003f34 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b088      	sub	sp, #32
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	099b      	lsrs	r3, r3, #6
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10f      	bne.n	8003f78 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00a      	beq.n	8003f78 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	099b      	lsrs	r3, r3, #6
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d004      	beq.n	8003f78 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	4798      	blx	r3
    return;
 8003f76:	e0d7      	b.n	8004128 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	085b      	lsrs	r3, r3, #1
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d00a      	beq.n	8003f9a <HAL_SPI_IRQHandler+0x66>
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	09db      	lsrs	r3, r3, #7
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d004      	beq.n	8003f9a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	4798      	blx	r3
    return;
 8003f98:	e0c6      	b.n	8004128 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	095b      	lsrs	r3, r3, #5
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10c      	bne.n	8003fc0 <HAL_SPI_IRQHandler+0x8c>
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	099b      	lsrs	r3, r3, #6
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	0a1b      	lsrs	r3, r3, #8
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 80b4 	beq.w	8004128 <HAL_SPI_IRQHandler+0x1f4>
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	095b      	lsrs	r3, r3, #5
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 80ad 	beq.w	8004128 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	099b      	lsrs	r3, r3, #6
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d023      	beq.n	8004022 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b03      	cmp	r3, #3
 8003fe4:	d011      	beq.n	800400a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fea:	f043 0204 	orr.w	r2, r3, #4
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	617b      	str	r3, [r7, #20]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	617b      	str	r3, [r7, #20]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	e00b      	b.n	8004022 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800400a:	2300      	movs	r3, #0
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	613b      	str	r3, [r7, #16]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	613b      	str	r3, [r7, #16]
 800401e:	693b      	ldr	r3, [r7, #16]
        return;
 8004020:	e082      	b.n	8004128 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	095b      	lsrs	r3, r3, #5
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d014      	beq.n	8004058 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004032:	f043 0201 	orr.w	r2, r3, #1
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800403a:	2300      	movs	r3, #0
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	60fb      	str	r3, [r7, #12]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	0a1b      	lsrs	r3, r3, #8
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00c      	beq.n	800407e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004068:	f043 0208 	orr.w	r2, r3, #8
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004070:	2300      	movs	r3, #0
 8004072:	60bb      	str	r3, [r7, #8]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004082:	2b00      	cmp	r3, #0
 8004084:	d04f      	beq.n	8004126 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004094:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d104      	bne.n	80040b2 <HAL_SPI_IRQHandler+0x17e>
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d034      	beq.n	800411c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f022 0203 	bic.w	r2, r2, #3
 80040c0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d011      	beq.n	80040ee <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ce:	4a18      	ldr	r2, [pc, #96]	; (8004130 <HAL_SPI_IRQHandler+0x1fc>)
 80040d0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fd ffd1 	bl	800207e <HAL_DMA_Abort_IT>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d005      	beq.n	80040ee <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d016      	beq.n	8004124 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040fa:	4a0d      	ldr	r2, [pc, #52]	; (8004130 <HAL_SPI_IRQHandler+0x1fc>)
 80040fc:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004102:	4618      	mov	r0, r3
 8004104:	f7fd ffbb 	bl	800207e <HAL_DMA_Abort_IT>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004112:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800411a:	e003      	b.n	8004124 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 f809 	bl	8004134 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004122:	e000      	b.n	8004126 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004124:	bf00      	nop
    return;
 8004126:	bf00      	nop
  }
}
 8004128:	3720      	adds	r7, #32
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	08004149 	.word	0x08004149

08004134 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004154:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f7ff ffe5 	bl	8004134 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800416a:	bf00      	nop
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
	...

08004174 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	603b      	str	r3, [r7, #0]
 8004180:	4613      	mov	r3, r2
 8004182:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004184:	f7fd fe3a 	bl	8001dfc <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800418c:	1a9b      	subs	r3, r3, r2
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	4413      	add	r3, r2
 8004192:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004194:	f7fd fe32 	bl	8001dfc <HAL_GetTick>
 8004198:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800419a:	4b39      	ldr	r3, [pc, #228]	; (8004280 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	015b      	lsls	r3, r3, #5
 80041a0:	0d1b      	lsrs	r3, r3, #20
 80041a2:	69fa      	ldr	r2, [r7, #28]
 80041a4:	fb02 f303 	mul.w	r3, r2, r3
 80041a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041aa:	e054      	b.n	8004256 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b2:	d050      	beq.n	8004256 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041b4:	f7fd fe22 	bl	8001dfc <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	69fa      	ldr	r2, [r7, #28]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d902      	bls.n	80041ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d13d      	bne.n	8004246 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80041d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041e2:	d111      	bne.n	8004208 <SPI_WaitFlagStateUntilTimeout+0x94>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041ec:	d004      	beq.n	80041f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041f6:	d107      	bne.n	8004208 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004206:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004210:	d10f      	bne.n	8004232 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004230:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e017      	b.n	8004276 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d101      	bne.n	8004250 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800424c:	2300      	movs	r3, #0
 800424e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	3b01      	subs	r3, #1
 8004254:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	4013      	ands	r3, r2
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	429a      	cmp	r2, r3
 8004264:	bf0c      	ite	eq
 8004266:	2301      	moveq	r3, #1
 8004268:	2300      	movne	r3, #0
 800426a:	b2db      	uxtb	r3, r3
 800426c:	461a      	mov	r2, r3
 800426e:	79fb      	ldrb	r3, [r7, #7]
 8004270:	429a      	cmp	r2, r3
 8004272:	d19b      	bne.n	80041ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3720      	adds	r7, #32
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	20000024 	.word	0x20000024

08004284 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b088      	sub	sp, #32
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004292:	f7fd fdb3 	bl	8001dfc <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429a:	1a9b      	subs	r3, r3, r2
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	4413      	add	r3, r2
 80042a0:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042a2:	f7fd fdab 	bl	8001dfc <HAL_GetTick>
 80042a6:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80042a8:	4b3e      	ldr	r3, [pc, #248]	; (80043a4 <SPI_WaitFifoStateUntilTimeout+0x120>)
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	4613      	mov	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	4413      	add	r3, r2
 80042b2:	00da      	lsls	r2, r3, #3
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	0d1b      	lsrs	r3, r3, #20
 80042b8:	69fa      	ldr	r2, [r7, #28]
 80042ba:	fb02 f303 	mul.w	r3, r2, r3
 80042be:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80042c0:	e062      	b.n	8004388 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80042c8:	d109      	bne.n	80042de <SPI_WaitFifoStateUntilTimeout+0x5a>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d106      	bne.n	80042de <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	330c      	adds	r3, #12
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80042dc:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e4:	d050      	beq.n	8004388 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042e6:	f7fd fd89 	bl	8001dfc <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	69fa      	ldr	r2, [r7, #28]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d902      	bls.n	80042fc <SPI_WaitFifoStateUntilTimeout+0x78>
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d13d      	bne.n	8004378 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800430a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004314:	d111      	bne.n	800433a <SPI_WaitFifoStateUntilTimeout+0xb6>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800431e:	d004      	beq.n	800432a <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004328:	d107      	bne.n	800433a <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004338:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004342:	d10f      	bne.n	8004364 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004362:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e010      	b.n	800439a <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	3b01      	subs	r3, #1
 8004386:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	4013      	ands	r3, r2
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	429a      	cmp	r2, r3
 8004396:	d194      	bne.n	80042c2 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3720      	adds	r7, #32
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	20000024 	.word	0x20000024

080043a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af02      	add	r7, sp, #8
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f7ff ff5f 	bl	8004284 <SPI_WaitFifoStateUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d007      	beq.n	80043dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043d0:	f043 0220 	orr.w	r2, r3, #32
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e027      	b.n	800442c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2200      	movs	r2, #0
 80043e4:	2180      	movs	r1, #128	; 0x80
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f7ff fec4 	bl	8004174 <SPI_WaitFlagStateUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d007      	beq.n	8004402 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f6:	f043 0220 	orr.w	r2, r3, #32
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e014      	b.n	800442c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	2200      	movs	r2, #0
 800440a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f7ff ff38 	bl	8004284 <SPI_WaitFifoStateUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d007      	beq.n	800442a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800441e:	f043 0220 	orr.w	r2, r3, #32
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e000      	b.n	800442c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e040      	b.n	80044c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800444a:	2b00      	cmp	r3, #0
 800444c:	d106      	bne.n	800445c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f7fd fb74 	bl	8001b44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2224      	movs	r2, #36	; 0x24
 8004460:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0201 	bic.w	r2, r2, #1
 8004470:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f82c 	bl	80044d0 <UART_SetConfig>
 8004478:	4603      	mov	r3, r0
 800447a:	2b01      	cmp	r3, #1
 800447c:	d101      	bne.n	8004482 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e022      	b.n	80044c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004486:	2b00      	cmp	r3, #0
 8004488:	d002      	beq.n	8004490 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 faaa 	bl	80049e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	685a      	ldr	r2, [r3, #4]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800449e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f042 0201 	orr.w	r2, r2, #1
 80044be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 fb31 	bl	8004b28 <UART_CheckIdleState>
 80044c6:	4603      	mov	r3, r0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044d0:	b5b0      	push	{r4, r5, r7, lr}
 80044d2:	b088      	sub	sp, #32
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044d8:	2300      	movs	r3, #0
 80044da:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	431a      	orrs	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	4bad      	ldr	r3, [pc, #692]	; (80047b0 <UART_SetConfig+0x2e0>)
 80044fc:	4013      	ands	r3, r2
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6812      	ldr	r2, [r2, #0]
 8004502:	69f9      	ldr	r1, [r7, #28]
 8004504:	430b      	orrs	r3, r1
 8004506:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	68da      	ldr	r2, [r3, #12]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4aa2      	ldr	r2, [pc, #648]	; (80047b4 <UART_SetConfig+0x2e4>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d004      	beq.n	8004538 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	69fa      	ldr	r2, [r7, #28]
 8004534:	4313      	orrs	r3, r2
 8004536:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69fa      	ldr	r2, [r7, #28]
 8004548:	430a      	orrs	r2, r1
 800454a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a99      	ldr	r2, [pc, #612]	; (80047b8 <UART_SetConfig+0x2e8>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d121      	bne.n	800459a <UART_SetConfig+0xca>
 8004556:	4b99      	ldr	r3, [pc, #612]	; (80047bc <UART_SetConfig+0x2ec>)
 8004558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800455c:	f003 0303 	and.w	r3, r3, #3
 8004560:	2b03      	cmp	r3, #3
 8004562:	d817      	bhi.n	8004594 <UART_SetConfig+0xc4>
 8004564:	a201      	add	r2, pc, #4	; (adr r2, 800456c <UART_SetConfig+0x9c>)
 8004566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456a:	bf00      	nop
 800456c:	0800457d 	.word	0x0800457d
 8004570:	08004589 	.word	0x08004589
 8004574:	08004583 	.word	0x08004583
 8004578:	0800458f 	.word	0x0800458f
 800457c:	2301      	movs	r3, #1
 800457e:	76fb      	strb	r3, [r7, #27]
 8004580:	e0e7      	b.n	8004752 <UART_SetConfig+0x282>
 8004582:	2302      	movs	r3, #2
 8004584:	76fb      	strb	r3, [r7, #27]
 8004586:	e0e4      	b.n	8004752 <UART_SetConfig+0x282>
 8004588:	2304      	movs	r3, #4
 800458a:	76fb      	strb	r3, [r7, #27]
 800458c:	e0e1      	b.n	8004752 <UART_SetConfig+0x282>
 800458e:	2308      	movs	r3, #8
 8004590:	76fb      	strb	r3, [r7, #27]
 8004592:	e0de      	b.n	8004752 <UART_SetConfig+0x282>
 8004594:	2310      	movs	r3, #16
 8004596:	76fb      	strb	r3, [r7, #27]
 8004598:	e0db      	b.n	8004752 <UART_SetConfig+0x282>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a88      	ldr	r2, [pc, #544]	; (80047c0 <UART_SetConfig+0x2f0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d132      	bne.n	800460a <UART_SetConfig+0x13a>
 80045a4:	4b85      	ldr	r3, [pc, #532]	; (80047bc <UART_SetConfig+0x2ec>)
 80045a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045aa:	f003 030c 	and.w	r3, r3, #12
 80045ae:	2b0c      	cmp	r3, #12
 80045b0:	d828      	bhi.n	8004604 <UART_SetConfig+0x134>
 80045b2:	a201      	add	r2, pc, #4	; (adr r2, 80045b8 <UART_SetConfig+0xe8>)
 80045b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b8:	080045ed 	.word	0x080045ed
 80045bc:	08004605 	.word	0x08004605
 80045c0:	08004605 	.word	0x08004605
 80045c4:	08004605 	.word	0x08004605
 80045c8:	080045f9 	.word	0x080045f9
 80045cc:	08004605 	.word	0x08004605
 80045d0:	08004605 	.word	0x08004605
 80045d4:	08004605 	.word	0x08004605
 80045d8:	080045f3 	.word	0x080045f3
 80045dc:	08004605 	.word	0x08004605
 80045e0:	08004605 	.word	0x08004605
 80045e4:	08004605 	.word	0x08004605
 80045e8:	080045ff 	.word	0x080045ff
 80045ec:	2300      	movs	r3, #0
 80045ee:	76fb      	strb	r3, [r7, #27]
 80045f0:	e0af      	b.n	8004752 <UART_SetConfig+0x282>
 80045f2:	2302      	movs	r3, #2
 80045f4:	76fb      	strb	r3, [r7, #27]
 80045f6:	e0ac      	b.n	8004752 <UART_SetConfig+0x282>
 80045f8:	2304      	movs	r3, #4
 80045fa:	76fb      	strb	r3, [r7, #27]
 80045fc:	e0a9      	b.n	8004752 <UART_SetConfig+0x282>
 80045fe:	2308      	movs	r3, #8
 8004600:	76fb      	strb	r3, [r7, #27]
 8004602:	e0a6      	b.n	8004752 <UART_SetConfig+0x282>
 8004604:	2310      	movs	r3, #16
 8004606:	76fb      	strb	r3, [r7, #27]
 8004608:	e0a3      	b.n	8004752 <UART_SetConfig+0x282>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a6d      	ldr	r2, [pc, #436]	; (80047c4 <UART_SetConfig+0x2f4>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d120      	bne.n	8004656 <UART_SetConfig+0x186>
 8004614:	4b69      	ldr	r3, [pc, #420]	; (80047bc <UART_SetConfig+0x2ec>)
 8004616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800461a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800461e:	2b30      	cmp	r3, #48	; 0x30
 8004620:	d013      	beq.n	800464a <UART_SetConfig+0x17a>
 8004622:	2b30      	cmp	r3, #48	; 0x30
 8004624:	d814      	bhi.n	8004650 <UART_SetConfig+0x180>
 8004626:	2b20      	cmp	r3, #32
 8004628:	d009      	beq.n	800463e <UART_SetConfig+0x16e>
 800462a:	2b20      	cmp	r3, #32
 800462c:	d810      	bhi.n	8004650 <UART_SetConfig+0x180>
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <UART_SetConfig+0x168>
 8004632:	2b10      	cmp	r3, #16
 8004634:	d006      	beq.n	8004644 <UART_SetConfig+0x174>
 8004636:	e00b      	b.n	8004650 <UART_SetConfig+0x180>
 8004638:	2300      	movs	r3, #0
 800463a:	76fb      	strb	r3, [r7, #27]
 800463c:	e089      	b.n	8004752 <UART_SetConfig+0x282>
 800463e:	2302      	movs	r3, #2
 8004640:	76fb      	strb	r3, [r7, #27]
 8004642:	e086      	b.n	8004752 <UART_SetConfig+0x282>
 8004644:	2304      	movs	r3, #4
 8004646:	76fb      	strb	r3, [r7, #27]
 8004648:	e083      	b.n	8004752 <UART_SetConfig+0x282>
 800464a:	2308      	movs	r3, #8
 800464c:	76fb      	strb	r3, [r7, #27]
 800464e:	e080      	b.n	8004752 <UART_SetConfig+0x282>
 8004650:	2310      	movs	r3, #16
 8004652:	76fb      	strb	r3, [r7, #27]
 8004654:	e07d      	b.n	8004752 <UART_SetConfig+0x282>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a5b      	ldr	r2, [pc, #364]	; (80047c8 <UART_SetConfig+0x2f8>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d120      	bne.n	80046a2 <UART_SetConfig+0x1d2>
 8004660:	4b56      	ldr	r3, [pc, #344]	; (80047bc <UART_SetConfig+0x2ec>)
 8004662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004666:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800466a:	2bc0      	cmp	r3, #192	; 0xc0
 800466c:	d013      	beq.n	8004696 <UART_SetConfig+0x1c6>
 800466e:	2bc0      	cmp	r3, #192	; 0xc0
 8004670:	d814      	bhi.n	800469c <UART_SetConfig+0x1cc>
 8004672:	2b80      	cmp	r3, #128	; 0x80
 8004674:	d009      	beq.n	800468a <UART_SetConfig+0x1ba>
 8004676:	2b80      	cmp	r3, #128	; 0x80
 8004678:	d810      	bhi.n	800469c <UART_SetConfig+0x1cc>
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <UART_SetConfig+0x1b4>
 800467e:	2b40      	cmp	r3, #64	; 0x40
 8004680:	d006      	beq.n	8004690 <UART_SetConfig+0x1c0>
 8004682:	e00b      	b.n	800469c <UART_SetConfig+0x1cc>
 8004684:	2300      	movs	r3, #0
 8004686:	76fb      	strb	r3, [r7, #27]
 8004688:	e063      	b.n	8004752 <UART_SetConfig+0x282>
 800468a:	2302      	movs	r3, #2
 800468c:	76fb      	strb	r3, [r7, #27]
 800468e:	e060      	b.n	8004752 <UART_SetConfig+0x282>
 8004690:	2304      	movs	r3, #4
 8004692:	76fb      	strb	r3, [r7, #27]
 8004694:	e05d      	b.n	8004752 <UART_SetConfig+0x282>
 8004696:	2308      	movs	r3, #8
 8004698:	76fb      	strb	r3, [r7, #27]
 800469a:	e05a      	b.n	8004752 <UART_SetConfig+0x282>
 800469c:	2310      	movs	r3, #16
 800469e:	76fb      	strb	r3, [r7, #27]
 80046a0:	e057      	b.n	8004752 <UART_SetConfig+0x282>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a49      	ldr	r2, [pc, #292]	; (80047cc <UART_SetConfig+0x2fc>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d125      	bne.n	80046f8 <UART_SetConfig+0x228>
 80046ac:	4b43      	ldr	r3, [pc, #268]	; (80047bc <UART_SetConfig+0x2ec>)
 80046ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046ba:	d017      	beq.n	80046ec <UART_SetConfig+0x21c>
 80046bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046c0:	d817      	bhi.n	80046f2 <UART_SetConfig+0x222>
 80046c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046c6:	d00b      	beq.n	80046e0 <UART_SetConfig+0x210>
 80046c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046cc:	d811      	bhi.n	80046f2 <UART_SetConfig+0x222>
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <UART_SetConfig+0x20a>
 80046d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046d6:	d006      	beq.n	80046e6 <UART_SetConfig+0x216>
 80046d8:	e00b      	b.n	80046f2 <UART_SetConfig+0x222>
 80046da:	2300      	movs	r3, #0
 80046dc:	76fb      	strb	r3, [r7, #27]
 80046de:	e038      	b.n	8004752 <UART_SetConfig+0x282>
 80046e0:	2302      	movs	r3, #2
 80046e2:	76fb      	strb	r3, [r7, #27]
 80046e4:	e035      	b.n	8004752 <UART_SetConfig+0x282>
 80046e6:	2304      	movs	r3, #4
 80046e8:	76fb      	strb	r3, [r7, #27]
 80046ea:	e032      	b.n	8004752 <UART_SetConfig+0x282>
 80046ec:	2308      	movs	r3, #8
 80046ee:	76fb      	strb	r3, [r7, #27]
 80046f0:	e02f      	b.n	8004752 <UART_SetConfig+0x282>
 80046f2:	2310      	movs	r3, #16
 80046f4:	76fb      	strb	r3, [r7, #27]
 80046f6:	e02c      	b.n	8004752 <UART_SetConfig+0x282>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a2d      	ldr	r2, [pc, #180]	; (80047b4 <UART_SetConfig+0x2e4>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d125      	bne.n	800474e <UART_SetConfig+0x27e>
 8004702:	4b2e      	ldr	r3, [pc, #184]	; (80047bc <UART_SetConfig+0x2ec>)
 8004704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004708:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800470c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004710:	d017      	beq.n	8004742 <UART_SetConfig+0x272>
 8004712:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004716:	d817      	bhi.n	8004748 <UART_SetConfig+0x278>
 8004718:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800471c:	d00b      	beq.n	8004736 <UART_SetConfig+0x266>
 800471e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004722:	d811      	bhi.n	8004748 <UART_SetConfig+0x278>
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <UART_SetConfig+0x260>
 8004728:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800472c:	d006      	beq.n	800473c <UART_SetConfig+0x26c>
 800472e:	e00b      	b.n	8004748 <UART_SetConfig+0x278>
 8004730:	2300      	movs	r3, #0
 8004732:	76fb      	strb	r3, [r7, #27]
 8004734:	e00d      	b.n	8004752 <UART_SetConfig+0x282>
 8004736:	2302      	movs	r3, #2
 8004738:	76fb      	strb	r3, [r7, #27]
 800473a:	e00a      	b.n	8004752 <UART_SetConfig+0x282>
 800473c:	2304      	movs	r3, #4
 800473e:	76fb      	strb	r3, [r7, #27]
 8004740:	e007      	b.n	8004752 <UART_SetConfig+0x282>
 8004742:	2308      	movs	r3, #8
 8004744:	76fb      	strb	r3, [r7, #27]
 8004746:	e004      	b.n	8004752 <UART_SetConfig+0x282>
 8004748:	2310      	movs	r3, #16
 800474a:	76fb      	strb	r3, [r7, #27]
 800474c:	e001      	b.n	8004752 <UART_SetConfig+0x282>
 800474e:	2310      	movs	r3, #16
 8004750:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a17      	ldr	r2, [pc, #92]	; (80047b4 <UART_SetConfig+0x2e4>)
 8004758:	4293      	cmp	r3, r2
 800475a:	f040 8087 	bne.w	800486c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800475e:	7efb      	ldrb	r3, [r7, #27]
 8004760:	2b08      	cmp	r3, #8
 8004762:	d837      	bhi.n	80047d4 <UART_SetConfig+0x304>
 8004764:	a201      	add	r2, pc, #4	; (adr r2, 800476c <UART_SetConfig+0x29c>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	08004791 	.word	0x08004791
 8004770:	080047d5 	.word	0x080047d5
 8004774:	08004799 	.word	0x08004799
 8004778:	080047d5 	.word	0x080047d5
 800477c:	0800479f 	.word	0x0800479f
 8004780:	080047d5 	.word	0x080047d5
 8004784:	080047d5 	.word	0x080047d5
 8004788:	080047d5 	.word	0x080047d5
 800478c:	080047a7 	.word	0x080047a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004790:	f7fe fc66 	bl	8003060 <HAL_RCC_GetPCLK1Freq>
 8004794:	6178      	str	r0, [r7, #20]
        break;
 8004796:	e022      	b.n	80047de <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004798:	4b0d      	ldr	r3, [pc, #52]	; (80047d0 <UART_SetConfig+0x300>)
 800479a:	617b      	str	r3, [r7, #20]
        break;
 800479c:	e01f      	b.n	80047de <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800479e:	f7fe fbc7 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 80047a2:	6178      	str	r0, [r7, #20]
        break;
 80047a4:	e01b      	b.n	80047de <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047aa:	617b      	str	r3, [r7, #20]
        break;
 80047ac:	e017      	b.n	80047de <UART_SetConfig+0x30e>
 80047ae:	bf00      	nop
 80047b0:	efff69f3 	.word	0xefff69f3
 80047b4:	40008000 	.word	0x40008000
 80047b8:	40013800 	.word	0x40013800
 80047bc:	40021000 	.word	0x40021000
 80047c0:	40004400 	.word	0x40004400
 80047c4:	40004800 	.word	0x40004800
 80047c8:	40004c00 	.word	0x40004c00
 80047cc:	40005000 	.word	0x40005000
 80047d0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	76bb      	strb	r3, [r7, #26]
        break;
 80047dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 80f1 	beq.w	80049c8 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	4613      	mov	r3, r2
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	4413      	add	r3, r2
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d305      	bcc.n	8004802 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d902      	bls.n	8004808 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	76bb      	strb	r3, [r7, #26]
 8004806:	e0df      	b.n	80049c8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	4618      	mov	r0, r3
 800480c:	f04f 0100 	mov.w	r1, #0
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	f04f 0300 	mov.w	r3, #0
 8004818:	020b      	lsls	r3, r1, #8
 800481a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800481e:	0202      	lsls	r2, r0, #8
 8004820:	6879      	ldr	r1, [r7, #4]
 8004822:	6849      	ldr	r1, [r1, #4]
 8004824:	0849      	lsrs	r1, r1, #1
 8004826:	4608      	mov	r0, r1
 8004828:	f04f 0100 	mov.w	r1, #0
 800482c:	1814      	adds	r4, r2, r0
 800482e:	eb43 0501 	adc.w	r5, r3, r1
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	461a      	mov	r2, r3
 8004838:	f04f 0300 	mov.w	r3, #0
 800483c:	4620      	mov	r0, r4
 800483e:	4629      	mov	r1, r5
 8004840:	f7fb fcc2 	bl	80001c8 <__aeabi_uldivmod>
 8004844:	4602      	mov	r2, r0
 8004846:	460b      	mov	r3, r1
 8004848:	4613      	mov	r3, r2
 800484a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004852:	d308      	bcc.n	8004866 <UART_SetConfig+0x396>
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800485a:	d204      	bcs.n	8004866 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	60da      	str	r2, [r3, #12]
 8004864:	e0b0      	b.n	80049c8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	76bb      	strb	r3, [r7, #26]
 800486a:	e0ad      	b.n	80049c8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	69db      	ldr	r3, [r3, #28]
 8004870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004874:	d15c      	bne.n	8004930 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004876:	7efb      	ldrb	r3, [r7, #27]
 8004878:	2b08      	cmp	r3, #8
 800487a:	d828      	bhi.n	80048ce <UART_SetConfig+0x3fe>
 800487c:	a201      	add	r2, pc, #4	; (adr r2, 8004884 <UART_SetConfig+0x3b4>)
 800487e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004882:	bf00      	nop
 8004884:	080048a9 	.word	0x080048a9
 8004888:	080048b1 	.word	0x080048b1
 800488c:	080048b9 	.word	0x080048b9
 8004890:	080048cf 	.word	0x080048cf
 8004894:	080048bf 	.word	0x080048bf
 8004898:	080048cf 	.word	0x080048cf
 800489c:	080048cf 	.word	0x080048cf
 80048a0:	080048cf 	.word	0x080048cf
 80048a4:	080048c7 	.word	0x080048c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048a8:	f7fe fbda 	bl	8003060 <HAL_RCC_GetPCLK1Freq>
 80048ac:	6178      	str	r0, [r7, #20]
        break;
 80048ae:	e013      	b.n	80048d8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048b0:	f7fe fbec 	bl	800308c <HAL_RCC_GetPCLK2Freq>
 80048b4:	6178      	str	r0, [r7, #20]
        break;
 80048b6:	e00f      	b.n	80048d8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048b8:	4b49      	ldr	r3, [pc, #292]	; (80049e0 <UART_SetConfig+0x510>)
 80048ba:	617b      	str	r3, [r7, #20]
        break;
 80048bc:	e00c      	b.n	80048d8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048be:	f7fe fb37 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 80048c2:	6178      	str	r0, [r7, #20]
        break;
 80048c4:	e008      	b.n	80048d8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ca:	617b      	str	r3, [r7, #20]
        break;
 80048cc:	e004      	b.n	80048d8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	76bb      	strb	r3, [r7, #26]
        break;
 80048d6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d074      	beq.n	80049c8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	005a      	lsls	r2, r3, #1
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	085b      	lsrs	r3, r3, #1
 80048e8:	441a      	add	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	2b0f      	cmp	r3, #15
 80048fa:	d916      	bls.n	800492a <UART_SetConfig+0x45a>
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004902:	d212      	bcs.n	800492a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	b29b      	uxth	r3, r3
 8004908:	f023 030f 	bic.w	r3, r3, #15
 800490c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	085b      	lsrs	r3, r3, #1
 8004912:	b29b      	uxth	r3, r3
 8004914:	f003 0307 	and.w	r3, r3, #7
 8004918:	b29a      	uxth	r2, r3
 800491a:	89fb      	ldrh	r3, [r7, #14]
 800491c:	4313      	orrs	r3, r2
 800491e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	89fa      	ldrh	r2, [r7, #14]
 8004926:	60da      	str	r2, [r3, #12]
 8004928:	e04e      	b.n	80049c8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	76bb      	strb	r3, [r7, #26]
 800492e:	e04b      	b.n	80049c8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004930:	7efb      	ldrb	r3, [r7, #27]
 8004932:	2b08      	cmp	r3, #8
 8004934:	d827      	bhi.n	8004986 <UART_SetConfig+0x4b6>
 8004936:	a201      	add	r2, pc, #4	; (adr r2, 800493c <UART_SetConfig+0x46c>)
 8004938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493c:	08004961 	.word	0x08004961
 8004940:	08004969 	.word	0x08004969
 8004944:	08004971 	.word	0x08004971
 8004948:	08004987 	.word	0x08004987
 800494c:	08004977 	.word	0x08004977
 8004950:	08004987 	.word	0x08004987
 8004954:	08004987 	.word	0x08004987
 8004958:	08004987 	.word	0x08004987
 800495c:	0800497f 	.word	0x0800497f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004960:	f7fe fb7e 	bl	8003060 <HAL_RCC_GetPCLK1Freq>
 8004964:	6178      	str	r0, [r7, #20]
        break;
 8004966:	e013      	b.n	8004990 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004968:	f7fe fb90 	bl	800308c <HAL_RCC_GetPCLK2Freq>
 800496c:	6178      	str	r0, [r7, #20]
        break;
 800496e:	e00f      	b.n	8004990 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004970:	4b1b      	ldr	r3, [pc, #108]	; (80049e0 <UART_SetConfig+0x510>)
 8004972:	617b      	str	r3, [r7, #20]
        break;
 8004974:	e00c      	b.n	8004990 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004976:	f7fe fadb 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 800497a:	6178      	str	r0, [r7, #20]
        break;
 800497c:	e008      	b.n	8004990 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800497e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004982:	617b      	str	r3, [r7, #20]
        break;
 8004984:	e004      	b.n	8004990 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004986:	2300      	movs	r3, #0
 8004988:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	76bb      	strb	r3, [r7, #26]
        break;
 800498e:	bf00      	nop
    }

    if (pclk != 0U)
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d018      	beq.n	80049c8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	085a      	lsrs	r2, r3, #1
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	441a      	add	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	2b0f      	cmp	r3, #15
 80049b0:	d908      	bls.n	80049c4 <UART_SetConfig+0x4f4>
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049b8:	d204      	bcs.n	80049c4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	60da      	str	r2, [r3, #12]
 80049c2:	e001      	b.n	80049c8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80049d4:	7ebb      	ldrb	r3, [r7, #26]
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3720      	adds	r7, #32
 80049da:	46bd      	mov	sp, r7
 80049dc:	bdb0      	pop	{r4, r5, r7, pc}
 80049de:	bf00      	nop
 80049e0:	00f42400 	.word	0x00f42400

080049e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00a      	beq.n	8004a0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00a      	beq.n	8004a30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00a      	beq.n	8004a52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00a      	beq.n	8004a74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	430a      	orrs	r2, r1
 8004a72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a78:	f003 0310 	and.w	r3, r3, #16
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00a      	beq.n	8004a96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9a:	f003 0320 	and.w	r3, r3, #32
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d01a      	beq.n	8004afa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ade:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ae2:	d10a      	bne.n	8004afa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	430a      	orrs	r2, r1
 8004af8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00a      	beq.n	8004b1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	605a      	str	r2, [r3, #4]
  }
}
 8004b1c:	bf00      	nop
 8004b1e:	370c      	adds	r7, #12
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af02      	add	r7, sp, #8
 8004b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b38:	f7fd f960 	bl	8001dfc <HAL_GetTick>
 8004b3c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0308 	and.w	r3, r3, #8
 8004b48:	2b08      	cmp	r3, #8
 8004b4a:	d10e      	bne.n	8004b6a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f82d 	bl	8004bba <UART_WaitOnFlagUntilTimeout>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e023      	b.n	8004bb2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0304 	and.w	r3, r3, #4
 8004b74:	2b04      	cmp	r3, #4
 8004b76:	d10e      	bne.n	8004b96 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 f817 	bl	8004bba <UART_WaitOnFlagUntilTimeout>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d001      	beq.n	8004b96 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e00d      	b.n	8004bb2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}

08004bba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004bba:	b580      	push	{r7, lr}
 8004bbc:	b084      	sub	sp, #16
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	60f8      	str	r0, [r7, #12]
 8004bc2:	60b9      	str	r1, [r7, #8]
 8004bc4:	603b      	str	r3, [r7, #0]
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bca:	e05e      	b.n	8004c8a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd2:	d05a      	beq.n	8004c8a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bd4:	f7fd f912 	bl	8001dfc <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d302      	bcc.n	8004bea <UART_WaitOnFlagUntilTimeout+0x30>
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d11b      	bne.n	8004c22 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004bf8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f022 0201 	bic.w	r2, r2, #1
 8004c08:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2220      	movs	r2, #32
 8004c14:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e043      	b.n	8004caa <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d02c      	beq.n	8004c8a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c3e:	d124      	bne.n	8004c8a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c48:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c58:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f022 0201 	bic.w	r2, r2, #1
 8004c68:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2220      	movs	r2, #32
 8004c74:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e00f      	b.n	8004caa <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	69da      	ldr	r2, [r3, #28]
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4013      	ands	r3, r2
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	bf0c      	ite	eq
 8004c9a:	2301      	moveq	r3, #1
 8004c9c:	2300      	movne	r3, #0
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d091      	beq.n	8004bcc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3710      	adds	r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <__libc_init_array>:
 8004cb4:	b570      	push	{r4, r5, r6, lr}
 8004cb6:	4d0d      	ldr	r5, [pc, #52]	; (8004cec <__libc_init_array+0x38>)
 8004cb8:	4c0d      	ldr	r4, [pc, #52]	; (8004cf0 <__libc_init_array+0x3c>)
 8004cba:	1b64      	subs	r4, r4, r5
 8004cbc:	10a4      	asrs	r4, r4, #2
 8004cbe:	2600      	movs	r6, #0
 8004cc0:	42a6      	cmp	r6, r4
 8004cc2:	d109      	bne.n	8004cd8 <__libc_init_array+0x24>
 8004cc4:	4d0b      	ldr	r5, [pc, #44]	; (8004cf4 <__libc_init_array+0x40>)
 8004cc6:	4c0c      	ldr	r4, [pc, #48]	; (8004cf8 <__libc_init_array+0x44>)
 8004cc8:	f000 f820 	bl	8004d0c <_init>
 8004ccc:	1b64      	subs	r4, r4, r5
 8004cce:	10a4      	asrs	r4, r4, #2
 8004cd0:	2600      	movs	r6, #0
 8004cd2:	42a6      	cmp	r6, r4
 8004cd4:	d105      	bne.n	8004ce2 <__libc_init_array+0x2e>
 8004cd6:	bd70      	pop	{r4, r5, r6, pc}
 8004cd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cdc:	4798      	blx	r3
 8004cde:	3601      	adds	r6, #1
 8004ce0:	e7ee      	b.n	8004cc0 <__libc_init_array+0xc>
 8004ce2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ce6:	4798      	blx	r3
 8004ce8:	3601      	adds	r6, #1
 8004cea:	e7f2      	b.n	8004cd2 <__libc_init_array+0x1e>
 8004cec:	0800f69c 	.word	0x0800f69c
 8004cf0:	0800f69c 	.word	0x0800f69c
 8004cf4:	0800f69c 	.word	0x0800f69c
 8004cf8:	0800f6a0 	.word	0x0800f6a0

08004cfc <memset>:
 8004cfc:	4402      	add	r2, r0
 8004cfe:	4603      	mov	r3, r0
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d100      	bne.n	8004d06 <memset+0xa>
 8004d04:	4770      	bx	lr
 8004d06:	f803 1b01 	strb.w	r1, [r3], #1
 8004d0a:	e7f9      	b.n	8004d00 <memset+0x4>

08004d0c <_init>:
 8004d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0e:	bf00      	nop
 8004d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d12:	bc08      	pop	{r3}
 8004d14:	469e      	mov	lr, r3
 8004d16:	4770      	bx	lr

08004d18 <_fini>:
 8004d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d1a:	bf00      	nop
 8004d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d1e:	bc08      	pop	{r3}
 8004d20:	469e      	mov	lr, r3
 8004d22:	4770      	bx	lr
