//
// Copyright (c) 2012 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPBPM_H_INC_
#define ___ARAPBPM_H_INC_

// Register APBDEV_PMC_CNTRL_0
#define APBDEV_PMC_CNTRL_0                      _MK_ADDR_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SECURE                       0x0
#define APBDEV_PMC_CNTRL_0_WORD_COUNT                   0x1
#define APBDEV_PMC_CNTRL_0_RESET_VAL                    _MK_MASK_CONST(0x10a00)
#define APBDEV_PMC_CNTRL_0_RESET_MASK                   _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_CNTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_READ_MASK                    _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_CNTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_SHIFT)
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_RANGE                    0:0
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_WOFFSET                  0x0
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_KBC_CLK_DIS_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_SHIFT                    _MK_SHIFT_CONST(1)
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_SHIFT)
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_RANGE                    1:1
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_WOFFSET                  0x0
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_RTC_CLK_DIS_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_RTC_RST_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDEV_PMC_CNTRL_0_RTC_RST_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_RTC_RST_SHIFT)
#define APBDEV_PMC_CNTRL_0_RTC_RST_RANGE                        2:2
#define APBDEV_PMC_CNTRL_0_RTC_RST_WOFFSET                      0x0
#define APBDEV_PMC_CNTRL_0_RTC_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_RTC_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_RTC_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_RTC_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_RTC_RST_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_RTC_RST_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_KBC_RST_SHIFT                        _MK_SHIFT_CONST(3)
#define APBDEV_PMC_CNTRL_0_KBC_RST_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_KBC_RST_SHIFT)
#define APBDEV_PMC_CNTRL_0_KBC_RST_RANGE                        3:3
#define APBDEV_PMC_CNTRL_0_KBC_RST_WOFFSET                      0x0
#define APBDEV_PMC_CNTRL_0_KBC_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_KBC_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_KBC_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_KBC_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_KBC_RST_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_KBC_RST_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_MAIN_RST_SHIFT                       _MK_SHIFT_CONST(4)
#define APBDEV_PMC_CNTRL_0_MAIN_RST_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_MAIN_RST_SHIFT)
#define APBDEV_PMC_CNTRL_0_MAIN_RST_RANGE                       4:4
#define APBDEV_PMC_CNTRL_0_MAIN_RST_WOFFSET                     0x0
#define APBDEV_PMC_CNTRL_0_MAIN_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_MAIN_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_MAIN_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_MAIN_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_MAIN_RST_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_MAIN_RST_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_SHIFT                   _MK_SHIFT_CONST(5)
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_SHIFT)
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_RANGE                   5:5
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_WOFFSET                 0x0
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_LATCHWAKE_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_SHIFT)
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_RANGE                  6:6
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_WOFFSET                        0x0
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_GLITCHDET_DIS_ENABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_BLINK_EN_SHIFT                       _MK_SHIFT_CONST(7)
#define APBDEV_PMC_CNTRL_0_BLINK_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_BLINK_EN_SHIFT)
#define APBDEV_PMC_CNTRL_0_BLINK_EN_RANGE                       7:7
#define APBDEV_PMC_CNTRL_0_BLINK_EN_WOFFSET                     0x0
#define APBDEV_PMC_CNTRL_0_BLINK_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_BLINK_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_BLINK_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_BLINK_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_BLINK_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_BLINK_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_SHIFT                        _MK_SHIFT_CONST(8)
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_SHIFT)
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_RANGE                        8:8
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_WOFFSET                      0x0
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_NORMAL                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_PWRREQ_POLARITY_INVERT                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_SHIFT                      _MK_SHIFT_CONST(9)
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_PWRREQ_OE_SHIFT)
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_RANGE                      9:9
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_WOFFSET                    0x0
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_PWRREQ_OE_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_SHIFT                        _MK_SHIFT_CONST(10)
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_SHIFT)
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_RANGE                        10:10
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_WOFFSET                      0x0
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_NORMAL                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_SYSCLK_POLARITY_INVERT                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_SYSCLK_OE_SHIFT)
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_RANGE                      11:11
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_WOFFSET                    0x0
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_SYSCLK_OE_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_PWRGATE_DIS_SHIFT)
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_RANGE                    12:12
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_WOFFSET                  0x0
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_PWRGATE_DIS_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_AOINIT_SHIFT                 _MK_SHIFT_CONST(13)
#define APBDEV_PMC_CNTRL_0_AOINIT_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_AOINIT_SHIFT)
#define APBDEV_PMC_CNTRL_0_AOINIT_RANGE                 13:13
#define APBDEV_PMC_CNTRL_0_AOINIT_WOFFSET                       0x0
#define APBDEV_PMC_CNTRL_0_AOINIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_AOINIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_AOINIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_AOINIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_AOINIT_NOTDONE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_AOINIT_DONE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_SHIFT                        _MK_SHIFT_CONST(14)
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_SHIFT)
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_RANGE                        14:14
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_WOFFSET                      0x0
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_SIDE_EFFECT_LP0_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_SHIFT                     _MK_SHIFT_CONST(15)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_SHIFT)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_RANGE                     15:15
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_WOFFSET                   0x0
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_NORMAL                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_POLARITY_INVERT                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_SHIFT)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_RANGE                   16:16
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_WOFFSET                 0x0
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_CPUPWRREQ_OE_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_SHIFT                  _MK_SHIFT_CONST(17)
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_INTR_POLARITY_SHIFT)
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_RANGE                  17:17
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_WOFFSET                        0x0
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_INTR_POLARITY_ENABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(18)
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_SHIFT)
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_RANGE                  18:18
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_WOFFSET                        0x0
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_FUSE_OVERRIDE_ENABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_SHIFT)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_RANGE                  19:19
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_WOFFSET                        0x0
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_SHIFT                 _MK_SHIFT_CONST(20)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_FIELD                 _MK_FIELD_CONST(0x3, APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_SHIFT)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_RANGE                 21:20
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_WOFFSET                       0x0
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_SOC_THERM_OC1                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_SOC_THERM_OC2                 _MK_ENUM_CONST(1)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_SOC_THERM_OC3                 _MK_ENUM_CONST(2)
#define APBDEV_PMC_CNTRL_0_CPUPWRGOOD_SEL_SOC_THERM_OC4                 _MK_ENUM_CONST(3)


// Register APBDEV_PMC_SEC_DISABLE_0
#define APBDEV_PMC_SEC_DISABLE_0                        _MK_ADDR_CONST(0x4)
#define APBDEV_PMC_SEC_DISABLE_0_SECURE                         0x0
#define APBDEV_PMC_SEC_DISABLE_0_WORD_COUNT                     0x1
#define APBDEV_PMC_SEC_DISABLE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_RESET_MASK                     _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_SEC_DISABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ_MASK                      _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_RANGE                    0:0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_PMC_SEC_DISABLE_0_READ_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ_RANGE                     1:1
#define APBDEV_PMC_SEC_DISABLE_0_READ_WOFFSET                   0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_NOT_USED_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDEV_PMC_SEC_DISABLE_0_NOT_USED_FIELD                 _MK_FIELD_CONST(0x3, APBDEV_PMC_SEC_DISABLE_0_NOT_USED_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_NOT_USED_RANGE                 3:2
#define APBDEV_PMC_SEC_DISABLE_0_NOT_USED_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE_0_NOT_USED_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_NOT_USED_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APBDEV_PMC_SEC_DISABLE_0_NOT_USED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_NOT_USED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_SHIFT                   _MK_SHIFT_CONST(4)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE0_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_RANGE                   4:4
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE0_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ0_SHIFT                    _MK_SHIFT_CONST(5)
#define APBDEV_PMC_SEC_DISABLE_0_READ0_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ0_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ0_RANGE                    5:5
#define APBDEV_PMC_SEC_DISABLE_0_READ0_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ0_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ0_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_SHIFT                   _MK_SHIFT_CONST(6)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE1_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_RANGE                   6:6
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE1_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ1_SHIFT                    _MK_SHIFT_CONST(7)
#define APBDEV_PMC_SEC_DISABLE_0_READ1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ1_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ1_RANGE                    7:7
#define APBDEV_PMC_SEC_DISABLE_0_READ1_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ1_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ1_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_SHIFT                   _MK_SHIFT_CONST(8)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE2_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_RANGE                   8:8
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE2_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ2_SHIFT                    _MK_SHIFT_CONST(9)
#define APBDEV_PMC_SEC_DISABLE_0_READ2_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ2_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ2_RANGE                    9:9
#define APBDEV_PMC_SEC_DISABLE_0_READ2_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ2_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ2_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ2_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_SHIFT                   _MK_SHIFT_CONST(10)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE3_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_RANGE                   10:10
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE3_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ3_SHIFT                    _MK_SHIFT_CONST(11)
#define APBDEV_PMC_SEC_DISABLE_0_READ3_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ3_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ3_RANGE                    11:11
#define APBDEV_PMC_SEC_DISABLE_0_READ3_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ3_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ3_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ3_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_SHIFT                   _MK_SHIFT_CONST(12)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE4_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_RANGE                   12:12
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE4_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ4_SHIFT                    _MK_SHIFT_CONST(13)
#define APBDEV_PMC_SEC_DISABLE_0_READ4_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ4_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ4_RANGE                    13:13
#define APBDEV_PMC_SEC_DISABLE_0_READ4_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ4_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ4_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ4_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_SHIFT                   _MK_SHIFT_CONST(14)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE5_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_RANGE                   14:14
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE5_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ5_SHIFT                    _MK_SHIFT_CONST(15)
#define APBDEV_PMC_SEC_DISABLE_0_READ5_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ5_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ5_RANGE                    15:15
#define APBDEV_PMC_SEC_DISABLE_0_READ5_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ5_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ5_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ5_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE6_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_RANGE                   16:16
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE6_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ6_SHIFT                    _MK_SHIFT_CONST(17)
#define APBDEV_PMC_SEC_DISABLE_0_READ6_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ6_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ6_RANGE                    17:17
#define APBDEV_PMC_SEC_DISABLE_0_READ6_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ6_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ6_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ6_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_SHIFT                   _MK_SHIFT_CONST(18)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_WRITE7_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_RANGE                   18:18
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_WRITE7_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_READ7_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDEV_PMC_SEC_DISABLE_0_READ7_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_READ7_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_READ7_RANGE                    19:19
#define APBDEV_PMC_SEC_DISABLE_0_READ7_WOFFSET                  0x0
#define APBDEV_PMC_SEC_DISABLE_0_READ7_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_READ7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_READ7_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_READ7_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_SHIFT                       _MK_SHIFT_CONST(20)
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_RANGE                       20:20
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_WOFFSET                     0x0
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE_0_AMAP_WRITE_ON                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE_0_RESERVED_SHIFT                 _MK_SHIFT_CONST(21)
#define APBDEV_PMC_SEC_DISABLE_0_RESERVED_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE_0_RESERVED_SHIFT)
#define APBDEV_PMC_SEC_DISABLE_0_RESERVED_RANGE                 21:21
#define APBDEV_PMC_SEC_DISABLE_0_RESERVED_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE_0_RESERVED_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_RESERVED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE_0_RESERVED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE_0_RESERVED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PMC_SWRST_0
#define APBDEV_PMC_PMC_SWRST_0                  _MK_ADDR_CONST(0x8)
#define APBDEV_PMC_PMC_SWRST_0_SECURE                   0x0
#define APBDEV_PMC_PMC_SWRST_0_WORD_COUNT                       0x1
#define APBDEV_PMC_PMC_SWRST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PMC_SWRST_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PMC_SWRST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PMC_SWRST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PMC_SWRST_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PMC_SWRST_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PMC_SWRST_0_RST_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PMC_SWRST_0_RST_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_PMC_SWRST_0_RST_SHIFT)
#define APBDEV_PMC_PMC_SWRST_0_RST_RANGE                        0:0
#define APBDEV_PMC_PMC_SWRST_0_RST_WOFFSET                      0x0
#define APBDEV_PMC_PMC_SWRST_0_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PMC_SWRST_0_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PMC_SWRST_0_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PMC_SWRST_0_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PMC_SWRST_0_RST_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PMC_SWRST_0_RST_ENABLE                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_WAKE_MASK_0
#define APBDEV_PMC_WAKE_MASK_0                  _MK_ADDR_CONST(0xc)
#define APBDEV_PMC_WAKE_MASK_0_SECURE                   0x0
#define APBDEV_PMC_WAKE_MASK_0_WORD_COUNT                       0x1
#define APBDEV_PMC_WAKE_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_FIELD                      _MK_FIELD_CONST(0xffff, APBDEV_PMC_WAKE_MASK_0_EVENT_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RANGE                      15:0
#define APBDEV_PMC_WAKE_MASK_0_EVENT_WOFFSET                    0x0
#define APBDEV_PMC_WAKE_MASK_0_EVENT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_MASK_0_RTC_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDEV_PMC_WAKE_MASK_0_RTC_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_MASK_0_RTC_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_RTC_RANGE                        16:16
#define APBDEV_PMC_WAKE_MASK_0_RTC_WOFFSET                      0x0
#define APBDEV_PMC_WAKE_MASK_0_RTC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_RTC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_MASK_0_RTC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_RTC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_RTC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_RTC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_MASK_0_KBC_SHIFT                        _MK_SHIFT_CONST(17)
#define APBDEV_PMC_WAKE_MASK_0_KBC_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_MASK_0_KBC_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_KBC_RANGE                        17:17
#define APBDEV_PMC_WAKE_MASK_0_KBC_WOFFSET                      0x0
#define APBDEV_PMC_WAKE_MASK_0_KBC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_KBC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_MASK_0_KBC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_KBC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_KBC_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_KBC_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_SHIFT                    _MK_SHIFT_CONST(18)
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_MASK_0_PWR_INT_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_RANGE                    18:18
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_WOFFSET                  0x0
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_PWR_INT_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_SHIFT                  _MK_SHIFT_CONST(19)
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_FIELD                  _MK_FIELD_CONST(0xf, APBDEV_PMC_WAKE_MASK_0_USB_EVENT_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_RANGE                  22:19
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_WOFFSET                        0x0
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_ACTIVE_LOW                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_USB_EVENT_ACTIVE_HIGH                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_SHIFT                  _MK_SHIFT_CONST(23)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_FIELD                  _MK_FIELD_CONST(0x3f, APBDEV_PMC_WAKE_MASK_0_EVENT_RES_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_RANGE                  28:23
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_WOFFSET                        0x0
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES_ENABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_MASK_0_BIF_SHIFT                        _MK_SHIFT_CONST(29)
#define APBDEV_PMC_WAKE_MASK_0_BIF_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_MASK_0_BIF_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_BIF_RANGE                        29:29
#define APBDEV_PMC_WAKE_MASK_0_BIF_WOFFSET                      0x0
#define APBDEV_PMC_WAKE_MASK_0_BIF_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_BIF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_MASK_0_BIF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_BIF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_BIF_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_BIF_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_RANGE                 30:30
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_WOFFSET                       0x0
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_EVENT_RES1_ENABLE                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_MASK_0_RESET_N_SHIFT                    _MK_SHIFT_CONST(31)
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_MASK_0_RESET_N_SHIFT)
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_RANGE                    31:31
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_WOFFSET                  0x0
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_MASK_0_RESET_N_ENABLE                   _MK_ENUM_CONST(1)


// Register APBDEV_PMC_WAKE_LVL_0
#define APBDEV_PMC_WAKE_LVL_0                   _MK_ADDR_CONST(0x10)
#define APBDEV_PMC_WAKE_LVL_0_SECURE                    0x0
#define APBDEV_PMC_WAKE_LVL_0_WORD_COUNT                        0x1
#define APBDEV_PMC_WAKE_LVL_0_RESET_VAL                         _MK_MASK_CONST(0x5f9fffff)
#define APBDEV_PMC_WAKE_LVL_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_LVL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_LVL_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_FIELD                       _MK_FIELD_CONST(0xffff, APBDEV_PMC_WAKE_LVL_0_EVENT_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RANGE                       15:0
#define APBDEV_PMC_WAKE_LVL_0_EVENT_WOFFSET                     0x0
#define APBDEV_PMC_WAKE_LVL_0_EVENT_DEFAULT                     _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_ACTIVE_LOW                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_ACTIVE_HIGH                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_LVL_0_RTC_SHIFT                 _MK_SHIFT_CONST(16)
#define APBDEV_PMC_WAKE_LVL_0_RTC_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_LVL_0_RTC_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_RTC_RANGE                 16:16
#define APBDEV_PMC_WAKE_LVL_0_RTC_WOFFSET                       0x0
#define APBDEV_PMC_WAKE_LVL_0_RTC_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_RTC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_RTC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_RTC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_RTC_ACTIVE_LOW                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_RTC_ACTIVE_HIGH                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_LVL_0_KBC_SHIFT                 _MK_SHIFT_CONST(17)
#define APBDEV_PMC_WAKE_LVL_0_KBC_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_LVL_0_KBC_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_KBC_RANGE                 17:17
#define APBDEV_PMC_WAKE_LVL_0_KBC_WOFFSET                       0x0
#define APBDEV_PMC_WAKE_LVL_0_KBC_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_KBC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_KBC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_KBC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_KBC_ACTIVE_LOW                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_KBC_ACTIVE_HIGH                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_SHIFT                     _MK_SHIFT_CONST(18)
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_LVL_0_PWR_INT_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_RANGE                     18:18
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_WOFFSET                   0x0
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_ACTIVE_LOW                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_PWR_INT_ACTIVE_HIGH                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_FIELD                   _MK_FIELD_CONST(0xf, APBDEV_PMC_WAKE_LVL_0_USB_EVENT_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_RANGE                   22:19
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_WOFFSET                 0x0
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_DEFAULT                 _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_ACTIVE_LOW                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_USB_EVENT_ACTIVE_HIGH                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_SHIFT                   _MK_SHIFT_CONST(23)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_FIELD                   _MK_FIELD_CONST(0x3f, APBDEV_PMC_WAKE_LVL_0_EVENT_RES_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_RANGE                   28:23
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_WOFFSET                 0x0
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_DEFAULT                 _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_ACTIVE_LOW                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES_ACTIVE_HIGH                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_LVL_0_BIF_SHIFT                 _MK_SHIFT_CONST(29)
#define APBDEV_PMC_WAKE_LVL_0_BIF_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_LVL_0_BIF_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_BIF_RANGE                 29:29
#define APBDEV_PMC_WAKE_LVL_0_BIF_WOFFSET                       0x0
#define APBDEV_PMC_WAKE_LVL_0_BIF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_BIF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_BIF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_BIF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_BIF_ACTIVE_LOW                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_BIF_ACTIVE_HIGH                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_SHIFT                  _MK_SHIFT_CONST(30)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_RANGE                  30:30
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_WOFFSET                        0x0
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_ACTIVE_LOW                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_EVENT_RES1_ACTIVE_HIGH                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_LVL_0_RESET_N_SHIFT                     _MK_SHIFT_CONST(31)
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_LVL_0_RESET_N_SHIFT)
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_RANGE                     31:31
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_WOFFSET                   0x0
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_ACTIVE_LOW                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_LVL_0_RESET_N_ACTIVE_HIGH                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_WAKE_STATUS_0
#define APBDEV_PMC_WAKE_STATUS_0                        _MK_ADDR_CONST(0x14)
#define APBDEV_PMC_WAKE_STATUS_0_SECURE                         0x0
#define APBDEV_PMC_WAKE_STATUS_0_WORD_COUNT                     0x1
#define APBDEV_PMC_WAKE_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_FIELD                    _MK_FIELD_CONST(0xffff, APBDEV_PMC_WAKE_STATUS_0_EVENT_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RANGE                    15:0
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_WOFFSET                  0x0
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_NOT_SET                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_SET                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_STATUS_0_RTC_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_PMC_WAKE_STATUS_0_RTC_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_STATUS_0_RTC_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_RTC_RANGE                      16:16
#define APBDEV_PMC_WAKE_STATUS_0_RTC_WOFFSET                    0x0
#define APBDEV_PMC_WAKE_STATUS_0_RTC_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_RTC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_STATUS_0_RTC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_RTC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_RTC_NOT_SET                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_RTC_SET                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_STATUS_0_KBC_SHIFT                      _MK_SHIFT_CONST(17)
#define APBDEV_PMC_WAKE_STATUS_0_KBC_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_STATUS_0_KBC_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_KBC_RANGE                      17:17
#define APBDEV_PMC_WAKE_STATUS_0_KBC_WOFFSET                    0x0
#define APBDEV_PMC_WAKE_STATUS_0_KBC_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_KBC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_STATUS_0_KBC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_KBC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_KBC_NOT_SET                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_KBC_SET                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_SHIFT                  _MK_SHIFT_CONST(18)
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_STATUS_0_PWR_INT_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_RANGE                  18:18
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_WOFFSET                        0x0
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_NOT_SET                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_PWR_INT_SET                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_SHIFT                        _MK_SHIFT_CONST(19)
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_FIELD                        _MK_FIELD_CONST(0xf, APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_RANGE                        22:19
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_WOFFSET                      0x0
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_NOT_SET                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_USB_EVENT_SET                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_SHIFT                        _MK_SHIFT_CONST(23)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_FIELD                        _MK_FIELD_CONST(0x3f, APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_RANGE                        28:23
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_WOFFSET                      0x0
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_NOT_SET                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES_SET                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_STATUS_0_BIF_SHIFT                      _MK_SHIFT_CONST(29)
#define APBDEV_PMC_WAKE_STATUS_0_BIF_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_STATUS_0_BIF_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_BIF_RANGE                      29:29
#define APBDEV_PMC_WAKE_STATUS_0_BIF_WOFFSET                    0x0
#define APBDEV_PMC_WAKE_STATUS_0_BIF_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_BIF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_STATUS_0_BIF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_BIF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_BIF_NOT_SET                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_BIF_SET                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_SHIFT                       _MK_SHIFT_CONST(30)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_RANGE                       30:30
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_WOFFSET                     0x0
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_NOT_SET                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_EVENT_RES1_SET                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE_STATUS_0_RESET_N_SHIFT)
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_RANGE                  31:31
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_WOFFSET                        0x0
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_NOT_SET                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE_STATUS_0_RESET_N_SET                    _MK_ENUM_CONST(1)


// Register APBDEV_PMC_SW_WAKE_STATUS_0
#define APBDEV_PMC_SW_WAKE_STATUS_0                     _MK_ADDR_CONST(0x18)
#define APBDEV_PMC_SW_WAKE_STATUS_0_SECURE                      0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_WORD_COUNT                  0x1
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SW_WAKE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SW_WAKE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_FIELD                 _MK_FIELD_CONST(0xffff, APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RANGE                 15:0
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_WOFFSET                       0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_ENABLE                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE_STATUS_0_RTC_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_RANGE                   16:16
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_WOFFSET                 0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RTC_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_SHIFT                   _MK_SHIFT_CONST(17)
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE_STATUS_0_KBC_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_RANGE                   17:17
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_WOFFSET                 0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_KBC_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_SHIFT                       _MK_SHIFT_CONST(18)
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_RANGE                       18:18
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_WOFFSET                     0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_NOT_SET                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_PWR_INT_SET                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_SHIFT                     _MK_SHIFT_CONST(19)
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_RANGE                     22:19
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_WOFFSET                   0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_NOT_SET                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_USB_EVENT_SET                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_SHIFT                     _MK_SHIFT_CONST(23)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_FIELD                     _MK_FIELD_CONST(0x3f, APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_RANGE                     28:23
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_WOFFSET                   0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_NOT_SET                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES_SET                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE_STATUS_0_BIF_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_RANGE                   29:29
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_WOFFSET                 0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_NOT_SET                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_BIF_SET                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_SHIFT                    _MK_SHIFT_CONST(30)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_RANGE                    30:30
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_WOFFSET                  0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_NOT_SET                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_EVENT_RES1_SET                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_SHIFT                       _MK_SHIFT_CONST(31)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_SHIFT)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_RANGE                       31:31
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_WOFFSET                     0x0
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_NOT_SET                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE_STATUS_0_RESET_N_SET                 _MK_ENUM_CONST(1)


// Register APBDEV_PMC_DPD_PADS_ORIDE_0
#define APBDEV_PMC_DPD_PADS_ORIDE_0                     _MK_ADDR_CONST(0x1c)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SECURE                      0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_WORD_COUNT                  0x1
#define APBDEV_PMC_DPD_PADS_ORIDE_0_RESET_VAL                   _MK_MASK_CONST(0x200000)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_RESET_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_READ_MASK                   _MK_MASK_CONST(0x3ffffff)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_WRITE_MASK                  _MK_MASK_CONST(0x3ffffff)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_RANGE                      0:0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL0_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_RANGE                      1:1
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL1_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_RANGE                      2:2
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL2_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_RANGE                      3:3
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL3_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_RANGE                      4:4
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL4_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_RANGE                      5:5
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL5_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_SHIFT                      _MK_SHIFT_CONST(6)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_RANGE                      6:6
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL6_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_SHIFT                      _MK_SHIFT_CONST(7)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_RANGE                      7:7
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL7_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_RANGE                      8:8
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL8_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_SHIFT                      _MK_SHIFT_CONST(9)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_RANGE                      9:9
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL9_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_SHIFT                     _MK_SHIFT_CONST(10)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_RANGE                     10:10
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_WOFFSET                   0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL10_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_SHIFT                     _MK_SHIFT_CONST(11)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_RANGE                     11:11
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_WOFFSET                   0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL11_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_SHIFT                     _MK_SHIFT_CONST(12)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_RANGE                     12:12
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_WOFFSET                   0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_COL12_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_SHIFT                      _MK_SHIFT_CONST(13)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_RANGE                      13:13
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW0_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_RANGE                      14:14
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW1_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_SHIFT                      _MK_SHIFT_CONST(15)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_RANGE                      15:15
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW2_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_RANGE                      16:16
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW3_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_SHIFT                      _MK_SHIFT_CONST(17)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_RANGE                      17:17
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW4_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_SHIFT                      _MK_SHIFT_CONST(18)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_RANGE                      18:18
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW5_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_SHIFT                      _MK_SHIFT_CONST(19)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_RANGE                      19:19
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW6_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_SHIFT                 _MK_SHIFT_CONST(20)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_RANGE                 20:20
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_WOFFSET                       0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_BLINK_ENABLE                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_SHIFT                       _MK_SHIFT_CONST(21)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_RANGE                       21:21
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_WOFFSET                     0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_SYS_CLK_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_RANGE                      22:22
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW7_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_SHIFT                      _MK_SHIFT_CONST(23)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_RANGE                      23:23
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW8_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_SHIFT                      _MK_SHIFT_CONST(24)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_RANGE                      24:24
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_WOFFSET                    0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW9_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_SHIFT                     _MK_SHIFT_CONST(25)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_SHIFT)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_RANGE                     25:25
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_WOFFSET                   0x0
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_PADS_ORIDE_0_KBC_ROW10_ENABLE                    _MK_ENUM_CONST(1)


// Register APBDEV_PMC_DPD_SAMPLE_0
#define APBDEV_PMC_DPD_SAMPLE_0                 _MK_ADDR_CONST(0x20)
#define APBDEV_PMC_DPD_SAMPLE_0_SECURE                  0x0
#define APBDEV_PMC_DPD_SAMPLE_0_WORD_COUNT                      0x1
#define APBDEV_PMC_DPD_SAMPLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_SAMPLE_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_SAMPLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_SAMPLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_SAMPLE_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_SAMPLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_SAMPLE_0_ON_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_DPD_SAMPLE_0_ON_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_SAMPLE_0_ON_SHIFT)
#define APBDEV_PMC_DPD_SAMPLE_0_ON_RANGE                        0:0
#define APBDEV_PMC_DPD_SAMPLE_0_ON_WOFFSET                      0x0
#define APBDEV_PMC_DPD_SAMPLE_0_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_SAMPLE_0_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_SAMPLE_0_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_SAMPLE_0_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_SAMPLE_0_ON_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_SAMPLE_0_ON_ENABLE                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_DPD_ENABLE_0
#define APBDEV_PMC_DPD_ENABLE_0                 _MK_ADDR_CONST(0x24)
#define APBDEV_PMC_DPD_ENABLE_0_SECURE                  0x0
#define APBDEV_PMC_DPD_ENABLE_0_WORD_COUNT                      0x1
#define APBDEV_PMC_DPD_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DPD_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DPD_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DPD_ENABLE_0_RESERVED_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_PMC_DPD_ENABLE_0_RESERVED_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_ENABLE_0_RESERVED_SHIFT)
#define APBDEV_PMC_DPD_ENABLE_0_RESERVED_RANGE                  1:1
#define APBDEV_PMC_DPD_ENABLE_0_RESERVED_WOFFSET                        0x0
#define APBDEV_PMC_DPD_ENABLE_0_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_ENABLE_0_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_ENABLE_0_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_ENABLE_0_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_DPD_ENABLE_0_ON_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_DPD_ENABLE_0_ON_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_DPD_ENABLE_0_ON_SHIFT)
#define APBDEV_PMC_DPD_ENABLE_0_ON_RANGE                        0:0
#define APBDEV_PMC_DPD_ENABLE_0_ON_WOFFSET                      0x0
#define APBDEV_PMC_DPD_ENABLE_0_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_ENABLE_0_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DPD_ENABLE_0_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_ENABLE_0_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DPD_ENABLE_0_ON_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_DPD_ENABLE_0_ON_ENABLE                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_PWRGATE_TIMER_OFF_0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0                  _MK_ADDR_CONST(0x28)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_SECURE                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_WORD_COUNT                       0x1
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RESET_VAL                        _MK_MASK_CONST(0xedcba987)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_RANGE                      3:0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_DEFAULT                    _MK_MASK_CONST(0x7)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_RANGE                      7:4
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_DEFAULT                    _MK_MASK_CONST(0x8)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_RANGE                      11:8
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_DEFAULT                    _MK_MASK_CONST(0x9)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_RANGE                      15:12
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_DEFAULT                    _MK_MASK_CONST(0xa)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_RANGE                      19:16
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_DEFAULT                    _MK_MASK_CONST(0xb)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_RANGE                      23:20
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_DEFAULT                    _MK_MASK_CONST(0xc)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_SHIFT                      _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_RANGE                      27:24
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_DEFAULT                    _MK_MASK_CONST(0xd)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_RANGE                      31:28
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_DEFAULT                    _MK_MASK_CONST(0xe)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_OFF_0_RAIL7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_CLAMP_STATUS_0
#define APBDEV_PMC_CLAMP_STATUS_0                       _MK_ADDR_CONST(0x2c)
#define APBDEV_PMC_CLAMP_STATUS_0_SECURE                        0x0
#define APBDEV_PMC_CLAMP_STATUS_0_WORD_COUNT                    0x1
#define APBDEV_PMC_CLAMP_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x15e01)
#define APBDEV_PMC_CLAMP_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x17ddef7)
#define APBDEV_PMC_CLAMP_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x17ddef7)
#define APBDEV_PMC_CLAMP_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_CRAIL_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_RANGE                   0:0
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_WOFFSET                 0x0
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_CRAIL_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_TD_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_PMC_CLAMP_STATUS_0_TD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_TD_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_TD_RANGE                      1:1
#define APBDEV_PMC_CLAMP_STATUS_0_TD_WOFFSET                    0x0
#define APBDEV_PMC_CLAMP_STATUS_0_TD_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_TD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_TD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_TD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_TD_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_TD_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_VE_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_PMC_CLAMP_STATUS_0_VE_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_VE_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_VE_RANGE                      2:2
#define APBDEV_PMC_CLAMP_STATUS_0_VE_WOFFSET                    0x0
#define APBDEV_PMC_CLAMP_STATUS_0_VE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_VE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_VE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_VE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_VE_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_VE_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_VDE_SHIFT                     _MK_SHIFT_CONST(4)
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_VDE_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_RANGE                     4:4
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_WOFFSET                   0x0
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_VDE_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_SHIFT                    _MK_SHIFT_CONST(5)
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_C0L2_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_RANGE                    5:5
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_WOFFSET                  0x0
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_C0L2_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_MPE_SHIFT                     _MK_SHIFT_CONST(6)
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_MPE_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_RANGE                     6:6
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_WOFFSET                   0x0
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_MPE_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_HEG_SHIFT                     _MK_SHIFT_CONST(7)
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_HEG_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_RANGE                     7:7
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_WOFFSET                   0x0
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_HEG_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_CE1_SHIFT                     _MK_SHIFT_CONST(9)
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_CE1_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_RANGE                     9:9
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_WOFFSET                   0x0
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE1_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_CE2_SHIFT                     _MK_SHIFT_CONST(10)
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_CE2_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_RANGE                     10:10
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_WOFFSET                   0x0
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE2_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_CE3_SHIFT                     _MK_SHIFT_CONST(11)
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_CE3_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_RANGE                     11:11
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_WOFFSET                   0x0
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE3_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_CELP_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_CELP_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_RANGE                    12:12
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_WOFFSET                  0x0
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_CELP_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_CE0_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_CE0_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_RANGE                     14:14
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_WOFFSET                   0x0
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_CE0_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_SHIFT                    _MK_SHIFT_CONST(15)
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_C0NC_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_RANGE                    15:15
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_WOFFSET                  0x0
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_C0NC_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_SHIFT                    _MK_SHIFT_CONST(16)
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_C1NC_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_RANGE                    16:16
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_WOFFSET                  0x0
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_C1NC_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_DIS_SHIFT                     _MK_SHIFT_CONST(18)
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_DIS_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_RANGE                     18:18
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_WOFFSET                   0x0
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_DIS_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_DISB_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_DISB_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_RANGE                    19:19
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_WOFFSET                  0x0
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_DISB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_SHIFT                   _MK_SHIFT_CONST(20)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_XUSBA_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_RANGE                   20:20
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_WOFFSET                 0x0
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBA_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_XUSBB_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_RANGE                   21:21
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_WOFFSET                 0x0
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBB_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_SHIFT                   _MK_SHIFT_CONST(22)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_XUSBC_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_RANGE                   22:22
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_WOFFSET                 0x0
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_XUSBC_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_SHIFT                    _MK_SHIFT_CONST(24)
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_CLAMP_STATUS_0_IRAM_SHIFT)
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_RANGE                    24:24
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_WOFFSET                  0x0
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLAMP_STATUS_0_IRAM_ENABLE                   _MK_ENUM_CONST(1)


// Register APBDEV_PMC_PWRGATE_TOGGLE_0
#define APBDEV_PMC_PWRGATE_TOGGLE_0                     _MK_ADDR_CONST(0x30)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_SECURE                      0x0
#define APBDEV_PMC_PWRGATE_TOGGLE_0_WORD_COUNT                  0x1
#define APBDEV_PMC_PWRGATE_TOGGLE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_RESET_MASK                  _MK_MASK_CONST(0x11f)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_READ_MASK                   _MK_MASK_CONST(0x11f)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_WRITE_MASK                  _MK_MASK_CONST(0x11f)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_FIELD                        _MK_FIELD_CONST(0x1f, APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_SHIFT)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_RANGE                        4:0
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_WOFFSET                      0x0
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_CRAIL                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_TD                   _MK_ENUM_CONST(1)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_VE                   _MK_ENUM_CONST(2)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_VDE                  _MK_ENUM_CONST(4)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_C0L2                 _MK_ENUM_CONST(5)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_MPE                  _MK_ENUM_CONST(6)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_HEG                  _MK_ENUM_CONST(7)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_CE1                  _MK_ENUM_CONST(9)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_CE2                  _MK_ENUM_CONST(10)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_CE3                  _MK_ENUM_CONST(11)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_CELP                 _MK_ENUM_CONST(12)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_CE0                  _MK_ENUM_CONST(14)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_C0NC                 _MK_ENUM_CONST(15)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_C1NC                 _MK_ENUM_CONST(16)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_DIS                  _MK_ENUM_CONST(18)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_DISB                 _MK_ENUM_CONST(19)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_XUSBA                        _MK_ENUM_CONST(20)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_XUSBB                        _MK_ENUM_CONST(21)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_XUSBC                        _MK_ENUM_CONST(22)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_PARTID_IRAM                 _MK_ENUM_CONST(24)

#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_SHIFT                 _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_TOGGLE_0_START_SHIFT)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_RANGE                 8:8
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_WOFFSET                       0x0
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_TOGGLE_0_START_ENABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_PMC_REMOVE_CLAMPING_CMD_0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0                        _MK_ADDR_CONST(0x34)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SECURE                         0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_WORD_COUNT                     0x1
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_RESET_MASK                     _MK_MASK_CONST(0x17fdeef)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_READ_MASK                      _MK_MASK_CONST(0x17fdeef)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_WRITE_MASK                     _MK_MASK_CONST(0x17fdeef)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_RANGE                    0:0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_WOFFSET                  0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CRAIL_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_SHIFT                       _MK_SHIFT_CONST(1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_RANGE                       1:1
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_WOFFSET                     0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_TD_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_RANGE                       2:2
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_WOFFSET                     0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VE_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_RANGE                      3:3
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_VDE_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_SHIFT                     _MK_SHIFT_CONST(5)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_RANGE                     5:5
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_WOFFSET                   0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0L2_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_SHIFT                      _MK_SHIFT_CONST(6)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_RANGE                      6:6
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_MPE_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_SHIFT                      _MK_SHIFT_CONST(7)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_RANGE                      7:7
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_HEG_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_SHIFT                      _MK_SHIFT_CONST(9)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_RANGE                      9:9
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE1_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_SHIFT                      _MK_SHIFT_CONST(10)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_RANGE                      10:10
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE2_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_RANGE                      11:11
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE3_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_SHIFT                     _MK_SHIFT_CONST(12)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_RANGE                     12:12
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_WOFFSET                   0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CELP_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_RANGE                      14:14
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_CE0_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_SHIFT                     _MK_SHIFT_CONST(15)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_RANGE                     15:15
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_WOFFSET                   0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C0NC_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_RANGE                     16:16
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_WOFFSET                   0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_C1NC_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_SHIFT                      _MK_SHIFT_CONST(17)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_RANGE                      17:17
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_SOR_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_SHIFT                      _MK_SHIFT_CONST(18)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_RANGE                      18:18
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_WOFFSET                    0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DIS_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_SHIFT                     _MK_SHIFT_CONST(19)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_RANGE                     19:19
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_WOFFSET                   0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_DISB_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_SHIFT                    _MK_SHIFT_CONST(20)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_RANGE                    20:20
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_WOFFSET                  0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBA_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_SHIFT                    _MK_SHIFT_CONST(21)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_RANGE                    21:21
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_WOFFSET                  0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBB_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_SHIFT                    _MK_SHIFT_CONST(22)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_RANGE                    22:22
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_WOFFSET                  0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_XUSBC_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_SHIFT                     _MK_SHIFT_CONST(24)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_SHIFT)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_RANGE                     24:24
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_WOFFSET                   0x0
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_REMOVE_CLAMPING_CMD_0_IRAM_ENABLE                    _MK_ENUM_CONST(1)


// Register APBDEV_PMC_PWRGATE_STATUS_0
#define APBDEV_PMC_PWRGATE_STATUS_0                     _MK_ADDR_CONST(0x38)
#define APBDEV_PMC_PWRGATE_STATUS_0_SECURE                      0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_WORD_COUNT                  0x1
#define APBDEV_PMC_PWRGATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x10c80f6)
#define APBDEV_PMC_PWRGATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x17ddef7)
#define APBDEV_PMC_PWRGATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x17ddef7)
#define APBDEV_PMC_PWRGATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_RANGE                 0:0
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_WOFFSET                       0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CRAIL_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_TD_SHIFT                    _MK_SHIFT_CONST(1)
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_TD_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_RANGE                    1:1
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_TD_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_VE_SHIFT                    _MK_SHIFT_CONST(2)
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_VE_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_RANGE                    2:2
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_VE_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_SHIFT                   _MK_SHIFT_CONST(4)
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_VDE_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_RANGE                   4:4
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_WOFFSET                 0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_VDE_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_C0L2_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_RANGE                  5:5
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_WOFFSET                        0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0L2_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_SHIFT                   _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_MPE_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_RANGE                   6:6
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_WOFFSET                 0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_MPE_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_SHIFT                   _MK_SHIFT_CONST(7)
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_HEG_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_RANGE                   7:7
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_WOFFSET                 0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_HEG_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_SHIFT                   _MK_SHIFT_CONST(9)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_CE1_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_RANGE                   9:9
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_WOFFSET                 0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE1_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_SHIFT                   _MK_SHIFT_CONST(10)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_CE2_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_RANGE                   10:10
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_WOFFSET                 0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE2_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_SHIFT                   _MK_SHIFT_CONST(11)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_CE3_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_RANGE                   11:11
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_WOFFSET                 0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE3_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_SHIFT                  _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_CELP_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_RANGE                  12:12
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_WOFFSET                        0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CELP_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_SHIFT                   _MK_SHIFT_CONST(14)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_CE0_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_RANGE                   14:14
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_WOFFSET                 0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_CE0_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_SHIFT                  _MK_SHIFT_CONST(15)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_C0NC_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_RANGE                  15:15
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_WOFFSET                        0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C0NC_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_SHIFT                  _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_C1NC_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_RANGE                  16:16
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_WOFFSET                        0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_C1NC_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_SHIFT                   _MK_SHIFT_CONST(18)
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_DIS_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_RANGE                   18:18
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_WOFFSET                 0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_DIS_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_SHIFT                  _MK_SHIFT_CONST(19)
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_DISB_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_RANGE                  19:19
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_WOFFSET                        0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_DISB_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_SHIFT                 _MK_SHIFT_CONST(20)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_RANGE                 20:20
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_WOFFSET                       0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBA_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_SHIFT                 _MK_SHIFT_CONST(21)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_RANGE                 21:21
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_WOFFSET                       0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBB_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_SHIFT                 _MK_SHIFT_CONST(22)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_RANGE                 22:22
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_WOFFSET                       0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_XUSBC_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_SHIFT                  _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWRGATE_STATUS_0_IRAM_SHIFT)
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_RANGE                  24:24
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_WOFFSET                        0x0
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_STATUS_0_IRAM_ON                     _MK_ENUM_CONST(1)


// Register APBDEV_PMC_PWRGOOD_TIMER_0
#define APBDEV_PMC_PWRGOOD_TIMER_0                      _MK_ADDR_CONST(0x3c)
#define APBDEV_PMC_PWRGOOD_TIMER_0_SECURE                       0x0
#define APBDEV_PMC_PWRGOOD_TIMER_0_WORD_COUNT                   0x1
#define APBDEV_PMC_PWRGOOD_TIMER_0_RESET_VAL                    _MK_MASK_CONST(0x3f007f)
#define APBDEV_PMC_PWRGOOD_TIMER_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PWRGOOD_TIMER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGOOD_TIMER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGOOD_TIMER_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PWRGOOD_TIMER_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_FIELD                        _MK_FIELD_CONST(0xff, APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_SHIFT)
#define APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_RANGE                        7:0
#define APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_WOFFSET                      0x0
#define APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_DEFAULT                      _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGOOD_TIMER_0_PWRGOOD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_SHIFT                    _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_FIELD                    _MK_FIELD_CONST(0xff, APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_SHIFT)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_RANGE                    15:8
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_WOFFSET                  0x0
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_POSTPWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_FIELD                     _MK_FIELD_CONST(0xff, APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_SHIFT)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_RANGE                     23:16
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_WOFFSET                   0x0
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_DEFAULT                   _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGOOD_TIMER_0_OSC_PREPWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_BLINK_TIMER_0
#define APBDEV_PMC_BLINK_TIMER_0                        _MK_ADDR_CONST(0x40)
#define APBDEV_PMC_BLINK_TIMER_0_SECURE                         0x0
#define APBDEV_PMC_BLINK_TIMER_0_WORD_COUNT                     0x1
#define APBDEV_PMC_BLINK_TIMER_0_RESET_VAL                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BLINK_TIMER_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BLINK_TIMER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BLINK_TIMER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BLINK_TIMER_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BLINK_TIMER_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_ON_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_ON_FIELD                  _MK_FIELD_CONST(0x7fff, APBDEV_PMC_BLINK_TIMER_0_DATA_ON_SHIFT)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_ON_RANGE                  14:0
#define APBDEV_PMC_BLINK_TIMER_0_DATA_ON_WOFFSET                        0x0
#define APBDEV_PMC_BLINK_TIMER_0_DATA_ON_DEFAULT                        _MK_MASK_CONST(0x7fff)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x7fff)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_SHIFT                      _MK_SHIFT_CONST(15)
#define APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_SHIFT)
#define APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_RANGE                      15:15
#define APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_WOFFSET                    0x0
#define APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BLINK_TIMER_0_FORCE_BLINK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_SHIFT                 _MK_SHIFT_CONST(16)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_FIELD                 _MK_FIELD_CONST(0xffff, APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_SHIFT)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_RANGE                 31:16
#define APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_WOFFSET                       0x0
#define APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_DEFAULT                       _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BLINK_TIMER_0_DATA_OFF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_NO_IOPOWER_0
#define APBDEV_PMC_NO_IOPOWER_0                 _MK_ADDR_CONST(0x44)
#define APBDEV_PMC_NO_IOPOWER_0_SECURE                  0x0
#define APBDEV_PMC_NO_IOPOWER_0_WORD_COUNT                      0x1
#define APBDEV_PMC_NO_IOPOWER_0_RESET_VAL                       _MK_MASK_CONST(0x10080)
#define APBDEV_PMC_NO_IOPOWER_0_RESET_MASK                      _MK_MASK_CONST(0x1f6bf)
#define APBDEV_PMC_NO_IOPOWER_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_READ_MASK                       _MK_MASK_CONST(0x1f6bf)
#define APBDEV_PMC_NO_IOPOWER_0_WRITE_MASK                      _MK_MASK_CONST(0x1f6bf)
#define APBDEV_PMC_NO_IOPOWER_0_SYS_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_SYS_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_SYS_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_SYS_RANGE                       0:0
#define APBDEV_PMC_NO_IOPOWER_0_SYS_WOFFSET                     0x0
#define APBDEV_PMC_NO_IOPOWER_0_SYS_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SYS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_SYS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SYS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SYS_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_SYS_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_SHIFT                        _MK_SHIFT_CONST(1)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_RANGE                        1:1
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_WOFFSET                      0x0
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_NO_IOPOWER_0_UART_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_PMC_NO_IOPOWER_0_UART_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_UART_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_UART_RANGE                      2:2
#define APBDEV_PMC_NO_IOPOWER_0_UART_WOFFSET                    0x0
#define APBDEV_PMC_NO_IOPOWER_0_UART_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_UART_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_UART_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_UART_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_UART_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_UART_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_SHIFT                        _MK_SHIFT_CONST(3)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_RANGE                        3:3
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_WOFFSET                      0x0
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_NO_IOPOWER_0_VI_SHIFT                        _MK_SHIFT_CONST(4)
#define APBDEV_PMC_NO_IOPOWER_0_VI_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_VI_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_VI_RANGE                        4:4
#define APBDEV_PMC_NO_IOPOWER_0_VI_WOFFSET                      0x0
#define APBDEV_PMC_NO_IOPOWER_0_VI_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_VI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_VI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_VI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_VI_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_VI_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_SHIFT                     _MK_SHIFT_CONST(5)
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_AUDIO_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_RANGE                     5:5
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_WOFFSET                   0x0
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_AUDIO_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_MEM_SHIFT                       _MK_SHIFT_CONST(7)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_MEM_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_RANGE                       7:7
#define APBDEV_PMC_NO_IOPOWER_0_MEM_WOFFSET                     0x0
#define APBDEV_PMC_NO_IOPOWER_0_MEM_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_MIPI_SHIFT                      _MK_SHIFT_CONST(9)
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_MIPI_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_RANGE                      9:9
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_WOFFSET                    0x0
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_MIPI_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_CAM_SHIFT                       _MK_SHIFT_CONST(10)
#define APBDEV_PMC_NO_IOPOWER_0_CAM_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_CAM_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_CAM_RANGE                       10:10
#define APBDEV_PMC_NO_IOPOWER_0_CAM_WOFFSET                     0x0
#define APBDEV_PMC_NO_IOPOWER_0_CAM_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_CAM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_CAM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_CAM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_CAM_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_CAM_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_SDMMC1_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_RANGE                    12:12
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_WOFFSET                  0x0
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC1_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_SHIFT                    _MK_SHIFT_CONST(13)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_SDMMC3_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_RANGE                    13:13
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_WOFFSET                  0x0
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC3_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_SHIFT                    _MK_SHIFT_CONST(14)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_SDMMC4_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_RANGE                    14:14
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_WOFFSET                  0x0
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_SDMMC4_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_SHIFT                        _MK_SHIFT_CONST(15)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_RANGE                        15:15
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_WOFFSET                      0x0
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_RESERVED_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_SHIFT                  _MK_SHIFT_CONST(16)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_SHIFT)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_RANGE                  16:16
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_WOFFSET                        0x0
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_NO_IOPOWER_0_MEM_COMP_ENABLE                 _MK_ENUM_CONST(1)


// Register APBDEV_PMC_PWR_DET_0
#define APBDEV_PMC_PWR_DET_0                    _MK_ADDR_CONST(0x48)
#define APBDEV_PMC_PWR_DET_0_SECURE                     0x0
#define APBDEV_PMC_PWR_DET_0_WORD_COUNT                         0x1
#define APBDEV_PMC_PWR_DET_0_RESET_VAL                  _MK_MASK_CONST(0x3425)
#define APBDEV_PMC_PWR_DET_0_RESET_MASK                         _MK_MASK_CONST(0xb42f)
#define APBDEV_PMC_PWR_DET_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_READ_MASK                  _MK_MASK_CONST(0xb42f)
#define APBDEV_PMC_PWR_DET_0_WRITE_MASK                         _MK_MASK_CONST(0xb42f)
#define APBDEV_PMC_PWR_DET_0_SYS_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWR_DET_0_SYS_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_SYS_SHIFT)
#define APBDEV_PMC_PWR_DET_0_SYS_RANGE                  0:0
#define APBDEV_PMC_PWR_DET_0_SYS_WOFFSET                        0x0
#define APBDEV_PMC_PWR_DET_0_SYS_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_SYS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_SYS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_SYS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_SYS_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_0_SYS_ENABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_0_RESERVED_0_SHIFT                   _MK_SHIFT_CONST(1)
#define APBDEV_PMC_PWR_DET_0_RESERVED_0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_RESERVED_0_SHIFT)
#define APBDEV_PMC_PWR_DET_0_RESERVED_0_RANGE                   1:1
#define APBDEV_PMC_PWR_DET_0_RESERVED_0_WOFFSET                 0x0
#define APBDEV_PMC_PWR_DET_0_RESERVED_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_RESERVED_0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_RESERVED_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_RESERVED_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWR_DET_0_UART_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDEV_PMC_PWR_DET_0_UART_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_UART_SHIFT)
#define APBDEV_PMC_PWR_DET_0_UART_RANGE                 2:2
#define APBDEV_PMC_PWR_DET_0_UART_WOFFSET                       0x0
#define APBDEV_PMC_PWR_DET_0_UART_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_UART_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_UART_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_UART_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_UART_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_0_UART_ENABLE                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_0_RESERVED_1_SHIFT                   _MK_SHIFT_CONST(3)
#define APBDEV_PMC_PWR_DET_0_RESERVED_1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_RESERVED_1_SHIFT)
#define APBDEV_PMC_PWR_DET_0_RESERVED_1_RANGE                   3:3
#define APBDEV_PMC_PWR_DET_0_RESERVED_1_WOFFSET                 0x0
#define APBDEV_PMC_PWR_DET_0_RESERVED_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_RESERVED_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_RESERVED_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_RESERVED_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWR_DET_0_AUDIO_SHIFT                        _MK_SHIFT_CONST(5)
#define APBDEV_PMC_PWR_DET_0_AUDIO_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_AUDIO_SHIFT)
#define APBDEV_PMC_PWR_DET_0_AUDIO_RANGE                        5:5
#define APBDEV_PMC_PWR_DET_0_AUDIO_WOFFSET                      0x0
#define APBDEV_PMC_PWR_DET_0_AUDIO_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_AUDIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_AUDIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_AUDIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_AUDIO_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_0_AUDIO_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_0_CAM_SHIFT                  _MK_SHIFT_CONST(10)
#define APBDEV_PMC_PWR_DET_0_CAM_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_CAM_SHIFT)
#define APBDEV_PMC_PWR_DET_0_CAM_RANGE                  10:10
#define APBDEV_PMC_PWR_DET_0_CAM_WOFFSET                        0x0
#define APBDEV_PMC_PWR_DET_0_CAM_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_CAM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_CAM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_CAM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_CAM_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_0_CAM_ENABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_0_SDMMC1_SHIFT                       _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWR_DET_0_SDMMC1_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_SDMMC1_SHIFT)
#define APBDEV_PMC_PWR_DET_0_SDMMC1_RANGE                       12:12
#define APBDEV_PMC_PWR_DET_0_SDMMC1_WOFFSET                     0x0
#define APBDEV_PMC_PWR_DET_0_SDMMC1_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_SDMMC1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_SDMMC1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_SDMMC1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_SDMMC1_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_0_SDMMC1_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_0_SDMMC3_SHIFT                       _MK_SHIFT_CONST(13)
#define APBDEV_PMC_PWR_DET_0_SDMMC3_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_SDMMC3_SHIFT)
#define APBDEV_PMC_PWR_DET_0_SDMMC3_RANGE                       13:13
#define APBDEV_PMC_PWR_DET_0_SDMMC3_WOFFSET                     0x0
#define APBDEV_PMC_PWR_DET_0_SDMMC3_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_SDMMC3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_SDMMC3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_SDMMC3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_SDMMC3_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_0_SDMMC3_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_0_RESERVED_2_SHIFT                   _MK_SHIFT_CONST(15)
#define APBDEV_PMC_PWR_DET_0_RESERVED_2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_0_RESERVED_2_SHIFT)
#define APBDEV_PMC_PWR_DET_0_RESERVED_2_RANGE                   15:15
#define APBDEV_PMC_PWR_DET_0_RESERVED_2_WOFFSET                 0x0
#define APBDEV_PMC_PWR_DET_0_RESERVED_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_RESERVED_2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_0_RESERVED_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_0_RESERVED_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWR_DET_LATCH_0
#define APBDEV_PMC_PWR_DET_LATCH_0                      _MK_ADDR_CONST(0x4c)
#define APBDEV_PMC_PWR_DET_LATCH_0_SECURE                       0x0
#define APBDEV_PMC_PWR_DET_LATCH_0_WORD_COUNT                   0x1
#define APBDEV_PMC_PWR_DET_LATCH_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_LATCH_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_LATCH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_LATCH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_LATCH_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_LATCH_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_LATCH_0_LATCH_SHIFT)
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_RANGE                  0:0
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_WOFFSET                        0x0
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_LATCH_0_LATCH_ENABLE                 _MK_ENUM_CONST(1)


// Register APBDEV_PMC_SCRATCH0_0
#define APBDEV_PMC_SCRATCH0_0                   _MK_ADDR_CONST(0x50)
#define APBDEV_PMC_SCRATCH0_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH0_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH0_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH0_0_SCRATCH0_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH0_0_SCRATCH0_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH0_0_SCRATCH0_SHIFT)
#define APBDEV_PMC_SCRATCH0_0_SCRATCH0_RANGE                    31:0
#define APBDEV_PMC_SCRATCH0_0_SCRATCH0_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH0_0_SCRATCH0_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_0_SCRATCH0_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH0_0_SCRATCH0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_0_SCRATCH0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH1_0
#define APBDEV_PMC_SCRATCH1_0                   _MK_ADDR_CONST(0x54)
#define APBDEV_PMC_SCRATCH1_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH1_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH1_0_SCRATCH1_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH1_0_SCRATCH1_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH1_0_SCRATCH1_SHIFT)
#define APBDEV_PMC_SCRATCH1_0_SCRATCH1_RANGE                    31:0
#define APBDEV_PMC_SCRATCH1_0_SCRATCH1_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH1_0_SCRATCH1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_0_SCRATCH1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_0_SCRATCH1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_0_SCRATCH1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH2_0
#define APBDEV_PMC_SCRATCH2_0                   _MK_ADDR_CONST(0x58)
#define APBDEV_PMC_SCRATCH2_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH2_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH2_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH2_0_SCRATCH2_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH2_0_SCRATCH2_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH2_0_SCRATCH2_SHIFT)
#define APBDEV_PMC_SCRATCH2_0_SCRATCH2_RANGE                    31:0
#define APBDEV_PMC_SCRATCH2_0_SCRATCH2_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH2_0_SCRATCH2_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_0_SCRATCH2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_0_SCRATCH2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_0_SCRATCH2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH3_0
#define APBDEV_PMC_SCRATCH3_0                   _MK_ADDR_CONST(0x5c)
#define APBDEV_PMC_SCRATCH3_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH3_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH3_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH3_0_SCRATCH3_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH3_0_SCRATCH3_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH3_0_SCRATCH3_SHIFT)
#define APBDEV_PMC_SCRATCH3_0_SCRATCH3_RANGE                    31:0
#define APBDEV_PMC_SCRATCH3_0_SCRATCH3_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH3_0_SCRATCH3_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH3_0_SCRATCH3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH3_0_SCRATCH3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH3_0_SCRATCH3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH4_0
#define APBDEV_PMC_SCRATCH4_0                   _MK_ADDR_CONST(0x60)
#define APBDEV_PMC_SCRATCH4_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH4_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH4_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH4_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH4_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH4_0_SCRATCH4_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH4_0_SCRATCH4_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH4_0_SCRATCH4_SHIFT)
#define APBDEV_PMC_SCRATCH4_0_SCRATCH4_RANGE                    31:0
#define APBDEV_PMC_SCRATCH4_0_SCRATCH4_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH4_0_SCRATCH4_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH4_0_SCRATCH4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH4_0_SCRATCH4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH4_0_SCRATCH4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH5_0
#define APBDEV_PMC_SCRATCH5_0                   _MK_ADDR_CONST(0x64)
#define APBDEV_PMC_SCRATCH5_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH5_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH5_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH5_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH5_0_SCRATCH5_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH5_0_SCRATCH5_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH5_0_SCRATCH5_SHIFT)
#define APBDEV_PMC_SCRATCH5_0_SCRATCH5_RANGE                    31:0
#define APBDEV_PMC_SCRATCH5_0_SCRATCH5_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH5_0_SCRATCH5_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH5_0_SCRATCH5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH5_0_SCRATCH5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH5_0_SCRATCH5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH6_0
#define APBDEV_PMC_SCRATCH6_0                   _MK_ADDR_CONST(0x68)
#define APBDEV_PMC_SCRATCH6_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH6_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH6_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH6_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH6_0_SCRATCH6_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH6_0_SCRATCH6_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH6_0_SCRATCH6_SHIFT)
#define APBDEV_PMC_SCRATCH6_0_SCRATCH6_RANGE                    31:0
#define APBDEV_PMC_SCRATCH6_0_SCRATCH6_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH6_0_SCRATCH6_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH6_0_SCRATCH6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH6_0_SCRATCH6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH6_0_SCRATCH6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH7_0
#define APBDEV_PMC_SCRATCH7_0                   _MK_ADDR_CONST(0x6c)
#define APBDEV_PMC_SCRATCH7_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH7_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH7_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH7_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH7_0_SCRATCH7_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH7_0_SCRATCH7_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH7_0_SCRATCH7_SHIFT)
#define APBDEV_PMC_SCRATCH7_0_SCRATCH7_RANGE                    31:0
#define APBDEV_PMC_SCRATCH7_0_SCRATCH7_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH7_0_SCRATCH7_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH7_0_SCRATCH7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH7_0_SCRATCH7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH7_0_SCRATCH7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH8_0
#define APBDEV_PMC_SCRATCH8_0                   _MK_ADDR_CONST(0x70)
#define APBDEV_PMC_SCRATCH8_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH8_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH8_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH8_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH8_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH8_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH8_0_SCRATCH8_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH8_0_SCRATCH8_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH8_0_SCRATCH8_SHIFT)
#define APBDEV_PMC_SCRATCH8_0_SCRATCH8_RANGE                    31:0
#define APBDEV_PMC_SCRATCH8_0_SCRATCH8_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH8_0_SCRATCH8_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH8_0_SCRATCH8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH8_0_SCRATCH8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH8_0_SCRATCH8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH9_0
#define APBDEV_PMC_SCRATCH9_0                   _MK_ADDR_CONST(0x74)
#define APBDEV_PMC_SCRATCH9_0_SECURE                    0x0
#define APBDEV_PMC_SCRATCH9_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SCRATCH9_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH9_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH9_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH9_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH9_0_SCRATCH9_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH9_0_SCRATCH9_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH9_0_SCRATCH9_SHIFT)
#define APBDEV_PMC_SCRATCH9_0_SCRATCH9_RANGE                    31:0
#define APBDEV_PMC_SCRATCH9_0_SCRATCH9_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH9_0_SCRATCH9_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH9_0_SCRATCH9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH9_0_SCRATCH9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH9_0_SCRATCH9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH10_0
#define APBDEV_PMC_SCRATCH10_0                  _MK_ADDR_CONST(0x78)
#define APBDEV_PMC_SCRATCH10_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH10_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH10_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH10_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH10_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH10_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH10_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH10_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH10_0_SCRATCH10_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH10_0_SCRATCH10_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH10_0_SCRATCH10_SHIFT)
#define APBDEV_PMC_SCRATCH10_0_SCRATCH10_RANGE                  31:0
#define APBDEV_PMC_SCRATCH10_0_SCRATCH10_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH10_0_SCRATCH10_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH10_0_SCRATCH10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH10_0_SCRATCH10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH10_0_SCRATCH10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH11_0
#define APBDEV_PMC_SCRATCH11_0                  _MK_ADDR_CONST(0x7c)
#define APBDEV_PMC_SCRATCH11_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH11_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH11_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH11_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH11_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH11_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH11_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH11_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH11_0_SCRATCH11_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH11_0_SCRATCH11_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH11_0_SCRATCH11_SHIFT)
#define APBDEV_PMC_SCRATCH11_0_SCRATCH11_RANGE                  31:0
#define APBDEV_PMC_SCRATCH11_0_SCRATCH11_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH11_0_SCRATCH11_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH11_0_SCRATCH11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH11_0_SCRATCH11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH11_0_SCRATCH11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH12_0
#define APBDEV_PMC_SCRATCH12_0                  _MK_ADDR_CONST(0x80)
#define APBDEV_PMC_SCRATCH12_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH12_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH12_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH12_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH12_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH12_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH12_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH12_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH12_0_SCRATCH12_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH12_0_SCRATCH12_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH12_0_SCRATCH12_SHIFT)
#define APBDEV_PMC_SCRATCH12_0_SCRATCH12_RANGE                  31:0
#define APBDEV_PMC_SCRATCH12_0_SCRATCH12_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH12_0_SCRATCH12_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH12_0_SCRATCH12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH12_0_SCRATCH12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH12_0_SCRATCH12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH13_0
#define APBDEV_PMC_SCRATCH13_0                  _MK_ADDR_CONST(0x84)
#define APBDEV_PMC_SCRATCH13_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH13_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH13_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH13_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH13_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH13_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH13_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH13_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH13_0_SCRATCH13_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH13_0_SCRATCH13_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH13_0_SCRATCH13_SHIFT)
#define APBDEV_PMC_SCRATCH13_0_SCRATCH13_RANGE                  31:0
#define APBDEV_PMC_SCRATCH13_0_SCRATCH13_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH13_0_SCRATCH13_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH13_0_SCRATCH13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH13_0_SCRATCH13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH13_0_SCRATCH13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH14_0
#define APBDEV_PMC_SCRATCH14_0                  _MK_ADDR_CONST(0x88)
#define APBDEV_PMC_SCRATCH14_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH14_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH14_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH14_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH14_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH14_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH14_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH14_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH14_0_SCRATCH14_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH14_0_SCRATCH14_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH14_0_SCRATCH14_SHIFT)
#define APBDEV_PMC_SCRATCH14_0_SCRATCH14_RANGE                  31:0
#define APBDEV_PMC_SCRATCH14_0_SCRATCH14_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH14_0_SCRATCH14_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH14_0_SCRATCH14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH14_0_SCRATCH14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH14_0_SCRATCH14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH15_0
#define APBDEV_PMC_SCRATCH15_0                  _MK_ADDR_CONST(0x8c)
#define APBDEV_PMC_SCRATCH15_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH15_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH15_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH15_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH15_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH15_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH15_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH15_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH15_0_SCRATCH15_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH15_0_SCRATCH15_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH15_0_SCRATCH15_SHIFT)
#define APBDEV_PMC_SCRATCH15_0_SCRATCH15_RANGE                  31:0
#define APBDEV_PMC_SCRATCH15_0_SCRATCH15_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH15_0_SCRATCH15_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH15_0_SCRATCH15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH15_0_SCRATCH15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH15_0_SCRATCH15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH16_0
#define APBDEV_PMC_SCRATCH16_0                  _MK_ADDR_CONST(0x90)
#define APBDEV_PMC_SCRATCH16_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH16_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH16_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH16_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH16_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH16_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH16_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH16_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH16_0_SCRATCH16_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH16_0_SCRATCH16_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH16_0_SCRATCH16_SHIFT)
#define APBDEV_PMC_SCRATCH16_0_SCRATCH16_RANGE                  31:0
#define APBDEV_PMC_SCRATCH16_0_SCRATCH16_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH16_0_SCRATCH16_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH16_0_SCRATCH16_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH16_0_SCRATCH16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH16_0_SCRATCH16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH17_0
#define APBDEV_PMC_SCRATCH17_0                  _MK_ADDR_CONST(0x94)
#define APBDEV_PMC_SCRATCH17_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH17_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH17_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH17_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH17_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH17_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH17_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH17_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH17_0_SCRATCH17_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH17_0_SCRATCH17_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH17_0_SCRATCH17_SHIFT)
#define APBDEV_PMC_SCRATCH17_0_SCRATCH17_RANGE                  31:0
#define APBDEV_PMC_SCRATCH17_0_SCRATCH17_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH17_0_SCRATCH17_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH17_0_SCRATCH17_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH17_0_SCRATCH17_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH17_0_SCRATCH17_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH18_0
#define APBDEV_PMC_SCRATCH18_0                  _MK_ADDR_CONST(0x98)
#define APBDEV_PMC_SCRATCH18_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH18_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH18_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH18_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH18_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH18_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH18_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH18_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH18_0_SCRATCH18_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH18_0_SCRATCH18_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH18_0_SCRATCH18_SHIFT)
#define APBDEV_PMC_SCRATCH18_0_SCRATCH18_RANGE                  31:0
#define APBDEV_PMC_SCRATCH18_0_SCRATCH18_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH18_0_SCRATCH18_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH18_0_SCRATCH18_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH18_0_SCRATCH18_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH18_0_SCRATCH18_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH19_0
#define APBDEV_PMC_SCRATCH19_0                  _MK_ADDR_CONST(0x9c)
#define APBDEV_PMC_SCRATCH19_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH19_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH19_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH19_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH19_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH19_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH19_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH19_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH19_0_SCRATCH19_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH19_0_SCRATCH19_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH19_0_SCRATCH19_SHIFT)
#define APBDEV_PMC_SCRATCH19_0_SCRATCH19_RANGE                  31:0
#define APBDEV_PMC_SCRATCH19_0_SCRATCH19_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH19_0_SCRATCH19_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH19_0_SCRATCH19_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH19_0_SCRATCH19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH19_0_SCRATCH19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH20_0
#define APBDEV_PMC_SCRATCH20_0                  _MK_ADDR_CONST(0xa0)
#define APBDEV_PMC_SCRATCH20_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH20_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH20_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH20_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH20_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH20_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH20_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH20_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH20_0_SCRATCH20_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH20_0_SCRATCH20_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH20_0_SCRATCH20_SHIFT)
#define APBDEV_PMC_SCRATCH20_0_SCRATCH20_RANGE                  31:0
#define APBDEV_PMC_SCRATCH20_0_SCRATCH20_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH20_0_SCRATCH20_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH20_0_SCRATCH20_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH20_0_SCRATCH20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH20_0_SCRATCH20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH21_0
#define APBDEV_PMC_SCRATCH21_0                  _MK_ADDR_CONST(0xa4)
#define APBDEV_PMC_SCRATCH21_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH21_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH21_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH21_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH21_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH21_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH21_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH21_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH21_0_SCRATCH21_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH21_0_SCRATCH21_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH21_0_SCRATCH21_SHIFT)
#define APBDEV_PMC_SCRATCH21_0_SCRATCH21_RANGE                  31:0
#define APBDEV_PMC_SCRATCH21_0_SCRATCH21_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH21_0_SCRATCH21_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH21_0_SCRATCH21_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH21_0_SCRATCH21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH21_0_SCRATCH21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH22_0
#define APBDEV_PMC_SCRATCH22_0                  _MK_ADDR_CONST(0xa8)
#define APBDEV_PMC_SCRATCH22_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH22_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH22_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH22_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH22_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH22_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH22_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH22_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH22_0_SCRATCH22_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH22_0_SCRATCH22_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH22_0_SCRATCH22_SHIFT)
#define APBDEV_PMC_SCRATCH22_0_SCRATCH22_RANGE                  31:0
#define APBDEV_PMC_SCRATCH22_0_SCRATCH22_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH22_0_SCRATCH22_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH22_0_SCRATCH22_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH22_0_SCRATCH22_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH22_0_SCRATCH22_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH23_0
#define APBDEV_PMC_SCRATCH23_0                  _MK_ADDR_CONST(0xac)
#define APBDEV_PMC_SCRATCH23_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH23_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH23_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH23_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH23_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH23_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH23_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH23_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH23_0_SCRATCH23_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH23_0_SCRATCH23_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH23_0_SCRATCH23_SHIFT)
#define APBDEV_PMC_SCRATCH23_0_SCRATCH23_RANGE                  31:0
#define APBDEV_PMC_SCRATCH23_0_SCRATCH23_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH23_0_SCRATCH23_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH23_0_SCRATCH23_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH23_0_SCRATCH23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH23_0_SCRATCH23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH0_0
#define APBDEV_PMC_SECURE_SCRATCH0_0                    _MK_ADDR_CONST(0xb0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH0_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH0_0_SECURE_SCRATCH0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH1_0
#define APBDEV_PMC_SECURE_SCRATCH1_0                    _MK_ADDR_CONST(0xb4)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH1_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH1_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH1_0_SECURE_SCRATCH1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH2_0
#define APBDEV_PMC_SECURE_SCRATCH2_0                    _MK_ADDR_CONST(0xb8)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH2_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH2_0_SECURE_SCRATCH2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH3_0
#define APBDEV_PMC_SECURE_SCRATCH3_0                    _MK_ADDR_CONST(0xbc)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH3_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH3_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH3_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH3_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH3_0_SECURE_SCRATCH3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH4_0
#define APBDEV_PMC_SECURE_SCRATCH4_0                    _MK_ADDR_CONST(0xc0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH4_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH4_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH4_0_SECURE_SCRATCH4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH5_0
#define APBDEV_PMC_SECURE_SCRATCH5_0                    _MK_ADDR_CONST(0xc4)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH5_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH5_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH5_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH5_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH5_0_SECURE_SCRATCH5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_CPUPWRGOOD_TIMER_0
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0                   _MK_ADDR_CONST(0xc8)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_SECURE                    0x0
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_WORD_COUNT                        0x1
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_RESET_VAL                         _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_SHIFT)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_RANGE                        31:0
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_WOFFSET                      0x0
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_DEFAULT                      _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPUPWRGOOD_TIMER_0_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_CPUPWROFF_TIMER_0
#define APBDEV_PMC_CPUPWROFF_TIMER_0                    _MK_ADDR_CONST(0xcc)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_SECURE                     0x0
#define APBDEV_PMC_CPUPWROFF_TIMER_0_WORD_COUNT                         0x1
#define APBDEV_PMC_CPUPWROFF_TIMER_0_RESET_VAL                  _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_SHIFT)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_RANGE                 31:0
#define APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_WOFFSET                       0x0
#define APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_DEFAULT                       _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPUPWROFF_TIMER_0_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_0
#define APBDEV_PMC_PG_MASK_0                    _MK_ADDR_CONST(0xd0)
#define APBDEV_PMC_PG_MASK_0_SECURE                     0x0
#define APBDEV_PMC_PG_MASK_0_WORD_COUNT                         0x1
#define APBDEV_PMC_PG_MASK_0_RESET_VAL                  _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PG_MASK_0_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PG_MASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PG_MASK_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PG_MASK_0_TD_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_0_TD_FIELD                   _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_0_TD_SHIFT)
#define APBDEV_PMC_PG_MASK_0_TD_RANGE                   7:0
#define APBDEV_PMC_PG_MASK_0_TD_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_0_TD_DEFAULT                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_0_TD_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_0_TD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_0_TD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_0_VE_SHIFT                   _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PG_MASK_0_VE_FIELD                   _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_0_VE_SHIFT)
#define APBDEV_PMC_PG_MASK_0_VE_RANGE                   15:8
#define APBDEV_PMC_PG_MASK_0_VE_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_0_VE_DEFAULT                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_0_VE_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_0_VE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_0_VE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_0_VD_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PG_MASK_0_VD_FIELD                   _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_0_VD_SHIFT)
#define APBDEV_PMC_PG_MASK_0_VD_RANGE                   23:16
#define APBDEV_PMC_PG_MASK_0_VD_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_0_VD_DEFAULT                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_0_VD_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_0_VD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_0_VD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_1_0
#define APBDEV_PMC_PG_MASK_1_0                  _MK_ADDR_CONST(0xd4)
#define APBDEV_PMC_PG_MASK_1_0_SECURE                   0x0
#define APBDEV_PMC_PG_MASK_1_0_WORD_COUNT                       0x1
#define APBDEV_PMC_PG_MASK_1_0_RESET_VAL                        _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PG_MASK_1_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PG_MASK_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_1_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PG_MASK_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PG_MASK_1_0_C0L2_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_1_0_C0L2_FIELD                       _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_1_0_C0L2_SHIFT)
#define APBDEV_PMC_PG_MASK_1_0_C0L2_RANGE                       7:0
#define APBDEV_PMC_PG_MASK_1_0_C0L2_WOFFSET                     0x0
#define APBDEV_PMC_PG_MASK_1_0_C0L2_DEFAULT                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_1_0_C0L2_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_1_0_C0L2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_1_0_C0L2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_1_0_MPE_SHIFT                        _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PG_MASK_1_0_MPE_FIELD                        _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_1_0_MPE_SHIFT)
#define APBDEV_PMC_PG_MASK_1_0_MPE_RANGE                        15:8
#define APBDEV_PMC_PG_MASK_1_0_MPE_WOFFSET                      0x0
#define APBDEV_PMC_PG_MASK_1_0_MPE_DEFAULT                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_1_0_MPE_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_1_0_MPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_1_0_MPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_1_0_HEG_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PG_MASK_1_0_HEG_FIELD                        _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_1_0_HEG_SHIFT)
#define APBDEV_PMC_PG_MASK_1_0_HEG_RANGE                        23:16
#define APBDEV_PMC_PG_MASK_1_0_HEG_WOFFSET                      0x0
#define APBDEV_PMC_PG_MASK_1_0_HEG_DEFAULT                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_1_0_HEG_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_1_0_HEG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_1_0_HEG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_AUTO_WAKE_LVL_0
#define APBDEV_PMC_AUTO_WAKE_LVL_0                      _MK_ADDR_CONST(0xd8)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SECURE                       0x0
#define APBDEV_PMC_AUTO_WAKE_LVL_0_WORD_COUNT                   0x1
#define APBDEV_PMC_AUTO_WAKE_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_SHIFT)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_RANGE                   0:0
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_WOFFSET                 0x0
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_AUTO_WAKE_LVL_0_SMPL_ENABLE                  _MK_ENUM_CONST(1)


// Register APBDEV_PMC_AUTO_WAKE_LVL_MASK_0
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0                 _MK_ADDR_CONST(0xdc)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_SECURE                  0x0
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_WORD_COUNT                      0x1
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_FIELD                     _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_SHIFT)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_RANGE                     31:0
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_WOFFSET                   0x0
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE_LVL_MASK_0_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_WAKE_DELAY_0
#define APBDEV_PMC_WAKE_DELAY_0                 _MK_ADDR_CONST(0xe0)
#define APBDEV_PMC_WAKE_DELAY_0_SECURE                  0x0
#define APBDEV_PMC_WAKE_DELAY_0_WORD_COUNT                      0x1
#define APBDEV_PMC_WAKE_DELAY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_DELAY_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_WAKE_DELAY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_DELAY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_DELAY_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_WAKE_DELAY_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_WAKE_DELAY_0_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_WAKE_DELAY_0_VALUE_FIELD                     _MK_FIELD_CONST(0xffff, APBDEV_PMC_WAKE_DELAY_0_VALUE_SHIFT)
#define APBDEV_PMC_WAKE_DELAY_0_VALUE_RANGE                     15:0
#define APBDEV_PMC_WAKE_DELAY_0_VALUE_WOFFSET                   0x0
#define APBDEV_PMC_WAKE_DELAY_0_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_DELAY_0_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_WAKE_DELAY_0_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE_DELAY_0_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWR_DET_VAL_0
#define APBDEV_PMC_PWR_DET_VAL_0                        _MK_ADDR_CONST(0xe4)
#define APBDEV_PMC_PWR_DET_VAL_0_SECURE                         0x0
#define APBDEV_PMC_PWR_DET_VAL_0_WORD_COUNT                     0x1
#define APBDEV_PMC_PWR_DET_VAL_0_RESET_VAL                      _MK_MASK_CONST(0x3425)
#define APBDEV_PMC_PWR_DET_VAL_0_RESET_MASK                     _MK_MASK_CONST(0xb42f)
#define APBDEV_PMC_PWR_DET_VAL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_READ_MASK                      _MK_MASK_CONST(0xb42f)
#define APBDEV_PMC_PWR_DET_VAL_0_WRITE_MASK                     _MK_MASK_CONST(0xb42f)
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_SYS_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_RANGE                      0:0
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_WOFFSET                    0x0
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_ENABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_VAL_0_SYS_DISABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_SHIFT                       _MK_SHIFT_CONST(1)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_RANGE                       1:1
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_WOFFSET                     0x0
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWR_DET_VAL_0_UART_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDEV_PMC_PWR_DET_VAL_0_UART_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_UART_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_UART_RANGE                     2:2
#define APBDEV_PMC_PWR_DET_VAL_0_UART_WOFFSET                   0x0
#define APBDEV_PMC_PWR_DET_VAL_0_UART_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_UART_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_UART_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_UART_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_UART_ENABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_VAL_0_UART_DISABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_SHIFT                       _MK_SHIFT_CONST(3)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_RANGE                       3:3
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_WOFFSET                     0x0
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_SHIFT                    _MK_SHIFT_CONST(5)
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_AUDIO_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_RANGE                    5:5
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_WOFFSET                  0x0
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_ENABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_VAL_0_AUDIO_DISABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_VAL_0_CAM_SHIFT                      _MK_SHIFT_CONST(10)
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_CAM_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_RANGE                      10:10
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_WOFFSET                    0x0
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_ENABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_VAL_0_CAM_DISABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_SHIFT                   _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_RANGE                   12:12
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_WOFFSET                 0x0
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_ENABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC1_DISABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_SHIFT                   _MK_SHIFT_CONST(13)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_RANGE                   13:13
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_WOFFSET                 0x0
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_ENABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWR_DET_VAL_0_SDMMC3_DISABLE                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_SHIFT                       _MK_SHIFT_CONST(15)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_SHIFT)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_RANGE                       15:15
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_WOFFSET                     0x0
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWR_DET_VAL_0_RESERVED_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_DDR_PWR_0
#define APBDEV_PMC_DDR_PWR_0                    _MK_ADDR_CONST(0xe8)
#define APBDEV_PMC_DDR_PWR_0_SECURE                     0x0
#define APBDEV_PMC_DDR_PWR_0_WORD_COUNT                         0x1
#define APBDEV_PMC_DDR_PWR_0_RESET_VAL                  _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DDR_PWR_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DDR_PWR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_PWR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_PWR_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DDR_PWR_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DDR_PWR_0_VAL_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_DDR_PWR_0_VAL_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_PWR_0_VAL_SHIFT)
#define APBDEV_PMC_DDR_PWR_0_VAL_RANGE                  0:0
#define APBDEV_PMC_DDR_PWR_0_VAL_WOFFSET                        0x0
#define APBDEV_PMC_DDR_PWR_0_VAL_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_PWR_0_VAL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_PWR_0_VAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_PWR_0_VAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_PWR_0_VAL_E_12V                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_PWR_0_VAL_E_18V                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_DDR_PWR_0_EMMC_SHIFT                 _MK_SHIFT_CONST(1)
#define APBDEV_PMC_DDR_PWR_0_EMMC_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_PWR_0_EMMC_SHIFT)
#define APBDEV_PMC_DDR_PWR_0_EMMC_RANGE                 1:1
#define APBDEV_PMC_DDR_PWR_0_EMMC_WOFFSET                       0x0
#define APBDEV_PMC_DDR_PWR_0_EMMC_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_PWR_0_EMMC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_PWR_0_EMMC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_PWR_0_EMMC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_PWR_0_EMMC_E_12V                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_PWR_0_EMMC_E_18V                 _MK_ENUM_CONST(1)


// Register APBDEV_PMC_USB_DEBOUNCE_DEL_0
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0                   _MK_ADDR_CONST(0xec)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_SECURE                    0x0
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_WORD_COUNT                        0x1
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_RESET_MASK                        _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_READ_MASK                         _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_WRITE_MASK                        _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_FIELD                 _MK_FIELD_CONST(0xffff, APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_SHIFT)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_RANGE                 15:0
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_WOFFSET                       0x0
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_SHIFT                  _MK_SHIFT_CONST(16)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_FIELD                  _MK_FIELD_CONST(0xf, APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_SHIFT)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_RANGE                  19:16
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_WOFFSET                        0x0
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UTMIP_LINE_DEB_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_SHIFT                  _MK_SHIFT_CONST(20)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_FIELD                  _MK_FIELD_CONST(0xf, APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_SHIFT)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_RANGE                  23:20
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_WOFFSET                        0x0
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_DEBOUNCE_DEL_0_UHSIC_LINE_DEB_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_USB_AO_0
#define APBDEV_PMC_USB_AO_0                     _MK_ADDR_CONST(0xf0)
#define APBDEV_PMC_USB_AO_0_SECURE                      0x0
#define APBDEV_PMC_USB_AO_0_WORD_COUNT                  0x1
#define APBDEV_PMC_USB_AO_0_RESET_VAL                   _MK_MASK_CONST(0xfffff)
#define APBDEV_PMC_USB_AO_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define APBDEV_PMC_USB_AO_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define APBDEV_PMC_USB_AO_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_SHIFT)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_RANGE                       0:0
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_WOFFSET                     0x0
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_SHIFT                       _MK_SHIFT_CONST(1)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_SHIFT)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_RANGE                       1:1
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_WOFFSET                     0x0
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_SHIFT)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_RANGE                     2:2
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_WOFFSET                   0x0
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_ID_PD_P0_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_USB_AO_0_ID_PD_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_ID_PD_P0_SHIFT)
#define APBDEV_PMC_USB_AO_0_ID_PD_P0_RANGE                      3:3
#define APBDEV_PMC_USB_AO_0_ID_PD_P0_WOFFSET                    0x0
#define APBDEV_PMC_USB_AO_0_ID_PD_P0_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_ID_PD_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_ID_PD_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_ID_PD_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_SHIFT                       _MK_SHIFT_CONST(4)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_SHIFT)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_RANGE                       4:4
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_WOFFSET                     0x0
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_SHIFT                       _MK_SHIFT_CONST(5)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_SHIFT)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_RANGE                       5:5
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_WOFFSET                     0x0
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_SHIFT                     _MK_SHIFT_CONST(6)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_SHIFT)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_RANGE                     6:6
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_WOFFSET                   0x0
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_ID_PD_P1_SHIFT                      _MK_SHIFT_CONST(7)
#define APBDEV_PMC_USB_AO_0_ID_PD_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_ID_PD_P1_SHIFT)
#define APBDEV_PMC_USB_AO_0_ID_PD_P1_RANGE                      7:7
#define APBDEV_PMC_USB_AO_0_ID_PD_P1_WOFFSET                    0x0
#define APBDEV_PMC_USB_AO_0_ID_PD_P1_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_ID_PD_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_ID_PD_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_ID_PD_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_SHIFT)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_RANGE                       8:8
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_WOFFSET                     0x0
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_USBOP_VAL_PD_P2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_SHIFT                       _MK_SHIFT_CONST(9)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_SHIFT)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_RANGE                       9:9
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_WOFFSET                     0x0
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_USBON_VAL_PD_P2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_SHIFT                     _MK_SHIFT_CONST(10)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_SHIFT)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_RANGE                     10:10
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_WOFFSET                   0x0
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_VBUS_WAKEUP_PD_P2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_ID_PD_P2_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_PMC_USB_AO_0_ID_PD_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_ID_PD_P2_SHIFT)
#define APBDEV_PMC_USB_AO_0_ID_PD_P2_RANGE                      11:11
#define APBDEV_PMC_USB_AO_0_ID_PD_P2_WOFFSET                    0x0
#define APBDEV_PMC_USB_AO_0_ID_PD_P2_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_ID_PD_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_ID_PD_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_ID_PD_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_SHIFT)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_RANGE                      12:12
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_WOFFSET                    0x0
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_SHIFT                        _MK_SHIFT_CONST(13)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_SHIFT)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_RANGE                        13:13
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_WOFFSET                      0x0
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_FIELD                     _MK_FIELD_CONST(0x3, APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_SHIFT)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_RANGE                     15:14
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_WOFFSET                   0x0
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_DEFAULT                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_SHIFT)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_RANGE                      16:16
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_WOFFSET                    0x0
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_STROBE_VAL_PD_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_SHIFT                        _MK_SHIFT_CONST(17)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_SHIFT)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_RANGE                        17:17
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_WOFFSET                      0x0
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_DATA_VAL_PD_P1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_SHIFT                     _MK_SHIFT_CONST(18)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_FIELD                     _MK_FIELD_CONST(0x3, APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_SHIFT)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_RANGE                     19:18
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_WOFFSET                   0x0
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_DEFAULT                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_USB_AO_0_UHSIC_RESERVED_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_CRYPTO_OP_0
#define APBDEV_PMC_CRYPTO_OP_0                  _MK_ADDR_CONST(0xf4)
#define APBDEV_PMC_CRYPTO_OP_0_SECURE                   0x0
#define APBDEV_PMC_CRYPTO_OP_0_WORD_COUNT                       0x1
#define APBDEV_PMC_CRYPTO_OP_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CRYPTO_OP_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CRYPTO_OP_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CRYPTO_OP_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CRYPTO_OP_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CRYPTO_OP_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CRYPTO_OP_0_VAL_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_CRYPTO_OP_0_VAL_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CRYPTO_OP_0_VAL_SHIFT)
#define APBDEV_PMC_CRYPTO_OP_0_VAL_RANGE                        0:0
#define APBDEV_PMC_CRYPTO_OP_0_VAL_WOFFSET                      0x0
#define APBDEV_PMC_CRYPTO_OP_0_VAL_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CRYPTO_OP_0_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CRYPTO_OP_0_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CRYPTO_OP_0_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CRYPTO_OP_0_VAL_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_CRYPTO_OP_0_VAL_DISABLE                      _MK_ENUM_CONST(1)


// Register APBDEV_PMC_PLLP_WB0_OVERRIDE_0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0                  _MK_ADDR_CONST(0xf8)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_SECURE                   0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_WORD_COUNT                       0x1
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x1fff)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_READ_MASK                        _MK_MASK_CONST(0x1fff)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_RANGE                       0:0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_WOFFSET                     0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_RANGE                        1:1
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_WOFFSET                      0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_FIELD                   _MK_FIELD_CONST(0xf, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_RANGE                   5:2
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_WOFFSET                 0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_FREQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_SHIFT                        _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_FIELD                        _MK_FIELD_CONST(0x3, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_RANGE                        7:6
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_WOFFSET                      0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_SHIFT                        _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_RANGE                        8:8
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_WOFFSET                      0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_SHIFT                       _MK_SHIFT_CONST(9)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_RANGE                       9:9
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_WOFFSET                     0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_SHIFT                        _MK_SHIFT_CONST(10)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_RANGE                        10:10
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_WOFFSET                      0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_SHIFT                       _MK_SHIFT_CONST(11)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_RANGE                       11:11
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_WOFFSET                     0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_SHIFT                        _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_SHIFT)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_RANGE                        12:12
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_WOFFSET                      0x0
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH24_0
#define APBDEV_PMC_SCRATCH24_0                  _MK_ADDR_CONST(0xfc)
#define APBDEV_PMC_SCRATCH24_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH24_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH24_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH24_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH24_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH24_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH24_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH24_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH24_0_SCRATCH24_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH24_0_SCRATCH24_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH24_0_SCRATCH24_SHIFT)
#define APBDEV_PMC_SCRATCH24_0_SCRATCH24_RANGE                  31:0
#define APBDEV_PMC_SCRATCH24_0_SCRATCH24_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH24_0_SCRATCH24_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH24_0_SCRATCH24_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH24_0_SCRATCH24_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH24_0_SCRATCH24_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH25_0
#define APBDEV_PMC_SCRATCH25_0                  _MK_ADDR_CONST(0x100)
#define APBDEV_PMC_SCRATCH25_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH25_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH25_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH25_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH25_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH25_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH25_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH25_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH25_0_SCRATCH25_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH25_0_SCRATCH25_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH25_0_SCRATCH25_SHIFT)
#define APBDEV_PMC_SCRATCH25_0_SCRATCH25_RANGE                  31:0
#define APBDEV_PMC_SCRATCH25_0_SCRATCH25_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH25_0_SCRATCH25_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH25_0_SCRATCH25_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH25_0_SCRATCH25_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH25_0_SCRATCH25_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH26_0
#define APBDEV_PMC_SCRATCH26_0                  _MK_ADDR_CONST(0x104)
#define APBDEV_PMC_SCRATCH26_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH26_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH26_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH26_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH26_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH26_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH26_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH26_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH26_0_SCRATCH26_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH26_0_SCRATCH26_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH26_0_SCRATCH26_SHIFT)
#define APBDEV_PMC_SCRATCH26_0_SCRATCH26_RANGE                  31:0
#define APBDEV_PMC_SCRATCH26_0_SCRATCH26_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH26_0_SCRATCH26_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH26_0_SCRATCH26_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH26_0_SCRATCH26_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH26_0_SCRATCH26_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH27_0
#define APBDEV_PMC_SCRATCH27_0                  _MK_ADDR_CONST(0x108)
#define APBDEV_PMC_SCRATCH27_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH27_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH27_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH27_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH27_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH27_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH27_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH27_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH27_0_SCRATCH27_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH27_0_SCRATCH27_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH27_0_SCRATCH27_SHIFT)
#define APBDEV_PMC_SCRATCH27_0_SCRATCH27_RANGE                  31:0
#define APBDEV_PMC_SCRATCH27_0_SCRATCH27_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH27_0_SCRATCH27_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH27_0_SCRATCH27_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH27_0_SCRATCH27_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH27_0_SCRATCH27_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH28_0
#define APBDEV_PMC_SCRATCH28_0                  _MK_ADDR_CONST(0x10c)
#define APBDEV_PMC_SCRATCH28_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH28_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH28_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH28_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH28_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH28_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH28_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH28_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH28_0_SCRATCH28_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH28_0_SCRATCH28_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH28_0_SCRATCH28_SHIFT)
#define APBDEV_PMC_SCRATCH28_0_SCRATCH28_RANGE                  31:0
#define APBDEV_PMC_SCRATCH28_0_SCRATCH28_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH28_0_SCRATCH28_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH28_0_SCRATCH28_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH28_0_SCRATCH28_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH28_0_SCRATCH28_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH29_0
#define APBDEV_PMC_SCRATCH29_0                  _MK_ADDR_CONST(0x110)
#define APBDEV_PMC_SCRATCH29_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH29_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH29_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH29_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH29_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH29_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH29_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH29_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH29_0_SCRATCH29_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH29_0_SCRATCH29_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH29_0_SCRATCH29_SHIFT)
#define APBDEV_PMC_SCRATCH29_0_SCRATCH29_RANGE                  31:0
#define APBDEV_PMC_SCRATCH29_0_SCRATCH29_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH29_0_SCRATCH29_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH29_0_SCRATCH29_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH29_0_SCRATCH29_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH29_0_SCRATCH29_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH30_0
#define APBDEV_PMC_SCRATCH30_0                  _MK_ADDR_CONST(0x114)
#define APBDEV_PMC_SCRATCH30_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH30_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH30_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH30_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH30_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH30_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH30_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH30_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH30_0_SCRATCH30_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH30_0_SCRATCH30_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH30_0_SCRATCH30_SHIFT)
#define APBDEV_PMC_SCRATCH30_0_SCRATCH30_RANGE                  31:0
#define APBDEV_PMC_SCRATCH30_0_SCRATCH30_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH30_0_SCRATCH30_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH30_0_SCRATCH30_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH30_0_SCRATCH30_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH30_0_SCRATCH30_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH31_0
#define APBDEV_PMC_SCRATCH31_0                  _MK_ADDR_CONST(0x118)
#define APBDEV_PMC_SCRATCH31_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH31_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH31_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH31_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH31_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH31_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH31_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH31_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH31_0_SCRATCH31_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH31_0_SCRATCH31_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH31_0_SCRATCH31_SHIFT)
#define APBDEV_PMC_SCRATCH31_0_SCRATCH31_RANGE                  31:0
#define APBDEV_PMC_SCRATCH31_0_SCRATCH31_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH31_0_SCRATCH31_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH31_0_SCRATCH31_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH31_0_SCRATCH31_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH31_0_SCRATCH31_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH32_0
#define APBDEV_PMC_SCRATCH32_0                  _MK_ADDR_CONST(0x11c)
#define APBDEV_PMC_SCRATCH32_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH32_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH32_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH32_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH32_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH32_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH32_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH32_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH32_0_SCRATCH32_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH32_0_SCRATCH32_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH32_0_SCRATCH32_SHIFT)
#define APBDEV_PMC_SCRATCH32_0_SCRATCH32_RANGE                  31:0
#define APBDEV_PMC_SCRATCH32_0_SCRATCH32_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH32_0_SCRATCH32_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH32_0_SCRATCH32_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH32_0_SCRATCH32_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH32_0_SCRATCH32_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH33_0
#define APBDEV_PMC_SCRATCH33_0                  _MK_ADDR_CONST(0x120)
#define APBDEV_PMC_SCRATCH33_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH33_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH33_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH33_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH33_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH33_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH33_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH33_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH33_0_SCRATCH33_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH33_0_SCRATCH33_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH33_0_SCRATCH33_SHIFT)
#define APBDEV_PMC_SCRATCH33_0_SCRATCH33_RANGE                  31:0
#define APBDEV_PMC_SCRATCH33_0_SCRATCH33_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH33_0_SCRATCH33_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH33_0_SCRATCH33_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH33_0_SCRATCH33_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH33_0_SCRATCH33_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH34_0
#define APBDEV_PMC_SCRATCH34_0                  _MK_ADDR_CONST(0x124)
#define APBDEV_PMC_SCRATCH34_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH34_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH34_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH34_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH34_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH34_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH34_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH34_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH34_0_SCRATCH34_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH34_0_SCRATCH34_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH34_0_SCRATCH34_SHIFT)
#define APBDEV_PMC_SCRATCH34_0_SCRATCH34_RANGE                  31:0
#define APBDEV_PMC_SCRATCH34_0_SCRATCH34_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH34_0_SCRATCH34_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH34_0_SCRATCH34_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH34_0_SCRATCH34_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH34_0_SCRATCH34_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH35_0
#define APBDEV_PMC_SCRATCH35_0                  _MK_ADDR_CONST(0x128)
#define APBDEV_PMC_SCRATCH35_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH35_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH35_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH35_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH35_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH35_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH35_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH35_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH35_0_SCRATCH35_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH35_0_SCRATCH35_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH35_0_SCRATCH35_SHIFT)
#define APBDEV_PMC_SCRATCH35_0_SCRATCH35_RANGE                  31:0
#define APBDEV_PMC_SCRATCH35_0_SCRATCH35_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH35_0_SCRATCH35_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH35_0_SCRATCH35_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH35_0_SCRATCH35_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH35_0_SCRATCH35_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH36_0
#define APBDEV_PMC_SCRATCH36_0                  _MK_ADDR_CONST(0x12c)
#define APBDEV_PMC_SCRATCH36_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH36_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH36_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH36_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH36_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH36_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH36_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH36_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH36_0_SCRATCH36_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH36_0_SCRATCH36_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH36_0_SCRATCH36_SHIFT)
#define APBDEV_PMC_SCRATCH36_0_SCRATCH36_RANGE                  31:0
#define APBDEV_PMC_SCRATCH36_0_SCRATCH36_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH36_0_SCRATCH36_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH36_0_SCRATCH36_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH36_0_SCRATCH36_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH36_0_SCRATCH36_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH37_0
#define APBDEV_PMC_SCRATCH37_0                  _MK_ADDR_CONST(0x130)
#define APBDEV_PMC_SCRATCH37_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH37_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH37_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH37_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH37_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH37_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH37_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH37_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH37_0_SCRATCH37_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH37_0_SCRATCH37_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH37_0_SCRATCH37_SHIFT)
#define APBDEV_PMC_SCRATCH37_0_SCRATCH37_RANGE                  31:0
#define APBDEV_PMC_SCRATCH37_0_SCRATCH37_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH37_0_SCRATCH37_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH37_0_SCRATCH37_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH37_0_SCRATCH37_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH37_0_SCRATCH37_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH38_0
#define APBDEV_PMC_SCRATCH38_0                  _MK_ADDR_CONST(0x134)
#define APBDEV_PMC_SCRATCH38_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH38_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH38_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH38_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH38_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH38_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH38_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH38_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH38_0_SCRATCH38_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH38_0_SCRATCH38_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH38_0_SCRATCH38_SHIFT)
#define APBDEV_PMC_SCRATCH38_0_SCRATCH38_RANGE                  31:0
#define APBDEV_PMC_SCRATCH38_0_SCRATCH38_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH38_0_SCRATCH38_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH38_0_SCRATCH38_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH38_0_SCRATCH38_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH38_0_SCRATCH38_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH39_0
#define APBDEV_PMC_SCRATCH39_0                  _MK_ADDR_CONST(0x138)
#define APBDEV_PMC_SCRATCH39_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH39_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH39_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH39_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH39_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH39_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH39_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH39_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH39_0_SCRATCH39_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH39_0_SCRATCH39_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH39_0_SCRATCH39_SHIFT)
#define APBDEV_PMC_SCRATCH39_0_SCRATCH39_RANGE                  31:0
#define APBDEV_PMC_SCRATCH39_0_SCRATCH39_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH39_0_SCRATCH39_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH39_0_SCRATCH39_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH39_0_SCRATCH39_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH39_0_SCRATCH39_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH40_0
#define APBDEV_PMC_SCRATCH40_0                  _MK_ADDR_CONST(0x13c)
#define APBDEV_PMC_SCRATCH40_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH40_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH40_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH40_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH40_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH40_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH40_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH40_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH40_0_SCRATCH40_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH40_0_SCRATCH40_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH40_0_SCRATCH40_SHIFT)
#define APBDEV_PMC_SCRATCH40_0_SCRATCH40_RANGE                  31:0
#define APBDEV_PMC_SCRATCH40_0_SCRATCH40_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH40_0_SCRATCH40_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH40_0_SCRATCH40_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH40_0_SCRATCH40_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH40_0_SCRATCH40_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH41_0
#define APBDEV_PMC_SCRATCH41_0                  _MK_ADDR_CONST(0x140)
#define APBDEV_PMC_SCRATCH41_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH41_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH41_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH41_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH41_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH41_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH41_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH41_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH41_0_SCRATCH41_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH41_0_SCRATCH41_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH41_0_SCRATCH41_SHIFT)
#define APBDEV_PMC_SCRATCH41_0_SCRATCH41_RANGE                  31:0
#define APBDEV_PMC_SCRATCH41_0_SCRATCH41_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH41_0_SCRATCH41_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH41_0_SCRATCH41_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH41_0_SCRATCH41_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH41_0_SCRATCH41_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH42_0
#define APBDEV_PMC_SCRATCH42_0                  _MK_ADDR_CONST(0x144)
#define APBDEV_PMC_SCRATCH42_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH42_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH42_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH42_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH42_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH42_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH42_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH42_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH42_0_SCRATCH42_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH42_0_SCRATCH42_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH42_0_SCRATCH42_SHIFT)
#define APBDEV_PMC_SCRATCH42_0_SCRATCH42_RANGE                  31:0
#define APBDEV_PMC_SCRATCH42_0_SCRATCH42_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH42_0_SCRATCH42_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH42_0_SCRATCH42_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH42_0_SCRATCH42_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH42_0_SCRATCH42_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_BONDOUT_MIRROR0_0
#define APBDEV_PMC_BONDOUT_MIRROR0_0                    _MK_ADDR_CONST(0x148)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_SECURE                     0x0
#define APBDEV_PMC_BONDOUT_MIRROR0_0_WORD_COUNT                         0x1
#define APBDEV_PMC_BONDOUT_MIRROR0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_SHIFT)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_RANGE                      31:0
#define APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_WOFFSET                    0x0
#define APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR0_0_BONDOUT_MIRROR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_BONDOUT_MIRROR1_0
#define APBDEV_PMC_BONDOUT_MIRROR1_0                    _MK_ADDR_CONST(0x14c)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_SECURE                     0x0
#define APBDEV_PMC_BONDOUT_MIRROR1_0_WORD_COUNT                         0x1
#define APBDEV_PMC_BONDOUT_MIRROR1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_SHIFT)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_RANGE                      31:0
#define APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_WOFFSET                    0x0
#define APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR1_0_BONDOUT_MIRROR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_BONDOUT_MIRROR2_0
#define APBDEV_PMC_BONDOUT_MIRROR2_0                    _MK_ADDR_CONST(0x150)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_SECURE                     0x0
#define APBDEV_PMC_BONDOUT_MIRROR2_0_WORD_COUNT                         0x1
#define APBDEV_PMC_BONDOUT_MIRROR2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_SHIFT)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_RANGE                      31:0
#define APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_WOFFSET                    0x0
#define APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR2_0_BONDOUT_MIRROR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SYS_33V_EN_0
#define APBDEV_PMC_SYS_33V_EN_0                 _MK_ADDR_CONST(0x154)
#define APBDEV_PMC_SYS_33V_EN_0_SECURE                  0x0
#define APBDEV_PMC_SYS_33V_EN_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SYS_33V_EN_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SYS_33V_EN_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SYS_33V_EN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SYS_33V_EN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SYS_33V_EN_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SYS_33V_EN_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SYS_33V_EN_0_val_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SYS_33V_EN_0_val_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_SYS_33V_EN_0_val_SHIFT)
#define APBDEV_PMC_SYS_33V_EN_0_val_RANGE                       0:0
#define APBDEV_PMC_SYS_33V_EN_0_val_WOFFSET                     0x0
#define APBDEV_PMC_SYS_33V_EN_0_val_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SYS_33V_EN_0_val_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SYS_33V_EN_0_val_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SYS_33V_EN_0_val_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0                      _MK_ADDR_CONST(0x158)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_SECURE                       0x0
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_WORD_COUNT                   0x1
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_SHIFT)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_RANGE                 0:0
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_WOFFSET                       0x0
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BWRITE_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_SHIFT)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_RANGE                  1:1
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_WOFFSET                        0x0
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0_BREAD_ON                     _MK_ENUM_CONST(1)


// Register APBDEV_PMC_GATE_0
#define APBDEV_PMC_GATE_0                       _MK_ADDR_CONST(0x15c)
#define APBDEV_PMC_GATE_0_SECURE                        0x0
#define APBDEV_PMC_GATE_0_WORD_COUNT                    0x1
#define APBDEV_PMC_GATE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GATE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GATE_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GATE_0_GATE_WAKE_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_GATE_0_GATE_WAKE_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_GATE_0_GATE_WAKE_SHIFT)
#define APBDEV_PMC_GATE_0_GATE_WAKE_RANGE                       0:0
#define APBDEV_PMC_GATE_0_GATE_WAKE_WOFFSET                     0x0
#define APBDEV_PMC_GATE_0_GATE_WAKE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_GATE_WAKE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GATE_0_GATE_WAKE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_GATE_WAKE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_GATE_WAKE_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_GATE_0_GATE_WAKE_ON                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_GATE_0_GATE_DBNS_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_GATE_0_GATE_DBNS_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_GATE_0_GATE_DBNS_SHIFT)
#define APBDEV_PMC_GATE_0_GATE_DBNS_RANGE                       0:0
#define APBDEV_PMC_GATE_0_GATE_DBNS_WOFFSET                     0x0
#define APBDEV_PMC_GATE_0_GATE_DBNS_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_GATE_DBNS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GATE_0_GATE_DBNS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_GATE_DBNS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GATE_0_GATE_DBNS_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_GATE_0_GATE_DBNS_ON                  _MK_ENUM_CONST(1)


// Register APBDEV_PMC_WAKE2_MASK_0
#define APBDEV_PMC_WAKE2_MASK_0                 _MK_ADDR_CONST(0x160)
#define APBDEV_PMC_WAKE2_MASK_0_SECURE                  0x0
#define APBDEV_PMC_WAKE2_MASK_0_WORD_COUNT                      0x1
#define APBDEV_PMC_WAKE2_MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_WAKE2_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_WAKE2_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_FIELD                     _MK_FIELD_CONST(0x1f, APBDEV_PMC_WAKE2_MASK_0_EVENT_SHIFT)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_RANGE                     4:0
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_WOFFSET                   0x0
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_SHIFT                 _MK_SHIFT_CONST(5)
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_FIELD                 _MK_FIELD_CONST(0x3, APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_SHIFT)
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_RANGE                 6:5
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_WOFFSET                       0x0
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_ACTIVE_LOW                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_USB_EVENT_ACTIVE_HIGH                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_SHIFT                        _MK_SHIFT_CONST(7)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_FIELD                        _MK_FIELD_CONST(0x1f, APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_SHIFT)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_RANGE                        11:7
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_WOFFSET                      0x0
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_FIELD                      _MK_FIELD_CONST(0x7fff, APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_SHIFT)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_RANGE                      26:12
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_WOFFSET                    0x0
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_DEFAULT_MASK                       _MK_MASK_CONST(0x7fff)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_EVENT_REST_1_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_SHIFT                    _MK_SHIFT_CONST(27)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_SHIFT)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_RANGE                    27:27
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_WOFFSET                  0x0
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT0_STS_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_SHIFT)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_RANGE                    28:28
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_WOFFSET                  0x0
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_INT1_STS_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_SHIFT                     _MK_SHIFT_CONST(29)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_SHIFT)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_RANGE                     29:29
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_WOFFSET                   0x0
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_BB2AP_MEM_REQ_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_SHIFT                  _MK_SHIFT_CONST(30)
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_SHIFT)
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_RANGE                  30:30
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_WOFFSET                        0x0
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_DISABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_MASK_0_PMC_MCSR_TIMEOUT_ENABLE                 _MK_ENUM_CONST(1)


// Register APBDEV_PMC_WAKE2_LVL_0
#define APBDEV_PMC_WAKE2_LVL_0                  _MK_ADDR_CONST(0x164)
#define APBDEV_PMC_WAKE2_LVL_0_SECURE                   0x0
#define APBDEV_PMC_WAKE2_LVL_0_WORD_COUNT                       0x1
#define APBDEV_PMC_WAKE2_LVL_0_RESET_VAL                        _MK_MASK_CONST(0x79ffffe7)
#define APBDEV_PMC_WAKE2_LVL_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE2_LVL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE2_LVL_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_FIELD                      _MK_FIELD_CONST(0x1f, APBDEV_PMC_WAKE2_LVL_0_EVENT_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_RANGE                      4:0
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_WOFFSET                    0x0
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_DEFAULT                    _MK_MASK_CONST(0x7)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_ACTIVE_LOW                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_ACTIVE_HIGH                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_FIELD                  _MK_FIELD_CONST(0x3, APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_RANGE                  6:5
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_WOFFSET                        0x0
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_DEFAULT                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_ACTIVE_LOW                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_USB_EVENT_ACTIVE_HIGH                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_SHIFT                 _MK_SHIFT_CONST(7)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_FIELD                 _MK_FIELD_CONST(0x1f, APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_RANGE                 11:7
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_WOFFSET                       0x0
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_DEFAULT                       _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_ACTIVE_LOW                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_ACTIVE_HIGH                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_SHIFT                       _MK_SHIFT_CONST(12)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_FIELD                       _MK_FIELD_CONST(0x7fff, APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_RANGE                       26:12
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_WOFFSET                     0x0
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_DEFAULT                     _MK_MASK_CONST(0x1fff)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_DEFAULT_MASK                        _MK_MASK_CONST(0x7fff)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_ACTIVE_LOW                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_EVENT_REST_1_ACTIVE_HIGH                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_RANGE                     27:27
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_WOFFSET                   0x0
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_ACTIVE_LOW                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT0_STS_ACTIVE_HIGH                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_RANGE                     28:28
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_WOFFSET                   0x0
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_ACTIVE_LOW                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_INT1_STS_ACTIVE_HIGH                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_SHIFT                      _MK_SHIFT_CONST(29)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_RANGE                      29:29
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_WOFFSET                    0x0
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_ACTIVE_LOW                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_BB2AP_MEM_REQ_ACTIVE_HIGH                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_SHIFT                   _MK_SHIFT_CONST(30)
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_RANGE                   30:30
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_WOFFSET                 0x0
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_ACTIVE_LOW                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_LVL_0_PMC_MCSR_TIMEOUT_ACTIVE_HIGH                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_SHIFT)
#define APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_RANGE                   31:31
#define APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_WOFFSET                 0x0
#define APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_LVL_0_ALLOW_PULSE_WAKE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_WAKE2_STATUS_0
#define APBDEV_PMC_WAKE2_STATUS_0                       _MK_ADDR_CONST(0x168)
#define APBDEV_PMC_WAKE2_STATUS_0_SECURE                        0x0
#define APBDEV_PMC_WAKE2_STATUS_0_WORD_COUNT                    0x1
#define APBDEV_PMC_WAKE2_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_WAKE2_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_WAKE2_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_FIELD                   _MK_FIELD_CONST(0x1f, APBDEV_PMC_WAKE2_STATUS_0_EVENT_SHIFT)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_RANGE                   4:0
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_WOFFSET                 0x0
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_NOT_SET                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_SET                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_SHIFT                       _MK_SHIFT_CONST(5)
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_SHIFT)
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_RANGE                       6:5
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_WOFFSET                     0x0
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_NOT_SET                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_USB_EVENT_SET                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_SHIFT                      _MK_SHIFT_CONST(7)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_FIELD                      _MK_FIELD_CONST(0x1f, APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_SHIFT)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_RANGE                      11:7
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_WOFFSET                    0x0
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_NOT_SET                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_SET                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_FIELD                    _MK_FIELD_CONST(0x7fff, APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_SHIFT)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_RANGE                    26:12
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_WOFFSET                  0x0
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_NOT_SET                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_EVENT_REST_1_SET                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_SHIFT)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_RANGE                  27:27
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_WOFFSET                        0x0
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_NOT_SET                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT0_STS_SET                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_SHIFT                  _MK_SHIFT_CONST(28)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_SHIFT)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_RANGE                  28:28
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_WOFFSET                        0x0
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_NOT_SET                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_INT1_STS_SET                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_SHIFT)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_RANGE                   29:29
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_WOFFSET                 0x0
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_NOT_SET                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_BB2AP_MEM_REQ_SET                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SHIFT                        _MK_SHIFT_CONST(30)
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SHIFT)
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_RANGE                        30:30
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_WOFFSET                      0x0
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_NOT_SET                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SET                  _MK_ENUM_CONST(1)


// Register APBDEV_PMC_SW_WAKE2_STATUS_0
#define APBDEV_PMC_SW_WAKE2_STATUS_0                    _MK_ADDR_CONST(0x16c)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_SECURE                     0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SW_WAKE2_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_FIELD                        _MK_FIELD_CONST(0x1f, APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_SHIFT)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_RANGE                        4:0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_WOFFSET                      0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_DISABLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_ENABLE                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_SHIFT                    _MK_SHIFT_CONST(5)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_SHIFT)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_RANGE                    6:5
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_WOFFSET                  0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_NOT_SET                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_USB_EVENT_SET                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_SHIFT                   _MK_SHIFT_CONST(7)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_FIELD                   _MK_FIELD_CONST(0x1f, APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_SHIFT)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_RANGE                   11:7
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_WOFFSET                 0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_NOT_SET                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_SET                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_SHIFT                 _MK_SHIFT_CONST(12)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_FIELD                 _MK_FIELD_CONST(0x7fff, APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_SHIFT)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_RANGE                 26:12
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_WOFFSET                       0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_DEFAULT_MASK                  _MK_MASK_CONST(0x7fff)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_NOT_SET                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_EVENT_REST_1_SET                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_SHIFT                       _MK_SHIFT_CONST(27)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_SHIFT)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_RANGE                       27:27
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_WOFFSET                     0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_NOT_SET                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT0_STS_SET                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_SHIFT                       _MK_SHIFT_CONST(28)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_SHIFT)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_RANGE                       28:28
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_WOFFSET                     0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_NOT_SET                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_INT1_STS_SET                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_SHIFT                        _MK_SHIFT_CONST(29)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_SHIFT)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_RANGE                        29:29
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_WOFFSET                      0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_NOT_SET                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_BB2AP_MEM_REQ_SET                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(30)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SHIFT)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_RANGE                     30:30
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_WOFFSET                   0x0
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_NOT_SET                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SW_WAKE2_STATUS_0_PMC_MCSR_TIMEOUT_SET                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0                        _MK_ADDR_CONST(0x170)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_SECURE                         0x0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_WORD_COUNT                     0x1
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_RESET_MASK                     _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_READ_MASK                      _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_WRITE_MASK                     _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_FIELD                    _MK_FIELD_CONST(0x7f, APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_SHIFT)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_RANGE                    6:0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_WOFFSET                  0x0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_SHIFT                       _MK_SHIFT_CONST(7)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_FIELD                       _MK_FIELD_CONST(0x1f, APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_SHIFT)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_RANGE                       11:7
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_WOFFSET                     0x0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_SHIFT                     _MK_SHIFT_CONST(12)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_FIELD                     _MK_FIELD_CONST(0x7fff, APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_SHIFT)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_RANGE                     26:12
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_WOFFSET                   0x0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_DEFAULT_MASK                      _MK_MASK_CONST(0x7fff)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_EVENT_REST_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_SHIFT)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_RANGE                   27:27
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_WOFFSET                 0x0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT0_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_SHIFT)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_RANGE                   28:28
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_WOFFSET                 0x0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_INT1_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_SHIFT                    _MK_SHIFT_CONST(29)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_SHIFT)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_RANGE                    29:29
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_WOFFSET                  0x0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_BB2AP_MEM_REQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_SHIFT)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_RANGE                 30:30
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_WOFFSET                       0x0
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0_PMC_MCSR_TIMEOUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_2_0
#define APBDEV_PMC_PG_MASK_2_0                  _MK_ADDR_CONST(0x174)
#define APBDEV_PMC_PG_MASK_2_0_SECURE                   0x0
#define APBDEV_PMC_PG_MASK_2_0_WORD_COUNT                       0x1
#define APBDEV_PMC_PG_MASK_2_0_RESET_VAL                        _MK_MASK_CONST(0xff00ffff)
#define APBDEV_PMC_PG_MASK_2_0_RESET_MASK                       _MK_MASK_CONST(0xff00ffff)
#define APBDEV_PMC_PG_MASK_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_2_0_READ_MASK                        _MK_MASK_CONST(0xff00ffff)
#define APBDEV_PMC_PG_MASK_2_0_WRITE_MASK                       _MK_MASK_CONST(0xff00ffff)
#define APBDEV_PMC_PG_MASK_2_0_TD2_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_2_0_TD2_FIELD                        _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_2_0_TD2_SHIFT)
#define APBDEV_PMC_PG_MASK_2_0_TD2_RANGE                        7:0
#define APBDEV_PMC_PG_MASK_2_0_TD2_WOFFSET                      0x0
#define APBDEV_PMC_PG_MASK_2_0_TD2_DEFAULT                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_2_0_TD2_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_2_0_TD2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_2_0_TD2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_2_0_CELP_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PG_MASK_2_0_CELP_FIELD                       _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_2_0_CELP_SHIFT)
#define APBDEV_PMC_PG_MASK_2_0_CELP_RANGE                       15:8
#define APBDEV_PMC_PG_MASK_2_0_CELP_WOFFSET                     0x0
#define APBDEV_PMC_PG_MASK_2_0_CELP_DEFAULT                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_2_0_CELP_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_2_0_CELP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_2_0_CELP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_2_0_IRAM_SHIFT                       _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PG_MASK_2_0_IRAM_FIELD                       _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_2_0_IRAM_SHIFT)
#define APBDEV_PMC_PG_MASK_2_0_IRAM_RANGE                       31:24
#define APBDEV_PMC_PG_MASK_2_0_IRAM_WOFFSET                     0x0
#define APBDEV_PMC_PG_MASK_2_0_IRAM_DEFAULT                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_2_0_IRAM_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_2_0_IRAM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_2_0_IRAM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_CE1_0
#define APBDEV_PMC_PG_MASK_CE1_0                        _MK_ADDR_CONST(0x178)
#define APBDEV_PMC_PG_MASK_CE1_0_SECURE                         0x0
#define APBDEV_PMC_PG_MASK_CE1_0_WORD_COUNT                     0x1
#define APBDEV_PMC_PG_MASK_CE1_0_RESET_VAL                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE1_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE1_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE1_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE1_0_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_CE1_0_MASK_FIELD                     _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_CE1_0_MASK_SHIFT)
#define APBDEV_PMC_PG_MASK_CE1_0_MASK_RANGE                     7:0
#define APBDEV_PMC_PG_MASK_CE1_0_MASK_WOFFSET                   0x0
#define APBDEV_PMC_PG_MASK_CE1_0_MASK_DEFAULT                   _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE1_0_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE1_0_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE1_0_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_CE2_0
#define APBDEV_PMC_PG_MASK_CE2_0                        _MK_ADDR_CONST(0x17c)
#define APBDEV_PMC_PG_MASK_CE2_0_SECURE                         0x0
#define APBDEV_PMC_PG_MASK_CE2_0_WORD_COUNT                     0x1
#define APBDEV_PMC_PG_MASK_CE2_0_RESET_VAL                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE2_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE2_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE2_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE2_0_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_CE2_0_MASK_FIELD                     _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_CE2_0_MASK_SHIFT)
#define APBDEV_PMC_PG_MASK_CE2_0_MASK_RANGE                     7:0
#define APBDEV_PMC_PG_MASK_CE2_0_MASK_WOFFSET                   0x0
#define APBDEV_PMC_PG_MASK_CE2_0_MASK_DEFAULT                   _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE2_0_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE2_0_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE2_0_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_CE3_0
#define APBDEV_PMC_PG_MASK_CE3_0                        _MK_ADDR_CONST(0x180)
#define APBDEV_PMC_PG_MASK_CE3_0_SECURE                         0x0
#define APBDEV_PMC_PG_MASK_CE3_0_WORD_COUNT                     0x1
#define APBDEV_PMC_PG_MASK_CE3_0_RESET_VAL                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE3_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE3_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE3_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE3_0_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_CE3_0_MASK_FIELD                     _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_CE3_0_MASK_SHIFT)
#define APBDEV_PMC_PG_MASK_CE3_0_MASK_RANGE                     7:0
#define APBDEV_PMC_PG_MASK_CE3_0_MASK_WOFFSET                   0x0
#define APBDEV_PMC_PG_MASK_CE3_0_MASK_DEFAULT                   _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE3_0_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE3_0_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE3_0_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWRGATE_TIMER_CE_0_0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0                 _MK_ADDR_CONST(0x184)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_SECURE                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RESET_VAL                       _MK_MASK_CONST(0xedcba987)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_RANGE                     3:0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_DEFAULT                   _MK_MASK_CONST(0x7)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_SHIFT                     _MK_SHIFT_CONST(4)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_RANGE                     7:4
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_DEFAULT                   _MK_MASK_CONST(0x8)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_SHIFT                     _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_RANGE                     11:8
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_DEFAULT                   _MK_MASK_CONST(0x9)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_SHIFT                     _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_RANGE                     15:12
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_DEFAULT                   _MK_MASK_CONST(0xa)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_RANGE                     19:16
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_DEFAULT                   _MK_MASK_CONST(0xb)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_SHIFT                     _MK_SHIFT_CONST(20)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_RANGE                     23:20
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_DEFAULT                   _MK_MASK_CONST(0xc)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_SHIFT                     _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_RANGE                     27:24
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_DEFAULT                   _MK_MASK_CONST(0xd)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_SHIFT                     _MK_SHIFT_CONST(28)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_RANGE                     31:28
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_DEFAULT                   _MK_MASK_CONST(0xe)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_0_0_RAIL7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWRGATE_TIMER_CE_1_0
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0                 _MK_ADDR_CONST(0x188)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_SECURE                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RESET_VAL                       _MK_MASK_CONST(0x1240e30a)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_FIELD                     _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_RANGE                     5:0
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_DEFAULT                   _MK_MASK_CONST(0xa)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_SHIFT                     _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_FIELD                     _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_RANGE                     11:6
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_DEFAULT                   _MK_MASK_CONST(0xc)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_SHIFT                     _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_FIELD                     _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_RANGE                     17:12
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_DEFAULT                   _MK_MASK_CONST(0xe)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_SHIFT                     _MK_SHIFT_CONST(18)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_FIELD                     _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_RANGE                     23:18
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_DEFAULT                   _MK_MASK_CONST(0x10)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_SHIFT                     _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_FIELD                     _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_RANGE                     29:24
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_WOFFSET                   0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_DEFAULT                   _MK_MASK_CONST(0x12)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_1_0_RAIL9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWRGATE_TIMER_CE_2_0
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0                 _MK_ADDR_CONST(0x18c)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_SECURE                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RESET_VAL                       _MK_MASK_CONST(0x1c698594)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_RANGE                    5:0
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_DEFAULT                  _MK_MASK_CONST(0x14)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_SHIFT                    _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_RANGE                    11:6
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_DEFAULT                  _MK_MASK_CONST(0x16)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_RANGE                    17:12
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_DEFAULT                  _MK_MASK_CONST(0x18)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_SHIFT                    _MK_SHIFT_CONST(18)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_RANGE                    23:18
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_DEFAULT                  _MK_MASK_CONST(0x1a)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_SHIFT                    _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_RANGE                    29:24
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_DEFAULT                  _MK_MASK_CONST(0x1c)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_2_0_RAIL14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWRGATE_TIMER_CE_3_0
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0                 _MK_ADDR_CONST(0x190)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_SECURE                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RESET_VAL                       _MK_MASK_CONST(0x2692281e)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_RANGE                    5:0
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_DEFAULT                  _MK_MASK_CONST(0x1e)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_SHIFT                    _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_RANGE                    11:6
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_DEFAULT                  _MK_MASK_CONST(0x20)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL16_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_RANGE                    17:12
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_DEFAULT                  _MK_MASK_CONST(0x22)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL17_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_SHIFT                    _MK_SHIFT_CONST(18)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_RANGE                    23:18
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_DEFAULT                  _MK_MASK_CONST(0x24)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL18_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_SHIFT                    _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_RANGE                    29:24
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_DEFAULT                  _MK_MASK_CONST(0x26)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_3_0_RAIL19_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWRGATE_TIMER_CE_4_0
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0                 _MK_ADDR_CONST(0x194)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_SECURE                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RESET_VAL                       _MK_MASK_CONST(0x30bacaa8)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_RANGE                    5:0
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_DEFAULT                  _MK_MASK_CONST(0x28)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL20_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_SHIFT                    _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_RANGE                    11:6
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_DEFAULT                  _MK_MASK_CONST(0x2a)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL21_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_RANGE                    17:12
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_DEFAULT                  _MK_MASK_CONST(0x2c)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL22_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_SHIFT                    _MK_SHIFT_CONST(18)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_RANGE                    23:18
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_DEFAULT                  _MK_MASK_CONST(0x2e)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL23_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_SHIFT                    _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_RANGE                    29:24
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_DEFAULT                  _MK_MASK_CONST(0x30)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_4_0_RAIL24_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWRGATE_TIMER_CE_5_0
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0                 _MK_ADDR_CONST(0x198)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_SECURE                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RESET_VAL                       _MK_MASK_CONST(0x3ae36d32)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_RANGE                    5:0
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_DEFAULT                  _MK_MASK_CONST(0x32)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL25_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_SHIFT                    _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_RANGE                    11:6
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_DEFAULT                  _MK_MASK_CONST(0x34)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL26_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_RANGE                    17:12
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_DEFAULT                  _MK_MASK_CONST(0x36)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL27_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_SHIFT                    _MK_SHIFT_CONST(18)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_RANGE                    23:18
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_DEFAULT                  _MK_MASK_CONST(0x38)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL28_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_SHIFT                    _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_RANGE                    29:24
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_DEFAULT                  _MK_MASK_CONST(0x3a)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_5_0_RAIL29_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PWRGATE_TIMER_CE_6_0
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0                 _MK_ADDR_CONST(0x19c)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_SECURE                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RESET_VAL                       _MK_MASK_CONST(0xf3b)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RESET_MASK                      _MK_MASK_CONST(0xfff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_READ_MASK                       _MK_MASK_CONST(0xfff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_WRITE_MASK                      _MK_MASK_CONST(0xfff)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_RANGE                    5:0
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_DEFAULT                  _MK_MASK_CONST(0x3b)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL30_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_SHIFT                    _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_FIELD                    _MK_FIELD_CONST(0x3f, APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_RANGE                    11:6
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_WOFFSET                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_DEFAULT                  _MK_MASK_CONST(0x3c)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_CE_6_0_RAIL31_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PCX_EDPD_CNTRL_0
#define APBDEV_PMC_PCX_EDPD_CNTRL_0                     _MK_ADDR_CONST(0x1a0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_SECURE                      0x0
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_WORD_COUNT                  0x1
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_SHIFT)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_RANGE                    0:0
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_WOFFSET                  0x0
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PCX_EDPD_CNTRL_0_EN_ON                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_OSC_EDPD_OVER_0
#define APBDEV_PMC_OSC_EDPD_OVER_0                      _MK_ADDR_CONST(0x1a4)
#define APBDEV_PMC_OSC_EDPD_OVER_0_SECURE                       0x0
#define APBDEV_PMC_OSC_EDPD_OVER_0_WORD_COUNT                   0x1
#define APBDEV_PMC_OSC_EDPD_OVER_0_RESET_VAL                    _MK_MASK_CONST(0x7e)
#define APBDEV_PMC_OSC_EDPD_OVER_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_OSC_EDPD_OVER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_OSC_EDPD_OVER_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_SHIFT                 _MK_SHIFT_CONST(23)
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_SHIFT)
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_RANGE                 23:23
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_WOFFSET                       0x0
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_CLK_OK_ENABLE                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_SHIFT                        _MK_SHIFT_CONST(22)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_SHIFT)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_RANGE                        22:22
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_WOFFSET                      0x0
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_CAR                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_PMC                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_SHIFT                    _MK_SHIFT_CONST(20)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_SHIFT)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_RANGE                    21:20
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_WOFFSET                  0x0
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_DPD                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_OFF                      _MK_ENUM_CONST(1)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_ON                       _MK_ENUM_CONST(2)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XO_LP0_MODE_EXT_REQ                  _MK_ENUM_CONST(3)

#define APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_FIELD                    _MK_FIELD_CONST(0xff, APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_SHIFT)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_RANGE                    19:12
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_WOFFSET                  0x0
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_OSCFI_SPARE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_OSC_EDPD_OVER_0_XODS_SHIFT                   _MK_SHIFT_CONST(7)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XODS_FIELD                   _MK_FIELD_CONST(0x1f, APBDEV_PMC_OSC_EDPD_OVER_0_XODS_SHIFT)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XODS_RANGE                   11:7
#define APBDEV_PMC_OSC_EDPD_OVER_0_XODS_WOFFSET                 0x0
#define APBDEV_PMC_OSC_EDPD_OVER_0_XODS_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XODS_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XODS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XODS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_SHIFT                   _MK_SHIFT_CONST(1)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_FIELD                   _MK_FIELD_CONST(0x3f, APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_SHIFT)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_RANGE                   6:1
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_WOFFSET                 0x0
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_DEFAULT                 _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOFS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_SHIFT)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_RANGE                   0:0
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_WOFFSET                 0x0
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_OSC_EDPD_OVER_0_XOBP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_CLK_OUT_CNTRL_0
#define APBDEV_PMC_CLK_OUT_CNTRL_0                      _MK_ADDR_CONST(0x1a8)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_SECURE                       0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_WORD_COUNT                   0x1
#define APBDEV_PMC_CLK_OUT_CNTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_RANGE                        0:0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_SHIFT                        _MK_SHIFT_CONST(1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_RANGE                        1:1
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_RANGE                  2:2
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_WOFFSET                        0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_RANGE                  3:3
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_WOFFSET                        0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_SHIFT                        _MK_SHIFT_CONST(4)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_FIELD                        _MK_FIELD_CONST(0x3, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_RANGE                        5:4
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_LOW                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_HIGH                 _MK_ENUM_CONST(1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_TRIS                 _MK_ENUM_CONST(2)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_SHIFT                   _MK_SHIFT_CONST(6)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_FIELD                   _MK_FIELD_CONST(0x3, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_RANGE                   7:6
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_WOFFSET                 0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_OSC_DIV1                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_OSC_DIV2                        _MK_ENUM_CONST(1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_OSC_DIV3                        _MK_ENUM_CONST(2)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_CAR                     _MK_ENUM_CONST(3)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_SHIFT                        _MK_SHIFT_CONST(8)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_RANGE                        8:8
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_SHIFT                        _MK_SHIFT_CONST(9)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_RANGE                        9:9
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_SHIFT                  _MK_SHIFT_CONST(10)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_RANGE                  10:10
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_WOFFSET                        0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_SHIFT                  _MK_SHIFT_CONST(11)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_RANGE                  11:11
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_WOFFSET                        0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_SHIFT                        _MK_SHIFT_CONST(12)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_FIELD                        _MK_FIELD_CONST(0x3, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_RANGE                        13:12
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_LOW                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_HIGH                 _MK_ENUM_CONST(1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_TRIS                 _MK_ENUM_CONST(2)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_SHIFT                   _MK_SHIFT_CONST(14)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_FIELD                   _MK_FIELD_CONST(0x3, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_RANGE                   15:14
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_WOFFSET                 0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_OSC_DIV1                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_OSC_DIV2                        _MK_ENUM_CONST(1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_OSC_DIV3                        _MK_ENUM_CONST(2)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_CAR                     _MK_ENUM_CONST(3)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_RANGE                        16:16
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_SHIFT                        _MK_SHIFT_CONST(17)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_RANGE                        17:17
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_SHIFT                  _MK_SHIFT_CONST(18)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_RANGE                  18:18
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_WOFFSET                        0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_SHIFT                  _MK_SHIFT_CONST(19)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_RANGE                  19:19
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_WOFFSET                        0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_SHIFT                        _MK_SHIFT_CONST(20)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_FIELD                        _MK_FIELD_CONST(0x3, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_RANGE                        21:20
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_WOFFSET                      0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_LOW                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_HIGH                 _MK_ENUM_CONST(1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_TRIS                 _MK_ENUM_CONST(2)

#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_SHIFT                   _MK_SHIFT_CONST(22)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_FIELD                   _MK_FIELD_CONST(0x3, APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_SHIFT)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_RANGE                   23:22
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_WOFFSET                 0x0
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_OSC_DIV1                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_OSC_DIV2                        _MK_ENUM_CONST(1)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_OSC_DIV3                        _MK_ENUM_CONST(2)
#define APBDEV_PMC_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_CAR                     _MK_ENUM_CONST(3)


// Register APBDEV_PMC_SATA_PWRGT_0
#define APBDEV_PMC_SATA_PWRGT_0                 _MK_ADDR_CONST(0x1ac)
#define APBDEV_PMC_SATA_PWRGT_0_SECURE                  0x0
#define APBDEV_PMC_SATA_PWRGT_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SATA_PWRGT_0_RESET_VAL                       _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_SATA_PWRGT_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_SATA_PWRGT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_PMC_SATA_PWRGT_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_SHIFT)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_RANGE                 0:0
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_WOFFSET                       0x0
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_SHIFT                        _MK_SHIFT_CONST(1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_SHIFT)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_RANGE                        1:1
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_WOFFSET                      0x0
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_SHIFT)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_RANGE                 2:2
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_WOFFSET                       0x0
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_SHIFT                        _MK_SHIFT_CONST(3)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_SHIFT)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_RANGE                        3:3
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_WOFFSET                      0x0
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_SHIFT                   _MK_SHIFT_CONST(4)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_SHIFT)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_RANGE                   4:4
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_WOFFSET                 0x0
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_SHIFT)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_RANGE                  5:5
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_WOFFSET                        0x0
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SATA_PWRGT_0_PG_INFO_SHIFT                   _MK_SHIFT_CONST(6)
#define APBDEV_PMC_SATA_PWRGT_0_PG_INFO_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SATA_PWRGT_0_PG_INFO_SHIFT)
#define APBDEV_PMC_SATA_PWRGT_0_PG_INFO_RANGE                   6:6
#define APBDEV_PMC_SATA_PWRGT_0_PG_INFO_WOFFSET                 0x0
#define APBDEV_PMC_SATA_PWRGT_0_PG_INFO_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PG_INFO_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_PG_INFO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_PG_INFO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_SHIFT                       _MK_SHIFT_CONST(7)
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_SHIFT)
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_RANGE                       7:7
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_WOFFSET                     0x0
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_SATA_PWRGT_0_SW_PLL_EDPD_ON                  _MK_ENUM_CONST(1)


// Register APBDEV_PMC_SENSOR_CTRL_0
#define APBDEV_PMC_SENSOR_CTRL_0                        _MK_ADDR_CONST(0x1b0)
#define APBDEV_PMC_SENSOR_CTRL_0_SECURE                         0x0
#define APBDEV_PMC_SENSOR_CTRL_0_WORD_COUNT                     0x1
#define APBDEV_PMC_SENSOR_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x7)
#define APBDEV_PMC_SENSOR_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_PMC_SENSOR_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x7)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_SHIFT)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_RANGE                        0:0
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_WOFFSET                      0x0
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_PG_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_SHIFT                       _MK_SHIFT_CONST(1)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_SHIFT)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_RANGE                       1:1
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_WOFFSET                     0x0
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_SENSOR_CTRL_0_ENABLE_RST_ON                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_SHIFT)
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_RANGE                      2:2
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_WOFFSET                    0x0
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_ON                 _MK_ENUM_CONST(1)


// Register APBDEV_PMC_RST_STATUS_0
#define APBDEV_PMC_RST_STATUS_0                 _MK_ADDR_CONST(0x1b4)
#define APBDEV_PMC_RST_STATUS_0_SECURE                  0x0
#define APBDEV_PMC_RST_STATUS_0_WORD_COUNT                      0x1
#define APBDEV_PMC_RST_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_RST_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_PMC_RST_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_RST_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_RST_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_PMC_RST_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_FIELD                        _MK_FIELD_CONST(0x7, APBDEV_PMC_RST_STATUS_0_RST_SOURCE_SHIFT)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_RANGE                        2:0
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_WOFFSET                      0x0
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_POR                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_WATCHDOG                     _MK_ENUM_CONST(1)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_SENSOR                       _MK_ENUM_CONST(2)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_SW_MAIN                      _MK_ENUM_CONST(3)
#define APBDEV_PMC_RST_STATUS_0_RST_SOURCE_LP0                  _MK_ENUM_CONST(4)


// Register APBDEV_PMC_IO_DPD_REQ_0
#define APBDEV_PMC_IO_DPD_REQ_0                 _MK_ADDR_CONST(0x1b8)
#define APBDEV_PMC_IO_DPD_REQ_0_SECURE                  0x0
#define APBDEV_PMC_IO_DPD_REQ_0_WORD_COUNT                      0x1
#define APBDEV_PMC_IO_DPD_REQ_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_RESET_MASK                      _MK_MASK_CONST(0xffffdb0f)
#define APBDEV_PMC_IO_DPD_REQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_READ_MASK                       _MK_MASK_CONST(0xffffdb0f)
#define APBDEV_PMC_IO_DPD_REQ_0_WRITE_MASK                      _MK_MASK_CONST(0xffffdb0f)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_CSIA_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_RANGE                      0:0
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIA_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_CSIB_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_RANGE                      1:1
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_CSIB_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_DSI_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_DSI_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_RANGE                       2:2
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_WOFFSET                     0x0
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_DSI_ON                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_SHIFT                 _MK_SHIFT_CONST(3)
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_RANGE                 3:3
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_MIPI_BIAS_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_SHIFT                     _MK_SHIFT_CONST(8)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_RANGE                     8:8
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR0_CS1_CKE1_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_USB0_SHIFT                      _MK_SHIFT_CONST(9)
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_USB0_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_RANGE                      9:9
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB0_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_USB2_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_USB2_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_RANGE                      11:11
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB2_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_SHIFT                  _MK_SHIFT_CONST(12)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_RANGE                  12:12
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_BIAS_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_UART_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDEV_PMC_IO_DPD_REQ_0_UART_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_UART_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_UART_RANGE                      14:14
#define APBDEV_PMC_IO_DPD_REQ_0_UART_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_UART_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_UART_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_UART_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_UART_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_UART_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_UART_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_BB_SHIFT                        _MK_SHIFT_CONST(15)
#define APBDEV_PMC_IO_DPD_REQ_0_BB_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_BB_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_BB_RANGE                        15:15
#define APBDEV_PMC_IO_DPD_REQ_0_BB_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD_REQ_0_BB_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_BB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_BB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_BB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_BB_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_BB_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_VI_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDEV_PMC_IO_DPD_REQ_0_VI_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_VI_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_VI_RANGE                        16:16
#define APBDEV_PMC_IO_DPD_REQ_0_VI_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD_REQ_0_VI_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_VI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_VI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_VI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_VI_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_VI_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_SHIFT                     _MK_SHIFT_CONST(17)
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_AUDIO_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_RANGE                     17:17
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_AUDIO_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_SHIFT                      _MK_SHIFT_CONST(18)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_RANGE                      18:18
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CS1_CKE1_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_SHIFT                      _MK_SHIFT_CONST(19)
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_HSIC_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_RANGE                      19:19
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_HSIC_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_SHIFT                        _MK_SHIFT_CONST(20)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_RANGE                        20:20
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_VTTGEN_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_SHIFT                       _MK_SHIFT_CONST(21)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_RANGE                       21:21
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_WOFFSET                     0x0
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_VTTGEN_ON                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_COMP_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_COMP_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_RANGE                      22:22
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_COMP_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_SHIFT                   _MK_SHIFT_CONST(23)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_RANGE                   23:23
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_CLK_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_SHIFT                      _MK_SHIFT_CONST(24)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_RANGE                      24:24
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_POP_ADDR_CMD_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_SHIFT                      _MK_SHIFT_CONST(25)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_RANGE                      25:25
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_ADDR_CMD_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_SHIFT                     _MK_SHIFT_CONST(26)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_RANGE                     26:26
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_DISC_ADDR_CMD_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_RANGE                  27:27
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_DDR_DATA_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_HDMI_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_RANGE                      28:28
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_HDMI_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_SHIFT                    _MK_SHIFT_CONST(29)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_REQ_0_USB_IC_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_RANGE                    29:29
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_USB_IC_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_REQ_0_CODE_SHIFT                      _MK_SHIFT_CONST(30)
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_FIELD                      _MK_FIELD_CONST(0x3, APBDEV_PMC_IO_DPD_REQ_0_CODE_SHIFT)
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_RANGE                      31:30
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_IDLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_DPD_OFF                    _MK_ENUM_CONST(1)
#define APBDEV_PMC_IO_DPD_REQ_0_CODE_DPD_ON                     _MK_ENUM_CONST(2)


// Register APBDEV_PMC_IO_DPD_STATUS_0
#define APBDEV_PMC_IO_DPD_STATUS_0                      _MK_ADDR_CONST(0x1bc)
#define APBDEV_PMC_IO_DPD_STATUS_0_SECURE                       0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_WORD_COUNT                   0x1
#define APBDEV_PMC_IO_DPD_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x3fffdb0f)
#define APBDEV_PMC_IO_DPD_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x3fffdb0f)
#define APBDEV_PMC_IO_DPD_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x3fffdb00)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_CSIA_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_RANGE                   0:0
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIA_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_SHIFT                   _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_CSIB_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_RANGE                   1:1
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_CSIB_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_SHIFT                    _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_DSI_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_RANGE                    2:2
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DSI_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_RANGE                      3:3
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_MIPI_BIAS_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_SHIFT                  _MK_SHIFT_CONST(8)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_RANGE                  8:8
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR0_CS1_CKE1_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_SHIFT                   _MK_SHIFT_CONST(9)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_USB0_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_RANGE                   9:9
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB0_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_SHIFT                   _MK_SHIFT_CONST(11)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_USB2_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_RANGE                   11:11
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB2_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_SHIFT                       _MK_SHIFT_CONST(12)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_RANGE                       12:12
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_WOFFSET                     0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_BIAS_ON                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_UART_SHIFT                   _MK_SHIFT_CONST(14)
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_UART_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_RANGE                   14:14
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_UART_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_BB_SHIFT                     _MK_SHIFT_CONST(15)
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_BB_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_RANGE                     15:15
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_BB_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_VI_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_VI_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_RANGE                     16:16
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_VI_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_SHIFT                  _MK_SHIFT_CONST(17)
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_RANGE                  17:17
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_AUDIO_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_SHIFT                   _MK_SHIFT_CONST(18)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_RANGE                   18:18
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CS1_CKE1_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_HSIC_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_RANGE                   19:19
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_HSIC_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_SHIFT                     _MK_SHIFT_CONST(20)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_RANGE                     20:20
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_SHIFT                    _MK_SHIFT_CONST(21)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_RANGE                    21:21
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_SHIFT                   _MK_SHIFT_CONST(22)
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_COMP_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_RANGE                   22:22
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_COMP_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_SHIFT                        _MK_SHIFT_CONST(23)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_RANGE                        23:23
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_CLK_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_SHIFT                   _MK_SHIFT_CONST(24)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_RANGE                   24:24
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_POP_ADDR_CMD_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_SHIFT                   _MK_SHIFT_CONST(25)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_RANGE                   25:25
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_ADDR_CMD_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_SHIFT                  _MK_SHIFT_CONST(26)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_RANGE                  26:26
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DISC_ADDR_CMD_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_SHIFT                       _MK_SHIFT_CONST(27)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_RANGE                       27:27
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_WOFFSET                     0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_DDR_DATA_ON                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_SHIFT                   _MK_SHIFT_CONST(28)
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_HDMI_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_RANGE                   28:28
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_HDMI_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_SHIFT                 _MK_SHIFT_CONST(29)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_SHIFT)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_RANGE                 29:29
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_STATUS_0_USB_IC_ON                    _MK_ENUM_CONST(1)


// Register APBDEV_PMC_IO_DPD2_REQ_0
#define APBDEV_PMC_IO_DPD2_REQ_0                        _MK_ADDR_CONST(0x1c0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SECURE                         0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_WORD_COUNT                     0x1
#define APBDEV_PMC_IO_DPD2_REQ_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_RESET_MASK                     _MK_MASK_CONST(0xfffff0ff)
#define APBDEV_PMC_IO_DPD2_REQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_READ_MASK                      _MK_MASK_CONST(0xfffff0ff)
#define APBDEV_PMC_IO_DPD2_REQ_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff0ff)
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_RANGE                        0:0
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_PEX_CNTRL_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_SHIFT                   _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_RANGE                   1:1
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC1_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_RANGE                   2:2
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_SDMMC3_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_SHIFT                     _MK_SHIFT_CONST(3)
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_EMMC_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_RANGE                     3:3
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_EMMC_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_CAM_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_RANGE                      4:4
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CAM_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_SHIFT                 _MK_SHIFT_CONST(5)
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_RANGE                 5:5
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_RES_RAIL_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_HV_SHIFT                       _MK_SHIFT_CONST(6)
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_HV_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_RANGE                       6:6
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_WOFFSET                     0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_HV_ON                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_SHIFT                     _MK_SHIFT_CONST(7)
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DSIB_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_RANGE                     7:7
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DSIB_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_SHIFT                     _MK_SHIFT_CONST(12)
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_CSIE_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_RANGE                     12:12
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CSIE_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_SHIFT                     _MK_SHIFT_CONST(13)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_RANGE                     13:13
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN2_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_RANGE                     14:14
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN3_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_SHIFT                     _MK_SHIFT_CONST(15)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_RANGE                     15:15
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_VTTGEN4_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_RANGE                   16:16
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR0_CMD_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_SHIFT                   _MK_SHIFT_CONST(17)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_RANGE                   17:17
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR1_CMD_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_SHIFT                   _MK_SHIFT_CONST(18)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_RANGE                   18:18
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_ADDR2_CMD_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_SHIFT                 _MK_SHIFT_CONST(19)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_RANGE                 19:19
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR0_CLK_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_SHIFT                   _MK_SHIFT_CONST(20)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_RANGE                   20:20
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR0_CMD_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_SHIFT                   _MK_SHIFT_CONST(21)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_RANGE                   21:21
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR1_CMD_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_SHIFT                   _MK_SHIFT_CONST(22)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_RANGE                   22:22
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_ADDR2_CMD_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_SHIFT                 _MK_SHIFT_CONST(23)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_RANGE                 23:23
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_CLK_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_SHIFT                        _MK_SHIFT_CONST(24)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_RANGE                        24:24
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DDR1_DATA_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_SHIFT                     _MK_SHIFT_CONST(25)
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_LVDS_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_RANGE                     25:25
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_LVDS_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_SHIFT                      _MK_SHIFT_CONST(26)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_RANGE                      26:26
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_VTTGEN2_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_SHIFT                        _MK_SHIFT_CONST(27)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_RANGE                        27:27
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_DISC_BIAS_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_RANGE                 28:28
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_POP_BIAS_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_SHIFT                        _MK_SHIFT_CONST(29)
#define APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_RANGE                        29:29
#define APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_NEW_RAILS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_SHIFT                     _MK_SHIFT_CONST(30)
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_FIELD                     _MK_FIELD_CONST(0x3, APBDEV_PMC_IO_DPD2_REQ_0_CODE_SHIFT)
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_RANGE                     31:30
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_IDLE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_DPD_OFF                   _MK_ENUM_CONST(1)
#define APBDEV_PMC_IO_DPD2_REQ_0_CODE_DPD_ON                    _MK_ENUM_CONST(2)


// Register APBDEV_PMC_IO_DPD2_STATUS_0
#define APBDEV_PMC_IO_DPD2_STATUS_0                     _MK_ADDR_CONST(0x1c4)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SECURE                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_WORD_COUNT                  0x1
#define APBDEV_PMC_IO_DPD2_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x3dfff0ff)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3dfff0ff)
#define APBDEV_PMC_IO_DPD2_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x3dfff07f)
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_RANGE                     0:0
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_PEX_CNTRL_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_SHIFT                        _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_RANGE                        1:1
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC1_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_RANGE                        2:2
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_SDMMC3_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_RANGE                  3:3
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_EMMC_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_SHIFT                   _MK_SHIFT_CONST(4)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_CAM_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_RANGE                   4:4
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CAM_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_RANGE                      5:5
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_RES_RAIL_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_SHIFT                    _MK_SHIFT_CONST(6)
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_HV_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_RANGE                    6:6
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_HV_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_RANGE                  7:7
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DSIB_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_SHIFT                  _MK_SHIFT_CONST(12)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_RANGE                  12:12
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_CSIE_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_SHIFT                  _MK_SHIFT_CONST(13)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_RANGE                  13:13
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN2_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_SHIFT                  _MK_SHIFT_CONST(14)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_RANGE                  14:14
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN3_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_SHIFT                  _MK_SHIFT_CONST(15)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_RANGE                  15:15
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_VTTGEN4_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_RANGE                        16:16
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR0_CMD_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_SHIFT                        _MK_SHIFT_CONST(17)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_RANGE                        17:17
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR1_CMD_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_SHIFT                        _MK_SHIFT_CONST(18)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_RANGE                        18:18
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_ADDR2_CMD_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_SHIFT                      _MK_SHIFT_CONST(19)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_RANGE                      19:19
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR0_CLK_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_SHIFT                        _MK_SHIFT_CONST(20)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_RANGE                        20:20
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR0_CMD_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_SHIFT                        _MK_SHIFT_CONST(21)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_RANGE                        21:21
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR1_CMD_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_SHIFT                        _MK_SHIFT_CONST(22)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_RANGE                        22:22
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_ADDR2_CMD_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_SHIFT                      _MK_SHIFT_CONST(23)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_RANGE                      23:23
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_CLK_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_SHIFT                     _MK_SHIFT_CONST(24)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_RANGE                     24:24
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DDR1_DATA_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_SHIFT                   _MK_SHIFT_CONST(26)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_RANGE                   26:26
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_VTTGEN2_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_RANGE                     27:27
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_DISC_BIAS_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_RANGE                      28:28
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_POP_BIAS_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_SHIFT                     _MK_SHIFT_CONST(29)
#define APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_SHIFT)
#define APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_RANGE                     29:29
#define APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_STATUS_0_NEW_RAILS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SEL_DPD_TIM_0
#define APBDEV_PMC_SEL_DPD_TIM_0                        _MK_ADDR_CONST(0x1c8)
#define APBDEV_PMC_SEL_DPD_TIM_0_SECURE                         0x0
#define APBDEV_PMC_SEL_DPD_TIM_0_WORD_COUNT                     0x1
#define APBDEV_PMC_SEL_DPD_TIM_0_RESET_VAL                      _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_SEL_DPD_TIM_0_RESET_MASK                     _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_SEL_DPD_TIM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEL_DPD_TIM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEL_DPD_TIM_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_SEL_DPD_TIM_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_FIELD                      _MK_FIELD_CONST(0x7f, APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_SHIFT)
#define APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_RANGE                      6:0
#define APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_WOFFSET                    0x0
#define APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_DEFAULT                    _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEL_DPD_TIM_0_SEL_DPD_TIM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_VDDP_SEL_0
#define APBDEV_PMC_VDDP_SEL_0                   _MK_ADDR_CONST(0x1cc)
#define APBDEV_PMC_VDDP_SEL_0_SECURE                    0x0
#define APBDEV_PMC_VDDP_SEL_0_WORD_COUNT                        0x1
#define APBDEV_PMC_VDDP_SEL_0_RESET_VAL                         _MK_MASK_CONST(0x3)
#define APBDEV_PMC_VDDP_SEL_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_VDDP_SEL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_VDDP_SEL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_VDDP_SEL_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define APBDEV_PMC_VDDP_SEL_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_VDDP_SEL_0_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_VDDP_SEL_0_DATA_FIELD                        _MK_FIELD_CONST(0x3, APBDEV_PMC_VDDP_SEL_0_DATA_SHIFT)
#define APBDEV_PMC_VDDP_SEL_0_DATA_RANGE                        1:0
#define APBDEV_PMC_VDDP_SEL_0_DATA_WOFFSET                      0x0
#define APBDEV_PMC_VDDP_SEL_0_DATA_DEFAULT                      _MK_MASK_CONST(0x3)
#define APBDEV_PMC_VDDP_SEL_0_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APBDEV_PMC_VDDP_SEL_0_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_VDDP_SEL_0_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_DDR_CFG_0
#define APBDEV_PMC_DDR_CFG_0                    _MK_ADDR_CONST(0x1d0)
#define APBDEV_PMC_DDR_CFG_0_SECURE                     0x0
#define APBDEV_PMC_DDR_CFG_0_WORD_COUNT                         0x1
#define APBDEV_PMC_DDR_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define APBDEV_PMC_DDR_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define APBDEV_PMC_DDR_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define APBDEV_PMC_DDR_CFG_0_PKG_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_PKG_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_CFG_0_PKG_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_PKG_RANGE                  0:0
#define APBDEV_PMC_DDR_CFG_0_PKG_WOFFSET                        0x0
#define APBDEV_PMC_DDR_CFG_0_PKG_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_PKG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_PKG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_PKG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_PKG_DISC                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_PKG_POP                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_DDR_CFG_0_IF_SHIFT                   _MK_SHIFT_CONST(1)
#define APBDEV_PMC_DDR_CFG_0_IF_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_CFG_0_IF_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_IF_RANGE                   1:1
#define APBDEV_PMC_DDR_CFG_0_IF_WOFFSET                 0x0
#define APBDEV_PMC_DDR_CFG_0_IF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_IF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_IF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_IF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_IF_LPDDR2                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_IF_DDR3                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_RANGE                 2:2
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_WOFFSET                       0x0
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_CHAN_SWIZZLE_ENABLE                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_DDR_CFG_0_DDR_SPARE_SHIFT                    _MK_SHIFT_CONST(3)
#define APBDEV_PMC_DDR_CFG_0_DDR_SPARE_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_CFG_0_DDR_SPARE_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_DDR_SPARE_RANGE                    3:3
#define APBDEV_PMC_DDR_CFG_0_DDR_SPARE_WOFFSET                  0x0
#define APBDEV_PMC_DDR_CFG_0_DDR_SPARE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_DDR_SPARE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_DDR_SPARE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_DDR_SPARE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_SHIFT                        _MK_SHIFT_CONST(4)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_FIELD                        _MK_FIELD_CONST(0xf, APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_RANGE                        7:4
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_WOFFSET                      0x0
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_RESET                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MBA0                     _MK_ENUM_CONST(1)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MBA1                     _MK_ENUM_CONST(2)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MBA2                     _MK_ENUM_CONST(3)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MA0                      _MK_ENUM_CONST(4)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MA1                      _MK_ENUM_CONST(5)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MA2                      _MK_ENUM_CONST(6)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MA3                      _MK_ENUM_CONST(7)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MA10                     _MK_ENUM_CONST(8)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MA11                     _MK_ENUM_CONST(9)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MA12                     _MK_ENUM_CONST(10)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_XM0_MA13                     _MK_ENUM_CONST(11)
#define APBDEV_PMC_DDR_CFG_0_RESET_SWIZZLE_NONE                 _MK_ENUM_CONST(12)

#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_CFG_0_XM0_TRI_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_RANGE                      8:8
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_WOFFSET                    0x0
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_XM0_TRI_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_SHIFT                      _MK_SHIFT_CONST(9)
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_CFG_0_XM1_TRI_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_RANGE                      9:9
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_WOFFSET                    0x0
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_XM1_TRI_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_SHIFT                 _MK_SHIFT_CONST(10)
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_RANGE                 10:10
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_WOFFSET                       0x0
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_XM0_MCLK_TRI_ENABLE                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_SHIFT                 _MK_SHIFT_CONST(11)
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_SHIFT)
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_RANGE                 11:11
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_WOFFSET                       0x0
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_DDR_CFG_0_XM1_MCLK_TRI_ENABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_PMC_E_NO_VTTGEN_0
#define APBDEV_PMC_E_NO_VTTGEN_0                        _MK_ADDR_CONST(0x1d4)
#define APBDEV_PMC_E_NO_VTTGEN_0_SECURE                         0x0
#define APBDEV_PMC_E_NO_VTTGEN_0_WORD_COUNT                     0x1
#define APBDEV_PMC_E_NO_VTTGEN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_E_NO_VTTGEN_0_RESET_MASK                     _MK_MASK_CONST(0x3ff)
#define APBDEV_PMC_E_NO_VTTGEN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_E_NO_VTTGEN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_E_NO_VTTGEN_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define APBDEV_PMC_E_NO_VTTGEN_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_FIELD                     _MK_FIELD_CONST(0x1f, APBDEV_PMC_E_NO_VTTGEN_0_MASK_SHIFT)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_RANGE                     4:0
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_WOFFSET                   0x0
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_SHIFT                 _MK_SHIFT_CONST(5)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_FIELD                 _MK_FIELD_CONST(0x1f, APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_SHIFT)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_RANGE                 9:5
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_WOFFSET                       0x0
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_E_NO_VTTGEN_0_MASK_XM1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 472 [0x1d8]

// Register APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0                     _MK_ADDR_CONST(0x1dc)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_SECURE                      0x0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_WORD_COUNT                  0x1
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_RESET_VAL                   _MK_MASK_CONST(0x10c)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_SHIFT                     _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_FIELD                     _MK_FIELD_CONST(0xff, APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_SHIFT)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_RANGE                     15:8
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_WOFFSET                   0x0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_FIELD                     _MK_FIELD_CONST(0xff, APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_SHIFT)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_RANGE                     7:0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_WOFFSET                   0x0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_DEFAULT                   _MK_MASK_CONST(0xc)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_TEST_PWRGATE_0
#define APBDEV_PMC_TEST_PWRGATE_0                       _MK_ADDR_CONST(0x1e0)
#define APBDEV_PMC_TEST_PWRGATE_0_SECURE                        0x0
#define APBDEV_PMC_TEST_PWRGATE_0_WORD_COUNT                    0x1
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_TEST_PWRGATE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_TEST_PWRGATE_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_SHIFT                     _MK_SHIFT_CONST(4)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_SHIFT)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_RANGE                     4:4
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_WOFFSET                   0x0
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_TEST_PWRGATE_0_RESET_DEBUG_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_SHIFT                        _MK_SHIFT_CONST(3)
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_SHIFT)
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_RANGE                        3:3
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_WOFFSET                      0x0
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_TEST_PWRGATE_0_DPD_ENABLE_DEBUG_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_SHIFT)
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_RANGE                        2:2
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_WOFFSET                      0x0
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_TEST_PWRGATE_0_MAIN_CLAMP_DEBUG_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_TEST_PWRGATE_0_OP_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_TEST_PWRGATE_0_OP_FIELD                      _MK_FIELD_CONST(0x3, APBDEV_PMC_TEST_PWRGATE_0_OP_SHIFT)
#define APBDEV_PMC_TEST_PWRGATE_0_OP_RANGE                      1:0
#define APBDEV_PMC_TEST_PWRGATE_0_OP_WOFFSET                    0x0
#define APBDEV_PMC_TEST_PWRGATE_0_OP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_OP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APBDEV_PMC_TEST_PWRGATE_0_OP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_OP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TEST_PWRGATE_0_OP_NONE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_TEST_PWRGATE_0_OP_FORCE_ON                   _MK_ENUM_CONST(1)
#define APBDEV_PMC_TEST_PWRGATE_0_OP_FORCE_OFF                  _MK_ENUM_CONST(2)


// Register APBDEV_PMC_PWRGATE_TIMER_MULT_0
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0                 _MK_ADDR_CONST(0x1e4)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_SECURE                  0x0
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_RESET_VAL                       _MK_MASK_CONST(0x1b)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_FIELD                  _MK_FIELD_CONST(0x7, APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_RANGE                  5:3
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_WOFFSET                        0x0
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_DEFAULT                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_ONE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_TWO                    _MK_ENUM_CONST(1)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_FOUR                   _MK_ENUM_CONST(2)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_EIGHT                  _MK_ENUM_CONST(3)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_CPU_SIXTEEN                        _MK_ENUM_CONST(4)

#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_SHIFT)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_RANGE                      2:0
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_WOFFSET                    0x0
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_DEFAULT                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_ONE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_TWO                        _MK_ENUM_CONST(1)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_FOUR                       _MK_ENUM_CONST(2)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_EIGHT                      _MK_ENUM_CONST(3)
#define APBDEV_PMC_PWRGATE_TIMER_MULT_0_MULT_SIXTEEN                    _MK_ENUM_CONST(4)


// Register APBDEV_PMC_DSI_SEL_DPD_0
#define APBDEV_PMC_DSI_SEL_DPD_0                        _MK_ADDR_CONST(0x1e8)
#define APBDEV_PMC_DSI_SEL_DPD_0_SECURE                         0x0
#define APBDEV_PMC_DSI_SEL_DPD_0_WORD_COUNT                     0x1
#define APBDEV_PMC_DSI_SEL_DPD_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DSI_SEL_DPD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DSI_SEL_DPD_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_SHIFT)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_RANGE                 0:0
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_WOFFSET                       0x0
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIA_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_SHIFT                 _MK_SHIFT_CONST(1)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_SHIFT)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_RANGE                 1:1
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_WOFFSET                       0x0
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_DSI_SEL_DPD_0_SET_DSIB_ON                    _MK_ENUM_CONST(1)


// Register APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0                       _MK_ADDR_CONST(0x1ec)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_SECURE                        0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_WORD_COUNT                    0x1
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_RANGE                   0:0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_NULL                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P0_TRIG                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_SHIFT                   _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_RANGE                   1:1
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_NULL                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P1_TRIG                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_RANGE                   2:2
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_NULL                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WALK_PTR_P2_TRIG                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_SHIFT                   _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_RANGE                   3:3
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_NULL                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P0_TRIG                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_SHIFT                        _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_RANGE                        4:4
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_NULL                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P0_TRIG                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_SHIFT                        _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_RANGE                        5:5
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_NULL                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P1_TRIG                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_SHIFT                        _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_RANGE                        6:6
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_NULL                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CAP_CFG_P2_TRIG                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_SHIFT                       _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_RANGE                       7:7
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_NULL                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_RESERVED_P0_TRIG                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_SHIFT                     _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_RANGE                     8:8
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_NULL                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P0_TRIG                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_SHIFT                     _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_RANGE                     9:9
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_NULL                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P1_TRIG                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_SHIFT                     _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_RANGE                     10:10
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_NULL                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_FORCE_WALK_P2_TRIG                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_SHIFT                     _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_RANGE                     11:11
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_NULL                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_FORCE_WALK_P0_TRIG                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_SHIFT                 _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_RANGE                 12:12
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_NULL                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P0_TRIG                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_SHIFT                 _MK_SHIFT_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_RANGE                 13:13
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_NULL                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P1_TRIG                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_SHIFT                 _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_RANGE                 14:14
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_NULL                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UTMIP_CLR_WAKE_ALARM_P2_TRIG                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_SHIFT                 _MK_SHIFT_CONST(15)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_RANGE                 15:15
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_NULL                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P0_TRIG                  _MK_ENUM_CONST(1)


// Register APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0                    _MK_ADDR_CONST(0x1f0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_SECURE                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_WORD_COUNT                         0x1
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_RESET_VAL                  _MK_MASK_CONST(0xf0f0f0f)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_RANGE                       1:0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_DEFAULT                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_HS                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_FS                  _MK_ENUM_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_LS                  _MK_ENUM_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P0_RST                 _MK_ENUM_CONST(3)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_RANGE                     5:2
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_DEFAULT                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_SHIFT                   _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_RANGE                   6:6
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_SHIFT                     _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_RANGE                     7:7
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P0_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_RANGE                       9:8
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_DEFAULT                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_HS                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_FS                  _MK_ENUM_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_LS                  _MK_ENUM_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P1_RST                 _MK_ENUM_CONST(3)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_SHIFT                     _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_RANGE                     13:10
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_DEFAULT                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_SHIFT                   _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_RANGE                   14:14
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_SHIFT                     _MK_SHIFT_CONST(15)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_RANGE                     15:15
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P1_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_RANGE                       17:16
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_DEFAULT                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_HS                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_FS                  _MK_ENUM_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_LS                  _MK_ENUM_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SPEED_P2_RST                 _MK_ENUM_CONST(3)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_SHIFT                     _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_RANGE                     21:18
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_DEFAULT                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_SCRATCH_P2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_SHIFT                   _MK_SHIFT_CONST(22)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_RANGE                   22:22
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_IGNORE_MASTER_CFG_P2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_SHIFT                     _MK_SHIFT_CONST(23)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_RANGE                     23:23
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UTMIP_WAKE_EX_P2_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_SHIFT                        _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_RANGE                        24:24
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_HS                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_MODE_P0_RST                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_SHIFT                     _MK_SHIFT_CONST(25)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_FIELD                     _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_RANGE                     29:25
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_DEFAULT                   _MK_MASK_CONST(0x7)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_SCRATCH_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_SHIFT                   _MK_SHIFT_CONST(30)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_RANGE                   30:30
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_SHIFT                     _MK_SHIFT_CONST(31)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_RANGE                     31:31
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0_UHSIC_WAKE_EX_P0_ON                        _MK_ENUM_CONST(1)


// Register APBDEV_PMC_UTMIP_PAD_CFG_0
#define APBDEV_PMC_UTMIP_PAD_CFG_0                      _MK_ADDR_CONST(0x1f4)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SECURE                       0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_WORD_COUNT                   0x1
#define APBDEV_PMC_UTMIP_PAD_CFG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_READ_MASK                    _MK_MASK_CONST(0x3fffffff)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_RANGE                    1:0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_SHIFT                    _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_RANGE                    3:2
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_SHIFT                     _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_FIELD                     _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_RANGE                     5:4
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_SHIFT                       _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_RANGE                       7:6
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_RANGE                      8:8
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_SHIFT                  _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_RANGE                  9:9
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_SHIFT                    _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_RANGE                    11:10
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_RANGE                    13:12
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_FIELD                     _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_RANGE                     15:14
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_RANGE                       17:16
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_SHIFT                      _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_RANGE                      18:18
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_SHIFT                  _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_RANGE                  19:19
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_SHIFT                    _MK_SHIFT_CONST(20)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_RANGE                    21:20
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_RSLEW_P2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_SHIFT                    _MK_SHIFT_CONST(22)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_RANGE                    23:22
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LS_FSLEW_P2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_SHIFT                     _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_FIELD                     _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_RANGE                     25:24
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_FS_SLEW_P2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_SHIFT                       _MK_SHIFT_CONST(26)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_RANGE                       27:26
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_SPARE_P2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_RANGE                      28:28
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LO_SPD_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_SHIFT)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_RANGE                  29:29
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_PAD_CFG_0_LSBIAS_SEL_P2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_TERM_PAD_CFG_0
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0                 _MK_ADDR_CONST(0x1f8)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_SECURE                  0x0
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_WORD_COUNT                      0x1
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x108)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x3ff)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_READ_MASK                       _MK_MASK_CONST(0x3ff)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_FIELD                 _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_SHIFT)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_RANGE                 4:0
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_DEFAULT                       _MK_MASK_CONST(0x8)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_RCTRL_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_SHIFT                 _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_FIELD                 _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_SHIFT)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_RANGE                 9:5
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_DEFAULT                       _MK_MASK_CONST(0x8)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_TERM_PAD_CFG_0_TCTRL_VAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0                      _MK_ADDR_CONST(0x1fc)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_SECURE                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_WORD_COUNT                   0x1
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_RESET_VAL                    _MK_MASK_CONST(0xc0c0c0c0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_RANGE                 0:0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_RANGE                  1:1
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_RANGE                 2:2
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_SHIFT                 _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_RANGE                 3:3
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_RANGE                      7:4
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_DEFAULT                    _MK_MASK_CONST(0xc)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_SE0                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_FSK                        _MK_ENUM_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_FSJ                        _MK_ENUM_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_SE1                        _MK_ENUM_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_DM0                        _MK_ENUM_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_DM1                        _MK_ENUM_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_DP0                        _MK_ENUM_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_DP1                        _MK_ENUM_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_NONE                       _MK_ENUM_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_DMEDGE                     _MK_ENUM_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_DPEDGE                     _MK_ENUM_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P0_ANY                        _MK_ENUM_CONST(15)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_SHIFT                 _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_RANGE                 8:8
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_SHIFT                  _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_RANGE                  9:9
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_SHIFT                 _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_RANGE                 10:10
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_SHIFT                 _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_RANGE                 11:11
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_RANGE                      15:12
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_DEFAULT                    _MK_MASK_CONST(0xc)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_SE0                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_FSK                        _MK_ENUM_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_FSJ                        _MK_ENUM_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_SE1                        _MK_ENUM_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_DM0                        _MK_ENUM_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_DM1                        _MK_ENUM_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_DP0                        _MK_ENUM_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_DP1                        _MK_ENUM_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_NONE                       _MK_ENUM_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_DMEDGE                     _MK_ENUM_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_DPEDGE                     _MK_ENUM_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P1_ANY                        _MK_ENUM_CONST(15)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_SHIFT                 _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_RANGE                 16:16
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_MASTER_ENABLE_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_SHIFT                  _MK_SHIFT_CONST(17)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_RANGE                  17:17
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_FSLS_USE_PMC_P2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_SHIFT                 _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_RANGE                 18:18
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_RCTRL_USE_PMC_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_SHIFT                 _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_RANGE                 19:19
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_TCTRL_USE_PMC_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_RANGE                      23:20
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_DEFAULT                    _MK_MASK_CONST(0xc)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_SE0                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_FSK                        _MK_ENUM_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_FSJ                        _MK_ENUM_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_SE1                        _MK_ENUM_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_DM0                        _MK_ENUM_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_DM1                        _MK_ENUM_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_DP0                        _MK_ENUM_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_DP1                        _MK_ENUM_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_NONE                       _MK_ENUM_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_DMEDGE                     _MK_ENUM_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_DPEDGE                     _MK_ENUM_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UTMIP_WAKE_VAL_P2_ANY                        _MK_ENUM_CONST(15)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_RANGE                 24:24
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_SHIFT                      _MK_SHIFT_CONST(25)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_RANGE                      27:25
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_RESERVED_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_RANGE                      31:28
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_DEFAULT                    _MK_MASK_CONST(0xc)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SD00                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SD01                       _MK_ENUM_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SD10                       _MK_ENUM_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SD11                       _MK_ENUM_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_S0                 _MK_ENUM_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_S1                 _MK_ENUM_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_D0                 _MK_ENUM_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_D1                 _MK_ENUM_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_NONE                       _MK_ENUM_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_SEDGE                      _MK_ENUM_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_DEDGE                      _MK_ENUM_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0_UHSIC_WAKE_VAL_P0_ANY                        _MK_ENUM_CONST(15)


// Register APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0                  _MK_ADDR_CONST(0x200)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_SECURE                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_WORD_COUNT                       0x1
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_FIELD                   _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_RANGE                   4:0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_RANGE                      5:5
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_SHIFT                      _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_RANGE                      6:6
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_SHIFT                   _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_RANGE                   7:7
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_SHIFT                   _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_FIELD                   _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_RANGE                   12:8
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_SHIFT                      _MK_SHIFT_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_RANGE                      13:13
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_RANGE                      14:14
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_SHIFT                   _MK_SHIFT_CONST(15)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_RANGE                   15:15
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_FIELD                   _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_RANGE                   20:16
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_DESIGNATED_GPIO_P2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_SHIFT                      _MK_SHIFT_CONST(21)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_RANGE                      21:21
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_GPIO_WALK_EN_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_RANGE                      22:22
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_WAKE_WALK_EN_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_SHIFT                   _MK_SHIFT_CONST(23)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_RANGE                   23:23
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UTMIP_LINEVAL_WALK_EN_P2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_SHIFT                   _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_FIELD                   _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_RANGE                   28:24
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_SHIFT                      _MK_SHIFT_CONST(29)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_RANGE                      29:29
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_SHIFT                      _MK_SHIFT_CONST(30)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_RANGE                      30:30
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_RANGE                   31:31
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_SLEEPWALK_P0_0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0                 _MK_ADDR_CONST(0x204)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_SECURE                  0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_WORD_COUNT                      0x1
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESET_VAL                       _MK_MASK_CONST(0x23232363)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_RANGE                       0:0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_SHIFT                       _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_RANGE                       1:1
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_RANGE                       2:2
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_SHIFT                       _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_RANGE                       3:3
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_RANGE                      4:4
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_RANGE                      5:5
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_SHIFT                   _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_RANGE                   6:6
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_SHIFT                        _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_RANGE                        7:7
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_RANGE                       8:8
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_SHIFT                       _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_RANGE                       9:9
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_SHIFT                       _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_RANGE                       10:10
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_SHIFT                       _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_RANGE                       11:11
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_RANGE                      12:12
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_SHIFT                      _MK_SHIFT_CONST(13)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_RANGE                      13:13
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_SHIFT                   _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_RANGE                   14:14
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_SHIFT                        _MK_SHIFT_CONST(15)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_RANGE                        15:15
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_RANGE                       16:16
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_SHIFT                       _MK_SHIFT_CONST(17)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_RANGE                       17:17
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_SHIFT                       _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_RANGE                       18:18
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_SHIFT                       _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_RANGE                       19:19
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_RANGE                      20:20
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_SHIFT                      _MK_SHIFT_CONST(21)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_RANGE                      21:21
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_SHIFT                   _MK_SHIFT_CONST(22)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_RANGE                   22:22
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_SHIFT                        _MK_SHIFT_CONST(23)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_RANGE                        23:23
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_SHIFT                       _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_RANGE                       24:24
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPD_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_SHIFT                       _MK_SHIFT_CONST(25)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_RANGE                       25:25
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPD_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_SHIFT                       _MK_SHIFT_CONST(26)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_RANGE                       26:26
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBOP_RPU_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_SHIFT                       _MK_SHIFT_CONST(27)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_RANGE                       27:27
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_USBON_RPU_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_RANGE                      28:28
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AP_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_SHIFT                      _MK_SHIFT_CONST(29)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_RANGE                      29:29
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_AN_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_SHIFT                   _MK_SHIFT_CONST(30)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_RANGE                   30:30
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_HIGHZ_D_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_RANGE                        31:31
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P0_0_RESERVED_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_SLEEPWALK_P1_0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0                 _MK_ADDR_CONST(0x208)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_SECURE                  0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_WORD_COUNT                      0x1
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESET_VAL                       _MK_MASK_CONST(0x23232363)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_RANGE                       0:0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_SHIFT                       _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_RANGE                       1:1
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_RANGE                       2:2
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_SHIFT                       _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_RANGE                       3:3
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_RANGE                      4:4
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_RANGE                      5:5
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_SHIFT                   _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_RANGE                   6:6
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_SHIFT                        _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_RANGE                        7:7
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_RANGE                       8:8
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_SHIFT                       _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_RANGE                       9:9
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_SHIFT                       _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_RANGE                       10:10
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_SHIFT                       _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_RANGE                       11:11
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_RANGE                      12:12
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_SHIFT                      _MK_SHIFT_CONST(13)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_RANGE                      13:13
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_SHIFT                   _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_RANGE                   14:14
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_SHIFT                        _MK_SHIFT_CONST(15)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_RANGE                        15:15
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_RANGE                       16:16
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_SHIFT                       _MK_SHIFT_CONST(17)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_RANGE                       17:17
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_SHIFT                       _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_RANGE                       18:18
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_SHIFT                       _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_RANGE                       19:19
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_RANGE                      20:20
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_SHIFT                      _MK_SHIFT_CONST(21)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_RANGE                      21:21
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_SHIFT                   _MK_SHIFT_CONST(22)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_RANGE                   22:22
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_SHIFT                        _MK_SHIFT_CONST(23)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_RANGE                        23:23
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_SHIFT                       _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_RANGE                       24:24
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPD_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_SHIFT                       _MK_SHIFT_CONST(25)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_RANGE                       25:25
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPD_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_SHIFT                       _MK_SHIFT_CONST(26)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_RANGE                       26:26
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBOP_RPU_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_SHIFT                       _MK_SHIFT_CONST(27)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_RANGE                       27:27
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_USBON_RPU_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_RANGE                      28:28
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AP_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_SHIFT                      _MK_SHIFT_CONST(29)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_RANGE                      29:29
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_AN_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_SHIFT                   _MK_SHIFT_CONST(30)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_RANGE                   30:30
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_HIGHZ_D_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_RANGE                        31:31
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P1_0_RESERVED_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_SLEEPWALK_P2_0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0                 _MK_ADDR_CONST(0x20c)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_SECURE                  0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_WORD_COUNT                      0x1
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESET_VAL                       _MK_MASK_CONST(0x23232363)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_RANGE                       0:0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_SHIFT                       _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_RANGE                       1:1
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_RANGE                       2:2
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_SHIFT                       _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_RANGE                       3:3
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_RANGE                      4:4
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_RANGE                      5:5
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_SHIFT                   _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_RANGE                   6:6
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_A_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_SHIFT                        _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_RANGE                        7:7
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_RANGE                       8:8
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_SHIFT                       _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_RANGE                       9:9
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_SHIFT                       _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_RANGE                       10:10
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_SHIFT                       _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_RANGE                       11:11
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_RANGE                      12:12
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_SHIFT                      _MK_SHIFT_CONST(13)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_RANGE                      13:13
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_SHIFT                   _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_RANGE                   14:14
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_SHIFT                        _MK_SHIFT_CONST(15)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_RANGE                        15:15
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_RANGE                       16:16
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_SHIFT                       _MK_SHIFT_CONST(17)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_RANGE                       17:17
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_SHIFT                       _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_RANGE                       18:18
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_SHIFT                       _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_RANGE                       19:19
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_RANGE                      20:20
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_SHIFT                      _MK_SHIFT_CONST(21)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_RANGE                      21:21
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_SHIFT                   _MK_SHIFT_CONST(22)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_RANGE                   22:22
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_C_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_SHIFT                        _MK_SHIFT_CONST(23)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_RANGE                        23:23
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_SHIFT                       _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_RANGE                       24:24
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPD_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_SHIFT                       _MK_SHIFT_CONST(25)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_RANGE                       25:25
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPD_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_SHIFT                       _MK_SHIFT_CONST(26)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_RANGE                       26:26
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBOP_RPU_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_SHIFT                       _MK_SHIFT_CONST(27)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_RANGE                       27:27
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_USBON_RPU_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_RANGE                      28:28
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AP_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_SHIFT                      _MK_SHIFT_CONST(29)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_RANGE                      29:29
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_AN_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_SHIFT                   _MK_SHIFT_CONST(30)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_RANGE                   30:30
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_HIGHZ_D_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_SHIFT)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_RANGE                        31:31
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_SLEEPWALK_P2_0_RESERVED_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UHSIC_SLEEPWALK_P0_0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0                 _MK_ADDR_CONST(0x210)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_SECURE                  0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_WORD_COUNT                      0x1
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESET_VAL                       _MK_MASK_CONST(0x6060606)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_RANGE                        0:0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_RANGE                  1:1
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_WOFFSET                        0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_A_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_RANGE                        2:2
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_RANGE                  3:3
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_WOFFSET                        0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_A_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_SHIFT                        _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_FIELD                        _MK_FIELD_CONST(0xf, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_RANGE                        7:4
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_SHIFT                        _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_RANGE                        8:8
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_SHIFT                  _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_RANGE                  9:9
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_WOFFSET                        0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_B_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_SHIFT                        _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_RANGE                        10:10
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_SHIFT                  _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_RANGE                  11:11
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_WOFFSET                        0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_B_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_SHIFT                        _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_FIELD                        _MK_FIELD_CONST(0xf, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_RANGE                        15:12
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_RANGE                        16:16
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_SHIFT                  _MK_SHIFT_CONST(17)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_RANGE                  17:17
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_WOFFSET                        0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_C_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_SHIFT                        _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_RANGE                        18:18
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_SHIFT                  _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_RANGE                  19:19
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_WOFFSET                        0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_C_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_SHIFT                        _MK_SHIFT_CONST(20)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_FIELD                        _MK_FIELD_CONST(0xf, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_RANGE                        23:20
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_SHIFT                        _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_RANGE                        24:24
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPD_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_SHIFT                  _MK_SHIFT_CONST(25)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_RANGE                  25:25
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_WOFFSET                        0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPD_D_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_SHIFT                        _MK_SHIFT_CONST(26)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_RANGE                        26:26
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_STROBE_RPU_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_RANGE                  27:27
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_WOFFSET                        0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_UHSIC_DATA_RPU_D_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_SHIFT                        _MK_SHIFT_CONST(28)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_FIELD                        _MK_FIELD_CONST(0xf, APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_SHIFT)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_RANGE                        31:28
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_WOFFSET                      0x0
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC_SLEEPWALK_P0_0_RESERVED_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC_STATUS_0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0                 _MK_ADDR_CONST(0x214)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_SECURE                  0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_WORD_COUNT                      0x1
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_FIELD                 _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_RANGE                 1:0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_FIELD                 _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_RANGE                 3:2
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_SHIFT                 _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_FIELD                 _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_RANGE                 5:4
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WALK_PTR_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_SHIFT                 _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_FIELD                 _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_RANGE                 7:6
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WALK_PTR_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_RANGE                      8:8
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_SHIFT                      _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_RANGE                      9:9
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_SHIFT                      _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_RANGE                      10:10
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_RANGE                      11:11
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_RANGE                      12:12
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBOP_VAL_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_SHIFT                      _MK_SHIFT_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_RANGE                      13:13
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_USBON_VAL_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_RANGE                     14:14
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_STROBE_VAL_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_SHIFT                       _MK_SHIFT_CONST(15)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_RANGE                       15:15
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_DATA_VAL_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_RANGE                       16:16
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_SHIFT                       _MK_SHIFT_CONST(17)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_RANGE                       17:17
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_SHIFT                       _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_RANGE                       18:18
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UTMIP_WAKE_ALARM_P2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_SHIFT                       _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_RANGE                       19:19
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_STATUS_0_UHSIC_WAKE_ALARM_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC_FAKE_0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0                   _MK_ADDR_CONST(0x218)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_SECURE                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_WORD_COUNT                        0x1
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_RESET_VAL                         _MK_MASK_CONST(0x1111111)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_RESET_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_READ_MASK                         _MK_MASK_CONST(0xfffffff)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_WRITE_MASK                        _MK_MASK_CONST(0xfffffff)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_RANGE                     0:0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_RANGE                     1:1
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_RANGE                      2:2
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_RANGE                      3:3
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_SHIFT                     _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_RANGE                     4:4
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_SHIFT                     _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_RANGE                     5:5
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_SHIFT                      _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_RANGE                      6:6
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_SHIFT                      _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_RANGE                      7:7
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_SHIFT                     _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_RANGE                     8:8
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_VAL_P2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_SHIFT                     _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_RANGE                     9:9
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_VAL_P2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_SHIFT                      _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_RANGE                      10:10
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBOP_EN_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_RANGE                      11:11
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_FAKE_USBON_EN_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_SHIFT                    _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_RANGE                    12:12
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_VAL_P0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_SHIFT                      _MK_SHIFT_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_RANGE                      13:13
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_VAL_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_SHIFT                     _MK_SHIFT_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_RANGE                     14:14
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_STROBE_EN_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_SHIFT                       _MK_SHIFT_CONST(15)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_RANGE                       15:15
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UHSIC_FAKE_DATA_EN_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_RANGE                      16:16
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_SHIFT                       _MK_SHIFT_CONST(17)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_RANGE                       17:17
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_SHIFT                        _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_RANGE                        18:18
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_SHIFT                 _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_RANGE                 19:19
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_RANGE                      20:20
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_SHIFT                       _MK_SHIFT_CONST(21)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_RANGE                       21:21
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_SHIFT                        _MK_SHIFT_CONST(22)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_RANGE                        22:22
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_SHIFT                 _MK_SHIFT_CONST(23)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_RANGE                 23:23
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_SHIFT                      _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_RANGE                      24:24
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_VAL_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_SHIFT                       _MK_SHIFT_CONST(25)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_RANGE                       25:25
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_VBUS_FAKE_EN_P2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_SHIFT                        _MK_SHIFT_CONST(26)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_RANGE                        26:26
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_VAL_P2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_SHIFT                 _MK_SHIFT_CONST(27)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_RANGE                 27:27
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_FAKE_0_UTMIP_ID_FAKE_EN_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_BONDOUT_MIRROR3_0
#define APBDEV_PMC_BONDOUT_MIRROR3_0                    _MK_ADDR_CONST(0x21c)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_SECURE                     0x0
#define APBDEV_PMC_BONDOUT_MIRROR3_0_WORD_COUNT                         0x1
#define APBDEV_PMC_BONDOUT_MIRROR3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_SHIFT)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_RANGE                      31:0
#define APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_WOFFSET                    0x0
#define APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR3_0_BONDOUT_MIRROR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_BONDOUT_MIRROR4_0
#define APBDEV_PMC_BONDOUT_MIRROR4_0                    _MK_ADDR_CONST(0x220)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_SECURE                     0x0
#define APBDEV_PMC_BONDOUT_MIRROR4_0_WORD_COUNT                         0x1
#define APBDEV_PMC_BONDOUT_MIRROR4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_SHIFT)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_RANGE                      31:0
#define APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_WOFFSET                    0x0
#define APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_BONDOUT_MIRROR4_0_BONDOUT_MIRROR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH6_0
#define APBDEV_PMC_SECURE_SCRATCH6_0                    _MK_ADDR_CONST(0x224)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH6_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH6_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH6_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH6_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH6_0_SECURE_SCRATCH6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH7_0
#define APBDEV_PMC_SECURE_SCRATCH7_0                    _MK_ADDR_CONST(0x228)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH7_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH7_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH7_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH7_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH7_0_SECURE_SCRATCH7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH43_0
#define APBDEV_PMC_SCRATCH43_0                  _MK_ADDR_CONST(0x22c)
#define APBDEV_PMC_SCRATCH43_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH43_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH43_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH43_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH43_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH43_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH43_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH43_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH43_0_SCRATCH43_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH43_0_SCRATCH43_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH43_0_SCRATCH43_SHIFT)
#define APBDEV_PMC_SCRATCH43_0_SCRATCH43_RANGE                  31:0
#define APBDEV_PMC_SCRATCH43_0_SCRATCH43_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH43_0_SCRATCH43_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH43_0_SCRATCH43_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH43_0_SCRATCH43_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH43_0_SCRATCH43_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH44_0
#define APBDEV_PMC_SCRATCH44_0                  _MK_ADDR_CONST(0x230)
#define APBDEV_PMC_SCRATCH44_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH44_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH44_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH44_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH44_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH44_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH44_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH44_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH44_0_SCRATCH44_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH44_0_SCRATCH44_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH44_0_SCRATCH44_SHIFT)
#define APBDEV_PMC_SCRATCH44_0_SCRATCH44_RANGE                  31:0
#define APBDEV_PMC_SCRATCH44_0_SCRATCH44_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH44_0_SCRATCH44_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH44_0_SCRATCH44_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH44_0_SCRATCH44_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH44_0_SCRATCH44_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH45_0
#define APBDEV_PMC_SCRATCH45_0                  _MK_ADDR_CONST(0x234)
#define APBDEV_PMC_SCRATCH45_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH45_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH45_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH45_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH45_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH45_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH45_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH45_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH45_0_SCRATCH45_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH45_0_SCRATCH45_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH45_0_SCRATCH45_SHIFT)
#define APBDEV_PMC_SCRATCH45_0_SCRATCH45_RANGE                  31:0
#define APBDEV_PMC_SCRATCH45_0_SCRATCH45_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH45_0_SCRATCH45_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH45_0_SCRATCH45_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH45_0_SCRATCH45_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH45_0_SCRATCH45_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH46_0
#define APBDEV_PMC_SCRATCH46_0                  _MK_ADDR_CONST(0x238)
#define APBDEV_PMC_SCRATCH46_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH46_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH46_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH46_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH46_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH46_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH46_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH46_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH46_0_SCRATCH46_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH46_0_SCRATCH46_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH46_0_SCRATCH46_SHIFT)
#define APBDEV_PMC_SCRATCH46_0_SCRATCH46_RANGE                  31:0
#define APBDEV_PMC_SCRATCH46_0_SCRATCH46_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH46_0_SCRATCH46_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH46_0_SCRATCH46_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH46_0_SCRATCH46_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH46_0_SCRATCH46_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH47_0
#define APBDEV_PMC_SCRATCH47_0                  _MK_ADDR_CONST(0x23c)
#define APBDEV_PMC_SCRATCH47_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH47_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH47_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH47_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH47_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH47_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH47_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH47_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH47_0_SCRATCH47_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH47_0_SCRATCH47_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH47_0_SCRATCH47_SHIFT)
#define APBDEV_PMC_SCRATCH47_0_SCRATCH47_RANGE                  31:0
#define APBDEV_PMC_SCRATCH47_0_SCRATCH47_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH47_0_SCRATCH47_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH47_0_SCRATCH47_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH47_0_SCRATCH47_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH47_0_SCRATCH47_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH48_0
#define APBDEV_PMC_SCRATCH48_0                  _MK_ADDR_CONST(0x240)
#define APBDEV_PMC_SCRATCH48_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH48_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH48_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH48_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH48_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH48_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH48_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH48_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH48_0_SCRATCH48_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH48_0_SCRATCH48_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH48_0_SCRATCH48_SHIFT)
#define APBDEV_PMC_SCRATCH48_0_SCRATCH48_RANGE                  31:0
#define APBDEV_PMC_SCRATCH48_0_SCRATCH48_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH48_0_SCRATCH48_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH48_0_SCRATCH48_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH48_0_SCRATCH48_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH48_0_SCRATCH48_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH49_0
#define APBDEV_PMC_SCRATCH49_0                  _MK_ADDR_CONST(0x244)
#define APBDEV_PMC_SCRATCH49_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH49_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH49_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH49_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH49_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH49_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH49_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH49_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH49_0_SCRATCH49_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH49_0_SCRATCH49_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH49_0_SCRATCH49_SHIFT)
#define APBDEV_PMC_SCRATCH49_0_SCRATCH49_RANGE                  31:0
#define APBDEV_PMC_SCRATCH49_0_SCRATCH49_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH49_0_SCRATCH49_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH49_0_SCRATCH49_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH49_0_SCRATCH49_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH49_0_SCRATCH49_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH50_0
#define APBDEV_PMC_SCRATCH50_0                  _MK_ADDR_CONST(0x248)
#define APBDEV_PMC_SCRATCH50_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH50_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH50_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH50_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH50_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH50_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH50_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH50_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH50_0_SCRATCH50_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH50_0_SCRATCH50_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH50_0_SCRATCH50_SHIFT)
#define APBDEV_PMC_SCRATCH50_0_SCRATCH50_RANGE                  31:0
#define APBDEV_PMC_SCRATCH50_0_SCRATCH50_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH50_0_SCRATCH50_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH50_0_SCRATCH50_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH50_0_SCRATCH50_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH50_0_SCRATCH50_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH51_0
#define APBDEV_PMC_SCRATCH51_0                  _MK_ADDR_CONST(0x24c)
#define APBDEV_PMC_SCRATCH51_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH51_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH51_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH51_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH51_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH51_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH51_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH51_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH51_0_SCRATCH51_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH51_0_SCRATCH51_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH51_0_SCRATCH51_SHIFT)
#define APBDEV_PMC_SCRATCH51_0_SCRATCH51_RANGE                  31:0
#define APBDEV_PMC_SCRATCH51_0_SCRATCH51_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH51_0_SCRATCH51_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH51_0_SCRATCH51_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH51_0_SCRATCH51_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH51_0_SCRATCH51_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH52_0
#define APBDEV_PMC_SCRATCH52_0                  _MK_ADDR_CONST(0x250)
#define APBDEV_PMC_SCRATCH52_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH52_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH52_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH52_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH52_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH52_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH52_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH52_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH52_0_SCRATCH52_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH52_0_SCRATCH52_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH52_0_SCRATCH52_SHIFT)
#define APBDEV_PMC_SCRATCH52_0_SCRATCH52_RANGE                  31:0
#define APBDEV_PMC_SCRATCH52_0_SCRATCH52_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH52_0_SCRATCH52_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH52_0_SCRATCH52_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH52_0_SCRATCH52_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH52_0_SCRATCH52_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH53_0
#define APBDEV_PMC_SCRATCH53_0                  _MK_ADDR_CONST(0x254)
#define APBDEV_PMC_SCRATCH53_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH53_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH53_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH53_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH53_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH53_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH53_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH53_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH53_0_SCRATCH53_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH53_0_SCRATCH53_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH53_0_SCRATCH53_SHIFT)
#define APBDEV_PMC_SCRATCH53_0_SCRATCH53_RANGE                  31:0
#define APBDEV_PMC_SCRATCH53_0_SCRATCH53_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH53_0_SCRATCH53_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH53_0_SCRATCH53_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH53_0_SCRATCH53_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH53_0_SCRATCH53_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH54_0
#define APBDEV_PMC_SCRATCH54_0                  _MK_ADDR_CONST(0x258)
#define APBDEV_PMC_SCRATCH54_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH54_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH54_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH54_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH54_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH54_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH54_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH54_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH54_0_SCRATCH54_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH54_0_SCRATCH54_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH54_0_SCRATCH54_SHIFT)
#define APBDEV_PMC_SCRATCH54_0_SCRATCH54_RANGE                  31:0
#define APBDEV_PMC_SCRATCH54_0_SCRATCH54_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH54_0_SCRATCH54_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH54_0_SCRATCH54_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH54_0_SCRATCH54_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH54_0_SCRATCH54_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH55_0
#define APBDEV_PMC_SCRATCH55_0                  _MK_ADDR_CONST(0x25c)
#define APBDEV_PMC_SCRATCH55_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH55_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH55_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH55_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH55_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH55_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH55_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH55_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH55_0_SCRATCH55_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH55_0_SCRATCH55_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH55_0_SCRATCH55_SHIFT)
#define APBDEV_PMC_SCRATCH55_0_SCRATCH55_RANGE                  31:0
#define APBDEV_PMC_SCRATCH55_0_SCRATCH55_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH55_0_SCRATCH55_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH55_0_SCRATCH55_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH55_0_SCRATCH55_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH55_0_SCRATCH55_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH0_ECO_0
#define APBDEV_PMC_SCRATCH0_ECO_0                       _MK_ADDR_CONST(0x260)
#define APBDEV_PMC_SCRATCH0_ECO_0_SECURE                        0x0
#define APBDEV_PMC_SCRATCH0_ECO_0_WORD_COUNT                    0x1
#define APBDEV_PMC_SCRATCH0_ECO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_ECO_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH0_ECO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_ECO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_ECO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH0_ECO_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_SHIFT                        _MK_SHIFT_CONST(31)
#define APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_SHIFT)
#define APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_RANGE                        31:31
#define APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_ECO_0_CAR_USE_NEW_LP0_EXIT_SEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_SCRATCH0_ECO_0_ECO0_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH0_ECO_0_ECO0_FIELD                    _MK_FIELD_CONST(0x7fffffff, APBDEV_PMC_SCRATCH0_ECO_0_ECO0_SHIFT)
#define APBDEV_PMC_SCRATCH0_ECO_0_ECO0_RANGE                    30:0
#define APBDEV_PMC_SCRATCH0_ECO_0_ECO0_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH0_ECO_0_ECO0_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_ECO_0_ECO0_DEFAULT_MASK                     _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_SCRATCH0_ECO_0_ECO0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH0_ECO_0_ECO0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_POR_DPD_CTRL_0
#define APBDEV_PMC_POR_DPD_CTRL_0                       _MK_ADDR_CONST(0x264)
#define APBDEV_PMC_POR_DPD_CTRL_0_SECURE                        0x0
#define APBDEV_PMC_POR_DPD_CTRL_0_WORD_COUNT                    0x1
#define APBDEV_PMC_POR_DPD_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x80000047)
#define APBDEV_PMC_POR_DPD_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x80000047)
#define APBDEV_PMC_POR_DPD_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_POR_DPD_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_POR_DPD_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x80000047)
#define APBDEV_PMC_POR_DPD_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x80000047)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_SHIFT                   _MK_SHIFT_CONST(31)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_SHIFT)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_RANGE                   31:31
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_WOFFSET                 0x0
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_HOLD_CKE_LOW_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_SHIFT                       _MK_SHIFT_CONST(6)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_SHIFT)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_RANGE                       6:6
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_WOFFSET                     0x0
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_POP_ADDR_CLK_SEL_DPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_SHIFT)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_RANGE                  2:2
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_WOFFSET                        0x0
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR2_CLK_SEL_DPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_SHIFT)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_RANGE                  1:1
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_WOFFSET                        0x0
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR1_CLK_SEL_DPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_SHIFT)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_RANGE                  0:0
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_WOFFSET                        0x0
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_POR_DPD_CTRL_0_MEM0_ADDR0_CLK_SEL_DPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH2_ECO_0
#define APBDEV_PMC_SCRATCH2_ECO_0                       _MK_ADDR_CONST(0x268)
#define APBDEV_PMC_SCRATCH2_ECO_0_SECURE                        0x0
#define APBDEV_PMC_SCRATCH2_ECO_0_WORD_COUNT                    0x1
#define APBDEV_PMC_SCRATCH2_ECO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_ECO_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH2_ECO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_ECO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_ECO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH2_ECO_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH2_ECO_0_ECO2_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH2_ECO_0_ECO2_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH2_ECO_0_ECO2_SHIFT)
#define APBDEV_PMC_SCRATCH2_ECO_0_ECO2_RANGE                    31:0
#define APBDEV_PMC_SCRATCH2_ECO_0_ECO2_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH2_ECO_0_ECO2_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_ECO_0_ECO2_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH2_ECO_0_ECO2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH2_ECO_0_ECO2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0                    _MK_ADDR_CONST(0x26c)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_SECURE                     0x0
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_WORD_COUNT                         0x1
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_RESET_VAL                  _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_RANGE                      0:0
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_RANGE                      1:1
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_RANGE                      2:2
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UTMIP_LINE_WAKEUP_EN_P2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_RANGE                      3:3
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0                    _MK_ADDR_CONST(0x270)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_SECURE                     0x0
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_WORD_COUNT                         0x1
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_RESET_VAL                  _MK_MASK_CONST(0xd)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_SHIFT)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_RANGE                  0:0
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_CTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_SHIFT                   _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_SHIFT)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_RANGE                   1:1
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_PROG_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_SHIFT)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_RANGE                   2:2
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_OR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_SHIFT)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_RANGE                  3:3
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0_UTMIP_BIAS_MASTER_AWAKE_AND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_MASTER_CONFIG_0
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0                        _MK_ADDR_CONST(0x274)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_SECURE                         0x0
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_WORD_COUNT                     0x1
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_SHIFT)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_RANGE                     0:0
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_SHIFT)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_RANGE                     1:1
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_SHIFT)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_RANGE                     2:2
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UTMIP_PWR_P2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_SHIFT                     _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_SHIFT)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_RANGE                     3:3
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER_CONFIG_0_UHSIC_PWR_P0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0                        _MK_ADDR_CONST(0x278)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_SECURE                         0x0
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_WORD_COUNT                     0x1
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_RESET_VAL                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_SHIFT)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_RANGE                     3:0
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_WOFFSET                   0x0
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_DEFAULT                   _MK_MASK_CONST(0xf)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0                      _MK_ADDR_CONST(0x27c)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_SECURE                       0x0
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_WORD_COUNT                   0x1
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_RANGE                  0:0
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_NULL                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WALK_PTR_P1_TRIG                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_RANGE                      1:1
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_NULL                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_RESERVED_P1_TRIG                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_SHIFT                    _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_RANGE                    2:2
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_NULL                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_FORCE_WALK_P1_TRIG                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_SHIFT                        _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_RANGE                        3:3
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_NULL                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0_UHSIC_CLR_WAKE_ALARM_P1_TRIG                 _MK_ENUM_CONST(1)


// Register APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0                   _MK_ADDR_CONST(0x280)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_SECURE                    0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_WORD_COUNT                        0x1
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_RESET_VAL                         _MK_MASK_CONST(0x7)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_RANGE                       0:0
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_WOFFSET                     0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_HS                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_MODE_P1_RST                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_SHIFT                    _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_FIELD                    _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_RANGE                    5:1
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_DEFAULT                  _MK_MASK_CONST(0x3)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_SCRATCH_P1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_RANGE                  6:6
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_IGNORE_MASTER_CFG_P1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_SHIFT                    _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_RANGE                    7:7
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0_UHSIC_WAKE_EX_P1_ON                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0                     _MK_ADDR_CONST(0x284)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_SECURE                      0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_WORD_COUNT                  0x1
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_RESET_VAL                   _MK_MASK_CONST(0xc0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_RANGE                        0:0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_MASTER_ENABLE_P1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_RANGE                     3:1
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_RESERVED_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SHIFT                     _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_RANGE                     7:4
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_DEFAULT                   _MK_MASK_CONST(0xc)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SD00                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SD01                      _MK_ENUM_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SD10                      _MK_ENUM_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SD11                      _MK_ENUM_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_S0                        _MK_ENUM_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_S1                        _MK_ENUM_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_D0                        _MK_ENUM_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_D1                        _MK_ENUM_CONST(10)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_NONE                      _MK_ENUM_CONST(12)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_SEDGE                     _MK_ENUM_CONST(13)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_DEDGE                     _MK_ENUM_CONST(14)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0_UHSIC_WAKE_VAL_P1_ANY                       _MK_ENUM_CONST(15)


// Register APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0                 _MK_ADDR_CONST(0x288)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_SECURE                  0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_WORD_COUNT                      0x1
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_FIELD                  _MK_FIELD_CONST(0x1f, APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_RANGE                  4:0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_DESIGNATED_GPIO_P1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_SHIFT                     _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_RANGE                     5:5
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_GPIO_WALK_EN_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_SHIFT                     _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_RANGE                     6:6
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_WAKE_WALK_EN_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_RANGE                  7:7
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_WOFFSET                        0x0
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0_UHSIC_LINEVAL_WALK_EN_P1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0                        _MK_ADDR_CONST(0x28c)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_SECURE                         0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_WORD_COUNT                     0x1
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESET_VAL                      _MK_MASK_CONST(0x6060606)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_RANGE                       0:0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_SHIFT                 _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_RANGE                 1:1
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_WOFFSET                       0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_SHIFT                       _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_RANGE                       2:2
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_SHIFT                 _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_RANGE                 3:3
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_WOFFSET                       0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_SHIFT                       _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_FIELD                       _MK_FIELD_CONST(0xf, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_RANGE                       7:4
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_RANGE                       8:8
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_SHIFT                 _MK_SHIFT_CONST(9)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_RANGE                 9:9
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_WOFFSET                       0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_SHIFT                       _MK_SHIFT_CONST(10)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_RANGE                       10:10
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_SHIFT                 _MK_SHIFT_CONST(11)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_RANGE                 11:11
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_WOFFSET                       0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_SHIFT                       _MK_SHIFT_CONST(12)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_FIELD                       _MK_FIELD_CONST(0xf, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_RANGE                       15:12
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_RANGE                       16:16
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_SHIFT                 _MK_SHIFT_CONST(17)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_RANGE                 17:17
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_WOFFSET                       0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_SHIFT                       _MK_SHIFT_CONST(18)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_RANGE                       18:18
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_SHIFT                 _MK_SHIFT_CONST(19)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_RANGE                 19:19
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_WOFFSET                       0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_SHIFT                       _MK_SHIFT_CONST(20)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_FIELD                       _MK_FIELD_CONST(0xf, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_RANGE                       23:20
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_SHIFT                       _MK_SHIFT_CONST(24)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_RANGE                       24:24
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPD_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_SHIFT                 _MK_SHIFT_CONST(25)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_RANGE                 25:25
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_WOFFSET                       0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPD_D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_SHIFT                       _MK_SHIFT_CONST(26)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_RANGE                       26:26
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_DEFAULT                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_STROBE_RPU_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_SHIFT                 _MK_SHIFT_CONST(27)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_RANGE                 27:27
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_WOFFSET                       0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_UHSIC_DATA_RPU_D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_SHIFT                       _MK_SHIFT_CONST(28)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_FIELD                       _MK_FIELD_CONST(0xf, APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_SHIFT)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_RANGE                       31:28
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_WOFFSET                     0x0
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0_RESERVED_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC2_STATUS_0
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0                        _MK_ADDR_CONST(0x290)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_SECURE                         0x0
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_WORD_COUNT                     0x1
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_FIELD                        _MK_FIELD_CONST(0x3, APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_RANGE                        1:0
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WALK_PTR_P1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_SHIFT                    _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_RANGE                    2:2
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_STROBE_VAL_P1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_RANGE                      3:3
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_DATA_VAL_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_RANGE                      4:4
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_STATUS_0_UHSIC_WAKE_ALARM_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC2_FAKE_0
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0                  _MK_ADDR_CONST(0x294)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_SECURE                   0x0
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_WORD_COUNT                       0x1
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_RANGE                   0:0
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_WOFFSET                 0x0
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_VAL_P1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_RANGE                     1:1
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_VAL_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_SHIFT                    _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_RANGE                    2:2
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_STROBE_EN_P1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_RANGE                      3:3
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_WOFFSET                    0x0
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_FAKE_0_UHSIC_FAKE_DATA_EN_P1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0                   _MK_ADDR_CONST(0x298)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_SECURE                    0x0
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_WORD_COUNT                        0x1
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_RANGE                     0:0
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_WOFFSET                   0x0
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0_UHSIC_LINE_WAKEUP_EN_P1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_MASTER2_CONFIG_0
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0                       _MK_ADDR_CONST(0x29c)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_SECURE                        0x0
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_WORD_COUNT                    0x1
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_SHIFT)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_RANGE                    0:0
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_WOFFSET                  0x0
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_MASTER2_CONFIG_0_UHSIC_PWR_P1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0                        _MK_ADDR_CONST(0x2a0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_SECURE                         0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WORD_COUNT                     0x1
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_RESET_MASK                     _MK_MASK_CONST(0x1ff)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WRITE_MASK                     _MK_MASK_CONST(0x1ff)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_RANGE                 0:0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_SHIFT                 _MK_SHIFT_CONST(1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_RANGE                 1:1
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_RANGE                        2:2
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_SHIFT                 _MK_SHIFT_CONST(3)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_RANGE                 3:3
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_SHIFT                 _MK_SHIFT_CONST(4)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_RANGE                 4:4
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_SHIFT                        _MK_SHIFT_CONST(5)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_RANGE                        5:5
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_SHIFT                 _MK_SHIFT_CONST(6)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_RANGE                 6:6
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DM_WEAKPD_CFG_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_SHIFT                 _MK_SHIFT_CONST(7)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_RANGE                 7:7
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_WOFFSET                       0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_DP_WEAKPD_CFG_P2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_SHIFT                        _MK_SHIFT_CONST(8)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_SHIFT)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_RANGE                        8:8
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_WOFFSET                      0x0
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0_WEAKPD_ANYTIME_P2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_CE0_0
#define APBDEV_PMC_PG_MASK_CE0_0                        _MK_ADDR_CONST(0x2a4)
#define APBDEV_PMC_PG_MASK_CE0_0_SECURE                         0x0
#define APBDEV_PMC_PG_MASK_CE0_0_WORD_COUNT                     0x1
#define APBDEV_PMC_PG_MASK_CE0_0_RESET_VAL                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE0_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE0_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE0_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE0_0_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_CE0_0_MASK_FIELD                     _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_CE0_0_MASK_SHIFT)
#define APBDEV_PMC_PG_MASK_CE0_0_MASK_RANGE                     7:0
#define APBDEV_PMC_PG_MASK_CE0_0_MASK_WOFFSET                   0x0
#define APBDEV_PMC_PG_MASK_CE0_0_MASK_DEFAULT                   _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE0_0_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_CE0_0_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_CE0_0_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_3_0
#define APBDEV_PMC_PG_MASK_3_0                  _MK_ADDR_CONST(0x2a8)
#define APBDEV_PMC_PG_MASK_3_0_SECURE                   0x0
#define APBDEV_PMC_PG_MASK_3_0_WORD_COUNT                       0x1
#define APBDEV_PMC_PG_MASK_3_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PG_MASK_3_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PG_MASK_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PG_MASK_3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PG_MASK_3_0_C0NC_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_3_0_C0NC_FIELD                       _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_3_0_C0NC_SHIFT)
#define APBDEV_PMC_PG_MASK_3_0_C0NC_RANGE                       7:0
#define APBDEV_PMC_PG_MASK_3_0_C0NC_WOFFSET                     0x0
#define APBDEV_PMC_PG_MASK_3_0_C0NC_DEFAULT                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_3_0_C0NC_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_3_0_C0NC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_3_0_C0NC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_3_0_C1NC_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PG_MASK_3_0_C1NC_FIELD                       _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_3_0_C1NC_SHIFT)
#define APBDEV_PMC_PG_MASK_3_0_C1NC_RANGE                       15:8
#define APBDEV_PMC_PG_MASK_3_0_C1NC_WOFFSET                     0x0
#define APBDEV_PMC_PG_MASK_3_0_C1NC_DEFAULT                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_3_0_C1NC_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_3_0_C1NC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_3_0_C1NC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_3_0_DIS_SHIFT                        _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PG_MASK_3_0_DIS_FIELD                        _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_3_0_DIS_SHIFT)
#define APBDEV_PMC_PG_MASK_3_0_DIS_RANGE                        23:16
#define APBDEV_PMC_PG_MASK_3_0_DIS_WOFFSET                      0x0
#define APBDEV_PMC_PG_MASK_3_0_DIS_DEFAULT                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_3_0_DIS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_3_0_DIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_3_0_DIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_3_0_DISB_SHIFT                       _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PG_MASK_3_0_DISB_FIELD                       _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_3_0_DISB_SHIFT)
#define APBDEV_PMC_PG_MASK_3_0_DISB_RANGE                       31:24
#define APBDEV_PMC_PG_MASK_3_0_DISB_WOFFSET                     0x0
#define APBDEV_PMC_PG_MASK_3_0_DISB_DEFAULT                     _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_3_0_DISB_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_3_0_DISB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_3_0_DISB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_4_0
#define APBDEV_PMC_PG_MASK_4_0                  _MK_ADDR_CONST(0x2ac)
#define APBDEV_PMC_PG_MASK_4_0_SECURE                   0x0
#define APBDEV_PMC_PG_MASK_4_0_WORD_COUNT                       0x1
#define APBDEV_PMC_PG_MASK_4_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PG_MASK_4_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PG_MASK_4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_4_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PG_MASK_4_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_PG_MASK_4_0_XUSBA_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_4_0_XUSBA_FIELD                      _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_4_0_XUSBA_SHIFT)
#define APBDEV_PMC_PG_MASK_4_0_XUSBA_RANGE                      7:0
#define APBDEV_PMC_PG_MASK_4_0_XUSBA_WOFFSET                    0x0
#define APBDEV_PMC_PG_MASK_4_0_XUSBA_DEFAULT                    _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_4_0_XUSBA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_4_0_XUSBA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_4_0_XUSBA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_4_0_XUSBB_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_PMC_PG_MASK_4_0_XUSBB_FIELD                      _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_4_0_XUSBB_SHIFT)
#define APBDEV_PMC_PG_MASK_4_0_XUSBB_RANGE                      15:8
#define APBDEV_PMC_PG_MASK_4_0_XUSBB_WOFFSET                    0x0
#define APBDEV_PMC_PG_MASK_4_0_XUSBB_DEFAULT                    _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_4_0_XUSBB_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_4_0_XUSBB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_4_0_XUSBB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_4_0_XUSBC_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PG_MASK_4_0_XUSBC_FIELD                      _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_4_0_XUSBC_SHIFT)
#define APBDEV_PMC_PG_MASK_4_0_XUSBC_RANGE                      23:16
#define APBDEV_PMC_PG_MASK_4_0_XUSBC_WOFFSET                    0x0
#define APBDEV_PMC_PG_MASK_4_0_XUSBC_DEFAULT                    _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_4_0_XUSBC_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_4_0_XUSBC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_4_0_XUSBC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PG_MASK_4_0_SOR_SHIFT                        _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PG_MASK_4_0_SOR_FIELD                        _MK_FIELD_CONST(0xff, APBDEV_PMC_PG_MASK_4_0_SOR_SHIFT)
#define APBDEV_PMC_PG_MASK_4_0_SOR_RANGE                        31:24
#define APBDEV_PMC_PG_MASK_4_0_SOR_WOFFSET                      0x0
#define APBDEV_PMC_PG_MASK_4_0_SOR_DEFAULT                      _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_4_0_SOR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define APBDEV_PMC_PG_MASK_4_0_SOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_4_0_SOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PLLM_WB0_OVERRIDE2_0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0                 _MK_ADDR_CONST(0x2b0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SECURE                  0x0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_WORD_COUNT                      0x1
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_RESET_MASK                      _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_READ_MASK                       _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_WRITE_MASK                      _MK_MASK_CONST(0x7fffffff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_FIELD                     _MK_FIELD_CONST(0xffffff, APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_SHIFT)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_RANGE                     23:0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_WOFFSET                   0x0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_DEFAULT_MASK                      _MK_MASK_CONST(0xffffff)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_SETUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_SHIFT                       _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_SHIFT)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_RANGE                       25:24
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_WOFFSET                     0x0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KCP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_SHIFT                      _MK_SHIFT_CONST(26)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_SHIFT)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_RANGE                      26:26
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_WOFFSET                    0x0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_KVCO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_SHIFT)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_RANGE                      30:27
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_WOFFSET                    0x0
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PLLM_WB0_OVERRIDE2_0_DIVP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 692 [0x2b4]

// Register APBDEV_PMC_CPU_VSENSE_OVERRIDE_0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0                        _MK_ADDR_CONST(0x2b8)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_SECURE                         0x0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_WORD_COUNT                     0x1
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_RESET_VAL                      _MK_MASK_CONST(0x1f)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_SHIFT)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_RANGE                      0:0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_WOFFSET                    0x0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_SHIFT)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_RANGE                      1:1
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_WOFFSET                    0x0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_SHIFT)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_RANGE                      2:2
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_WOFFSET                    0x0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_SHIFT)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_RANGE                      3:3
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_WOFFSET                    0x0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_CE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_SHIFT                     _MK_SHIFT_CONST(4)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_SHIFT)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_RANGE                     4:4
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_WOFFSET                   0x0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_C0NC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_SHIFT)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_RANGE                      5:5
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_WOFFSET                    0x0
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CPU_VSENSE_OVERRIDE_0_VDD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_GLB_AMAP_CFG_0
#define APBDEV_PMC_GLB_AMAP_CFG_0                       _MK_ADDR_CONST(0x2bc)
#define APBDEV_PMC_GLB_AMAP_CFG_0_SECURE                        0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_WORD_COUNT                    0x1
#define APBDEV_PMC_GLB_AMAP_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDEV_PMC_GLB_AMAP_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_READ_MASK                     _MK_MASK_CONST(0x3ffff)
#define APBDEV_PMC_GLB_AMAP_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x3ffff)
#define APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_FIELD                 _MK_FIELD_CONST(0x3ffff, APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_RANGE                 17:0
#define APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_WOFFSET                       0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x3ffff)
#define APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_DRAM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_RANGE                      0:0
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_WOFFSET                    0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_MMIO                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_LOVEC_DRAM                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_SHIFT                 _MK_SHIFT_CONST(1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_RANGE                 1:1
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_WOFFSET                       0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_MMIO                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A1_DRAM                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_SHIFT                 _MK_SHIFT_CONST(2)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_RANGE                 2:2
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_WOFFSET                       0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_MMIO                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A2_DRAM                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_SHIFT                 _MK_SHIFT_CONST(3)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_RANGE                 3:3
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_WOFFSET                       0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_MMIO                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PCIE_A3_DRAM                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_SHIFT                       _MK_SHIFT_CONST(4)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_RANGE                       4:4
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_WOFFSET                     0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_MMIO                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IRAM_RSVD_DRAM                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_RANGE                  5:5
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_WOFFSET                        0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_MMIO                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A1_DRAM                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_RANGE                  6:6
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_WOFFSET                        0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_MMIO                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A2_DRAM                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_RANGE                  7:7
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_WOFFSET                        0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_MMIO                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_NOR_A3_DRAM                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_RANGE                      8:8
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_WOFFSET                    0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_MMIO                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_VERIF_RSVD_DRAM                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_SHIFT                   _MK_SHIFT_CONST(9)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_RANGE                   9:9
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_WOFFSET                 0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_MMIO                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GFX_HOST_RSVD_DRAM                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_SHIFT                        _MK_SHIFT_CONST(10)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_RANGE                        10:10
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_WOFFSET                      0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_MMIO                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_GART_GPU_DRAM                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_SHIFT                       _MK_SHIFT_CONST(11)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_RANGE                       11:11
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_WOFFSET                     0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_MMIO                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_PPSB_RSVD_DRAM                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_RANGE                      12:12
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_WOFFSET                    0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_MMIO                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_EXTIO_RSVD_DRAM                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_SHIFT                        _MK_SHIFT_CONST(13)
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_RANGE                        13:13
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_WOFFSET                      0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_MMIO                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_APB_RSVD_DRAM                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_SHIFT                  _MK_SHIFT_CONST(14)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RANGE                  14:14
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_WOFFSET                        0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_MMIO                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_DRAM                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_SHIFT                     _MK_SHIFT_CONST(15)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_RANGE                     15:15
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_WOFFSET                   0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_MMIO                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A1_RSVD_DRAM                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_RANGE                     16:16
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_WOFFSET                   0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_MMIO                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_AHB_A2_RSVD_DRAM                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_SHIFT                      _MK_SHIFT_CONST(17)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_SHIFT)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_RANGE                      17:17
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_WOFFSET                    0x0
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_MMIO                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_GLB_AMAP_CFG_0_IROM_HIVEC_DRAM                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_STICKY_BITS_0
#define APBDEV_PMC_STICKY_BITS_0                        _MK_ADDR_CONST(0x2c0)
#define APBDEV_PMC_STICKY_BITS_0_SECURE                         0x0
#define APBDEV_PMC_STICKY_BITS_0_WORD_COUNT                     0x1
#define APBDEV_PMC_STICKY_BITS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_RESET_MASK                     _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_STICKY_BITS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_STICKY_BITS_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_SHIFT                     _MK_SHIFT_CONST(0)
#define APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_SHIFT)
#define APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_RANGE                     0:0
#define APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_WOFFSET                   0x0
#define APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_HDA_LPBK_DIS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_STICKY_BITS_0_VDE0_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_PMC_STICKY_BITS_0_VDE0_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_STICKY_BITS_0_VDE0_SHIFT)
#define APBDEV_PMC_STICKY_BITS_0_VDE0_RANGE                     1:1
#define APBDEV_PMC_STICKY_BITS_0_VDE0_WOFFSET                   0x0
#define APBDEV_PMC_STICKY_BITS_0_VDE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_STICKY_BITS_0_VDE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_STICKY_BITS_0_VDE1_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDEV_PMC_STICKY_BITS_0_VDE1_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_STICKY_BITS_0_VDE1_SHIFT)
#define APBDEV_PMC_STICKY_BITS_0_VDE1_RANGE                     2:2
#define APBDEV_PMC_STICKY_BITS_0_VDE1_WOFFSET                   0x0
#define APBDEV_PMC_STICKY_BITS_0_VDE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_STICKY_BITS_0_VDE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_STICKY_BITS_0_VDE2_SHIFT                     _MK_SHIFT_CONST(3)
#define APBDEV_PMC_STICKY_BITS_0_VDE2_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_STICKY_BITS_0_VDE2_SHIFT)
#define APBDEV_PMC_STICKY_BITS_0_VDE2_RANGE                     3:3
#define APBDEV_PMC_STICKY_BITS_0_VDE2_WOFFSET                   0x0
#define APBDEV_PMC_STICKY_BITS_0_VDE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_STICKY_BITS_0_VDE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_STICKY_BITS_0_VDE3_SHIFT                     _MK_SHIFT_CONST(4)
#define APBDEV_PMC_STICKY_BITS_0_VDE3_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_STICKY_BITS_0_VDE3_SHIFT)
#define APBDEV_PMC_STICKY_BITS_0_VDE3_RANGE                     4:4
#define APBDEV_PMC_STICKY_BITS_0_VDE3_WOFFSET                   0x0
#define APBDEV_PMC_STICKY_BITS_0_VDE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_STICKY_BITS_0_VDE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_STICKY_BITS_0_VDE4_SHIFT                     _MK_SHIFT_CONST(5)
#define APBDEV_PMC_STICKY_BITS_0_VDE4_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_STICKY_BITS_0_VDE4_SHIFT)
#define APBDEV_PMC_STICKY_BITS_0_VDE4_RANGE                     5:5
#define APBDEV_PMC_STICKY_BITS_0_VDE4_WOFFSET                   0x0
#define APBDEV_PMC_STICKY_BITS_0_VDE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_STICKY_BITS_0_VDE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_VDE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_SHIFT                 _MK_SHIFT_CONST(6)
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_STICKY_BITS_0_JTAG_STS_SHIFT)
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_RANGE                 6:6
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_WOFFSET                       0x0
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_ENABLE                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_STICKY_BITS_0_JTAG_STS_DISABLE                       _MK_ENUM_CONST(1)


// Register APBDEV_PMC_SEC_DISABLE2_0
#define APBDEV_PMC_SEC_DISABLE2_0                       _MK_ADDR_CONST(0x2c4)
#define APBDEV_PMC_SEC_DISABLE2_0_SECURE                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WORD_COUNT                    0x1
#define APBDEV_PMC_SEC_DISABLE2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SEC_DISABLE2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE8_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_RANGE                  0:0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE8_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ8_SHIFT                   _MK_SHIFT_CONST(1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ8_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_RANGE                   1:1
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ8_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE9_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_RANGE                  2:2
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE9_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ9_SHIFT                   _MK_SHIFT_CONST(3)
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ9_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_RANGE                   3:3
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_WOFFSET                 0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ9_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_SHIFT                 _MK_SHIFT_CONST(4)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE10_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_RANGE                 4:4
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE10_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ10_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ10_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_RANGE                  5:5
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ10_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_SHIFT                 _MK_SHIFT_CONST(6)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE11_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_RANGE                 6:6
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE11_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ11_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ11_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_RANGE                  7:7
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ11_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_SHIFT                 _MK_SHIFT_CONST(8)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE12_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_RANGE                 8:8
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE12_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ12_SHIFT                  _MK_SHIFT_CONST(9)
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ12_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_RANGE                  9:9
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ12_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_SHIFT                 _MK_SHIFT_CONST(10)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE13_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_RANGE                 10:10
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE13_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ13_SHIFT                  _MK_SHIFT_CONST(11)
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ13_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_RANGE                  11:11
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ13_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_SHIFT                 _MK_SHIFT_CONST(12)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE14_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_RANGE                 12:12
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE14_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ14_SHIFT                  _MK_SHIFT_CONST(13)
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ14_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_RANGE                  13:13
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ14_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_SHIFT                 _MK_SHIFT_CONST(14)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE15_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_RANGE                 14:14
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE15_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ15_SHIFT                  _MK_SHIFT_CONST(15)
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ15_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_RANGE                  15:15
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ15_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_SHIFT                 _MK_SHIFT_CONST(16)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE16_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_RANGE                 16:16
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE16_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ16_SHIFT                  _MK_SHIFT_CONST(17)
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ16_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_RANGE                  17:17
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ16_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_SHIFT                 _MK_SHIFT_CONST(18)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE17_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_RANGE                 18:18
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE17_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ17_SHIFT                  _MK_SHIFT_CONST(19)
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ17_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_RANGE                  19:19
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ17_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_SHIFT                 _MK_SHIFT_CONST(20)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE18_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_RANGE                 20:20
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE18_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ18_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ18_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_RANGE                  21:21
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ18_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_SHIFT                 _MK_SHIFT_CONST(22)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE19_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_RANGE                 22:22
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE19_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ19_SHIFT                  _MK_SHIFT_CONST(23)
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ19_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_RANGE                  23:23
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ19_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE20_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_RANGE                 24:24
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE20_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ20_SHIFT                  _MK_SHIFT_CONST(25)
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ20_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_RANGE                  25:25
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ20_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE21_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_RANGE                 26:26
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE21_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ21_SHIFT                  _MK_SHIFT_CONST(27)
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ21_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_RANGE                  27:27
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ21_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE22_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_RANGE                 28:28
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE22_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ22_SHIFT                  _MK_SHIFT_CONST(29)
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ22_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_RANGE                  29:29
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ22_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_SHIFT                 _MK_SHIFT_CONST(30)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_WRITE23_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_RANGE                 30:30
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_WOFFSET                       0x0
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_WRITE23_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_SEC_DISABLE2_0_READ23_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_SEC_DISABLE2_0_READ23_SHIFT)
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_RANGE                  31:31
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_WOFFSET                        0x0
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_SEC_DISABLE2_0_READ23_ON                     _MK_ENUM_CONST(1)


// Register APBDEV_PMC_WEAK_BIAS_0
#define APBDEV_PMC_WEAK_BIAS_0                  _MK_ADDR_CONST(0x2c8)
#define APBDEV_PMC_WEAK_BIAS_0_SECURE                   0x0
#define APBDEV_PMC_WEAK_BIAS_0_WORD_COUNT                       0x1
#define APBDEV_PMC_WEAK_BIAS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_RESET_MASK                       _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_WEAK_BIAS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_READ_MASK                        _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_WEAK_BIAS_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffff)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_RANGE                    1:0
#define APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_WOFFSET                  0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_CLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_FIELD                  _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_RANGE                  3:2
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_WOFFSET                        0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_SHIFT                    _MK_SHIFT_CONST(4)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_FIELD                    _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_RANGE                    5:4
#define APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_WOFFSET                  0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_CLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_FIELD                  _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_RANGE                  7:6
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_WOFFSET                        0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_EMMC_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_PMC_WEAK_BIAS_0_EMMC_FIELD                       _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_EMMC_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_EMMC_RANGE                       9:8
#define APBDEV_PMC_WEAK_BIAS_0_EMMC_WOFFSET                     0x0
#define APBDEV_PMC_WEAK_BIAS_0_EMMC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_EMMC_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_EMMC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_EMMC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_SHIFT                        _MK_SHIFT_CONST(10)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_FIELD                        _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_RANGE                        11:10
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_WOFFSET                      0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_FIELD                      _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_RANGE                      13:12
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_WOFFSET                    0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_POP_EXCLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_SHIFT                  _MK_SHIFT_CONST(14)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_FIELD                  _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_RANGE                  15:14
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_WOFFSET                        0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_ADDR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_FIELD                   _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_RANGE                   17:16
#define APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_WOFFSET                 0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM0_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_SHIFT                  _MK_SHIFT_CONST(18)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_FIELD                  _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_RANGE                  19:18
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_WOFFSET                        0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_ADDR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_SHIFT                   _MK_SHIFT_CONST(20)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_FIELD                   _MK_FIELD_CONST(0x3, APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_SHIFT)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_RANGE                   21:20
#define APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_WOFFSET                 0x0
#define APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_WEAK_BIAS_0_XM1_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_REG_SHORT_0
#define APBDEV_PMC_REG_SHORT_0                  _MK_ADDR_CONST(0x2cc)
#define APBDEV_PMC_REG_SHORT_0_SECURE                   0x0
#define APBDEV_PMC_REG_SHORT_0_WORD_COUNT                       0x1
#define APBDEV_PMC_REG_SHORT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_RESET_MASK                       _MK_MASK_CONST(0xfffff)
#define APBDEV_PMC_REG_SHORT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_READ_MASK                        _MK_MASK_CONST(0xfffff)
#define APBDEV_PMC_REG_SHORT_0_WRITE_MASK                       _MK_MASK_CONST(0xfffff)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_RANGE                        0:0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_WOFFSET                      0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_RANGE                      1:1
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_WOFFSET                    0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_RANGE                        2:2
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_WOFFSET                      0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_RANGE                      3:3
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_WOFFSET                    0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_SHIFT                    _MK_SHIFT_CONST(4)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_RANGE                    4:4
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_WOFFSET                  0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_CLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_RANGE                  5:5
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_WOFFSET                        0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_SHIFT                    _MK_SHIFT_CONST(6)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_RANGE                    6:6
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_WOFFSET                  0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_CLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_RANGE                  7:7
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_WOFFSET                        0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_SHIFT                    _MK_SHIFT_CONST(8)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_RANGE                    8:8
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_WOFFSET                  0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_CLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_SHIFT                  _MK_SHIFT_CONST(9)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_RANGE                  9:9
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_WOFFSET                        0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_POP_EXCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_SHIFT                        _MK_SHIFT_CONST(10)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_RANGE                        10:10
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_WOFFSET                      0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_RANGE                      11:11
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_WOFFSET                    0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_POP_EXCLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_RANGE                      12:12
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_WOFFSET                    0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_ADDR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_SHIFT                       _MK_SHIFT_CONST(13)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_RANGE                       13:13
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_WOFFSET                     0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM0_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_SHIFT                      _MK_SHIFT_CONST(14)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_RANGE                      14:14
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_WOFFSET                    0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_ADDR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_SHIFT                       _MK_SHIFT_CONST(15)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_RANGE                       15:15
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_WOFFSET                     0x0
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_VAL_XM1_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_SHIFT                  _MK_SHIFT_CONST(16)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_RANGE                  16:16
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_WOFFSET                        0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_ADDR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_SHIFT                   _MK_SHIFT_CONST(17)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_RANGE                   17:17
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_WOFFSET                 0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM0_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_SHIFT                  _MK_SHIFT_CONST(18)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_RANGE                  18:18
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_WOFFSET                        0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_ADDR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_SHIFT)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_RANGE                   19:19
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_WOFFSET                 0x0
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_REG_SHORT_0_DPD_VAL_XM1_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_PG_MASK_ANDOR_0
#define APBDEV_PMC_PG_MASK_ANDOR_0                      _MK_ADDR_CONST(0x2d0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_SECURE                       0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_WORD_COUNT                   0x1
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESET_MASK                   _MK_MASK_CONST(0x17ddef7)
#define APBDEV_PMC_PG_MASK_ANDOR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_READ_MASK                    _MK_MASK_CONST(0x17ddef7)
#define APBDEV_PMC_PG_MASK_ANDOR_0_WRITE_MASK                   _MK_MASK_CONST(0x17ddef7)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_RANGE                       0:0
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_WOFFSET                     0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_AND                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_RESERVED_OR                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_TD_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_RANGE                     1:1
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_WOFFSET                   0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_AND                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_TD_OR                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_VE_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_RANGE                     2:2
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_WOFFSET                   0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_AND                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VE_OR                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_SHIFT                    _MK_SHIFT_CONST(4)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_VDE_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_RANGE                    4:4
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_WOFFSET                  0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_AND                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_VDE_OR                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_SHIFT                    _MK_SHIFT_CONST(6)
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_MPE_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_RANGE                    6:6
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_WOFFSET                  0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_AND                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_MPE_OR                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_SHIFT                    _MK_SHIFT_CONST(7)
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_HEG_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_RANGE                    7:7
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_WOFFSET                  0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_AND                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_HEG_OR                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_SHIFT                    _MK_SHIFT_CONST(9)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_CE1_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_RANGE                    9:9
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_WOFFSET                  0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_AND                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE1_OR                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_SHIFT                    _MK_SHIFT_CONST(10)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_CE2_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_RANGE                    10:10
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_WOFFSET                  0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_AND                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE2_OR                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_SHIFT                    _MK_SHIFT_CONST(11)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_CE3_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_RANGE                    11:11
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_WOFFSET                  0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_AND                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE3_OR                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_SHIFT                   _MK_SHIFT_CONST(12)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_CELP_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_RANGE                   12:12
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_AND                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CELP_OR                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_SHIFT                    _MK_SHIFT_CONST(14)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_CE0_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_RANGE                    14:14
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_WOFFSET                  0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_AND                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_CE0_OR                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_SHIFT                   _MK_SHIFT_CONST(15)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_RANGE                   15:15
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_AND                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0NC_OR                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_RANGE                   16:16
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_AND                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C1NC_OR                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_SHIFT                    _MK_SHIFT_CONST(18)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_DIS_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_RANGE                    18:18
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_WOFFSET                  0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_AND                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DIS_OR                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_SHIFT                   _MK_SHIFT_CONST(19)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_DISB_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_RANGE                   19:19
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_AND                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_DISB_OR                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_SHIFT                  _MK_SHIFT_CONST(20)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_RANGE                  20:20
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_WOFFSET                        0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_AND                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBA_OR                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_RANGE                  21:21
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_WOFFSET                        0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_AND                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBB_OR                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_SHIFT                  _MK_SHIFT_CONST(22)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_RANGE                  22:22
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_WOFFSET                        0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_AND                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_XUSBC_OR                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_SHIFT                   _MK_SHIFT_CONST(5)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_RANGE                   5:5
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_AND                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_C0L2_OR                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_SHIFT                   _MK_SHIFT_CONST(24)
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_SHIFT)
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_RANGE                   24:24
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_WOFFSET                 0x0
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_AND                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_PG_MASK_ANDOR_0_IRAM_OR                      _MK_ENUM_CONST(1)


// Reserved address 724 [0x2d4]

// Reserved address 728 [0x2d8]

// Reserved address 732 [0x2dc]

// Reserved address 736 [0x2e0]

// Reserved address 740 [0x2e4]

// Reserved address 744 [0x2e8]

// Reserved address 748 [0x2ec]

// Reserved address 752 [0x2f0]

// Reserved address 756 [0x2f4]

// Reserved address 760 [0x2f8]

// Reserved address 764 [0x2fc]

// Register APBDEV_PMC_SECURE_SCRATCH8_0
#define APBDEV_PMC_SECURE_SCRATCH8_0                    _MK_ADDR_CONST(0x300)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH8_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH8_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH8_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH8_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH8_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH8_0_SECURE_SCRATCH8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH9_0
#define APBDEV_PMC_SECURE_SCRATCH9_0                    _MK_ADDR_CONST(0x304)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE                     0x0
#define APBDEV_PMC_SECURE_SCRATCH9_0_WORD_COUNT                         0x1
#define APBDEV_PMC_SECURE_SCRATCH9_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH9_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH9_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH9_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_FIELD                      _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_RANGE                      31:0
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_WOFFSET                    0x0
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH9_0_SECURE_SCRATCH9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH10_0
#define APBDEV_PMC_SECURE_SCRATCH10_0                   _MK_ADDR_CONST(0x308)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH10_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH10_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH10_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH10_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH10_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH10_0_SECURE_SCRATCH10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH11_0
#define APBDEV_PMC_SECURE_SCRATCH11_0                   _MK_ADDR_CONST(0x30c)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH11_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH11_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH11_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH11_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH11_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH11_0_SECURE_SCRATCH11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH12_0
#define APBDEV_PMC_SECURE_SCRATCH12_0                   _MK_ADDR_CONST(0x310)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH12_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH12_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH12_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH12_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH12_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH12_0_SECURE_SCRATCH12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH13_0
#define APBDEV_PMC_SECURE_SCRATCH13_0                   _MK_ADDR_CONST(0x314)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH13_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH13_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH13_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH13_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH13_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH13_0_SECURE_SCRATCH13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH14_0
#define APBDEV_PMC_SECURE_SCRATCH14_0                   _MK_ADDR_CONST(0x318)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH14_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH14_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH14_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH14_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH14_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH14_0_SECURE_SCRATCH14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH15_0
#define APBDEV_PMC_SECURE_SCRATCH15_0                   _MK_ADDR_CONST(0x31c)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH15_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH15_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH15_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH15_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH15_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH15_0_SECURE_SCRATCH15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH16_0
#define APBDEV_PMC_SECURE_SCRATCH16_0                   _MK_ADDR_CONST(0x320)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH16_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH16_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH16_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH16_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH16_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH16_0_SECURE_SCRATCH16_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH17_0
#define APBDEV_PMC_SECURE_SCRATCH17_0                   _MK_ADDR_CONST(0x324)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH17_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH17_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH17_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH17_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH17_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH17_0_SECURE_SCRATCH17_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH18_0
#define APBDEV_PMC_SECURE_SCRATCH18_0                   _MK_ADDR_CONST(0x328)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH18_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH18_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH18_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH18_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH18_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH18_0_SECURE_SCRATCH18_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH19_0
#define APBDEV_PMC_SECURE_SCRATCH19_0                   _MK_ADDR_CONST(0x32c)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH19_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH19_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH19_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH19_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH19_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH19_0_SECURE_SCRATCH19_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH20_0
#define APBDEV_PMC_SECURE_SCRATCH20_0                   _MK_ADDR_CONST(0x330)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH20_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH20_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH20_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH20_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH20_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH20_0_SECURE_SCRATCH20_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH21_0
#define APBDEV_PMC_SECURE_SCRATCH21_0                   _MK_ADDR_CONST(0x334)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH21_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH21_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH21_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH21_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH21_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH21_0_SECURE_SCRATCH21_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH22_0
#define APBDEV_PMC_SECURE_SCRATCH22_0                   _MK_ADDR_CONST(0x338)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH22_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH22_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH22_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH22_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH22_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH22_0_SECURE_SCRATCH22_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SECURE_SCRATCH23_0
#define APBDEV_PMC_SECURE_SCRATCH23_0                   _MK_ADDR_CONST(0x33c)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE                    0x0
#define APBDEV_PMC_SECURE_SCRATCH23_0_WORD_COUNT                        0x1
#define APBDEV_PMC_SECURE_SCRATCH23_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH23_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH23_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH23_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_SHIFT)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_RANGE                    31:0
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_WOFFSET                  0x0
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SECURE_SCRATCH23_0_SECURE_SCRATCH23_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH56_0
#define APBDEV_PMC_SCRATCH56_0                  _MK_ADDR_CONST(0x340)
#define APBDEV_PMC_SCRATCH56_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH56_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH56_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH56_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH56_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH56_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH56_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH56_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH56_0_SCRATCH56_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH56_0_SCRATCH56_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH56_0_SCRATCH56_SHIFT)
#define APBDEV_PMC_SCRATCH56_0_SCRATCH56_RANGE                  31:0
#define APBDEV_PMC_SCRATCH56_0_SCRATCH56_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH56_0_SCRATCH56_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH56_0_SCRATCH56_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH56_0_SCRATCH56_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH56_0_SCRATCH56_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH57_0
#define APBDEV_PMC_SCRATCH57_0                  _MK_ADDR_CONST(0x344)
#define APBDEV_PMC_SCRATCH57_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH57_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH57_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH57_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH57_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH57_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH57_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH57_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH57_0_SCRATCH57_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH57_0_SCRATCH57_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH57_0_SCRATCH57_SHIFT)
#define APBDEV_PMC_SCRATCH57_0_SCRATCH57_RANGE                  31:0
#define APBDEV_PMC_SCRATCH57_0_SCRATCH57_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH57_0_SCRATCH57_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH57_0_SCRATCH57_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH57_0_SCRATCH57_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH57_0_SCRATCH57_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH58_0
#define APBDEV_PMC_SCRATCH58_0                  _MK_ADDR_CONST(0x348)
#define APBDEV_PMC_SCRATCH58_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH58_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH58_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH58_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH58_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH58_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH58_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH58_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH58_0_SCRATCH58_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH58_0_SCRATCH58_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH58_0_SCRATCH58_SHIFT)
#define APBDEV_PMC_SCRATCH58_0_SCRATCH58_RANGE                  31:0
#define APBDEV_PMC_SCRATCH58_0_SCRATCH58_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH58_0_SCRATCH58_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH58_0_SCRATCH58_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH58_0_SCRATCH58_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH58_0_SCRATCH58_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH59_0
#define APBDEV_PMC_SCRATCH59_0                  _MK_ADDR_CONST(0x34c)
#define APBDEV_PMC_SCRATCH59_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH59_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH59_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH59_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH59_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH59_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH59_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH59_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH59_0_SCRATCH59_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH59_0_SCRATCH59_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH59_0_SCRATCH59_SHIFT)
#define APBDEV_PMC_SCRATCH59_0_SCRATCH59_RANGE                  31:0
#define APBDEV_PMC_SCRATCH59_0_SCRATCH59_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH59_0_SCRATCH59_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH59_0_SCRATCH59_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH59_0_SCRATCH59_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH59_0_SCRATCH59_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH60_0
#define APBDEV_PMC_SCRATCH60_0                  _MK_ADDR_CONST(0x350)
#define APBDEV_PMC_SCRATCH60_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH60_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH60_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH60_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH60_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH60_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH60_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH60_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH60_0_SCRATCH60_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH60_0_SCRATCH60_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH60_0_SCRATCH60_SHIFT)
#define APBDEV_PMC_SCRATCH60_0_SCRATCH60_RANGE                  31:0
#define APBDEV_PMC_SCRATCH60_0_SCRATCH60_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH60_0_SCRATCH60_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH60_0_SCRATCH60_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH60_0_SCRATCH60_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH60_0_SCRATCH60_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH61_0
#define APBDEV_PMC_SCRATCH61_0                  _MK_ADDR_CONST(0x354)
#define APBDEV_PMC_SCRATCH61_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH61_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH61_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH61_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH61_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH61_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH61_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH61_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH61_0_SCRATCH61_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH61_0_SCRATCH61_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH61_0_SCRATCH61_SHIFT)
#define APBDEV_PMC_SCRATCH61_0_SCRATCH61_RANGE                  31:0
#define APBDEV_PMC_SCRATCH61_0_SCRATCH61_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH61_0_SCRATCH61_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH61_0_SCRATCH61_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH61_0_SCRATCH61_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH61_0_SCRATCH61_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH62_0
#define APBDEV_PMC_SCRATCH62_0                  _MK_ADDR_CONST(0x358)
#define APBDEV_PMC_SCRATCH62_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH62_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH62_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH62_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH62_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH62_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH62_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH62_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH62_0_SCRATCH62_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH62_0_SCRATCH62_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH62_0_SCRATCH62_SHIFT)
#define APBDEV_PMC_SCRATCH62_0_SCRATCH62_RANGE                  31:0
#define APBDEV_PMC_SCRATCH62_0_SCRATCH62_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH62_0_SCRATCH62_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH62_0_SCRATCH62_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH62_0_SCRATCH62_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH62_0_SCRATCH62_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH63_0
#define APBDEV_PMC_SCRATCH63_0                  _MK_ADDR_CONST(0x35c)
#define APBDEV_PMC_SCRATCH63_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH63_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH63_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH63_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH63_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH63_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH63_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH63_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH63_0_SCRATCH63_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH63_0_SCRATCH63_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH63_0_SCRATCH63_SHIFT)
#define APBDEV_PMC_SCRATCH63_0_SCRATCH63_RANGE                  31:0
#define APBDEV_PMC_SCRATCH63_0_SCRATCH63_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH63_0_SCRATCH63_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH63_0_SCRATCH63_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH63_0_SCRATCH63_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH63_0_SCRATCH63_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH64_0
#define APBDEV_PMC_SCRATCH64_0                  _MK_ADDR_CONST(0x360)
#define APBDEV_PMC_SCRATCH64_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH64_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH64_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH64_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH64_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH64_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH64_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH64_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH64_0_SCRATCH64_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH64_0_SCRATCH64_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH64_0_SCRATCH64_SHIFT)
#define APBDEV_PMC_SCRATCH64_0_SCRATCH64_RANGE                  31:0
#define APBDEV_PMC_SCRATCH64_0_SCRATCH64_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH64_0_SCRATCH64_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH64_0_SCRATCH64_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH64_0_SCRATCH64_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH64_0_SCRATCH64_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH65_0
#define APBDEV_PMC_SCRATCH65_0                  _MK_ADDR_CONST(0x364)
#define APBDEV_PMC_SCRATCH65_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH65_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH65_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH65_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH65_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH65_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH65_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH65_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH65_0_SCRATCH65_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH65_0_SCRATCH65_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH65_0_SCRATCH65_SHIFT)
#define APBDEV_PMC_SCRATCH65_0_SCRATCH65_RANGE                  31:0
#define APBDEV_PMC_SCRATCH65_0_SCRATCH65_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH65_0_SCRATCH65_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH65_0_SCRATCH65_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH65_0_SCRATCH65_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH65_0_SCRATCH65_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH66_0
#define APBDEV_PMC_SCRATCH66_0                  _MK_ADDR_CONST(0x368)
#define APBDEV_PMC_SCRATCH66_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH66_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH66_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH66_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH66_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH66_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH66_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH66_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH66_0_SCRATCH66_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH66_0_SCRATCH66_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH66_0_SCRATCH66_SHIFT)
#define APBDEV_PMC_SCRATCH66_0_SCRATCH66_RANGE                  31:0
#define APBDEV_PMC_SCRATCH66_0_SCRATCH66_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH66_0_SCRATCH66_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH66_0_SCRATCH66_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH66_0_SCRATCH66_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH66_0_SCRATCH66_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH67_0
#define APBDEV_PMC_SCRATCH67_0                  _MK_ADDR_CONST(0x36c)
#define APBDEV_PMC_SCRATCH67_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH67_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH67_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH67_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH67_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH67_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH67_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH67_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH67_0_SCRATCH67_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH67_0_SCRATCH67_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH67_0_SCRATCH67_SHIFT)
#define APBDEV_PMC_SCRATCH67_0_SCRATCH67_RANGE                  31:0
#define APBDEV_PMC_SCRATCH67_0_SCRATCH67_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH67_0_SCRATCH67_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH67_0_SCRATCH67_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH67_0_SCRATCH67_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH67_0_SCRATCH67_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH68_0
#define APBDEV_PMC_SCRATCH68_0                  _MK_ADDR_CONST(0x370)
#define APBDEV_PMC_SCRATCH68_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH68_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH68_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH68_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH68_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH68_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH68_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH68_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH68_0_SCRATCH68_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH68_0_SCRATCH68_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH68_0_SCRATCH68_SHIFT)
#define APBDEV_PMC_SCRATCH68_0_SCRATCH68_RANGE                  31:0
#define APBDEV_PMC_SCRATCH68_0_SCRATCH68_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH68_0_SCRATCH68_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH68_0_SCRATCH68_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH68_0_SCRATCH68_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH68_0_SCRATCH68_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH69_0
#define APBDEV_PMC_SCRATCH69_0                  _MK_ADDR_CONST(0x374)
#define APBDEV_PMC_SCRATCH69_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH69_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH69_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH69_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH69_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH69_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH69_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH69_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH69_0_SCRATCH69_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH69_0_SCRATCH69_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH69_0_SCRATCH69_SHIFT)
#define APBDEV_PMC_SCRATCH69_0_SCRATCH69_RANGE                  31:0
#define APBDEV_PMC_SCRATCH69_0_SCRATCH69_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH69_0_SCRATCH69_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH69_0_SCRATCH69_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH69_0_SCRATCH69_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH69_0_SCRATCH69_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH70_0
#define APBDEV_PMC_SCRATCH70_0                  _MK_ADDR_CONST(0x378)
#define APBDEV_PMC_SCRATCH70_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH70_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH70_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH70_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH70_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH70_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH70_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH70_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH70_0_SCRATCH70_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH70_0_SCRATCH70_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH70_0_SCRATCH70_SHIFT)
#define APBDEV_PMC_SCRATCH70_0_SCRATCH70_RANGE                  31:0
#define APBDEV_PMC_SCRATCH70_0_SCRATCH70_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH70_0_SCRATCH70_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH70_0_SCRATCH70_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH70_0_SCRATCH70_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH70_0_SCRATCH70_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH71_0
#define APBDEV_PMC_SCRATCH71_0                  _MK_ADDR_CONST(0x37c)
#define APBDEV_PMC_SCRATCH71_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH71_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH71_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH71_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH71_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH71_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH71_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH71_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH71_0_SCRATCH71_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH71_0_SCRATCH71_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH71_0_SCRATCH71_SHIFT)
#define APBDEV_PMC_SCRATCH71_0_SCRATCH71_RANGE                  31:0
#define APBDEV_PMC_SCRATCH71_0_SCRATCH71_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH71_0_SCRATCH71_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH71_0_SCRATCH71_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH71_0_SCRATCH71_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH71_0_SCRATCH71_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH72_0
#define APBDEV_PMC_SCRATCH72_0                  _MK_ADDR_CONST(0x380)
#define APBDEV_PMC_SCRATCH72_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH72_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH72_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH72_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH72_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH72_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH72_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH72_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH72_0_SCRATCH72_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH72_0_SCRATCH72_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH72_0_SCRATCH72_SHIFT)
#define APBDEV_PMC_SCRATCH72_0_SCRATCH72_RANGE                  31:0
#define APBDEV_PMC_SCRATCH72_0_SCRATCH72_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH72_0_SCRATCH72_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH72_0_SCRATCH72_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH72_0_SCRATCH72_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH72_0_SCRATCH72_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH73_0
#define APBDEV_PMC_SCRATCH73_0                  _MK_ADDR_CONST(0x384)
#define APBDEV_PMC_SCRATCH73_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH73_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH73_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH73_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH73_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH73_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH73_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH73_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH73_0_SCRATCH73_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH73_0_SCRATCH73_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH73_0_SCRATCH73_SHIFT)
#define APBDEV_PMC_SCRATCH73_0_SCRATCH73_RANGE                  31:0
#define APBDEV_PMC_SCRATCH73_0_SCRATCH73_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH73_0_SCRATCH73_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH73_0_SCRATCH73_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH73_0_SCRATCH73_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH73_0_SCRATCH73_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH74_0
#define APBDEV_PMC_SCRATCH74_0                  _MK_ADDR_CONST(0x388)
#define APBDEV_PMC_SCRATCH74_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH74_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH74_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH74_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH74_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH74_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH74_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH74_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH74_0_SCRATCH74_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH74_0_SCRATCH74_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH74_0_SCRATCH74_SHIFT)
#define APBDEV_PMC_SCRATCH74_0_SCRATCH74_RANGE                  31:0
#define APBDEV_PMC_SCRATCH74_0_SCRATCH74_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH74_0_SCRATCH74_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH74_0_SCRATCH74_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH74_0_SCRATCH74_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH74_0_SCRATCH74_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH75_0
#define APBDEV_PMC_SCRATCH75_0                  _MK_ADDR_CONST(0x38c)
#define APBDEV_PMC_SCRATCH75_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH75_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH75_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH75_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH75_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH75_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH75_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH75_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH75_0_SCRATCH75_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH75_0_SCRATCH75_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH75_0_SCRATCH75_SHIFT)
#define APBDEV_PMC_SCRATCH75_0_SCRATCH75_RANGE                  31:0
#define APBDEV_PMC_SCRATCH75_0_SCRATCH75_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH75_0_SCRATCH75_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH75_0_SCRATCH75_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH75_0_SCRATCH75_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH75_0_SCRATCH75_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH76_0
#define APBDEV_PMC_SCRATCH76_0                  _MK_ADDR_CONST(0x390)
#define APBDEV_PMC_SCRATCH76_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH76_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH76_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH76_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH76_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH76_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH76_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH76_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH76_0_SCRATCH76_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH76_0_SCRATCH76_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH76_0_SCRATCH76_SHIFT)
#define APBDEV_PMC_SCRATCH76_0_SCRATCH76_RANGE                  31:0
#define APBDEV_PMC_SCRATCH76_0_SCRATCH76_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH76_0_SCRATCH76_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH76_0_SCRATCH76_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH76_0_SCRATCH76_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH76_0_SCRATCH76_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH77_0
#define APBDEV_PMC_SCRATCH77_0                  _MK_ADDR_CONST(0x394)
#define APBDEV_PMC_SCRATCH77_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH77_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH77_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH77_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH77_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH77_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH77_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH77_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH77_0_SCRATCH77_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH77_0_SCRATCH77_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH77_0_SCRATCH77_SHIFT)
#define APBDEV_PMC_SCRATCH77_0_SCRATCH77_RANGE                  31:0
#define APBDEV_PMC_SCRATCH77_0_SCRATCH77_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH77_0_SCRATCH77_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH77_0_SCRATCH77_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH77_0_SCRATCH77_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH77_0_SCRATCH77_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH78_0
#define APBDEV_PMC_SCRATCH78_0                  _MK_ADDR_CONST(0x398)
#define APBDEV_PMC_SCRATCH78_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH78_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH78_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH78_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH78_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH78_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH78_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH78_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH78_0_SCRATCH78_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH78_0_SCRATCH78_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH78_0_SCRATCH78_SHIFT)
#define APBDEV_PMC_SCRATCH78_0_SCRATCH78_RANGE                  31:0
#define APBDEV_PMC_SCRATCH78_0_SCRATCH78_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH78_0_SCRATCH78_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH78_0_SCRATCH78_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH78_0_SCRATCH78_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH78_0_SCRATCH78_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH79_0
#define APBDEV_PMC_SCRATCH79_0                  _MK_ADDR_CONST(0x39c)
#define APBDEV_PMC_SCRATCH79_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH79_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH79_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH79_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH79_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH79_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH79_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH79_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH79_0_SCRATCH79_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH79_0_SCRATCH79_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH79_0_SCRATCH79_SHIFT)
#define APBDEV_PMC_SCRATCH79_0_SCRATCH79_RANGE                  31:0
#define APBDEV_PMC_SCRATCH79_0_SCRATCH79_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH79_0_SCRATCH79_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH79_0_SCRATCH79_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH79_0_SCRATCH79_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH79_0_SCRATCH79_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH80_0
#define APBDEV_PMC_SCRATCH80_0                  _MK_ADDR_CONST(0x3a0)
#define APBDEV_PMC_SCRATCH80_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH80_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH80_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH80_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH80_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH80_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH80_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH80_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH80_0_SCRATCH80_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH80_0_SCRATCH80_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH80_0_SCRATCH80_SHIFT)
#define APBDEV_PMC_SCRATCH80_0_SCRATCH80_RANGE                  31:0
#define APBDEV_PMC_SCRATCH80_0_SCRATCH80_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH80_0_SCRATCH80_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH80_0_SCRATCH80_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH80_0_SCRATCH80_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH80_0_SCRATCH80_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH81_0
#define APBDEV_PMC_SCRATCH81_0                  _MK_ADDR_CONST(0x3a4)
#define APBDEV_PMC_SCRATCH81_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH81_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH81_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH81_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH81_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH81_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH81_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH81_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH81_0_SCRATCH81_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH81_0_SCRATCH81_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH81_0_SCRATCH81_SHIFT)
#define APBDEV_PMC_SCRATCH81_0_SCRATCH81_RANGE                  31:0
#define APBDEV_PMC_SCRATCH81_0_SCRATCH81_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH81_0_SCRATCH81_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH81_0_SCRATCH81_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH81_0_SCRATCH81_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH81_0_SCRATCH81_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH82_0
#define APBDEV_PMC_SCRATCH82_0                  _MK_ADDR_CONST(0x3a8)
#define APBDEV_PMC_SCRATCH82_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH82_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH82_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH82_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH82_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH82_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH82_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH82_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH82_0_SCRATCH82_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH82_0_SCRATCH82_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH82_0_SCRATCH82_SHIFT)
#define APBDEV_PMC_SCRATCH82_0_SCRATCH82_RANGE                  31:0
#define APBDEV_PMC_SCRATCH82_0_SCRATCH82_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH82_0_SCRATCH82_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH82_0_SCRATCH82_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH82_0_SCRATCH82_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH82_0_SCRATCH82_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH83_0
#define APBDEV_PMC_SCRATCH83_0                  _MK_ADDR_CONST(0x3ac)
#define APBDEV_PMC_SCRATCH83_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH83_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH83_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH83_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH83_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH83_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH83_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH83_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH83_0_SCRATCH83_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH83_0_SCRATCH83_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH83_0_SCRATCH83_SHIFT)
#define APBDEV_PMC_SCRATCH83_0_SCRATCH83_RANGE                  31:0
#define APBDEV_PMC_SCRATCH83_0_SCRATCH83_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH83_0_SCRATCH83_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH83_0_SCRATCH83_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH83_0_SCRATCH83_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH83_0_SCRATCH83_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH84_0
#define APBDEV_PMC_SCRATCH84_0                  _MK_ADDR_CONST(0x3b0)
#define APBDEV_PMC_SCRATCH84_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH84_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH84_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH84_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH84_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH84_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH84_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH84_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH84_0_SCRATCH84_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH84_0_SCRATCH84_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH84_0_SCRATCH84_SHIFT)
#define APBDEV_PMC_SCRATCH84_0_SCRATCH84_RANGE                  31:0
#define APBDEV_PMC_SCRATCH84_0_SCRATCH84_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH84_0_SCRATCH84_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH84_0_SCRATCH84_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH84_0_SCRATCH84_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH84_0_SCRATCH84_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH85_0
#define APBDEV_PMC_SCRATCH85_0                  _MK_ADDR_CONST(0x3b4)
#define APBDEV_PMC_SCRATCH85_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH85_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH85_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH85_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH85_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH85_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH85_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH85_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH85_0_SCRATCH85_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH85_0_SCRATCH85_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH85_0_SCRATCH85_SHIFT)
#define APBDEV_PMC_SCRATCH85_0_SCRATCH85_RANGE                  31:0
#define APBDEV_PMC_SCRATCH85_0_SCRATCH85_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH85_0_SCRATCH85_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH85_0_SCRATCH85_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH85_0_SCRATCH85_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH85_0_SCRATCH85_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH86_0
#define APBDEV_PMC_SCRATCH86_0                  _MK_ADDR_CONST(0x3b8)
#define APBDEV_PMC_SCRATCH86_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH86_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH86_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH86_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH86_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH86_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH86_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH86_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH86_0_SCRATCH86_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH86_0_SCRATCH86_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH86_0_SCRATCH86_SHIFT)
#define APBDEV_PMC_SCRATCH86_0_SCRATCH86_RANGE                  31:0
#define APBDEV_PMC_SCRATCH86_0_SCRATCH86_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH86_0_SCRATCH86_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH86_0_SCRATCH86_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH86_0_SCRATCH86_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH86_0_SCRATCH86_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH87_0
#define APBDEV_PMC_SCRATCH87_0                  _MK_ADDR_CONST(0x3bc)
#define APBDEV_PMC_SCRATCH87_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH87_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH87_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH87_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH87_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH87_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH87_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH87_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH87_0_SCRATCH87_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH87_0_SCRATCH87_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH87_0_SCRATCH87_SHIFT)
#define APBDEV_PMC_SCRATCH87_0_SCRATCH87_RANGE                  31:0
#define APBDEV_PMC_SCRATCH87_0_SCRATCH87_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH87_0_SCRATCH87_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH87_0_SCRATCH87_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH87_0_SCRATCH87_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH87_0_SCRATCH87_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH88_0
#define APBDEV_PMC_SCRATCH88_0                  _MK_ADDR_CONST(0x3c0)
#define APBDEV_PMC_SCRATCH88_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH88_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH88_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH88_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH88_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH88_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH88_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH88_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH88_0_SCRATCH88_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH88_0_SCRATCH88_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH88_0_SCRATCH88_SHIFT)
#define APBDEV_PMC_SCRATCH88_0_SCRATCH88_RANGE                  31:0
#define APBDEV_PMC_SCRATCH88_0_SCRATCH88_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH88_0_SCRATCH88_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH88_0_SCRATCH88_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH88_0_SCRATCH88_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH88_0_SCRATCH88_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH89_0
#define APBDEV_PMC_SCRATCH89_0                  _MK_ADDR_CONST(0x3c4)
#define APBDEV_PMC_SCRATCH89_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH89_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH89_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH89_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH89_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH89_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH89_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH89_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH89_0_SCRATCH89_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH89_0_SCRATCH89_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH89_0_SCRATCH89_SHIFT)
#define APBDEV_PMC_SCRATCH89_0_SCRATCH89_RANGE                  31:0
#define APBDEV_PMC_SCRATCH89_0_SCRATCH89_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH89_0_SCRATCH89_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH89_0_SCRATCH89_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH89_0_SCRATCH89_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH89_0_SCRATCH89_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH90_0
#define APBDEV_PMC_SCRATCH90_0                  _MK_ADDR_CONST(0x3c8)
#define APBDEV_PMC_SCRATCH90_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH90_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH90_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH90_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH90_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH90_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH90_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH90_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH90_0_SCRATCH90_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH90_0_SCRATCH90_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH90_0_SCRATCH90_SHIFT)
#define APBDEV_PMC_SCRATCH90_0_SCRATCH90_RANGE                  31:0
#define APBDEV_PMC_SCRATCH90_0_SCRATCH90_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH90_0_SCRATCH90_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH90_0_SCRATCH90_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH90_0_SCRATCH90_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH90_0_SCRATCH90_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH91_0
#define APBDEV_PMC_SCRATCH91_0                  _MK_ADDR_CONST(0x3cc)
#define APBDEV_PMC_SCRATCH91_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH91_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH91_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH91_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH91_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH91_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH91_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH91_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH91_0_SCRATCH91_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH91_0_SCRATCH91_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH91_0_SCRATCH91_SHIFT)
#define APBDEV_PMC_SCRATCH91_0_SCRATCH91_RANGE                  31:0
#define APBDEV_PMC_SCRATCH91_0_SCRATCH91_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH91_0_SCRATCH91_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH91_0_SCRATCH91_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH91_0_SCRATCH91_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH91_0_SCRATCH91_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH92_0
#define APBDEV_PMC_SCRATCH92_0                  _MK_ADDR_CONST(0x3d0)
#define APBDEV_PMC_SCRATCH92_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH92_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH92_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH92_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH92_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH92_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH92_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH92_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH92_0_SCRATCH92_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH92_0_SCRATCH92_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH92_0_SCRATCH92_SHIFT)
#define APBDEV_PMC_SCRATCH92_0_SCRATCH92_RANGE                  31:0
#define APBDEV_PMC_SCRATCH92_0_SCRATCH92_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH92_0_SCRATCH92_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH92_0_SCRATCH92_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH92_0_SCRATCH92_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH92_0_SCRATCH92_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH93_0
#define APBDEV_PMC_SCRATCH93_0                  _MK_ADDR_CONST(0x3d4)
#define APBDEV_PMC_SCRATCH93_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH93_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH93_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH93_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH93_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH93_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH93_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH93_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH93_0_SCRATCH93_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH93_0_SCRATCH93_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH93_0_SCRATCH93_SHIFT)
#define APBDEV_PMC_SCRATCH93_0_SCRATCH93_RANGE                  31:0
#define APBDEV_PMC_SCRATCH93_0_SCRATCH93_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH93_0_SCRATCH93_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH93_0_SCRATCH93_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH93_0_SCRATCH93_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH93_0_SCRATCH93_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH94_0
#define APBDEV_PMC_SCRATCH94_0                  _MK_ADDR_CONST(0x3d8)
#define APBDEV_PMC_SCRATCH94_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH94_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH94_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH94_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH94_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH94_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH94_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH94_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH94_0_SCRATCH94_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH94_0_SCRATCH94_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH94_0_SCRATCH94_SHIFT)
#define APBDEV_PMC_SCRATCH94_0_SCRATCH94_RANGE                  31:0
#define APBDEV_PMC_SCRATCH94_0_SCRATCH94_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH94_0_SCRATCH94_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH94_0_SCRATCH94_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH94_0_SCRATCH94_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH94_0_SCRATCH94_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH95_0
#define APBDEV_PMC_SCRATCH95_0                  _MK_ADDR_CONST(0x3dc)
#define APBDEV_PMC_SCRATCH95_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH95_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH95_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH95_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH95_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH95_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH95_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH95_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH95_0_SCRATCH95_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH95_0_SCRATCH95_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH95_0_SCRATCH95_SHIFT)
#define APBDEV_PMC_SCRATCH95_0_SCRATCH95_RANGE                  31:0
#define APBDEV_PMC_SCRATCH95_0_SCRATCH95_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH95_0_SCRATCH95_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH95_0_SCRATCH95_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH95_0_SCRATCH95_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH95_0_SCRATCH95_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH96_0
#define APBDEV_PMC_SCRATCH96_0                  _MK_ADDR_CONST(0x3e0)
#define APBDEV_PMC_SCRATCH96_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH96_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH96_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH96_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH96_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH96_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH96_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH96_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH96_0_SCRATCH96_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH96_0_SCRATCH96_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH96_0_SCRATCH96_SHIFT)
#define APBDEV_PMC_SCRATCH96_0_SCRATCH96_RANGE                  31:0
#define APBDEV_PMC_SCRATCH96_0_SCRATCH96_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH96_0_SCRATCH96_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH96_0_SCRATCH96_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH96_0_SCRATCH96_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH96_0_SCRATCH96_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH97_0
#define APBDEV_PMC_SCRATCH97_0                  _MK_ADDR_CONST(0x3e4)
#define APBDEV_PMC_SCRATCH97_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH97_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH97_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH97_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH97_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH97_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH97_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH97_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH97_0_SCRATCH97_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH97_0_SCRATCH97_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH97_0_SCRATCH97_SHIFT)
#define APBDEV_PMC_SCRATCH97_0_SCRATCH97_RANGE                  31:0
#define APBDEV_PMC_SCRATCH97_0_SCRATCH97_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH97_0_SCRATCH97_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH97_0_SCRATCH97_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH97_0_SCRATCH97_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH97_0_SCRATCH97_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH98_0
#define APBDEV_PMC_SCRATCH98_0                  _MK_ADDR_CONST(0x3e8)
#define APBDEV_PMC_SCRATCH98_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH98_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH98_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH98_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH98_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH98_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH98_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH98_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH98_0_SCRATCH98_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH98_0_SCRATCH98_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH98_0_SCRATCH98_SHIFT)
#define APBDEV_PMC_SCRATCH98_0_SCRATCH98_RANGE                  31:0
#define APBDEV_PMC_SCRATCH98_0_SCRATCH98_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH98_0_SCRATCH98_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH98_0_SCRATCH98_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH98_0_SCRATCH98_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH98_0_SCRATCH98_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH99_0
#define APBDEV_PMC_SCRATCH99_0                  _MK_ADDR_CONST(0x3ec)
#define APBDEV_PMC_SCRATCH99_0_SECURE                   0x0
#define APBDEV_PMC_SCRATCH99_0_WORD_COUNT                       0x1
#define APBDEV_PMC_SCRATCH99_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH99_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH99_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH99_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH99_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH99_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH99_0_SCRATCH99_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH99_0_SCRATCH99_FIELD                  _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH99_0_SCRATCH99_SHIFT)
#define APBDEV_PMC_SCRATCH99_0_SCRATCH99_RANGE                  31:0
#define APBDEV_PMC_SCRATCH99_0_SCRATCH99_WOFFSET                        0x0
#define APBDEV_PMC_SCRATCH99_0_SCRATCH99_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH99_0_SCRATCH99_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH99_0_SCRATCH99_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH99_0_SCRATCH99_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH100_0
#define APBDEV_PMC_SCRATCH100_0                 _MK_ADDR_CONST(0x3f0)
#define APBDEV_PMC_SCRATCH100_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH100_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH100_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH100_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH100_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH100_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH100_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH100_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH100_0_SCRATCH100_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH100_0_SCRATCH100_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH100_0_SCRATCH100_SHIFT)
#define APBDEV_PMC_SCRATCH100_0_SCRATCH100_RANGE                        31:0
#define APBDEV_PMC_SCRATCH100_0_SCRATCH100_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH100_0_SCRATCH100_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH100_0_SCRATCH100_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH100_0_SCRATCH100_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH100_0_SCRATCH100_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH101_0
#define APBDEV_PMC_SCRATCH101_0                 _MK_ADDR_CONST(0x3f4)
#define APBDEV_PMC_SCRATCH101_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH101_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH101_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH101_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH101_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH101_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH101_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH101_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH101_0_SCRATCH101_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH101_0_SCRATCH101_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH101_0_SCRATCH101_SHIFT)
#define APBDEV_PMC_SCRATCH101_0_SCRATCH101_RANGE                        31:0
#define APBDEV_PMC_SCRATCH101_0_SCRATCH101_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH101_0_SCRATCH101_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH101_0_SCRATCH101_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH101_0_SCRATCH101_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH101_0_SCRATCH101_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH102_0
#define APBDEV_PMC_SCRATCH102_0                 _MK_ADDR_CONST(0x3f8)
#define APBDEV_PMC_SCRATCH102_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH102_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH102_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH102_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH102_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH102_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH102_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH102_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH102_0_SCRATCH102_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH102_0_SCRATCH102_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH102_0_SCRATCH102_SHIFT)
#define APBDEV_PMC_SCRATCH102_0_SCRATCH102_RANGE                        31:0
#define APBDEV_PMC_SCRATCH102_0_SCRATCH102_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH102_0_SCRATCH102_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH102_0_SCRATCH102_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH102_0_SCRATCH102_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH102_0_SCRATCH102_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH103_0
#define APBDEV_PMC_SCRATCH103_0                 _MK_ADDR_CONST(0x3fc)
#define APBDEV_PMC_SCRATCH103_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH103_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH103_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH103_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH103_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH103_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH103_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH103_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH103_0_SCRATCH103_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH103_0_SCRATCH103_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH103_0_SCRATCH103_SHIFT)
#define APBDEV_PMC_SCRATCH103_0_SCRATCH103_RANGE                        31:0
#define APBDEV_PMC_SCRATCH103_0_SCRATCH103_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH103_0_SCRATCH103_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH103_0_SCRATCH103_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH103_0_SCRATCH103_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH103_0_SCRATCH103_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH104_0
#define APBDEV_PMC_SCRATCH104_0                 _MK_ADDR_CONST(0x400)
#define APBDEV_PMC_SCRATCH104_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH104_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH104_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH104_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH104_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH104_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH104_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH104_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH104_0_SCRATCH104_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH104_0_SCRATCH104_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH104_0_SCRATCH104_SHIFT)
#define APBDEV_PMC_SCRATCH104_0_SCRATCH104_RANGE                        31:0
#define APBDEV_PMC_SCRATCH104_0_SCRATCH104_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH104_0_SCRATCH104_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH104_0_SCRATCH104_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH104_0_SCRATCH104_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH104_0_SCRATCH104_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH105_0
#define APBDEV_PMC_SCRATCH105_0                 _MK_ADDR_CONST(0x404)
#define APBDEV_PMC_SCRATCH105_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH105_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH105_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH105_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH105_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH105_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH105_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH105_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH105_0_SCRATCH105_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH105_0_SCRATCH105_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH105_0_SCRATCH105_SHIFT)
#define APBDEV_PMC_SCRATCH105_0_SCRATCH105_RANGE                        31:0
#define APBDEV_PMC_SCRATCH105_0_SCRATCH105_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH105_0_SCRATCH105_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH105_0_SCRATCH105_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH105_0_SCRATCH105_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH105_0_SCRATCH105_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH106_0
#define APBDEV_PMC_SCRATCH106_0                 _MK_ADDR_CONST(0x408)
#define APBDEV_PMC_SCRATCH106_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH106_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH106_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH106_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH106_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH106_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH106_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH106_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH106_0_SCRATCH106_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH106_0_SCRATCH106_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH106_0_SCRATCH106_SHIFT)
#define APBDEV_PMC_SCRATCH106_0_SCRATCH106_RANGE                        31:0
#define APBDEV_PMC_SCRATCH106_0_SCRATCH106_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH106_0_SCRATCH106_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH106_0_SCRATCH106_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH106_0_SCRATCH106_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH106_0_SCRATCH106_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH107_0
#define APBDEV_PMC_SCRATCH107_0                 _MK_ADDR_CONST(0x40c)
#define APBDEV_PMC_SCRATCH107_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH107_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH107_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH107_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH107_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH107_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH107_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH107_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH107_0_SCRATCH107_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH107_0_SCRATCH107_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH107_0_SCRATCH107_SHIFT)
#define APBDEV_PMC_SCRATCH107_0_SCRATCH107_RANGE                        31:0
#define APBDEV_PMC_SCRATCH107_0_SCRATCH107_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH107_0_SCRATCH107_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH107_0_SCRATCH107_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH107_0_SCRATCH107_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH107_0_SCRATCH107_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH108_0
#define APBDEV_PMC_SCRATCH108_0                 _MK_ADDR_CONST(0x410)
#define APBDEV_PMC_SCRATCH108_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH108_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH108_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH108_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH108_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH108_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH108_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH108_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH108_0_SCRATCH108_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH108_0_SCRATCH108_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH108_0_SCRATCH108_SHIFT)
#define APBDEV_PMC_SCRATCH108_0_SCRATCH108_RANGE                        31:0
#define APBDEV_PMC_SCRATCH108_0_SCRATCH108_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH108_0_SCRATCH108_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH108_0_SCRATCH108_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH108_0_SCRATCH108_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH108_0_SCRATCH108_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH109_0
#define APBDEV_PMC_SCRATCH109_0                 _MK_ADDR_CONST(0x414)
#define APBDEV_PMC_SCRATCH109_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH109_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH109_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH109_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH109_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH109_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH109_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH109_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH109_0_SCRATCH109_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH109_0_SCRATCH109_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH109_0_SCRATCH109_SHIFT)
#define APBDEV_PMC_SCRATCH109_0_SCRATCH109_RANGE                        31:0
#define APBDEV_PMC_SCRATCH109_0_SCRATCH109_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH109_0_SCRATCH109_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH109_0_SCRATCH109_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH109_0_SCRATCH109_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH109_0_SCRATCH109_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH110_0
#define APBDEV_PMC_SCRATCH110_0                 _MK_ADDR_CONST(0x418)
#define APBDEV_PMC_SCRATCH110_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH110_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH110_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH110_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH110_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH110_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH110_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH110_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH110_0_SCRATCH110_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH110_0_SCRATCH110_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH110_0_SCRATCH110_SHIFT)
#define APBDEV_PMC_SCRATCH110_0_SCRATCH110_RANGE                        31:0
#define APBDEV_PMC_SCRATCH110_0_SCRATCH110_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH110_0_SCRATCH110_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH110_0_SCRATCH110_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH110_0_SCRATCH110_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH110_0_SCRATCH110_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH111_0
#define APBDEV_PMC_SCRATCH111_0                 _MK_ADDR_CONST(0x41c)
#define APBDEV_PMC_SCRATCH111_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH111_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH111_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH111_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH111_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH111_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH111_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH111_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH111_0_SCRATCH111_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH111_0_SCRATCH111_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH111_0_SCRATCH111_SHIFT)
#define APBDEV_PMC_SCRATCH111_0_SCRATCH111_RANGE                        31:0
#define APBDEV_PMC_SCRATCH111_0_SCRATCH111_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH111_0_SCRATCH111_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH111_0_SCRATCH111_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH111_0_SCRATCH111_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH111_0_SCRATCH111_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH112_0
#define APBDEV_PMC_SCRATCH112_0                 _MK_ADDR_CONST(0x420)
#define APBDEV_PMC_SCRATCH112_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH112_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH112_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH112_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH112_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH112_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH112_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH112_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH112_0_SCRATCH112_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH112_0_SCRATCH112_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH112_0_SCRATCH112_SHIFT)
#define APBDEV_PMC_SCRATCH112_0_SCRATCH112_RANGE                        31:0
#define APBDEV_PMC_SCRATCH112_0_SCRATCH112_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH112_0_SCRATCH112_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH112_0_SCRATCH112_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH112_0_SCRATCH112_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH112_0_SCRATCH112_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH113_0
#define APBDEV_PMC_SCRATCH113_0                 _MK_ADDR_CONST(0x424)
#define APBDEV_PMC_SCRATCH113_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH113_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH113_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH113_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH113_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH113_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH113_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH113_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH113_0_SCRATCH113_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH113_0_SCRATCH113_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH113_0_SCRATCH113_SHIFT)
#define APBDEV_PMC_SCRATCH113_0_SCRATCH113_RANGE                        31:0
#define APBDEV_PMC_SCRATCH113_0_SCRATCH113_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH113_0_SCRATCH113_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH113_0_SCRATCH113_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH113_0_SCRATCH113_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH113_0_SCRATCH113_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH114_0
#define APBDEV_PMC_SCRATCH114_0                 _MK_ADDR_CONST(0x428)
#define APBDEV_PMC_SCRATCH114_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH114_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH114_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH114_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH114_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH114_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH114_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH114_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH114_0_SCRATCH114_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH114_0_SCRATCH114_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH114_0_SCRATCH114_SHIFT)
#define APBDEV_PMC_SCRATCH114_0_SCRATCH114_RANGE                        31:0
#define APBDEV_PMC_SCRATCH114_0_SCRATCH114_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH114_0_SCRATCH114_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH114_0_SCRATCH114_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH114_0_SCRATCH114_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH114_0_SCRATCH114_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH115_0
#define APBDEV_PMC_SCRATCH115_0                 _MK_ADDR_CONST(0x42c)
#define APBDEV_PMC_SCRATCH115_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH115_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH115_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH115_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH115_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH115_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH115_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH115_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH115_0_SCRATCH115_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH115_0_SCRATCH115_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH115_0_SCRATCH115_SHIFT)
#define APBDEV_PMC_SCRATCH115_0_SCRATCH115_RANGE                        31:0
#define APBDEV_PMC_SCRATCH115_0_SCRATCH115_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH115_0_SCRATCH115_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH115_0_SCRATCH115_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH115_0_SCRATCH115_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH115_0_SCRATCH115_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH116_0
#define APBDEV_PMC_SCRATCH116_0                 _MK_ADDR_CONST(0x430)
#define APBDEV_PMC_SCRATCH116_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH116_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH116_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH116_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH116_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH116_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH116_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH116_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH116_0_SCRATCH116_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH116_0_SCRATCH116_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH116_0_SCRATCH116_SHIFT)
#define APBDEV_PMC_SCRATCH116_0_SCRATCH116_RANGE                        31:0
#define APBDEV_PMC_SCRATCH116_0_SCRATCH116_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH116_0_SCRATCH116_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH116_0_SCRATCH116_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH116_0_SCRATCH116_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH116_0_SCRATCH116_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH117_0
#define APBDEV_PMC_SCRATCH117_0                 _MK_ADDR_CONST(0x434)
#define APBDEV_PMC_SCRATCH117_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH117_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH117_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH117_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH117_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH117_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH117_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH117_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH117_0_SCRATCH117_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH117_0_SCRATCH117_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH117_0_SCRATCH117_SHIFT)
#define APBDEV_PMC_SCRATCH117_0_SCRATCH117_RANGE                        31:0
#define APBDEV_PMC_SCRATCH117_0_SCRATCH117_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH117_0_SCRATCH117_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH117_0_SCRATCH117_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH117_0_SCRATCH117_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH117_0_SCRATCH117_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH118_0
#define APBDEV_PMC_SCRATCH118_0                 _MK_ADDR_CONST(0x438)
#define APBDEV_PMC_SCRATCH118_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH118_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH118_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH118_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH118_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH118_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH118_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH118_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH118_0_SCRATCH118_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH118_0_SCRATCH118_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH118_0_SCRATCH118_SHIFT)
#define APBDEV_PMC_SCRATCH118_0_SCRATCH118_RANGE                        31:0
#define APBDEV_PMC_SCRATCH118_0_SCRATCH118_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH118_0_SCRATCH118_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH118_0_SCRATCH118_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH118_0_SCRATCH118_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH118_0_SCRATCH118_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_SCRATCH119_0
#define APBDEV_PMC_SCRATCH119_0                 _MK_ADDR_CONST(0x43c)
#define APBDEV_PMC_SCRATCH119_0_SECURE                  0x0
#define APBDEV_PMC_SCRATCH119_0_WORD_COUNT                      0x1
#define APBDEV_PMC_SCRATCH119_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH119_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH119_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH119_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH119_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH119_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH119_0_SCRATCH119_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH119_0_SCRATCH119_FIELD                        _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH119_0_SCRATCH119_SHIFT)
#define APBDEV_PMC_SCRATCH119_0_SCRATCH119_RANGE                        31:0
#define APBDEV_PMC_SCRATCH119_0_SCRATCH119_WOFFSET                      0x0
#define APBDEV_PMC_SCRATCH119_0_SCRATCH119_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH119_0_SCRATCH119_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH119_0_SCRATCH119_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH119_0_SCRATCH119_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_CNTRL2_0
#define APBDEV_PMC_CNTRL2_0                     _MK_ADDR_CONST(0x440)
#define APBDEV_PMC_CNTRL2_0_SECURE                      0x0
#define APBDEV_PMC_CNTRL2_0_WORD_COUNT                  0x1
#define APBDEV_PMC_CNTRL2_0_RESET_VAL                   _MK_MASK_CONST(0x29)
#define APBDEV_PMC_CNTRL2_0_RESET_MASK                  _MK_MASK_CONST(0x1fff)
#define APBDEV_PMC_CNTRL2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_READ_MASK                   _MK_MASK_CONST(0x1fff)
#define APBDEV_PMC_CNTRL2_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff)
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_SHIFT                       _MK_SHIFT_CONST(12)
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_SHIFT)
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_RANGE                       12:12
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_WOFFSET                     0x0
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL2_0_HOLD_CKE_LOW_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_SHIFT                   _MK_SHIFT_CONST(11)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_SHIFT)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_RANGE                   11:11
#define APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_WOFFSET                 0x0
#define APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_SHIFT                 _MK_SHIFT_CONST(10)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_SHIFT)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_RANGE                 10:10
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_WOFFSET                       0x0
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_DISABLE                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL2_0_SYSCLK_ORRIDE_ENABLE                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_SHIFT                   _MK_SHIFT_CONST(9)
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_SHIFT)
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_RANGE                   9:9
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_WOFFSET                 0x0
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL2_0_WAKE_DET_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_SHIFT                  _MK_SHIFT_CONST(8)
#define APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_SHIFT)
#define APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_RANGE                  8:8
#define APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_WOFFSET                        0x0
#define APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_MCSR_TIMEOUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_SHIFT)
#define APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_RANGE                      7:4
#define APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_WOFFSET                    0x0
#define APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_DEFAULT                    _MK_MASK_CONST(0x2)
#define APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_LP0BB_WAIT_TIMER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_SHIFT)
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_RANGE                      3:3
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_WOFFSET                    0x0
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_DISABLE                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL2_0_HW_MANAGED_LP0BB_ENABLE                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_SHIFT                     _MK_SHIFT_CONST(2)
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_SHIFT)
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_RANGE                     2:2
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_WOFFSET                   0x0
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_DISABLE                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL2_0_SIDE_EFFECT_LP0BB_ENABLE                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL2_0_LP0_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define APBDEV_PMC_CNTRL2_0_LP0_STS_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_LP0_STS_SHIFT)
#define APBDEV_PMC_CNTRL2_0_LP0_STS_RANGE                       1:1
#define APBDEV_PMC_CNTRL2_0_LP0_STS_WOFFSET                     0x0
#define APBDEV_PMC_CNTRL2_0_LP0_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_LP0_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_LP0_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_LP0_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_LP0_STS_ACTIVE                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL2_0_LP0_STS_SLEEP                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_SHIFT)
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_RANGE                   0:0
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_WOFFSET                 0x0
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_CNTRL2_0_WAKE_INT_EN_ENABLE                  _MK_ENUM_CONST(1)


// Register APBDEV_PMC_IO_DPD_OFF_MASK_0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0                    _MK_ADDR_CONST(0x444)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_SECURE                     0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_WORD_COUNT                         0x1
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_RESET_VAL                  _MK_MASK_CONST(0x9f00000)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_RESET_MASK                         _MK_MASK_CONST(0x3fffdb0f)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_READ_MASK                  _MK_MASK_CONST(0x3fffdb0f)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_WRITE_MASK                         _MK_MASK_CONST(0x3fffdb0f)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_SHIFT                 _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_RANGE                 0:0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIA_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_SHIFT                 _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_RANGE                 1:1
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_CSIB_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_RANGE                  2:2
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DSI_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_SHIFT                    _MK_SHIFT_CONST(3)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_RANGE                    3:3
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_MIPI_BIAS_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_SHIFT                        _MK_SHIFT_CONST(8)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_RANGE                        8:8
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR0_CS1_CKE1_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_SHIFT                 _MK_SHIFT_CONST(9)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_RANGE                 9:9
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB0_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_SHIFT                 _MK_SHIFT_CONST(11)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_RANGE                 11:11
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB2_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_SHIFT                     _MK_SHIFT_CONST(12)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_RANGE                     12:12
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_BIAS_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_SHIFT                 _MK_SHIFT_CONST(14)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_RANGE                 14:14
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_UART_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_SHIFT                   _MK_SHIFT_CONST(15)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_RANGE                   15:15
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_BB_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_SHIFT                   _MK_SHIFT_CONST(16)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_RANGE                   16:16
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_VI_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_SHIFT                        _MK_SHIFT_CONST(17)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_RANGE                        17:17
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_AUDIO_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_SHIFT                 _MK_SHIFT_CONST(18)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_RANGE                 18:18
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CS1_CKE1_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_SHIFT                 _MK_SHIFT_CONST(19)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_RANGE                 19:19
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HSIC_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_SHIFT                   _MK_SHIFT_CONST(20)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_RANGE                   20:20
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_VTTGEN_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_SHIFT                  _MK_SHIFT_CONST(21)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_RANGE                  21:21
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_SHIFT                 _MK_SHIFT_CONST(22)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_RANGE                 22:22
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_COMP_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_SHIFT                      _MK_SHIFT_CONST(23)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_RANGE                      23:23
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_CLK_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_SHIFT                 _MK_SHIFT_CONST(24)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_RANGE                 24:24
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_POP_ADDR_CMD_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_SHIFT                 _MK_SHIFT_CONST(25)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_RANGE                 25:25
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_ADDR_CMD_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_SHIFT                        _MK_SHIFT_CONST(26)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_RANGE                        26:26
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DISC_ADDR_CMD_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_SHIFT                     _MK_SHIFT_CONST(27)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_RANGE                     27:27
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_WOFFSET                   0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_DEFAULT                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_DDR_DATA_ON                        _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_SHIFT                 _MK_SHIFT_CONST(28)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_RANGE                 28:28
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_HDMI_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_SHIFT                       _MK_SHIFT_CONST(29)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_SHIFT)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_RANGE                       29:29
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_WOFFSET                     0x0
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_OFF                 _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD_OFF_MASK_0_USB_IC_ON                  _MK_ENUM_CONST(1)


// Register APBDEV_PMC_IO_DPD2_OFF_MASK_0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0                   _MK_ADDR_CONST(0x448)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SECURE                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_WORD_COUNT                        0x1
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RESET_VAL                         _MK_MASK_CONST(0x1dffe000)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RESET_MASK                        _MK_MASK_CONST(0x3ffff0ff)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_READ_MASK                         _MK_MASK_CONST(0x3ffff0ff)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3ffff0ff)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_RANGE                   0:0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_PEX_CNTRL_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_RANGE                      1:1
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC1_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_RANGE                      2:2
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_SDMMC3_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_SHIFT                        _MK_SHIFT_CONST(3)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_RANGE                        3:3
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_EMMC_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_SHIFT                 _MK_SHIFT_CONST(4)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_RANGE                 4:4
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CAM_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_SHIFT                    _MK_SHIFT_CONST(5)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_RANGE                    5:5
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_RES_RAIL_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_RANGE                  6:6
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_WOFFSET                        0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_OFF                    _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_HV_ON                     _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_SHIFT                        _MK_SHIFT_CONST(7)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_RANGE                        7:7
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DSIB_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_SHIFT                        _MK_SHIFT_CONST(12)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_RANGE                        12:12
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_CSIE_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_SHIFT                        _MK_SHIFT_CONST(13)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_RANGE                        13:13
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN2_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_SHIFT                        _MK_SHIFT_CONST(14)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_RANGE                        14:14
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN3_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_SHIFT                        _MK_SHIFT_CONST(15)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_RANGE                        15:15
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_DEFAULT                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_VTTGEN4_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_RANGE                      16:16
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR0_CMD_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_SHIFT                      _MK_SHIFT_CONST(17)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_RANGE                      17:17
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR1_CMD_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_SHIFT                      _MK_SHIFT_CONST(18)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_RANGE                      18:18
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_ADDR2_CMD_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_SHIFT                    _MK_SHIFT_CONST(19)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_RANGE                    19:19
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR0_CLK_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_RANGE                      20:20
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR0_CMD_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_SHIFT                      _MK_SHIFT_CONST(21)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_RANGE                      21:21
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR1_CMD_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_SHIFT                      _MK_SHIFT_CONST(22)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_RANGE                      22:22
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_WOFFSET                    0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_ADDR2_CMD_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_SHIFT                    _MK_SHIFT_CONST(23)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_RANGE                    23:23
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_CLK_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_SHIFT                   _MK_SHIFT_CONST(24)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_RANGE                   24:24
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DDR1_DATA_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_SHIFT                        _MK_SHIFT_CONST(25)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_RANGE                        25:25
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_WOFFSET                      0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_OFF                  _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_LVDS_ON                   _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_SHIFT                 _MK_SHIFT_CONST(26)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_FIELD                 _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_RANGE                 26:26
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_WOFFSET                       0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_DEFAULT                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_OFF                   _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_VTTGEN2_ON                    _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_SHIFT                   _MK_SHIFT_CONST(27)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_RANGE                   27:27
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_DEFAULT                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_OFF                     _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_DISC_BIAS_ON                      _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_SHIFT                    _MK_SHIFT_CONST(28)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_RANGE                    28:28
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_WOFFSET                  0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_DEFAULT                  _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_POP_BIAS_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_SHIFT                   _MK_SHIFT_CONST(29)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_SHIFT)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_RANGE                   29:29
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_WOFFSET                 0x0
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IO_DPD2_OFF_MASK_0_NEW_RAILS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_EVENT_COUNTER_0
#define APBDEV_PMC_EVENT_COUNTER_0                      _MK_ADDR_CONST(0x44c)
#define APBDEV_PMC_EVENT_COUNTER_0_SECURE                       0x0
#define APBDEV_PMC_EVENT_COUNTER_0_WORD_COUNT                   0x1
#define APBDEV_PMC_EVENT_COUNTER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_RESET_MASK                   _MK_MASK_CONST(0x1fffff)
#define APBDEV_PMC_EVENT_COUNTER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_READ_MASK                    _MK_MASK_CONST(0x1fffff)
#define APBDEV_PMC_EVENT_COUNTER_0_WRITE_MASK                   _MK_MASK_CONST(0x1fffff)
#define APBDEV_PMC_EVENT_COUNTER_0_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_EVENT_COUNTER_0_COUNT_FIELD                  _MK_FIELD_CONST(0xffff, APBDEV_PMC_EVENT_COUNTER_0_COUNT_SHIFT)
#define APBDEV_PMC_EVENT_COUNTER_0_COUNT_RANGE                  15:0
#define APBDEV_PMC_EVENT_COUNTER_0_COUNT_WOFFSET                        0x0
#define APBDEV_PMC_EVENT_COUNTER_0_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define APBDEV_PMC_EVENT_COUNTER_0_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_EVENT_COUNTER_0_SEL_SHIFT                    _MK_SHIFT_CONST(16)
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_FIELD                    _MK_FIELD_CONST(0xf, APBDEV_PMC_EVENT_COUNTER_0_SEL_SHIFT)
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_RANGE                    19:16
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_WOFFSET                  0x0
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_OFF                      _MK_ENUM_CONST(0)
#define APBDEV_PMC_EVENT_COUNTER_0_SEL_ON                       _MK_ENUM_CONST(1)

#define APBDEV_PMC_EVENT_COUNTER_0_EN_SHIFT                     _MK_SHIFT_CONST(20)
#define APBDEV_PMC_EVENT_COUNTER_0_EN_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_EVENT_COUNTER_0_EN_SHIFT)
#define APBDEV_PMC_EVENT_COUNTER_0_EN_RANGE                     20:20
#define APBDEV_PMC_EVENT_COUNTER_0_EN_WOFFSET                   0x0
#define APBDEV_PMC_EVENT_COUNTER_0_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_EVENT_COUNTER_0_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_EVENT_COUNTER_0_EN_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_EVENT_COUNTER_0_EN_ON                        _MK_ENUM_CONST(1)


// Register APBDEV_PMC_FUSE_CONTROL_0
#define APBDEV_PMC_FUSE_CONTROL_0                       _MK_ADDR_CONST(0x450)
#define APBDEV_PMC_FUSE_CONTROL_0_SECURE                        0x0
#define APBDEV_PMC_FUSE_CONTROL_0_WORD_COUNT                    0x1
#define APBDEV_PMC_FUSE_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_FUSE_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define APBDEV_PMC_FUSE_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_SHIFT)
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_RANGE                      0:0
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_WOFFSET                    0x0
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_OFF                        _MK_ENUM_CONST(0)
#define APBDEV_PMC_FUSE_CONTROL_0_ENABLE_REDIRECTION_ON                 _MK_ENUM_CONST(1)

#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_FIELD                     _MK_FIELD_CONST(0x1, APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_SHIFT)
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_RANGE                     1:1
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_WOFFSET                   0x0
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_OFF                       _MK_ENUM_CONST(0)
#define APBDEV_PMC_FUSE_CONTROL_0_DISABLE_REDIRECTION_ON                        _MK_ENUM_CONST(1)


// Register APBDEV_PMC_SCRATCH1_ECO_0
#define APBDEV_PMC_SCRATCH1_ECO_0                       _MK_ADDR_CONST(0x454)
#define APBDEV_PMC_SCRATCH1_ECO_0_SECURE                        0x0
#define APBDEV_PMC_SCRATCH1_ECO_0_WORD_COUNT                    0x1
#define APBDEV_PMC_SCRATCH1_ECO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_ECO_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH1_ECO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_ECO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_ECO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH1_ECO_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH1_ECO_0_ECO1_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_PMC_SCRATCH1_ECO_0_ECO1_FIELD                    _MK_FIELD_CONST(0xffffffff, APBDEV_PMC_SCRATCH1_ECO_0_ECO1_SHIFT)
#define APBDEV_PMC_SCRATCH1_ECO_0_ECO1_RANGE                    31:0
#define APBDEV_PMC_SCRATCH1_ECO_0_ECO1_WOFFSET                  0x0
#define APBDEV_PMC_SCRATCH1_ECO_0_ECO1_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_ECO_0_ECO1_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APBDEV_PMC_SCRATCH1_ECO_0_ECO1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_PMC_SCRATCH1_ECO_0_ECO1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_IPC_PMC_IPC_STS_0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0                    _MK_ADDR_CONST(0x500)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_SECURE                     0x0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_WORD_COUNT                         0x1
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_SHIFT                        _MK_SHIFT_CONST(6)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_RANGE                        6:6
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_WOFFSET                      0x0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_CLK_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_SHIFT                        _MK_SHIFT_CONST(5)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_RANGE                        5:5
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_WOFFSET                      0x0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_MEM_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_SHIFT                   _MK_SHIFT_CONST(4)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_RANGE                   4:4
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_WOFFSET                 0x0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SOON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SHIFT                        _MK_SHIFT_CONST(3)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_RANGE                        3:3
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_WOFFSET                      0x0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_BB2AP_MEM_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_RANGE                   2:2
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_WOFFSET                 0x0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_WAKE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_RANGE                  1:1
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_WOFFSET                        0x0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_RANGE                  0:0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_WOFFSET                        0x0
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_STS_0_AP2BB_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_IPC_PMC_IPC_SET_0
#define APBDEV_PMC_IPC_PMC_IPC_SET_0                    _MK_ADDR_CONST(0x504)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_SECURE                     0x0
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_WORD_COUNT                         0x1
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_RESET_MASK                         _MK_MASK_CONST(0x27)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_READ_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_WRITE_MASK                         _MK_MASK_CONST(0x27)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_SHIFT                        _MK_SHIFT_CONST(5)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_RANGE                        5:5
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_WOFFSET                      0x0
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_MEM_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_RANGE                   2:2
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_WOFFSET                 0x0
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_WAKE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_RANGE                  1:1
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_WOFFSET                        0x0
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_RANGE                  0:0
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_WOFFSET                        0x0
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_SET_0_AP2BB_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_PMC_IPC_PMC_IPC_CLR_0
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0                    _MK_ADDR_CONST(0x508)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_SECURE                     0x0
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_WORD_COUNT                         0x1
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_RESET_MASK                         _MK_MASK_CONST(0x27)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_READ_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_WRITE_MASK                         _MK_MASK_CONST(0x27)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_SHIFT                        _MK_SHIFT_CONST(5)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_RANGE                        5:5
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_WOFFSET                      0x0
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_MEM_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_SHIFT                   _MK_SHIFT_CONST(2)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_RANGE                   2:2
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_WOFFSET                 0x0
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_WAKE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_RANGE                  1:1
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_WOFFSET                        0x0
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_SHIFT)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_RANGE                  0:0
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_WOFFSET                        0x0
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_PMC_IPC_PMC_IPC_CLR_0_AP2BB_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARAPBPM_REGS(_op_) \
_op_(APBDEV_PMC_CNTRL_0) \
_op_(APBDEV_PMC_SEC_DISABLE_0) \
_op_(APBDEV_PMC_PMC_SWRST_0) \
_op_(APBDEV_PMC_WAKE_MASK_0) \
_op_(APBDEV_PMC_WAKE_LVL_0) \
_op_(APBDEV_PMC_WAKE_STATUS_0) \
_op_(APBDEV_PMC_SW_WAKE_STATUS_0) \
_op_(APBDEV_PMC_DPD_PADS_ORIDE_0) \
_op_(APBDEV_PMC_DPD_SAMPLE_0) \
_op_(APBDEV_PMC_DPD_ENABLE_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_OFF_0) \
_op_(APBDEV_PMC_CLAMP_STATUS_0) \
_op_(APBDEV_PMC_PWRGATE_TOGGLE_0) \
_op_(APBDEV_PMC_REMOVE_CLAMPING_CMD_0) \
_op_(APBDEV_PMC_PWRGATE_STATUS_0) \
_op_(APBDEV_PMC_PWRGOOD_TIMER_0) \
_op_(APBDEV_PMC_BLINK_TIMER_0) \
_op_(APBDEV_PMC_NO_IOPOWER_0) \
_op_(APBDEV_PMC_PWR_DET_0) \
_op_(APBDEV_PMC_PWR_DET_LATCH_0) \
_op_(APBDEV_PMC_SCRATCH0_0) \
_op_(APBDEV_PMC_SCRATCH1_0) \
_op_(APBDEV_PMC_SCRATCH2_0) \
_op_(APBDEV_PMC_SCRATCH3_0) \
_op_(APBDEV_PMC_SCRATCH4_0) \
_op_(APBDEV_PMC_SCRATCH5_0) \
_op_(APBDEV_PMC_SCRATCH6_0) \
_op_(APBDEV_PMC_SCRATCH7_0) \
_op_(APBDEV_PMC_SCRATCH8_0) \
_op_(APBDEV_PMC_SCRATCH9_0) \
_op_(APBDEV_PMC_SCRATCH10_0) \
_op_(APBDEV_PMC_SCRATCH11_0) \
_op_(APBDEV_PMC_SCRATCH12_0) \
_op_(APBDEV_PMC_SCRATCH13_0) \
_op_(APBDEV_PMC_SCRATCH14_0) \
_op_(APBDEV_PMC_SCRATCH15_0) \
_op_(APBDEV_PMC_SCRATCH16_0) \
_op_(APBDEV_PMC_SCRATCH17_0) \
_op_(APBDEV_PMC_SCRATCH18_0) \
_op_(APBDEV_PMC_SCRATCH19_0) \
_op_(APBDEV_PMC_SCRATCH20_0) \
_op_(APBDEV_PMC_SCRATCH21_0) \
_op_(APBDEV_PMC_SCRATCH22_0) \
_op_(APBDEV_PMC_SCRATCH23_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH0_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH1_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH2_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH3_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH4_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH5_0) \
_op_(APBDEV_PMC_CPUPWRGOOD_TIMER_0) \
_op_(APBDEV_PMC_CPUPWROFF_TIMER_0) \
_op_(APBDEV_PMC_PG_MASK_0) \
_op_(APBDEV_PMC_PG_MASK_1_0) \
_op_(APBDEV_PMC_AUTO_WAKE_LVL_0) \
_op_(APBDEV_PMC_AUTO_WAKE_LVL_MASK_0) \
_op_(APBDEV_PMC_WAKE_DELAY_0) \
_op_(APBDEV_PMC_PWR_DET_VAL_0) \
_op_(APBDEV_PMC_DDR_PWR_0) \
_op_(APBDEV_PMC_USB_DEBOUNCE_DEL_0) \
_op_(APBDEV_PMC_USB_AO_0) \
_op_(APBDEV_PMC_CRYPTO_OP_0) \
_op_(APBDEV_PMC_PLLP_WB0_OVERRIDE_0) \
_op_(APBDEV_PMC_SCRATCH24_0) \
_op_(APBDEV_PMC_SCRATCH25_0) \
_op_(APBDEV_PMC_SCRATCH26_0) \
_op_(APBDEV_PMC_SCRATCH27_0) \
_op_(APBDEV_PMC_SCRATCH28_0) \
_op_(APBDEV_PMC_SCRATCH29_0) \
_op_(APBDEV_PMC_SCRATCH30_0) \
_op_(APBDEV_PMC_SCRATCH31_0) \
_op_(APBDEV_PMC_SCRATCH32_0) \
_op_(APBDEV_PMC_SCRATCH33_0) \
_op_(APBDEV_PMC_SCRATCH34_0) \
_op_(APBDEV_PMC_SCRATCH35_0) \
_op_(APBDEV_PMC_SCRATCH36_0) \
_op_(APBDEV_PMC_SCRATCH37_0) \
_op_(APBDEV_PMC_SCRATCH38_0) \
_op_(APBDEV_PMC_SCRATCH39_0) \
_op_(APBDEV_PMC_SCRATCH40_0) \
_op_(APBDEV_PMC_SCRATCH41_0) \
_op_(APBDEV_PMC_SCRATCH42_0) \
_op_(APBDEV_PMC_BONDOUT_MIRROR0_0) \
_op_(APBDEV_PMC_BONDOUT_MIRROR1_0) \
_op_(APBDEV_PMC_BONDOUT_MIRROR2_0) \
_op_(APBDEV_PMC_SYS_33V_EN_0) \
_op_(APBDEV_PMC_BONDOUT_MIRROR_ACCESS_0) \
_op_(APBDEV_PMC_GATE_0) \
_op_(APBDEV_PMC_WAKE2_MASK_0) \
_op_(APBDEV_PMC_WAKE2_LVL_0) \
_op_(APBDEV_PMC_WAKE2_STATUS_0) \
_op_(APBDEV_PMC_SW_WAKE2_STATUS_0) \
_op_(APBDEV_PMC_AUTO_WAKE2_LVL_MASK_0) \
_op_(APBDEV_PMC_PG_MASK_2_0) \
_op_(APBDEV_PMC_PG_MASK_CE1_0) \
_op_(APBDEV_PMC_PG_MASK_CE2_0) \
_op_(APBDEV_PMC_PG_MASK_CE3_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_CE_0_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_CE_1_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_CE_2_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_CE_3_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_CE_4_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_CE_5_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_CE_6_0) \
_op_(APBDEV_PMC_PCX_EDPD_CNTRL_0) \
_op_(APBDEV_PMC_OSC_EDPD_OVER_0) \
_op_(APBDEV_PMC_CLK_OUT_CNTRL_0) \
_op_(APBDEV_PMC_SATA_PWRGT_0) \
_op_(APBDEV_PMC_SENSOR_CTRL_0) \
_op_(APBDEV_PMC_RST_STATUS_0) \
_op_(APBDEV_PMC_IO_DPD_REQ_0) \
_op_(APBDEV_PMC_IO_DPD_STATUS_0) \
_op_(APBDEV_PMC_IO_DPD2_REQ_0) \
_op_(APBDEV_PMC_IO_DPD2_STATUS_0) \
_op_(APBDEV_PMC_SEL_DPD_TIM_0) \
_op_(APBDEV_PMC_VDDP_SEL_0) \
_op_(APBDEV_PMC_DDR_CFG_0) \
_op_(APBDEV_PMC_E_NO_VTTGEN_0) \
_op_(APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0) \
_op_(APBDEV_PMC_TEST_PWRGATE_0) \
_op_(APBDEV_PMC_PWRGATE_TIMER_MULT_0) \
_op_(APBDEV_PMC_DSI_SEL_DPD_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC_TRIGGERS_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC_SAVED_STATE_0) \
_op_(APBDEV_PMC_UTMIP_PAD_CFG_0) \
_op_(APBDEV_PMC_UTMIP_TERM_PAD_CFG_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC_SLEEP_CFG_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC_SLEEPWALK_CFG_0) \
_op_(APBDEV_PMC_UTMIP_SLEEPWALK_P0_0) \
_op_(APBDEV_PMC_UTMIP_SLEEPWALK_P1_0) \
_op_(APBDEV_PMC_UTMIP_SLEEPWALK_P2_0) \
_op_(APBDEV_PMC_UHSIC_SLEEPWALK_P0_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC_STATUS_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC_FAKE_0) \
_op_(APBDEV_PMC_BONDOUT_MIRROR3_0) \
_op_(APBDEV_PMC_BONDOUT_MIRROR4_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH6_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH7_0) \
_op_(APBDEV_PMC_SCRATCH43_0) \
_op_(APBDEV_PMC_SCRATCH44_0) \
_op_(APBDEV_PMC_SCRATCH45_0) \
_op_(APBDEV_PMC_SCRATCH46_0) \
_op_(APBDEV_PMC_SCRATCH47_0) \
_op_(APBDEV_PMC_SCRATCH48_0) \
_op_(APBDEV_PMC_SCRATCH49_0) \
_op_(APBDEV_PMC_SCRATCH50_0) \
_op_(APBDEV_PMC_SCRATCH51_0) \
_op_(APBDEV_PMC_SCRATCH52_0) \
_op_(APBDEV_PMC_SCRATCH53_0) \
_op_(APBDEV_PMC_SCRATCH54_0) \
_op_(APBDEV_PMC_SCRATCH55_0) \
_op_(APBDEV_PMC_SCRATCH0_ECO_0) \
_op_(APBDEV_PMC_POR_DPD_CTRL_0) \
_op_(APBDEV_PMC_SCRATCH2_ECO_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC_LINE_WAKEUP_0) \
_op_(APBDEV_PMC_UTMIP_BIAS_MASTER_CNTRL_0) \
_op_(APBDEV_PMC_UTMIP_MASTER_CONFIG_0) \
_op_(APBDEV_PMC_TD_PWRGATE_INTER_PART_TIMER_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC2_TRIGGERS_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC2_SAVED_STATE_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC2_SLEEP_CFG_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC2_SLEEPWALK_CFG_0) \
_op_(APBDEV_PMC_UHSIC2_SLEEPWALK_P1_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC2_STATUS_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC2_FAKE_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC2_LINE_WAKEUP_0) \
_op_(APBDEV_PMC_UTMIP_MASTER2_CONFIG_0) \
_op_(APBDEV_PMC_UTMIP_UHSIC_RPD_CFG_0) \
_op_(APBDEV_PMC_PG_MASK_CE0_0) \
_op_(APBDEV_PMC_PG_MASK_3_0) \
_op_(APBDEV_PMC_PG_MASK_4_0) \
_op_(APBDEV_PMC_PLLM_WB0_OVERRIDE2_0) \
_op_(APBDEV_PMC_CPU_VSENSE_OVERRIDE_0) \
_op_(APBDEV_PMC_GLB_AMAP_CFG_0) \
_op_(APBDEV_PMC_STICKY_BITS_0) \
_op_(APBDEV_PMC_SEC_DISABLE2_0) \
_op_(APBDEV_PMC_WEAK_BIAS_0) \
_op_(APBDEV_PMC_REG_SHORT_0) \
_op_(APBDEV_PMC_PG_MASK_ANDOR_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH8_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH9_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH10_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH11_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH12_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH13_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH14_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH15_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH16_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH17_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH18_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH19_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH20_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH21_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH22_0) \
_op_(APBDEV_PMC_SECURE_SCRATCH23_0) \
_op_(APBDEV_PMC_SCRATCH56_0) \
_op_(APBDEV_PMC_SCRATCH57_0) \
_op_(APBDEV_PMC_SCRATCH58_0) \
_op_(APBDEV_PMC_SCRATCH59_0) \
_op_(APBDEV_PMC_SCRATCH60_0) \
_op_(APBDEV_PMC_SCRATCH61_0) \
_op_(APBDEV_PMC_SCRATCH62_0) \
_op_(APBDEV_PMC_SCRATCH63_0) \
_op_(APBDEV_PMC_SCRATCH64_0) \
_op_(APBDEV_PMC_SCRATCH65_0) \
_op_(APBDEV_PMC_SCRATCH66_0) \
_op_(APBDEV_PMC_SCRATCH67_0) \
_op_(APBDEV_PMC_SCRATCH68_0) \
_op_(APBDEV_PMC_SCRATCH69_0) \
_op_(APBDEV_PMC_SCRATCH70_0) \
_op_(APBDEV_PMC_SCRATCH71_0) \
_op_(APBDEV_PMC_SCRATCH72_0) \
_op_(APBDEV_PMC_SCRATCH73_0) \
_op_(APBDEV_PMC_SCRATCH74_0) \
_op_(APBDEV_PMC_SCRATCH75_0) \
_op_(APBDEV_PMC_SCRATCH76_0) \
_op_(APBDEV_PMC_SCRATCH77_0) \
_op_(APBDEV_PMC_SCRATCH78_0) \
_op_(APBDEV_PMC_SCRATCH79_0) \
_op_(APBDEV_PMC_SCRATCH80_0) \
_op_(APBDEV_PMC_SCRATCH81_0) \
_op_(APBDEV_PMC_SCRATCH82_0) \
_op_(APBDEV_PMC_SCRATCH83_0) \
_op_(APBDEV_PMC_SCRATCH84_0) \
_op_(APBDEV_PMC_SCRATCH85_0) \
_op_(APBDEV_PMC_SCRATCH86_0) \
_op_(APBDEV_PMC_SCRATCH87_0) \
_op_(APBDEV_PMC_SCRATCH88_0) \
_op_(APBDEV_PMC_SCRATCH89_0) \
_op_(APBDEV_PMC_SCRATCH90_0) \
_op_(APBDEV_PMC_SCRATCH91_0) \
_op_(APBDEV_PMC_SCRATCH92_0) \
_op_(APBDEV_PMC_SCRATCH93_0) \
_op_(APBDEV_PMC_SCRATCH94_0) \
_op_(APBDEV_PMC_SCRATCH95_0) \
_op_(APBDEV_PMC_SCRATCH96_0) \
_op_(APBDEV_PMC_SCRATCH97_0) \
_op_(APBDEV_PMC_SCRATCH98_0) \
_op_(APBDEV_PMC_SCRATCH99_0) \
_op_(APBDEV_PMC_SCRATCH100_0) \
_op_(APBDEV_PMC_SCRATCH101_0) \
_op_(APBDEV_PMC_SCRATCH102_0) \
_op_(APBDEV_PMC_SCRATCH103_0) \
_op_(APBDEV_PMC_SCRATCH104_0) \
_op_(APBDEV_PMC_SCRATCH105_0) \
_op_(APBDEV_PMC_SCRATCH106_0) \
_op_(APBDEV_PMC_SCRATCH107_0) \
_op_(APBDEV_PMC_SCRATCH108_0) \
_op_(APBDEV_PMC_SCRATCH109_0) \
_op_(APBDEV_PMC_SCRATCH110_0) \
_op_(APBDEV_PMC_SCRATCH111_0) \
_op_(APBDEV_PMC_SCRATCH112_0) \
_op_(APBDEV_PMC_SCRATCH113_0) \
_op_(APBDEV_PMC_SCRATCH114_0) \
_op_(APBDEV_PMC_SCRATCH115_0) \
_op_(APBDEV_PMC_SCRATCH116_0) \
_op_(APBDEV_PMC_SCRATCH117_0) \
_op_(APBDEV_PMC_SCRATCH118_0) \
_op_(APBDEV_PMC_SCRATCH119_0) \
_op_(APBDEV_PMC_CNTRL2_0) \
_op_(APBDEV_PMC_IO_DPD_OFF_MASK_0) \
_op_(APBDEV_PMC_IO_DPD2_OFF_MASK_0) \
_op_(APBDEV_PMC_EVENT_COUNTER_0) \
_op_(APBDEV_PMC_FUSE_CONTROL_0) \
_op_(APBDEV_PMC_SCRATCH1_ECO_0) \
_op_(APBDEV_PMC_IPC_PMC_IPC_STS_0) \
_op_(APBDEV_PMC_IPC_PMC_IPC_SET_0) \
_op_(APBDEV_PMC_IPC_PMC_IPC_CLR_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APBDEV_PMC 0x00000000
#define BASE_ADDRESS_APBDEV_PMC_IPC     0x00000500

//
// ARAPBPM REGISTER BANKS
//

#define APBDEV_PMC0_FIRST_REG 0x0000 // APBDEV_PMC_CNTRL_0
#define APBDEV_PMC0_LAST_REG 0x01d4 // APBDEV_PMC_E_NO_VTTGEN_0
#define APBDEV_PMC1_FIRST_REG 0x01dc // APBDEV_PMC_PLLM_WB0_OVERRIDE_FREQ_0
#define APBDEV_PMC1_LAST_REG 0x02b0 // APBDEV_PMC_PLLM_WB0_OVERRIDE2_0
#define APBDEV_PMC2_FIRST_REG 0x02b8 // APBDEV_PMC_CPU_VSENSE_OVERRIDE_0
#define APBDEV_PMC2_LAST_REG 0x02d0 // APBDEV_PMC_PG_MASK_ANDOR_0
#define APBDEV_PMC3_FIRST_REG 0x0300 // APBDEV_PMC_SECURE_SCRATCH8_0
#define APBDEV_PMC3_LAST_REG 0x0454 // APBDEV_PMC_SCRATCH1_ECO_0
#define APBDEV_PMC_IPC0_FIRST_REG 0x0500 // APBDEV_PMC_IPC_PMC_IPC_STS_0
#define APBDEV_PMC_IPC0_LAST_REG 0x0508 // APBDEV_PMC_IPC_PMC_IPC_CLR_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPBPM_H_INC_
