<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="36" Path="/home/alx/xil_proj/zynq_board/master2/ip_repo/SPB2_TRIGGER/SPB2_TRIGGER.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="6e6bdbca143c45cfb98f0d4bc855476b"/>
    <Option Name="Part" Val="xc7z035ffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/."/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="1151"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="102"/>
    <Option Name="WTModelSimExportSim" Val="101"/>
    <Option Name="WTQuestaExportSim" Val="101"/>
    <Option Name="WTIesExportSim" Val="101"/>
    <Option Name="WTVcsExportSim" Val="101"/>
    <Option Name="WTRivieraExportSim" Val="101"/>
    <Option Name="WTActivehdlExportSim" Val="101"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/INPUT3EC.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/new/INPUT3EC.vhd"/>
          <Attr Name="ImportTime" Val="1597219049"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/MACROCELL_3x1.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/new/MACROCELL_3x1.vhd"/>
          <Attr Name="ImportTime" Val="1598529480"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/MACROPIXEL_CHECK.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/new/MACROPIXEL_CHECK.vhd"/>
          <Attr Name="ImportTime" Val="1612427024"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/MACROPIXEL_SUM.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/new/MACROPIXEL_SUM.vhd"/>
          <Attr Name="ImportTime" Val="1604409220"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/SPB2_Trigger.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/new/SPB2_Trigger.vhd"/>
          <Attr Name="ImportTime" Val="1612434455"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <File Path="$PPRDIR/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="SPB2"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/Constraints_SYN.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/constrs_1/new/Constraints_SYN.xdc"/>
          <Attr Name="ImportTime" Val="1597416352"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/clocks.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/clocks.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/sources_1/TB_DATAGENERATOR.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/L1_TRIGGER-EUSO-TA/L1_TRIGGER-EUSO-TA.srcs/sources_1/TB_DATAGENERATOR.vhd"/>
          <Attr Name="ImportTime" Val="1548753600"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/SPB2_TRIGGER/TB_SPB2.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/TB_SPB2.vhd"/>
          <Attr Name="ImportTime" Val="1593158398"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/SPB2_TRIGGER/testbench_SPB2_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/testbench_SPB2_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1605173783"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="testbench_SPB2"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/testbench_SPB2_behav.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/testbench_SPB2_file.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="accum_2_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/accum_2_4">
      <File Path="$PSRCDIR/sources_1/ip/accum_2_4/accum_2_4.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/accum_2_4/accum_2_4.xci"/>
          <Attr Name="ImportTime" Val="1599481222"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="accum_2_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="accum_4_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/accum_4_5">
      <File Path="$PSRCDIR/sources_1/ip/accum_4_5/accum_4_5.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/accum_4_5/accum_4_5.xci"/>
          <Attr Name="ImportTime" Val="1599745983"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="accum_4_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="accum_5_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/accum_5_9">
      <File Path="$PSRCDIR/sources_1/ip/accum_5_9/accum_5_9.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/accum_5_9/accum_5_9.xci"/>
          <Attr Name="ImportTime" Val="1600179272"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="accum_5_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ACCUM_9_14" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ACCUM_9_14">
      <File Path="$PSRCDIR/sources_1/ip/ACCUM_9_14/ACCUM_9_14.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/ACCUM_9_14/ACCUM_9_14.xci"/>
          <Attr Name="ImportTime" Val="1600431448"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ACCUM_9_14"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="accum_10_24" Type="BlockSrcs" RelSrcDir="$PSRCDIR/accum_10_24">
      <File Path="$PSRCDIR/sources_1/ip/accum_10_24/accum_10_24.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/accum_10_24/accum_10_24.xci"/>
          <Attr Name="ImportTime" Val="1597738342"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="accum_10_24"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adder_8bit" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adder_8bit">
      <File Path="$PSRCDIR/sources_1/ip/adder_8bit/adder_8bit.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/adder_8bit/adder_8bit.xci"/>
          <Attr Name="ImportTime" Val="1597507115"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="adder_8bit"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="adder_9bit" Type="BlockSrcs" RelSrcDir="$PSRCDIR/adder_9bit">
      <File Path="$PSRCDIR/sources_1/ip/adder_9bit/adder_9bit.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/adder_9bit/adder_9bit.xci"/>
          <Attr Name="ImportTime" Val="1599482777"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="adder_9bit"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="AXI_FIFO" Type="BlockSrcs" RelSrcDir="$PSRCDIR/AXI_FIFO">
      <File Path="$PSRCDIR/sources_1/ip/AXI_FIFO/AXI_FIFO.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO.xci"/>
          <Attr Name="ImportTime" Val="1597507115"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="AXI_FIFO"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_0">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"/>
          <Attr Name="ImportTime" Val="1597507116"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="cordic_sqrt24" Type="BlockSrcs" RelSrcDir="$PSRCDIR/cordic_sqrt24">
      <File Path="$PSRCDIR/sources_1/ip/cordic_sqrt24/cordic_sqrt24.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/cordic_sqrt24/cordic_sqrt24.xci"/>
          <Attr Name="ImportTime" Val="1598960972"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="cordic_sqrt24"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_pixel" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_pixel">
      <File Path="$PSRCDIR/sources_1/ip/fifo_pixel/fifo_pixel.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/fifo_pixel/fifo_pixel.xci"/>
          <Attr Name="ImportTime" Val="1597507115"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_pixel"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_sum_576x16" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_sum_576x16">
      <File Path="$PSRCDIR/sources_1/ip/fifo_sum_576x16/fifo_sum_576x16.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/fifo_sum_576x16/fifo_sum_576x16.xci"/>
          <Attr Name="ImportTime" Val="1599035807"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_sum_576x16"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_sum_576x32" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_sum_576x32">
      <File Path="$PSRCDIR/sources_1/ip/fifo_sum_576x32/fifo_sum_576x32.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/fifo_sum_576x32/fifo_sum_576x32.xci"/>
          <Attr Name="ImportTime" Val="1597507115"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_sum_576x32"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MACROCELL_BUFFER" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MACROCELL_BUFFER">
      <File Path="$PSRCDIR/sources_1/ip/MACROCELL_BUFFER/MACROCELL_BUFFER.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/MACROCELL_BUFFER/MACROCELL_BUFFER.xci"/>
          <Attr Name="ImportTime" Val="1600085997"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="MACROCELL_BUFFER"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multadd_10a12b24c" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multadd_10a12b24c">
      <File Path="$PSRCDIR/sources_1/ip/multadd_10a12b24c/multadd_10a12b24c.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/multadd_10a12b24c/multadd_10a12b24c.xci"/>
          <Attr Name="ImportTime" Val="1599057385"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="multadd_10a12b24c"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="NLENGHT_BUFFER" Type="BlockSrcs" RelSrcDir="$PSRCDIR/NLENGHT_BUFFER">
      <File Path="$PSRCDIR/sources_1/ip/NLENGHT_BUFFER/NLENGHT_BUFFER.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/NLENGHT_BUFFER/NLENGHT_BUFFER.xci"/>
          <Attr Name="ImportTime" Val="1600419568"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="NLENGHT_BUFFER"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="STHR_MEMORY" Type="BlockSrcs" RelSrcDir="$PSRCDIR/STHR_MEMORY">
      <File Path="$PSRCDIR/sources_1/ip/STHR_MEMORY/STHR_MEMORY.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../vhdl/jemeuso/SPB2_TRIGGER/SPB2_TRIGGER.srcs/sources_1/ip/STHR_MEMORY/STHR_MEMORY.xci"/>
          <Attr Name="ImportTime" Val="1599040536"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="STHR_MEMORY"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z035ffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="accum_2_4_synth_1" Type="Ft3:Synth" SrcSet="accum_2_4" Part="xc7z035ffg900-2" ConstrsSet="accum_2_4" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/accum_2_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="accum_4_5_synth_1" Type="Ft3:Synth" SrcSet="accum_4_5" Part="xc7z035ffg900-2" ConstrsSet="accum_4_5" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/accum_4_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="accum_5_9_synth_1" Type="Ft3:Synth" SrcSet="accum_5_9" Part="xc7z035ffg900-2" ConstrsSet="accum_5_9" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/accum_5_9_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ACCUM_9_14_synth_1" Type="Ft3:Synth" SrcSet="ACCUM_9_14" Part="xc7z035ffg900-2" ConstrsSet="ACCUM_9_14" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ACCUM_9_14_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="accum_10_24_synth_1" Type="Ft3:Synth" SrcSet="accum_10_24" Part="xc7z035ffg900-2" ConstrsSet="accum_10_24" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/accum_10_24_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adder_8bit_synth_1" Type="Ft3:Synth" SrcSet="adder_8bit" Part="xc7z035ffg900-2" ConstrsSet="adder_8bit" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/adder_8bit_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adder_9bit_synth_1" Type="Ft3:Synth" SrcSet="adder_9bit" Part="xc7z035ffg900-2" ConstrsSet="adder_9bit" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/adder_9bit_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="AXI_FIFO_synth_1" Type="Ft3:Synth" SrcSet="AXI_FIFO" Part="xc7z035ffg900-2" ConstrsSet="AXI_FIFO" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/AXI_FIFO_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_0" Part="xc7z035ffg900-2" ConstrsSet="clk_wiz_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/clk_wiz_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="cordic_sqrt24_synth_1" Type="Ft3:Synth" SrcSet="cordic_sqrt24" Part="xc7z035ffg900-2" ConstrsSet="cordic_sqrt24" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/cordic_sqrt24_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_pixel_synth_1" Type="Ft3:Synth" SrcSet="fifo_pixel" Part="xc7z035ffg900-2" ConstrsSet="fifo_pixel" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/fifo_pixel_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_sum_576x16_synth_1" Type="Ft3:Synth" SrcSet="fifo_sum_576x16" Part="xc7z035ffg900-2" ConstrsSet="fifo_sum_576x16" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/fifo_sum_576x16_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_sum_576x32_synth_1" Type="Ft3:Synth" SrcSet="fifo_sum_576x32" Part="xc7z035ffg900-2" ConstrsSet="fifo_sum_576x32" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/fifo_sum_576x32_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MACROCELL_BUFFER_synth_1" Type="Ft3:Synth" SrcSet="MACROCELL_BUFFER" Part="xc7z035ffg900-2" ConstrsSet="MACROCELL_BUFFER" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/MACROCELL_BUFFER_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multadd_10a12b24c_synth_1" Type="Ft3:Synth" SrcSet="multadd_10a12b24c" Part="xc7z035ffg900-2" ConstrsSet="multadd_10a12b24c" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multadd_10a12b24c_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="NLENGHT_BUFFER_synth_1" Type="Ft3:Synth" SrcSet="NLENGHT_BUFFER" Part="xc7z035ffg900-2" ConstrsSet="NLENGHT_BUFFER" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/NLENGHT_BUFFER_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="STHR_MEMORY_synth_1" Type="Ft3:Synth" SrcSet="STHR_MEMORY" Part="xc7z035ffg900-2" ConstrsSet="STHR_MEMORY" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/STHR_MEMORY_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="accum_2_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="accum_2_4" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="accum_2_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="accum_4_5_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="accum_4_5" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="accum_4_5_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="accum_5_9_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="accum_5_9" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="accum_5_9_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ACCUM_9_14_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="ACCUM_9_14" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ACCUM_9_14_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="accum_10_24_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="accum_10_24" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="accum_10_24_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adder_8bit_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="adder_8bit" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="adder_8bit_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="adder_9bit_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="adder_9bit" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="adder_9bit_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="AXI_FIFO_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="AXI_FIFO" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="AXI_FIFO_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="clk_wiz_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="clk_wiz_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="cordic_sqrt24_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="cordic_sqrt24" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="cordic_sqrt24_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_pixel_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="fifo_pixel" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="fifo_pixel_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_sum_576x16_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="fifo_sum_576x16" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="fifo_sum_576x16_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_sum_576x32_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="fifo_sum_576x32" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="fifo_sum_576x32_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MACROCELL_BUFFER_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="MACROCELL_BUFFER" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="MACROCELL_BUFFER_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multadd_10a12b24c_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="multadd_10a12b24c" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="multadd_10a12b24c_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="NLENGHT_BUFFER_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="NLENGHT_BUFFER" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="NLENGHT_BUFFER_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="STHR_MEMORY_impl_1" Type="Ft2:EntireDesign" Part="xc7z035ffg900-2" ConstrsSet="STHR_MEMORY" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="STHR_MEMORY_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
</Project>
