
U575_CubeAI_dig_cont_0600_s3_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007554  08000234  08000234  00010234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0012396c  080077a0  080077a0  000177a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0812b10c  0812b10c  0013b10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0812b114  0812b114  0013b114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0812b118  0812b118  0013b118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00001cec  20000000  0812b11c  00140000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0002bead  20001d00  0812ce08  00141d00  2**5
                  ALLOC
  8 ._user_heap_stack 00001003  2002dbad  0812ce08  0014dbad  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00141cec  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bb6f  00000000  00000000  00141d22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003478  00000000  00000000  0015d891  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    000107b4  00000000  00000000  00160d09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000e48  00000000  00000000  001714c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001540  00000000  00000000  00172308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003457e  00000000  00000000  00173848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001b622  00000000  00000000  001a7dc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0014ded1  00000000  00000000  001c33e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  003112b9  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002db8  00000000  00000000  0031130c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000234 <__do_global_dtors_aux>:
 8000234:	b510      	push	{r4, lr}
 8000236:	4c05      	ldr	r4, [pc, #20]	; (800024c <__do_global_dtors_aux+0x18>)
 8000238:	7823      	ldrb	r3, [r4, #0]
 800023a:	b933      	cbnz	r3, 800024a <__do_global_dtors_aux+0x16>
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__do_global_dtors_aux+0x1c>)
 800023e:	b113      	cbz	r3, 8000246 <__do_global_dtors_aux+0x12>
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x20>)
 8000242:	e000      	b.n	8000246 <__do_global_dtors_aux+0x12>
 8000244:	bf00      	nop
 8000246:	2301      	movs	r3, #1
 8000248:	7023      	strb	r3, [r4, #0]
 800024a:	bd10      	pop	{r4, pc}
 800024c:	20001d00 	.word	0x20001d00
 8000250:	00000000 	.word	0x00000000
 8000254:	08007770 	.word	0x08007770

08000258 <frame_dummy>:
 8000258:	b508      	push	{r3, lr}
 800025a:	4b03      	ldr	r3, [pc, #12]	; (8000268 <frame_dummy+0x10>)
 800025c:	b11b      	cbz	r3, 8000266 <frame_dummy+0xe>
 800025e:	4903      	ldr	r1, [pc, #12]	; (800026c <frame_dummy+0x14>)
 8000260:	4803      	ldr	r0, [pc, #12]	; (8000270 <frame_dummy+0x18>)
 8000262:	e000      	b.n	8000266 <frame_dummy+0xe>
 8000264:	bf00      	nop
 8000266:	bd08      	pop	{r3, pc}
 8000268:	00000000 	.word	0x00000000
 800026c:	20001d04 	.word	0x20001d04
 8000270:	08007770 	.word	0x08007770

08000274 <__aeabi_uldivmod>:
 8000274:	b953      	cbnz	r3, 800028c <__aeabi_uldivmod+0x18>
 8000276:	b94a      	cbnz	r2, 800028c <__aeabi_uldivmod+0x18>
 8000278:	2900      	cmp	r1, #0
 800027a:	bf08      	it	eq
 800027c:	2800      	cmpeq	r0, #0
 800027e:	bf1c      	itt	ne
 8000280:	f04f 31ff 	movne.w	r1, #4294967295
 8000284:	f04f 30ff 	movne.w	r0, #4294967295
 8000288:	f000 b982 	b.w	8000590 <__aeabi_idiv0>
 800028c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000290:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000294:	f000 f806 	bl	80002a4 <__udivmoddi4>
 8000298:	f8dd e004 	ldr.w	lr, [sp, #4]
 800029c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a0:	b004      	add	sp, #16
 80002a2:	4770      	bx	lr

080002a4 <__udivmoddi4>:
 80002a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002a8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80002aa:	4604      	mov	r4, r0
 80002ac:	460f      	mov	r7, r1
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d148      	bne.n	8000344 <__udivmoddi4+0xa0>
 80002b2:	428a      	cmp	r2, r1
 80002b4:	4694      	mov	ip, r2
 80002b6:	d961      	bls.n	800037c <__udivmoddi4+0xd8>
 80002b8:	fab2 f382 	clz	r3, r2
 80002bc:	b143      	cbz	r3, 80002d0 <__udivmoddi4+0x2c>
 80002be:	f1c3 0120 	rsb	r1, r3, #32
 80002c2:	409f      	lsls	r7, r3
 80002c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c8:	409c      	lsls	r4, r3
 80002ca:	fa20 f101 	lsr.w	r1, r0, r1
 80002ce:	430f      	orrs	r7, r1
 80002d0:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80002d4:	fa1f fe8c 	uxth.w	lr, ip
 80002d8:	0c22      	lsrs	r2, r4, #16
 80002da:	fbb7 f6f1 	udiv	r6, r7, r1
 80002de:	fb01 7716 	mls	r7, r1, r6, r7
 80002e2:	fb06 f00e 	mul.w	r0, r6, lr
 80002e6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002ea:	4290      	cmp	r0, r2
 80002ec:	d908      	bls.n	8000300 <__udivmoddi4+0x5c>
 80002ee:	eb1c 0202 	adds.w	r2, ip, r2
 80002f2:	f106 37ff 	add.w	r7, r6, #4294967295
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0x5a>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f200 8137 	bhi.w	800056c <__udivmoddi4+0x2c8>
 80002fe:	463e      	mov	r6, r7
 8000300:	1a12      	subs	r2, r2, r0
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb2 f0f1 	udiv	r0, r2, r1
 8000308:	fb01 2210 	mls	r2, r1, r0, r2
 800030c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000310:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000314:	45a6      	cmp	lr, r4
 8000316:	d908      	bls.n	800032a <__udivmoddi4+0x86>
 8000318:	eb1c 0404 	adds.w	r4, ip, r4
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x84>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f200 811c 	bhi.w	8000560 <__udivmoddi4+0x2bc>
 8000328:	4610      	mov	r0, r2
 800032a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800032e:	eba4 040e 	sub.w	r4, r4, lr
 8000332:	2600      	movs	r6, #0
 8000334:	b11d      	cbz	r5, 800033e <__udivmoddi4+0x9a>
 8000336:	40dc      	lsrs	r4, r3
 8000338:	2300      	movs	r3, #0
 800033a:	e9c5 4300 	strd	r4, r3, [r5]
 800033e:	4631      	mov	r1, r6
 8000340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000344:	428b      	cmp	r3, r1
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0xb8>
 8000348:	2d00      	cmp	r5, #0
 800034a:	f000 80fd 	beq.w	8000548 <__udivmoddi4+0x2a4>
 800034e:	2600      	movs	r6, #0
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	4630      	mov	r0, r6
 8000356:	4631      	mov	r1, r6
 8000358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800035c:	fab3 f683 	clz	r6, r3
 8000360:	2e00      	cmp	r6, #0
 8000362:	d14b      	bne.n	80003fc <__udivmoddi4+0x158>
 8000364:	428b      	cmp	r3, r1
 8000366:	f0c0 80f2 	bcc.w	800054e <__udivmoddi4+0x2aa>
 800036a:	4282      	cmp	r2, r0
 800036c:	f240 80ef 	bls.w	800054e <__udivmoddi4+0x2aa>
 8000370:	4630      	mov	r0, r6
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e3      	beq.n	800033e <__udivmoddi4+0x9a>
 8000376:	e9c5 4700 	strd	r4, r7, [r5]
 800037a:	e7e0      	b.n	800033e <__udivmoddi4+0x9a>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xdc>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f382 	clz	r3, r2
 8000384:	2b00      	cmp	r3, #0
 8000386:	f040 809d 	bne.w	80004c4 <__udivmoddi4+0x220>
 800038a:	1a89      	subs	r1, r1, r2
 800038c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000390:	b297      	uxth	r7, r2
 8000392:	2601      	movs	r6, #1
 8000394:	0c20      	lsrs	r0, r4, #16
 8000396:	fbb1 f2fe 	udiv	r2, r1, lr
 800039a:	fb0e 1112 	mls	r1, lr, r2, r1
 800039e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a2:	fb07 f002 	mul.w	r0, r7, r2
 80003a6:	4288      	cmp	r0, r1
 80003a8:	d90f      	bls.n	80003ca <__udivmoddi4+0x126>
 80003aa:	eb1c 0101 	adds.w	r1, ip, r1
 80003ae:	f102 38ff 	add.w	r8, r2, #4294967295
 80003b2:	bf2c      	ite	cs
 80003b4:	f04f 0901 	movcs.w	r9, #1
 80003b8:	f04f 0900 	movcc.w	r9, #0
 80003bc:	4288      	cmp	r0, r1
 80003be:	d903      	bls.n	80003c8 <__udivmoddi4+0x124>
 80003c0:	f1b9 0f00 	cmp.w	r9, #0
 80003c4:	f000 80cf 	beq.w	8000566 <__udivmoddi4+0x2c2>
 80003c8:	4642      	mov	r2, r8
 80003ca:	1a09      	subs	r1, r1, r0
 80003cc:	b2a4      	uxth	r4, r4
 80003ce:	fbb1 f0fe 	udiv	r0, r1, lr
 80003d2:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d6:	fb00 f707 	mul.w	r7, r0, r7
 80003da:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003de:	42a7      	cmp	r7, r4
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x150>
 80003e2:	eb1c 0404 	adds.w	r4, ip, r4
 80003e6:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x14e>
 80003ec:	42a7      	cmp	r7, r4
 80003ee:	f200 80b4 	bhi.w	800055a <__udivmoddi4+0x2b6>
 80003f2:	4608      	mov	r0, r1
 80003f4:	1be4      	subs	r4, r4, r7
 80003f6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80003fa:	e79b      	b.n	8000334 <__udivmoddi4+0x90>
 80003fc:	f1c6 0720 	rsb	r7, r6, #32
 8000400:	40b3      	lsls	r3, r6
 8000402:	fa01 f406 	lsl.w	r4, r1, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	40f9      	lsrs	r1, r7
 800040c:	40b2      	lsls	r2, r6
 800040e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000412:	fa20 f307 	lsr.w	r3, r0, r7
 8000416:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041a:	431c      	orrs	r4, r3
 800041c:	fa1f fe8c 	uxth.w	lr, ip
 8000420:	fa00 f306 	lsl.w	r3, r0, r6
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f8f9 	udiv	r8, r1, r9
 800042a:	fb09 1118 	mls	r1, r9, r8, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb08 f00e 	mul.w	r0, r8, lr
 8000436:	4288      	cmp	r0, r1
 8000438:	d90f      	bls.n	800045a <__udivmoddi4+0x1b6>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f108 3aff 	add.w	sl, r8, #4294967295
 8000442:	bf2c      	ite	cs
 8000444:	f04f 0b01 	movcs.w	fp, #1
 8000448:	f04f 0b00 	movcc.w	fp, #0
 800044c:	4288      	cmp	r0, r1
 800044e:	d903      	bls.n	8000458 <__udivmoddi4+0x1b4>
 8000450:	f1bb 0f00 	cmp.w	fp, #0
 8000454:	f000 808d 	beq.w	8000572 <__udivmoddi4+0x2ce>
 8000458:	46d0      	mov	r8, sl
 800045a:	1a09      	subs	r1, r1, r0
 800045c:	b2a4      	uxth	r4, r4
 800045e:	fbb1 f0f9 	udiv	r0, r1, r9
 8000462:	fb09 1110 	mls	r1, r9, r0, r1
 8000466:	fb00 fe0e 	mul.w	lr, r0, lr
 800046a:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800046e:	458e      	cmp	lr, r1
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1de>
 8000472:	eb1c 0101 	adds.w	r1, ip, r1
 8000476:	f100 34ff 	add.w	r4, r0, #4294967295
 800047a:	d201      	bcs.n	8000480 <__udivmoddi4+0x1dc>
 800047c:	458e      	cmp	lr, r1
 800047e:	d87f      	bhi.n	8000580 <__udivmoddi4+0x2dc>
 8000480:	4620      	mov	r0, r4
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	eba1 010e 	sub.w	r1, r1, lr
 800048a:	fba0 9802 	umull	r9, r8, r0, r2
 800048e:	4541      	cmp	r1, r8
 8000490:	464c      	mov	r4, r9
 8000492:	46c6      	mov	lr, r8
 8000494:	d302      	bcc.n	800049c <__udivmoddi4+0x1f8>
 8000496:	d106      	bne.n	80004a6 <__udivmoddi4+0x202>
 8000498:	454b      	cmp	r3, r9
 800049a:	d204      	bcs.n	80004a6 <__udivmoddi4+0x202>
 800049c:	3801      	subs	r0, #1
 800049e:	ebb9 0402 	subs.w	r4, r9, r2
 80004a2:	eb68 0e0c 	sbc.w	lr, r8, ip
 80004a6:	2d00      	cmp	r5, #0
 80004a8:	d070      	beq.n	800058c <__udivmoddi4+0x2e8>
 80004aa:	1b1a      	subs	r2, r3, r4
 80004ac:	eb61 010e 	sbc.w	r1, r1, lr
 80004b0:	fa22 f306 	lsr.w	r3, r2, r6
 80004b4:	fa01 f707 	lsl.w	r7, r1, r7
 80004b8:	40f1      	lsrs	r1, r6
 80004ba:	2600      	movs	r6, #0
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	e73c      	b.n	800033e <__udivmoddi4+0x9a>
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	f1c3 0020 	rsb	r0, r3, #32
 80004cc:	fa01 f203 	lsl.w	r2, r1, r3
 80004d0:	fa21 f600 	lsr.w	r6, r1, r0
 80004d4:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80004d8:	fa24 f100 	lsr.w	r1, r4, r0
 80004dc:	fa1f f78c 	uxth.w	r7, ip
 80004e0:	409c      	lsls	r4, r3
 80004e2:	4311      	orrs	r1, r2
 80004e4:	fbb6 f0fe 	udiv	r0, r6, lr
 80004e8:	0c0a      	lsrs	r2, r1, #16
 80004ea:	fb0e 6610 	mls	r6, lr, r0, r6
 80004ee:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 80004f2:	fb00 f607 	mul.w	r6, r0, r7
 80004f6:	4296      	cmp	r6, r2
 80004f8:	d90e      	bls.n	8000518 <__udivmoddi4+0x274>
 80004fa:	eb1c 0202 	adds.w	r2, ip, r2
 80004fe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000502:	bf2c      	ite	cs
 8000504:	f04f 0901 	movcs.w	r9, #1
 8000508:	f04f 0900 	movcc.w	r9, #0
 800050c:	4296      	cmp	r6, r2
 800050e:	d902      	bls.n	8000516 <__udivmoddi4+0x272>
 8000510:	f1b9 0f00 	cmp.w	r9, #0
 8000514:	d031      	beq.n	800057a <__udivmoddi4+0x2d6>
 8000516:	4640      	mov	r0, r8
 8000518:	1b92      	subs	r2, r2, r6
 800051a:	b289      	uxth	r1, r1
 800051c:	fbb2 f6fe 	udiv	r6, r2, lr
 8000520:	fb0e 2216 	mls	r2, lr, r6, r2
 8000524:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000528:	fb06 f207 	mul.w	r2, r6, r7
 800052c:	428a      	cmp	r2, r1
 800052e:	d907      	bls.n	8000540 <__udivmoddi4+0x29c>
 8000530:	eb1c 0101 	adds.w	r1, ip, r1
 8000534:	f106 38ff 	add.w	r8, r6, #4294967295
 8000538:	d201      	bcs.n	800053e <__udivmoddi4+0x29a>
 800053a:	428a      	cmp	r2, r1
 800053c:	d823      	bhi.n	8000586 <__udivmoddi4+0x2e2>
 800053e:	4646      	mov	r6, r8
 8000540:	1a89      	subs	r1, r1, r2
 8000542:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000546:	e725      	b.n	8000394 <__udivmoddi4+0xf0>
 8000548:	462e      	mov	r6, r5
 800054a:	4628      	mov	r0, r5
 800054c:	e6f7      	b.n	800033e <__udivmoddi4+0x9a>
 800054e:	1a84      	subs	r4, r0, r2
 8000550:	eb61 0303 	sbc.w	r3, r1, r3
 8000554:	2001      	movs	r0, #1
 8000556:	461f      	mov	r7, r3
 8000558:	e70b      	b.n	8000372 <__udivmoddi4+0xce>
 800055a:	4464      	add	r4, ip
 800055c:	3802      	subs	r0, #2
 800055e:	e749      	b.n	80003f4 <__udivmoddi4+0x150>
 8000560:	4464      	add	r4, ip
 8000562:	3802      	subs	r0, #2
 8000564:	e6e1      	b.n	800032a <__udivmoddi4+0x86>
 8000566:	3a02      	subs	r2, #2
 8000568:	4461      	add	r1, ip
 800056a:	e72e      	b.n	80003ca <__udivmoddi4+0x126>
 800056c:	3e02      	subs	r6, #2
 800056e:	4462      	add	r2, ip
 8000570:	e6c6      	b.n	8000300 <__udivmoddi4+0x5c>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	e76f      	b.n	800045a <__udivmoddi4+0x1b6>
 800057a:	3802      	subs	r0, #2
 800057c:	4462      	add	r2, ip
 800057e:	e7cb      	b.n	8000518 <__udivmoddi4+0x274>
 8000580:	3802      	subs	r0, #2
 8000582:	4461      	add	r1, ip
 8000584:	e77d      	b.n	8000482 <__udivmoddi4+0x1de>
 8000586:	3e02      	subs	r6, #2
 8000588:	4461      	add	r1, ip
 800058a:	e7d9      	b.n	8000540 <__udivmoddi4+0x29c>
 800058c:	462e      	mov	r6, r5
 800058e:	e6d6      	b.n	800033e <__udivmoddi4+0x9a>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b500      	push	{lr}
 8000596:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000598:	2260      	movs	r2, #96	; 0x60
 800059a:	2100      	movs	r1, #0
 800059c:	a806      	add	r0, sp, #24
 800059e:	f006 fb4e 	bl	8006c3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a2:	2218      	movs	r2, #24
 80005a4:	2100      	movs	r1, #0
 80005a6:	4668      	mov	r0, sp
 80005a8:	f006 fb49 	bl	8006c3e <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005ac:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80005b0:	f000 fd36 	bl	8001020 <HAL_PWREx_ControlVoltageScaling>
 80005b4:	b108      	cbz	r0, 80005ba <SystemClock_Config+0x26>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b8:	e7fe      	b.n	80005b8 <SystemClock_Config+0x24>
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005ba:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005bc:	2310      	movs	r3, #16
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80005be:	e9cd 230d 	strd	r2, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005c2:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80005c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005c8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ca:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005cc:	e9cd 2016 	strd	r2, r0, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005d0:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 80;
 80005d4:	2250      	movs	r2, #80	; 0x50
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005d6:	e9cd 001c 	strd	r0, r0, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005da:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLP = 2;
 80005dc:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005e0:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e4:	f000 ffde 	bl	80015a4 <HAL_RCC_OscConfig>
 80005e8:	b108      	cbz	r0, 80005ee <SystemClock_Config+0x5a>
 80005ea:	b672      	cpsid	i
  while (1)
 80005ec:	e7fe      	b.n	80005ec <SystemClock_Config+0x58>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ee:	221f      	movs	r2, #31
 80005f0:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005f2:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80005f6:	e9cd 0004 	strd	r0, r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005fa:	2104      	movs	r1, #4
 80005fc:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005fe:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000602:	f000 fe6d 	bl	80012e0 <HAL_RCC_ClockConfig>
 8000606:	b108      	cbz	r0, 800060c <SystemClock_Config+0x78>
 8000608:	b672      	cpsid	i
  while (1)
 800060a:	e7fe      	b.n	800060a <SystemClock_Config+0x76>
}
 800060c:	b01f      	add	sp, #124	; 0x7c
 800060e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000614 <main>:
{
 8000614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000618:	ed2d 8b02 	vpush	{d8}
 800061c:	b0c3      	sub	sp, #268	; 0x10c
  HAL_Init();
 800061e:	f000 faf3 	bl	8000c08 <HAL_Init>
  SystemClock_Config();
 8000622:	f7ff ffb7 	bl	8000594 <SystemClock_Config>
  HAL_PWREx_EnableVddIO2();
 8000626:	f000 fd69 	bl	80010fc <HAL_PWREx_EnableVddIO2>
  HAL_PWREx_DisableUCPDDeadBattery();
 800062a:	f000 fd6f 	bl	800110c <HAL_PWREx_DisableUCPDDeadBattery>
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800062e:	2002      	movs	r0, #2
 8000630:	f000 fd38 	bl	80010a4 <HAL_PWREx_ConfigSupply>
 8000634:	4604      	mov	r4, r0
 8000636:	b108      	cbz	r0, 800063c <main+0x28>
 8000638:	b672      	cpsid	i
  while (1)
 800063a:	e7fe      	b.n	800063a <main+0x26>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800063c:	4d82      	ldr	r5, [pc, #520]	; (8000848 <main+0x234>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063e:	4601      	mov	r1, r0
 8000640:	2214      	movs	r2, #20
 8000642:	a829      	add	r0, sp, #164	; 0xa4
 8000644:	f006 fafb 	bl	8006c3e <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000648:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800064c:	4622      	mov	r2, r4
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800064e:	f043 0304 	orr.w	r3, r3, #4
 8000652:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8000656:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800065a:	2104      	movs	r1, #4
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800065c:	f003 0304 	and.w	r3, r3, #4
 8000660:	9302      	str	r3, [sp, #8]
 8000662:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000664:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000668:	4878      	ldr	r0, [pc, #480]	; (800084c <main+0x238>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066a:	f043 0302 	orr.w	r3, r3, #2
 800066e:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8000672:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000676:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000678:	f003 0302 	and.w	r3, r3, #2
 800067c:	9303      	str	r3, [sp, #12]
 800067e:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000680:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000684:	2602      	movs	r6, #2
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000686:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800068a:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 800068e:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000692:	f04f 0904 	mov.w	r9, #4
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800069a:	9304      	str	r3, [sp, #16]
 800069c:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80006a2:	f04f 0880 	mov.w	r8, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	f043 0301 	orr.w	r3, r3, #1
 80006aa:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 80006ae:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 80006b2:	f003 0301 	and.w	r3, r3, #1
 80006b6:	9305      	str	r3, [sp, #20]
 80006b8:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80006ba:	f000 fc91 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80006be:	4622      	mov	r2, r4
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	4863      	ldr	r0, [pc, #396]	; (8000850 <main+0x23c>)
 80006c4:	f000 fc8c 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, UCPD_DBn_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80006c8:	4622      	mov	r2, r4
 80006ca:	21a0      	movs	r1, #160	; 0xa0
 80006cc:	4861      	ldr	r0, [pc, #388]	; (8000854 <main+0x240>)
 80006ce:	f000 fc87 	bl	8000fe0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006d6:	4b60      	ldr	r3, [pc, #384]	; (8000858 <main+0x244>)
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80006d8:	485d      	ldr	r0, [pc, #372]	; (8000850 <main+0x23c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006da:	e9cd 1329 	strd	r1, r3, [sp, #164]	; 0xa4
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80006de:	a929      	add	r1, sp, #164	; 0xa4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	942b      	str	r4, [sp, #172]	; 0xac
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80006e2:	f000 fb7f 	bl	8000de4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 80006e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 80006ea:	485a      	ldr	r0, [pc, #360]	; (8000854 <main+0x240>)
 80006ec:	a929      	add	r1, sp, #164	; 0xa4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ee:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	942b      	str	r4, [sp, #172]	; 0xac
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 80006f4:	f000 fb76 	bl	8000de4 <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80006f8:	4854      	ldr	r0, [pc, #336]	; (800084c <main+0x238>)
 80006fa:	a929      	add	r1, sp, #164	; 0xa4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006fc:	962c      	str	r6, [sp, #176]	; 0xb0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fe:	e9cd 9729 	strd	r9, r7, [sp, #164]	; 0xa4
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000702:	972b      	str	r7, [sp, #172]	; 0xac
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8000704:	f000 fb6e 	bl	8000de4 <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000708:	4851      	ldr	r0, [pc, #324]	; (8000850 <main+0x23c>)
 800070a:	a929      	add	r1, sp, #164	; 0xa4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800070c:	e9cd 762b 	strd	r7, r6, [sp, #172]	; 0xac
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000710:	e9cd 8729 	strd	r8, r7, [sp, #164]	; 0xa4
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000714:	f000 fb66 	bl	8000de4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = UCPD_DBn_Pin;
 8000718:	2320      	movs	r3, #32
  HAL_GPIO_Init(UCPD_DBn_GPIO_Port, &GPIO_InitStruct);
 800071a:	484e      	ldr	r0, [pc, #312]	; (8000854 <main+0x240>)
 800071c:	a929      	add	r1, sp, #164	; 0xa4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071e:	e9cd 3729 	strd	r3, r7, [sp, #164]	; 0xa4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000722:	e9cd 442b 	strd	r4, r4, [sp, #172]	; 0xac
  HAL_GPIO_Init(UCPD_DBn_GPIO_Port, &GPIO_InitStruct);
 8000726:	f000 fb5d 	bl	8000de4 <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 800072a:	a929      	add	r1, sp, #164	; 0xa4
 800072c:	4849      	ldr	r0, [pc, #292]	; (8000854 <main+0x240>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800072e:	e9cd 762b 	strd	r7, r6, [sp, #172]	; 0xac
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	e9cd 8729 	strd	r8, r7, [sp, #164]	; 0xa4
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8000736:	f000 fb55 	bl	8000de4 <HAL_GPIO_Init>
  huart1.Init.BaudRate = 115200;
 800073a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart1.Instance = USART1;
 800073e:	4e47      	ldr	r6, [pc, #284]	; (800085c <main+0x248>)
  huart1.Init.BaudRate = 115200;
 8000740:	4847      	ldr	r0, [pc, #284]	; (8000860 <main+0x24c>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000742:	e9c6 4402 	strd	r4, r4, [r6, #8]
  huart1.Init.BaudRate = 115200;
 8000746:	e9c6 0300 	strd	r0, r3, [r6]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800074a:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800074c:	4630      	mov	r0, r6
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074e:	e9c6 3405 	strd	r3, r4, [r6, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000752:	e9c6 4407 	strd	r4, r4, [r6, #28]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000756:	e9c6 4409 	strd	r4, r4, [r6, #36]	; 0x24
  huart1.Init.Parity = UART_PARITY_NONE;
 800075a:	6134      	str	r4, [r6, #16]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800075c:	f003 fa45 	bl	8003bea <HAL_UART_Init>
 8000760:	4601      	mov	r1, r0
 8000762:	b108      	cbz	r0, 8000768 <main+0x154>
 8000764:	b672      	cpsid	i
  while (1)
 8000766:	e7fe      	b.n	8000766 <main+0x152>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000768:	4630      	mov	r0, r6
 800076a:	f003 faac 	bl	8003cc6 <HAL_UARTEx_SetTxFifoThreshold>
 800076e:	4601      	mov	r1, r0
 8000770:	b108      	cbz	r0, 8000776 <main+0x162>
 8000772:	b672      	cpsid	i
  while (1)
 8000774:	e7fe      	b.n	8000774 <main+0x160>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000776:	4630      	mov	r0, r6
 8000778:	f003 fac9 	bl	8003d0e <HAL_UARTEx_SetRxFifoThreshold>
 800077c:	b108      	cbz	r0, 8000782 <main+0x16e>
 800077e:	b672      	cpsid	i
  while (1)
 8000780:	e7fe      	b.n	8000780 <main+0x16c>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000782:	4630      	mov	r0, r6
 8000784:	f003 fa84 	bl	8003c90 <HAL_UARTEx_DisableFifoMode>
 8000788:	b108      	cbz	r0, 800078e <main+0x17a>
 800078a:	b672      	cpsid	i
  while (1)
 800078c:	e7fe      	b.n	800078c <main+0x178>
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800078e:	f000 fc2d 	bl	8000fec <HAL_ICACHE_ConfigAssociativityMode>
 8000792:	b108      	cbz	r0, 8000798 <main+0x184>
 8000794:	b672      	cpsid	i
  while (1)
 8000796:	e7fe      	b.n	8000796 <main+0x182>
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000798:	f000 fc38 	bl	800100c <HAL_ICACHE_Enable>
 800079c:	4603      	mov	r3, r0
 800079e:	b108      	cbz	r0, 80007a4 <main+0x190>
 80007a0:	b672      	cpsid	i
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <main+0x18e>
  hcrc.Instance = CRC;
 80007a4:	482f      	ldr	r0, [pc, #188]	; (8000864 <main+0x250>)
 80007a6:	4a30      	ldr	r2, [pc, #192]	; (8000868 <main+0x254>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80007a8:	8083      	strh	r3, [r0, #4]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80007aa:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcrc.Instance = CRC;
 80007ae:	6002      	str	r2, [r0, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80007b0:	6207      	str	r7, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007b2:	f000 fab9 	bl	8000d28 <HAL_CRC_Init>
 80007b6:	b108      	cbz	r0, 80007bc <main+0x1a8>
 80007b8:	b672      	cpsid	i
  while (1)
 80007ba:	e7fe      	b.n	80007ba <main+0x1a6>
  htim16.Init.Prescaler = 159;
 80007bc:	239f      	movs	r3, #159	; 0x9f
  htim16.Instance = TIM16;
 80007be:	4c2b      	ldr	r4, [pc, #172]	; (800086c <main+0x258>)
  htim16.Init.Prescaler = 159;
 80007c0:	4a2b      	ldr	r2, [pc, #172]	; (8000870 <main+0x25c>)
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007c2:	e9c4 0805 	strd	r0, r8, [r4, #20]
  htim16.Init.Prescaler = 159;
 80007c6:	e9c4 2300 	strd	r2, r3, [r4]
  htim16.Init.Period = 65535;
 80007ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ce:	60a0      	str	r0, [r4, #8]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d0:	e9c4 3003 	strd	r3, r0, [r4, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80007d4:	4620      	mov	r0, r4
 80007d6:	f002 ffb5 	bl	8003744 <HAL_TIM_Base_Init>
 80007da:	4606      	mov	r6, r0
 80007dc:	b108      	cbz	r0, 80007e2 <main+0x1ce>
 80007de:	b672      	cpsid	i
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <main+0x1cc>
  __HAL_RCC_CRC_CLK_ENABLE();	/* ÂêØÁî®CRC IPÊó∂Èíü‰ª•‰ΩøÁî®Á•ûÁªèÁΩëÁªúËøêË°åÊó∂Ôø???? */
 80007e2:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
  HAL_TIM_Base_Start(&htim16);	/* ÊâìÂºÄËÆ°Êó∂Ôø???? */
 80007e6:	4620      	mov	r0, r4
  __HAL_RCC_CRC_CLK_ENABLE();	/* ÂêØÁî®CRC IPÊó∂Èíü‰ª•‰ΩøÁî®Á•ûÁªèÁΩëÁªúËøêË°åÊó∂Ôø???? */
 80007e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007ec:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
 80007f0:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80007f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007f8:	9301      	str	r3, [sp, #4]
 80007fa:	9b01      	ldr	r3, [sp, #4]
  HAL_TIM_Base_Start(&htim16);	/* ÊâìÂºÄËÆ°Êó∂Ôø???? */
 80007fc:	f002 fe9a 	bl	8003534 <HAL_TIM_Base_Start>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000800:	463a      	mov	r2, r7
 8000802:	4649      	mov	r1, r9
 8000804:	4811      	ldr	r0, [pc, #68]	; (800084c <main+0x238>)
 8000806:	f000 fbeb 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800080a:	463a      	mov	r2, r7
 800080c:	4641      	mov	r1, r8
 800080e:	4810      	ldr	r0, [pc, #64]	; (8000850 <main+0x23c>)
 8000810:	f000 fbe6 	bl	8000fe0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8000814:	463a      	mov	r2, r7
 8000816:	4641      	mov	r1, r8
 8000818:	480e      	ldr	r0, [pc, #56]	; (8000854 <main+0x240>)
 800081a:	f000 fbe1 	bl	8000fe0 <HAL_GPIO_WritePin>
  const ai_handle acts[] = { activations };
 800081e:	4b15      	ldr	r3, [pc, #84]	; (8000874 <main+0x260>)
  err = ai_network_create_and_init(&network, acts, NULL);
 8000820:	4632      	mov	r2, r6
 8000822:	4815      	ldr	r0, [pc, #84]	; (8000878 <main+0x264>)
 8000824:	a910      	add	r1, sp, #64	; 0x40
  const ai_handle acts[] = { activations };
 8000826:	9310      	str	r3, [sp, #64]	; 0x40
  err = ai_network_create_and_init(&network, acts, NULL);
 8000828:	f003 fc50 	bl	80040cc <ai_network_create_and_init>
  if (err.type != AI_ERROR_NONE) {
 800082c:	b2c0      	uxtb	r0, r0
 800082e:	b338      	cbz	r0, 8000880 <main+0x26c>
	    buff_len = sprintf(buff,
 8000830:	4912      	ldr	r1, [pc, #72]	; (800087c <main+0x268>)
 8000832:	a829      	add	r0, sp, #164	; 0xa4
 8000834:	f006 fb1c 	bl	8006e70 <strcpy>
	    HAL_UART_Transmit(&huart1, (uint8_t *)buff, buff_len, 100);
 8000838:	2364      	movs	r3, #100	; 0x64
 800083a:	2233      	movs	r2, #51	; 0x33
 800083c:	4807      	ldr	r0, [pc, #28]	; (800085c <main+0x248>)
 800083e:	a929      	add	r1, sp, #164	; 0xa4
 8000840:	f003 f939 	bl	8003ab6 <HAL_UART_Transmit>
	    while(1);
 8000844:	e7fe      	b.n	8000844 <main+0x230>
 8000846:	bf00      	nop
 8000848:	46020c00 	.word	0x46020c00
 800084c:	42021800 	.word	0x42021800
 8000850:	42020800 	.word	0x42020800
 8000854:	42020400 	.word	0x42020400
 8000858:	10210000 	.word	0x10210000
 800085c:	2002bb98 	.word	0x2002bb98
 8000860:	40013800 	.word	0x40013800
 8000864:	2002bb28 	.word	0x2002bb28
 8000868:	40023000 	.word	0x40023000
 800086c:	2002bb4c 	.word	0x2002bb4c
 8000870:	40014400 	.word	0x40014400
 8000874:	20001d20 	.word	0x20001d20
 8000878:	2002da40 	.word	0x2002da40
 800087c:	080077b0 	.word	0x080077b0
  ai_input = ai_network_inputs_get(network, NULL);
 8000880:	4d3f      	ldr	r5, [pc, #252]	; (8000980 <main+0x36c>)
 8000882:	2100      	movs	r1, #0
 8000884:	6828      	ldr	r0, [r5, #0]
 8000886:	f003 fa77 	bl	8003d78 <ai_network_inputs_get>
 800088a:	f8df 8118 	ldr.w	r8, [pc, #280]	; 80009a4 <main+0x390>
  ai_output = ai_network_outputs_get(network, NULL);
 800088e:	2100      	movs	r1, #0
  ai_input = ai_network_inputs_get(network, NULL);
 8000890:	f8c8 0000 	str.w	r0, [r8]
  ai_output = ai_network_outputs_get(network, NULL);
 8000894:	6828      	ldr	r0, [r5, #0]
 8000896:	f003 fa79 	bl	8003d8c <ai_network_outputs_get>
 800089a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 80009a8 <main+0x394>
      HAL_UART_Transmit(&huart1, (uint8_t *)buff, buff_len, 100);
 800089e:	4f39      	ldr	r7, [pc, #228]	; (8000984 <main+0x370>)
  ai_output = ai_network_outputs_get(network, NULL);
 80008a0:	f8c9 0000 	str.w	r0, [r9]
	for (uint32_t i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 80008a4:	4a38      	ldr	r2, [pc, #224]	; (8000988 <main+0x374>)
{
 80008a6:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80008aa:	4610      	mov	r0, r2
 80008ac:	4937      	ldr	r1, [pc, #220]	; (800098c <main+0x378>)
	  ((ai_float *)in_data)[i] = data[i];
 80008ae:	f811 6b01 	ldrb.w	r6, [r1], #1
	for (uint32_t i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 80008b2:	3b01      	subs	r3, #1
	  ((ai_float *)in_data)[i] = data[i];
 80008b4:	ee07 6a90 	vmov	s15, r6
 80008b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008bc:	ece2 7a01 	vstmia	r2!, {s15}
	for (uint32_t i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 80008c0:	d1f5      	bne.n	80008ae <main+0x29a>
	timestamp = htim16.Instance->CNT;
 80008c2:	6823      	ldr	r3, [r4, #0]
  ai_input[0].data = AI_HANDLE_PTR(in_data);
 80008c4:	f8d8 1000 	ldr.w	r1, [r8]
	timestamp = htim16.Instance->CNT;
 80008c8:	6a5e      	ldr	r6, [r3, #36]	; 0x24
  ai_output[0].data = AI_HANDLE_PTR(out_data);
 80008ca:	f8d9 2000 	ldr.w	r2, [r9]
 80008ce:	4b30      	ldr	r3, [pc, #192]	; (8000990 <main+0x37c>)
  ai_input[0].data = AI_HANDLE_PTR(in_data);
 80008d0:	6048      	str	r0, [r1, #4]
  n_batch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80008d2:	6828      	ldr	r0, [r5, #0]
  ai_output[0].data = AI_HANDLE_PTR(out_data);
 80008d4:	6053      	str	r3, [r2, #4]
  n_batch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80008d6:	f003 fc40 	bl	800415a <ai_network_run>
  if (n_batch != 1) {
 80008da:	2801      	cmp	r0, #1
 80008dc:	d00d      	beq.n	80008fa <main+0x2e6>
      err = ai_network_get_error(network);
 80008de:	6828      	ldr	r0, [r5, #0]
 80008e0:	f003 fa39 	bl	8003d56 <ai_network_get_error>
      buff_len = sprintf(buff,
 80008e4:	492b      	ldr	r1, [pc, #172]	; (8000994 <main+0x380>)
 80008e6:	b2c2      	uxtb	r2, r0
 80008e8:	a829      	add	r0, sp, #164	; 0xa4
 80008ea:	f006 faa1 	bl	8006e30 <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t *)buff, buff_len, 100);
 80008ee:	2364      	movs	r3, #100	; 0x64
 80008f0:	b282      	uxth	r2, r0
 80008f2:	a929      	add	r1, sp, #164	; 0xa4
 80008f4:	4638      	mov	r0, r7
 80008f6:	f003 f8de 	bl	8003ab6 <HAL_UART_Transmit>
	timestamp1 = htim16.Instance->CNT;
 80008fa:	6823      	ldr	r3, [r4, #0]
	buf_len = sprintf(buf,
 80008fc:	4926      	ldr	r1, [pc, #152]	; (8000998 <main+0x384>)
	timestamp1 = htim16.Instance->CNT;
 80008fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	buf_len = sprintf(buf,
 8000900:	a810      	add	r0, sp, #64	; 0x40
	if(timestamp > timestamp1)
 8000902:	4296      	cmp	r6, r2
		timestamp1 = timestamp1 + 65535 - timestamp;
 8000904:	bf84      	itt	hi
 8000906:	f502 427f 	addhi.w	r2, r2, #65280	; 0xff00
 800090a:	32ff      	addhi	r2, #255	; 0xff
		timestamp1 = timestamp1 - timestamp;
 800090c:	1b92      	subs	r2, r2, r6
	buf_len = sprintf(buf,
 800090e:	f006 fa8f 	bl	8006e30 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8000912:	2364      	movs	r3, #100	; 0x64
 8000914:	b282      	uxth	r2, r0
 8000916:	a910      	add	r1, sp, #64	; 0x40
 8000918:	4638      	mov	r0, r7
 800091a:	f003 f8cc 	bl	8003ab6 <HAL_UART_Transmit>
		y_val[i] = ((float *)out_data)[i];
 800091e:	f8df c070 	ldr.w	ip, [pc, #112]	; 8000990 <main+0x37c>
 8000922:	ae06      	add	r6, sp, #24
 8000924:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000928:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800092a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800092e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000930:	e89c 0003 	ldmia.w	ip, {r0, r1}
        y_valll[i] = (int)(y_val[i]*1000*1000*100);
 8000934:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800099c <main+0x388>
		y_val[i] = ((float *)out_data)[i];
 8000938:	e886 0003 	stmia.w	r6, {r0, r1}
        y_valll[i] = (int)(y_val[i]*1000*1000*100);
 800093c:	eddf 8a18 	vldr	s17, [pc, #96]	; 80009a0 <main+0x38c>
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i ++)
 8000940:	2600      	movs	r6, #0
		buf_len = sprintf(buf,
 8000942:	f8df b068 	ldr.w	fp, [pc, #104]	; 80009ac <main+0x398>
 8000946:	f10d 0a18 	add.w	sl, sp, #24
        y_valll[i] = (int)(y_val[i]*1000*1000*100);
 800094a:	ecfa 7a01 	vldmia	sl!, {s15}
 800094e:	ee67 7a88 	vmul.f32	s15, s15, s16
 8000952:	ee67 7a88 	vmul.f32	s15, s15, s16
 8000956:	ee67 7aa8 	vmul.f32	s15, s15, s17
		buf_len = sprintf(buf,
 800095a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800095e:	4632      	mov	r2, r6
 8000960:	ee17 3a90 	vmov	r3, s15
 8000964:	4659      	mov	r1, fp
 8000966:	a810      	add	r0, sp, #64	; 0x40
 8000968:	f006 fa62 	bl	8006e30 <siprintf>
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i ++)
 800096c:	3601      	adds	r6, #1
		HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 800096e:	b282      	uxth	r2, r0
 8000970:	2364      	movs	r3, #100	; 0x64
 8000972:	4638      	mov	r0, r7
 8000974:	a910      	add	r1, sp, #64	; 0x40
 8000976:	f003 f89e 	bl	8003ab6 <HAL_UART_Transmit>
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i ++)
 800097a:	2e0a      	cmp	r6, #10
 800097c:	d1e5      	bne.n	800094a <main+0x336>
 800097e:	e791      	b.n	80008a4 <main+0x290>
 8000980:	2002da40 	.word	0x2002da40
 8000984:	2002bb98 	.word	0x2002bb98
 8000988:	2002bc40 	.word	0x2002bc40
 800098c:	20000000 	.word	0x20000000
 8000990:	2002da60 	.word	0x2002da60
 8000994:	080077e4 	.word	0x080077e4
 8000998:	08007813 	.word	0x08007813
 800099c:	447a0000 	.word	0x447a0000
 80009a0:	42c80000 	.word	0x42c80000
 80009a4:	2002bb20 	.word	0x2002bb20
 80009a8:	2002bb24 	.word	0x2002bb24
 80009ac:	08007826 	.word	0x08007826

080009b0 <Error_Handler>:
 80009b0:	b672      	cpsid	i
  while (1)
 80009b2:	e7fe      	b.n	80009b2 <Error_Handler+0x2>

080009b4 <HAL_MspInit>:

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80009b4:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b6:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <HAL_MspInit+0x24>)
{
 80009b8:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ba:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80009be:	f042 0204 	orr.w	r2, r2, #4
 80009c2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80009c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80009ca:	f003 0304 	and.w	r3, r3, #4
 80009ce:	9301      	str	r3, [sp, #4]
 80009d0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009d2:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80009d4:	f000 b952 	b.w	8000c7c <HAL_NVIC_SetPriorityGrouping>
 80009d8:	46020c00 	.word	0x46020c00

080009dc <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 80009dc:	6802      	ldr	r2, [r0, #0]
 80009de:	4b09      	ldr	r3, [pc, #36]	; (8000a04 <HAL_CRC_MspInit+0x28>)
{
 80009e0:	b082      	sub	sp, #8
  if(hcrc->Instance==CRC)
 80009e2:	429a      	cmp	r2, r3
 80009e4:	d10c      	bne.n	8000a00 <HAL_CRC_MspInit+0x24>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80009e6:	4b08      	ldr	r3, [pc, #32]	; (8000a08 <HAL_CRC_MspInit+0x2c>)
 80009e8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80009ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80009f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80009f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009fc:	9301      	str	r3, [sp, #4]
 80009fe:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000a00:	b002      	add	sp, #8
 8000a02:	4770      	bx	lr
 8000a04:	40023000 	.word	0x40023000
 8000a08:	46020c00 	.word	0x46020c00

08000a0c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM16)
 8000a0c:	6802      	ldr	r2, [r0, #0]
 8000a0e:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <HAL_TIM_Base_MspInit+0x28>)
{
 8000a10:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM16)
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d10c      	bne.n	8000a30 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000a16:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <HAL_TIM_Base_MspInit+0x2c>)
 8000a18:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8000a1c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000a20:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8000a24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8000a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a2c:	9301      	str	r3, [sp, #4]
 8000a2e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000a30:	b002      	add	sp, #8
 8000a32:	4770      	bx	lr
 8000a34:	40014400 	.word	0x40014400
 8000a38:	46020c00 	.word	0x46020c00

08000a3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a3c:	b510      	push	{r4, lr}
 8000a3e:	4604      	mov	r4, r0
 8000a40:	b0ba      	sub	sp, #232	; 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	2214      	movs	r2, #20
 8000a44:	2100      	movs	r1, #0
 8000a46:	a803      	add	r0, sp, #12
 8000a48:	f006 f8f9 	bl	8006c3e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a4c:	22c8      	movs	r2, #200	; 0xc8
 8000a4e:	2100      	movs	r1, #0
 8000a50:	a808      	add	r0, sp, #32
 8000a52:	f006 f8f4 	bl	8006c3e <memset>
  if(huart->Instance==USART1)
 8000a56:	6822      	ldr	r2, [r4, #0]
 8000a58:	4b1a      	ldr	r3, [pc, #104]	; (8000ac4 <HAL_UART_MspInit+0x88>)
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d130      	bne.n	8000ac0 <HAL_UART_MspInit+0x84>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a5e:	2201      	movs	r2, #1
 8000a60:	2300      	movs	r3, #0
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a62:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a64:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a68:	f001 fb08 	bl	800207c <HAL_RCCEx_PeriphCLKConfig>
 8000a6c:	b108      	cbz	r0, 8000a72 <HAL_UART_MspInit+0x36>
    {
      Error_Handler();
 8000a6e:	f7ff ff9f 	bl	80009b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a72:	4b15      	ldr	r3, [pc, #84]	; (8000ac8 <HAL_UART_MspInit+0x8c>)
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin|USART1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a74:	2103      	movs	r1, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a76:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7a:	4814      	ldr	r0, [pc, #80]	; (8000acc <HAL_UART_MspInit+0x90>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000a80:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8000a84:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8000a88:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000a8c:	9201      	str	r2, [sp, #4]
 8000a8e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a90:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8000a94:	f042 0201 	orr.w	r2, r2, #1
 8000a98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8000a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa4:	f003 0301 	and.w	r3, r3, #1
 8000aa8:	9302      	str	r3, [sp, #8]
 8000aaa:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aac:	2302      	movs	r3, #2
 8000aae:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ab2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ab4:	2307      	movs	r3, #7
 8000ab6:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aba:	a903      	add	r1, sp, #12
 8000abc:	f000 f992 	bl	8000de4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ac0:	b03a      	add	sp, #232	; 0xe8
 8000ac2:	bd10      	pop	{r4, pc}
 8000ac4:	40013800 	.word	0x40013800
 8000ac8:	46020c00 	.word	0x46020c00
 8000acc:	42020000 	.word	0x42020000

08000ad0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <NMI_Handler>

08000ad2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad2:	e7fe      	b.n	8000ad2 <HardFault_Handler>

08000ad4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <MemManage_Handler>

08000ad6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ad6:	e7fe      	b.n	8000ad6 <BusFault_Handler>

08000ad8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad8:	e7fe      	b.n	8000ad8 <UsageFault_Handler>

08000ada <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ada:	4770      	bx	lr

08000adc <DebugMon_Handler>:
 8000adc:	4770      	bx	lr

08000ade <PendSV_Handler>:
 8000ade:	4770      	bx	lr

08000ae0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae0:	f000 b8ba 	b.w	8000c58 <HAL_IncTick>

08000ae4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ae4:	4a0b      	ldr	r2, [pc, #44]	; (8000b14 <_sbrk+0x30>)
{
 8000ae6:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000ae8:	6811      	ldr	r1, [r2, #0]
{
 8000aea:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000aec:	b909      	cbnz	r1, 8000af2 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000aee:	490a      	ldr	r1, [pc, #40]	; (8000b18 <_sbrk+0x34>)
 8000af0:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000af2:	6810      	ldr	r0, [r2, #0]
 8000af4:	4909      	ldr	r1, [pc, #36]	; (8000b1c <_sbrk+0x38>)
 8000af6:	4c0a      	ldr	r4, [pc, #40]	; (8000b20 <_sbrk+0x3c>)
 8000af8:	4403      	add	r3, r0
 8000afa:	1b09      	subs	r1, r1, r4
 8000afc:	428b      	cmp	r3, r1
 8000afe:	d906      	bls.n	8000b0e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000b00:	f006 f84c 	bl	8006b9c <__errno>
 8000b04:	230c      	movs	r3, #12
 8000b06:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000b0c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000b0e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000b10:	e7fc      	b.n	8000b0c <_sbrk+0x28>
 8000b12:	bf00      	nop
 8000b14:	2002da88 	.word	0x2002da88
 8000b18:	2002dbb0 	.word	0x2002dbb0
 8000b1c:	200c0000 	.word	0x200c0000
 8000b20:	00000800 	.word	0x00000800

08000b24 <SystemInit>:
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000b24:	2201      	movs	r2, #1
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b26:	480e      	ldr	r0, [pc, #56]	; (8000b60 <SystemInit+0x3c>)
 8000b28:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8000b2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b30:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  RCC->CR = RCC_CR_MSISON;
 8000b34:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <SystemInit+0x40>)
 8000b36:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000b38:	2200      	movs	r2, #0
 8000b3a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000b3c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8000b3e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8000b40:	6819      	ldr	r1, [r3, #0]
 8000b42:	f021 51a8 	bic.w	r1, r1, #352321536	; 0x15000000
 8000b46:	f421 2110 	bic.w	r1, r1, #589824	; 0x90000
 8000b4a:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000b4c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000b4e:	6819      	ldr	r1, [r3, #0]
 8000b50:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8000b54:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000b56:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b58:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b5c:	6083      	str	r3, [r0, #8]
  #endif
}
 8000b5e:	4770      	bx	lr
 8000b60:	e000ed00 	.word	0xe000ed00
 8000b64:	46020c00 	.word	0x46020c00

08000b68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000b68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ba0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b6c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b6e:	e003      	b.n	8000b78 <LoopCopyDataInit>

08000b70 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b72:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b74:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b76:	3104      	adds	r1, #4

08000b78 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b78:	480b      	ldr	r0, [pc, #44]	; (8000ba8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <LoopForever+0xe>)
	adds	r2, r0, r1
 8000b7c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000b7e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000b80:	d3f6      	bcc.n	8000b70 <CopyDataInit>
	ldr	r2, =_sbss
 8000b82:	4a0b      	ldr	r2, [pc, #44]	; (8000bb0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000b84:	e002      	b.n	8000b8c <LoopFillZerobss>

08000b86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000b86:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b88:	f842 3b04 	str.w	r3, [r2], #4

08000b8c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b8c:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <LoopForever+0x16>)
	cmp	r2, r3
 8000b8e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b90:	d3f9      	bcc.n	8000b86 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b92:	f7ff ffc7 	bl	8000b24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b96:	f006 f807 	bl	8006ba8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b9a:	f7ff fd3b 	bl	8000614 <main>

08000b9e <LoopForever>:

LoopForever:
    b LoopForever
 8000b9e:	e7fe      	b.n	8000b9e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000ba0:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000ba4:	0812b11c 	.word	0x0812b11c
	ldr	r0, =_sdata
 8000ba8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000bac:	20001cec 	.word	0x20001cec
	ldr	r2, =_sbss
 8000bb0:	20001d00 	.word	0x20001d00
	ldr	r3, = _ebss
 8000bb4:	2002dbad 	.word	0x2002dbad

08000bb8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bb8:	e7fe      	b.n	8000bb8 <ADC1_IRQHandler>
	...

08000bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bbc:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <HAL_InitTick+0x40>)
{
 8000bc0:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq == 0UL)
 8000bc2:	7818      	ldrb	r0, [r3, #0]
 8000bc4:	b908      	cbnz	r0, 8000bca <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8000bc6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000bc8:	bd38      	pop	{r3, r4, r5, pc}
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000bca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bce:	fbb3 f3f0 	udiv	r3, r3, r0
 8000bd2:	4a0b      	ldr	r2, [pc, #44]	; (8000c00 <HAL_InitTick+0x44>)
 8000bd4:	6810      	ldr	r0, [r2, #0]
 8000bd6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bda:	f000 f891 	bl	8000d00 <HAL_SYSTICK_Config>
 8000bde:	4604      	mov	r4, r0
 8000be0:	2800      	cmp	r0, #0
 8000be2:	d1f0      	bne.n	8000bc6 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be4:	2d0f      	cmp	r5, #15
 8000be6:	d8ee      	bhi.n	8000bc6 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be8:	4602      	mov	r2, r0
 8000bea:	4629      	mov	r1, r5
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	f000 f856 	bl	8000ca0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf4:	4b03      	ldr	r3, [pc, #12]	; (8000c04 <HAL_InitTick+0x48>)
 8000bf6:	4620      	mov	r0, r4
 8000bf8:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 8000bfa:	e7e5      	b.n	8000bc8 <HAL_InitTick+0xc>
 8000bfc:	20000784 	.word	0x20000784
 8000c00:	20000780 	.word	0x20000780
 8000c04:	20000788 	.word	0x20000788

08000c08 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c08:	4a0f      	ldr	r2, [pc, #60]	; (8000c48 <HAL_Init+0x40>)
{
 8000c0a:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c0c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c0e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c14:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c16:	f000 f831 	bl	8000c7c <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000c1a:	f000 fadb 	bl	80011d4 <HAL_RCC_GetSysClockFreq>
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <HAL_Init+0x44>)
 8000c20:	4a0b      	ldr	r2, [pc, #44]	; (8000c50 <HAL_Init+0x48>)
 8000c22:	6a1b      	ldr	r3, [r3, #32]
 8000c24:	f003 030f 	and.w	r3, r3, #15
 8000c28:	5cd3      	ldrb	r3, [r2, r3]
 8000c2a:	40d8      	lsrs	r0, r3
 8000c2c:	4b09      	ldr	r3, [pc, #36]	; (8000c54 <HAL_Init+0x4c>)
 8000c2e:	6018      	str	r0, [r3, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff ffc3 	bl	8000bbc <HAL_InitTick>
 8000c36:	4604      	mov	r4, r0
 8000c38:	b918      	cbnz	r0, 8000c42 <HAL_Init+0x3a>
  HAL_MspInit();
 8000c3a:	f7ff febb 	bl	80009b4 <HAL_MspInit>
}
 8000c3e:	4620      	mov	r0, r4
 8000c40:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000c42:	2401      	movs	r4, #1
 8000c44:	e7fb      	b.n	8000c3e <HAL_Init+0x36>
 8000c46:	bf00      	nop
 8000c48:	40022000 	.word	0x40022000
 8000c4c:	46020c00 	.word	0x46020c00
 8000c50:	08007840 	.word	0x08007840
 8000c54:	20000780 	.word	0x20000780

08000c58 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000c58:	4a03      	ldr	r2, [pc, #12]	; (8000c68 <HAL_IncTick+0x10>)
 8000c5a:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <HAL_IncTick+0x14>)
 8000c5c:	6811      	ldr	r1, [r2, #0]
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	440b      	add	r3, r1
 8000c62:	6013      	str	r3, [r2, #0]
}
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	2002da8c 	.word	0x2002da8c
 8000c6c:	20000784 	.word	0x20000784

08000c70 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c70:	4b01      	ldr	r3, [pc, #4]	; (8000c78 <HAL_GetTick+0x8>)
 8000c72:	6818      	ldr	r0, [r3, #0]
}
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	2002da8c 	.word	0x2002da8c

08000c7c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c7c:	4907      	ldr	r1, [pc, #28]	; (8000c9c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c7e:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c80:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c82:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c86:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000c8a:	0412      	lsls	r2, r2, #16
 8000c8c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000c98:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000c9a:	4770      	bx	lr
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca0:	4b15      	ldr	r3, [pc, #84]	; (8000cf8 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca2:	b530      	push	{r4, r5, lr}
 8000ca4:	68dc      	ldr	r4, [r3, #12]
 8000ca6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000caa:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cae:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb0:	2d04      	cmp	r5, #4
 8000cb2:	bf28      	it	cs
 8000cb4:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb6:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb8:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cbc:	bf94      	ite	ls
 8000cbe:	2400      	movls	r4, #0
 8000cc0:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc2:	fa03 f505 	lsl.w	r5, r3, r5
 8000cc6:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cca:	40a3      	lsls	r3, r4
 8000ccc:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd0:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8000cd2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd4:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd8:	bfac      	ite	ge
 8000cda:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cde:	4a07      	ldrlt	r2, [pc, #28]	; (8000cfc <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	bfab      	itete	ge
 8000ce8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cec:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf0:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf4:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000cf6:	bd30      	pop	{r4, r5, pc}
 8000cf8:	e000ed00 	.word	0xe000ed00
 8000cfc:	e000ed14 	.word	0xe000ed14

08000d00 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d00:	3801      	subs	r0, #1
 8000d02:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d06:	d20b      	bcs.n	8000d20 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d08:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0c:	21f0      	movs	r1, #240	; 0xf0
 8000d0e:	4a05      	ldr	r2, [pc, #20]	; (8000d24 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d10:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d12:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d16:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d18:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d1a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d1c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d1e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d20:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000d28:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	b908      	cbnz	r0, 8000d32 <HAL_CRC_Init+0xa>
  {
    return HAL_ERROR;
 8000d2e:	2001      	movs	r0, #1
  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000d30:	bd10      	pop	{r4, pc}
  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000d32:	7f43      	ldrb	r3, [r0, #29]
 8000d34:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d38:	b913      	cbnz	r3, 8000d40 <HAL_CRC_Init+0x18>
    hcrc->Lock = HAL_UNLOCKED;
 8000d3a:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8000d3c:	f7ff fe4e 	bl	80009dc <HAL_CRC_MspInit>
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000d40:	2302      	movs	r3, #2
 8000d42:	7763      	strb	r3, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000d44:	7923      	ldrb	r3, [r4, #4]
 8000d46:	b9e3      	cbnz	r3, 8000d82 <HAL_CRC_Init+0x5a>
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000d48:	6823      	ldr	r3, [r4, #0]
 8000d4a:	4a13      	ldr	r2, [pc, #76]	; (8000d98 <HAL_CRC_Init+0x70>)
 8000d4c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000d4e:	689a      	ldr	r2, [r3, #8]
 8000d50:	f022 0218 	bic.w	r2, r2, #24
 8000d54:	609a      	str	r2, [r3, #8]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000d56:	7962      	ldrb	r2, [r4, #5]
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000d58:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000d5a:	b9d2      	cbnz	r2, 8000d92 <HAL_CRC_Init+0x6a>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000d5c:	f04f 32ff 	mov.w	r2, #4294967295
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000d60:	611a      	str	r2, [r3, #16]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000d62:	689a      	ldr	r2, [r3, #8]
 8000d64:	6961      	ldr	r1, [r4, #20]
 8000d66:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8000d6a:	430a      	orrs	r2, r1
 8000d6c:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000d6e:	689a      	ldr	r2, [r3, #8]
 8000d70:	69a1      	ldr	r1, [r4, #24]
 8000d72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d76:	430a      	orrs	r2, r1
 8000d78:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8000d7a:	2301      	movs	r3, #1
  return HAL_OK;
 8000d7c:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8000d7e:	7763      	strb	r3, [r4, #29]
  return HAL_OK;
 8000d80:	e7d6      	b.n	8000d30 <HAL_CRC_Init+0x8>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000d82:	4620      	mov	r0, r4
 8000d84:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8000d88:	f000 f808 	bl	8000d9c <HAL_CRCEx_Polynomial_Set>
 8000d8c:	2800      	cmp	r0, #0
 8000d8e:	d0e2      	beq.n	8000d56 <HAL_CRC_Init+0x2e>
 8000d90:	e7cd      	b.n	8000d2e <HAL_CRC_Init+0x6>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000d92:	6922      	ldr	r2, [r4, #16]
 8000d94:	e7e4      	b.n	8000d60 <HAL_CRC_Init+0x38>
 8000d96:	bf00      	nop
 8000d98:	04c11db7 	.word	0x04c11db7

08000d9c <HAL_CRCEx_Polynomial_Set>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000d9c:	231f      	movs	r3, #31
{
 8000d9e:	b510      	push	{r4, lr}
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000da0:	3b01      	subs	r3, #1
 8000da2:	d31c      	bcc.n	8000dde <HAL_CRCEx_Polynomial_Set+0x42>
 8000da4:	fa21 f403 	lsr.w	r4, r1, r3
 8000da8:	07e4      	lsls	r4, r4, #31
 8000daa:	d5f9      	bpl.n	8000da0 <HAL_CRCEx_Polynomial_Set+0x4>
  {
  }

  switch (PolyLength)
 8000dac:	2a10      	cmp	r2, #16
 8000dae:	d012      	beq.n	8000dd6 <HAL_CRCEx_Polynomial_Set+0x3a>
 8000db0:	d804      	bhi.n	8000dbc <HAL_CRCEx_Polynomial_Set+0x20>
 8000db2:	b13a      	cbz	r2, 8000dc4 <HAL_CRCEx_Polynomial_Set+0x28>
 8000db4:	2a08      	cmp	r2, #8
 8000db6:	d010      	beq.n	8000dda <HAL_CRCEx_Polynomial_Set+0x3e>
      }
      break;
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
      {
        status =   HAL_ERROR;
 8000db8:	2001      	movs	r0, #1

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
 8000dba:	e00b      	b.n	8000dd4 <HAL_CRCEx_Polynomial_Set+0x38>
  switch (PolyLength)
 8000dbc:	2a18      	cmp	r2, #24
 8000dbe:	d1fb      	bne.n	8000db8 <HAL_CRCEx_Polynomial_Set+0x1c>
      if (msb >= HAL_CRC_LENGTH_7B)
 8000dc0:	2b06      	cmp	r3, #6
      if (msb >= HAL_CRC_LENGTH_16B)
 8000dc2:	d8f9      	bhi.n	8000db8 <HAL_CRCEx_Polynomial_Set+0x1c>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000dc4:	6800      	ldr	r0, [r0, #0]
 8000dc6:	6141      	str	r1, [r0, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000dc8:	6883      	ldr	r3, [r0, #8]
 8000dca:	f023 0318 	bic.w	r3, r3, #24
 8000dce:	431a      	orrs	r2, r3
 8000dd0:	6082      	str	r2, [r0, #8]
 8000dd2:	2000      	movs	r0, #0
}
 8000dd4:	bd10      	pop	{r4, pc}
      if (msb >= HAL_CRC_LENGTH_8B)
 8000dd6:	2b07      	cmp	r3, #7
 8000dd8:	e7f3      	b.n	8000dc2 <HAL_CRCEx_Polynomial_Set+0x26>
      if (msb >= HAL_CRC_LENGTH_16B)
 8000dda:	2b0f      	cmp	r3, #15
 8000ddc:	e7f1      	b.n	8000dc2 <HAL_CRCEx_Polynomial_Set+0x26>
  switch (PolyLength)
 8000dde:	2a00      	cmp	r2, #0
 8000de0:	d1ea      	bne.n	8000db8 <HAL_CRCEx_Polynomial_Set+0x1c>
 8000de2:	e7ef      	b.n	8000dc4 <HAL_CRCEx_Polynomial_Set+0x28>

08000de4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000de8:	4b79      	ldr	r3, [pc, #484]	; (8000fd0 <HAL_GPIO_Init+0x1ec>)
{
 8000dea:	b085      	sub	sp, #20
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000dec:	ea03 2390 	and.w	r3, r3, r0, lsr #10
 8000df0:	9302      	str	r3, [sp, #8]
 8000df2:	4b78      	ldr	r3, [pc, #480]	; (8000fd4 <HAL_GPIO_Init+0x1f0>)
  uint32_t position = 0U;
 8000df4:	2200      	movs	r2, #0
 8000df6:	9301      	str	r3, [sp, #4]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8000df8:	f04f 0b03 	mov.w	fp, #3
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000dfc:	4603      	mov	r3, r0
        EXTI->EXTICR[position >> 2U] = tmp;

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000dfe:	4e76      	ldr	r6, [pc, #472]	; (8000fd8 <HAL_GPIO_Init+0x1f4>)
{
 8000e00:	9100      	str	r1, [sp, #0]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000e02:	9900      	ldr	r1, [sp, #0]
 8000e04:	680d      	ldr	r5, [r1, #0]
 8000e06:	fa35 f102 	lsrs.w	r1, r5, r2
 8000e0a:	d102      	bne.n	8000e12 <HAL_GPIO_Init+0x2e>
        EXTI->IMR1 = tmp;
      }
    }
    position++;
  }
}
 8000e0c:	b005      	add	sp, #20
 8000e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000e12:	2101      	movs	r1, #1
 8000e14:	fa01 f702 	lsl.w	r7, r1, r2
    if (iocurrent != 0U)
 8000e18:	403d      	ands	r5, r7
 8000e1a:	f000 80a3 	beq.w	8000f64 <HAL_GPIO_Init+0x180>
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8000e1e:	9900      	ldr	r1, [sp, #0]
 8000e20:	684c      	ldr	r4, [r1, #4]
      if (GPIOx == LPGPIO1)
 8000e22:	496e      	ldr	r1, [pc, #440]	; (8000fdc <HAL_GPIO_Init+0x1f8>)
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e24:	f024 0c10 	bic.w	ip, r4, #16
      if (GPIOx == LPGPIO1)
 8000e28:	4288      	cmp	r0, r1
 8000e2a:	f040 80a0 	bne.w	8000f6e <HAL_GPIO_Init+0x18a>
        tmp = GPIOx->MODER;
 8000e2e:	6803      	ldr	r3, [r0, #0]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8000e30:	9901      	ldr	r1, [sp, #4]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8000e32:	ea23 0707 	bic.w	r7, r3, r7
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8000e36:	f004 0301 	and.w	r3, r4, #1
 8000e3a:	4093      	lsls	r3, r2
 8000e3c:	433b      	orrs	r3, r7
        GPIOx->MODER = tmp;
 8000e3e:	6003      	str	r3, [r0, #0]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8000e40:	f8d1 e004 	ldr.w	lr, [r1, #4]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8000e44:	210f      	movs	r1, #15
 8000e46:	f00e 0707 	and.w	r7, lr, #7
 8000e4a:	00bf      	lsls	r7, r7, #2
 8000e4c:	fa01 f907 	lsl.w	r9, r1, r7
        tmp |= ((GPIO_AF11_LPGPIO & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8000e50:	210b      	movs	r1, #11
 8000e52:	fa01 f707 	lsl.w	r7, r1, r7
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 8000e56:	2102      	movs	r1, #2
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8000e58:	9b01      	ldr	r3, [sp, #4]
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8000e5a:	ea4f 08de 	mov.w	r8, lr, lsr #3
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8000e5e:	681b      	ldr	r3, [r3, #0]
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8000e60:	eb03 0888 	add.w	r8, r3, r8, lsl #2
 8000e64:	f8d8 a020 	ldr.w	sl, [r8, #32]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8000e68:	ea2a 0909 	bic.w	r9, sl, r9
        tmp |= ((GPIO_AF11_LPGPIO & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8000e6c:	ea47 0709 	orr.w	r7, r7, r9
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8000e70:	f8c8 7020 	str.w	r7, [r8, #32]
        tmp = p_gpio->MODER;
 8000e74:	f8d3 8000 	ldr.w	r8, [r3]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8000e78:	ea4f 074e 	mov.w	r7, lr, lsl #1
 8000e7c:	fa0b f907 	lsl.w	r9, fp, r7
 8000e80:	ea28 0809 	bic.w	r8, r8, r9
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 8000e84:	fa01 f707 	lsl.w	r7, r1, r7
 8000e88:	ea47 0708 	orr.w	r7, r7, r8
        p_gpio->MODER = tmp;
 8000e8c:	601f      	str	r7, [r3, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e8e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8000e92:	f1bc 0f01 	cmp.w	ip, #1
 8000e96:	d81a      	bhi.n	8000ece <HAL_GPIO_Init+0xea>
        tmp = p_gpio->OSPEEDR;
 8000e98:	689f      	ldr	r7, [r3, #8]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8000e9a:	9900      	ldr	r1, [sp, #0]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 8000e9c:	ea4f 084e 	mov.w	r8, lr, lsl #1
 8000ea0:	fa0b fc08 	lsl.w	ip, fp, r8
 8000ea4:	ea27 0c0c 	bic.w	ip, r7, ip
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8000ea8:	68cf      	ldr	r7, [r1, #12]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8000eaa:	2101      	movs	r1, #1
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8000eac:	fa07 f708 	lsl.w	r7, r7, r8
 8000eb0:	ea47 070c 	orr.w	r7, r7, ip
        p_gpio->OSPEEDR = tmp;
 8000eb4:	609f      	str	r7, [r3, #8]
        tmp = p_gpio->OTYPER;
 8000eb6:	685f      	ldr	r7, [r3, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8000eb8:	fa01 fc0e 	lsl.w	ip, r1, lr
 8000ebc:	ea27 0c0c 	bic.w	ip, r7, ip
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8000ec0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000ec4:	fa07 f70e 	lsl.w	r7, r7, lr
 8000ec8:	ea47 070c 	orr.w	r7, r7, ip
        p_gpio->OTYPER = tmp;
 8000ecc:	605f      	str	r7, [r3, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000ece:	2c03      	cmp	r4, #3
 8000ed0:	d048      	beq.n	8000f64 <HAL_GPIO_Init+0x180>
        tmp = p_gpio->PUPDR;
 8000ed2:	68df      	ldr	r7, [r3, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8000ed4:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 8000ed8:	9900      	ldr	r1, [sp, #0]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 8000eda:	fa0b fc0e 	lsl.w	ip, fp, lr
 8000ede:	ea27 0c0c 	bic.w	ip, r7, ip
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 8000ee2:	688f      	ldr	r7, [r1, #8]
 8000ee4:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000ee8:	ea4e 070c 	orr.w	r7, lr, ip
        p_gpio->PUPDR = tmp;
 8000eec:	60df      	str	r7, [r3, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000eee:	00e7      	lsls	r7, r4, #3
 8000ef0:	d538      	bpl.n	8000f64 <HAL_GPIO_Init+0x180>
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000ef2:	210f      	movs	r1, #15
 8000ef4:	f022 0c03 	bic.w	ip, r2, #3
 8000ef8:	f10c 4c8c 	add.w	ip, ip, #1174405120	; 0x46000000
 8000efc:	f002 0703 	and.w	r7, r2, #3
 8000f00:	f50c 3c08 	add.w	ip, ip, #139264	; 0x22000
 8000f04:	00ff      	lsls	r7, r7, #3
        tmp = EXTI->EXTICR[position >> 2U];
 8000f06:	f8dc 8060 	ldr.w	r8, [ip, #96]	; 0x60
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000f0a:	fa01 fe07 	lsl.w	lr, r1, r7
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000f0e:	9902      	ldr	r1, [sp, #8]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000f10:	ea28 0e0e 	bic.w	lr, r8, lr
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000f14:	fa01 f707 	lsl.w	r7, r1, r7
 8000f18:	ea47 070e 	orr.w	r7, r7, lr
        EXTI->EXTICR[position >> 2U] = tmp;
 8000f1c:	f8cc 7060 	str.w	r7, [ip, #96]	; 0x60
        tmp &= ~((uint32_t)iocurrent);
 8000f20:	ea6f 0c05 	mvn.w	ip, r5
        tmp = EXTI->RTSR1;
 8000f24:	6837      	ldr	r7, [r6, #0]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f26:	02e1      	lsls	r1, r4, #11
        tmp &= ~((uint32_t)iocurrent);
 8000f28:	bf54      	ite	pl
 8000f2a:	ea0c 0707 	andpl.w	r7, ip, r7
          tmp |= iocurrent;
 8000f2e:	432f      	orrmi	r7, r5
        EXTI->RTSR1 = tmp;
 8000f30:	6037      	str	r7, [r6, #0]
        tmp = EXTI->FTSR1;
 8000f32:	6877      	ldr	r7, [r6, #4]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f34:	02a1      	lsls	r1, r4, #10
        tmp &= ~((uint32_t)iocurrent);
 8000f36:	bf54      	ite	pl
 8000f38:	ea0c 0707 	andpl.w	r7, ip, r7
          tmp |= iocurrent;
 8000f3c:	432f      	orrmi	r7, r5
        EXTI->FTSR1 = tmp;
 8000f3e:	6077      	str	r7, [r6, #4]
        tmp = EXTI->EMR1;
 8000f40:	f8d6 7084 	ldr.w	r7, [r6, #132]	; 0x84
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f44:	03a1      	lsls	r1, r4, #14
        tmp &= ~((uint32_t)iocurrent);
 8000f46:	bf54      	ite	pl
 8000f48:	ea0c 0707 	andpl.w	r7, ip, r7
          tmp |= iocurrent;
 8000f4c:	432f      	orrmi	r7, r5
        EXTI->EMR1 = tmp;
 8000f4e:	f8c6 7084 	str.w	r7, [r6, #132]	; 0x84
        tmp = EXTI->IMR1;
 8000f52:	f8d6 7080 	ldr.w	r7, [r6, #128]	; 0x80
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f56:	03e1      	lsls	r1, r4, #15
        tmp &= ~((uint32_t)iocurrent);
 8000f58:	bf54      	ite	pl
 8000f5a:	ea0c 0707 	andpl.w	r7, ip, r7
          tmp |= iocurrent;
 8000f5e:	432f      	orrmi	r7, r5
        EXTI->IMR1 = tmp;
 8000f60:	f8c6 7080 	str.w	r7, [r6, #128]	; 0x80
    position++;
 8000f64:	9c01      	ldr	r4, [sp, #4]
 8000f66:	3201      	adds	r2, #1
 8000f68:	3408      	adds	r4, #8
 8000f6a:	9401      	str	r4, [sp, #4]
 8000f6c:	e749      	b.n	8000e02 <HAL_GPIO_Init+0x1e>
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f6e:	ea4f 0e42 	mov.w	lr, r2, lsl #1
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8000f72:	fa0b f70e 	lsl.w	r7, fp, lr
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8000f76:	f004 0803 	and.w	r8, r4, #3
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f7a:	f1bc 0f02 	cmp.w	ip, #2
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8000f7e:	ea6f 0707 	mvn.w	r7, r7
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8000f82:	fa08 fe0e 	lsl.w	lr, r8, lr
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f86:	d11a      	bne.n	8000fbe <HAL_GPIO_Init+0x1da>
        tmp = GPIOx->AFR[position >> 3U];
 8000f88:	ea4f 08d2 	mov.w	r8, r2, lsr #3
 8000f8c:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8000f90:	f8d8 1020 	ldr.w	r1, [r8, #32]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8000f94:	f002 0907 	and.w	r9, r2, #7
        tmp = GPIOx->AFR[position >> 3U];
 8000f98:	9103      	str	r1, [sp, #12]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8000f9a:	210f      	movs	r1, #15
 8000f9c:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8000fa0:	fa01 fa09 	lsl.w	sl, r1, r9
 8000fa4:	9903      	ldr	r1, [sp, #12]
 8000fa6:	ea21 0a0a 	bic.w	sl, r1, sl
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000faa:	9900      	ldr	r1, [sp, #0]
 8000fac:	6909      	ldr	r1, [r1, #16]
 8000fae:	f001 010f 	and.w	r1, r1, #15
 8000fb2:	fa01 f909 	lsl.w	r9, r1, r9
 8000fb6:	ea49 090a 	orr.w	r9, r9, sl
        GPIOx->AFR[position >> 3U] = tmp;
 8000fba:	f8c8 9020 	str.w	r9, [r8, #32]
        tmp = p_gpio->MODER;
 8000fbe:	f8d3 8000 	ldr.w	r8, [r3]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8000fc2:	ea07 0708 	and.w	r7, r7, r8
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8000fc6:	ea47 070e 	orr.w	r7, r7, lr
        p_gpio->MODER = tmp;
 8000fca:	601f      	str	r7, [r3, #0]
    pin_position = position;
 8000fcc:	4696      	mov	lr, r2
 8000fce:	e75e      	b.n	8000e8e <HAL_GPIO_Init+0xaa>
 8000fd0:	002f7f7f 	.word	0x002f7f7f
 8000fd4:	08007898 	.word	0x08007898
 8000fd8:	46022000 	.word	0x46022000
 8000fdc:	46020000 	.word	0x46020000

08000fe0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fe0:	b10a      	cbz	r2, 8000fe6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fe2:	6181      	str	r1, [r0, #24]
 8000fe4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8000fe6:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8000fe8:	4770      	bx	lr
	...

08000fec <HAL_ICACHE_ConfigAssociativityMode>:

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8000fec:	4906      	ldr	r1, [pc, #24]	; (8001008 <HAL_ICACHE_ConfigAssociativityMode+0x1c>)
 8000fee:	680b      	ldr	r3, [r1, #0]
 8000ff0:	f013 0301 	ands.w	r3, r3, #1
  {
    status = HAL_ERROR;
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8000ff4:	bf01      	itttt	eq
 8000ff6:	680a      	ldreq	r2, [r1, #0]
 8000ff8:	f022 0204 	biceq.w	r2, r2, #4
 8000ffc:	4310      	orreq	r0, r2
 8000ffe:	6008      	streq	r0, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001000:	bf0c      	ite	eq
 8001002:	4618      	moveq	r0, r3
    status = HAL_ERROR;
 8001004:	2001      	movne	r0, #1
  }

  return status;
}
 8001006:	4770      	bx	lr
 8001008:	40030400 	.word	0x40030400

0800100c <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800100c:	4a03      	ldr	r2, [pc, #12]	; (800101c <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 800100e:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001010:	6813      	ldr	r3, [r2, #0]
 8001012:	f043 0301 	orr.w	r3, r3, #1
 8001016:	6013      	str	r3, [r2, #0]
}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	40030400 	.word	0x40030400

08001020 <HAL_PWREx_ControlVoltageScaling>:

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8001020:	4a1a      	ldr	r2, [pc, #104]	; (800108c <HAL_PWREx_ControlVoltageScaling+0x6c>)
 8001022:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001024:	f403 3340 	and.w	r3, r3, #196608	; 0x30000

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001028:	4283      	cmp	r3, r0
 800102a:	d101      	bne.n	8001030 <HAL_PWREx_ControlVoltageScaling+0x10>
  {
    return HAL_OK;
 800102c:	2000      	movs	r0, #0
 800102e:	4770      	bx	lr
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8001030:	68d3      	ldr	r3, [r2, #12]
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8001032:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8001036:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800103a:	ea40 0003 	orr.w	r0, r0, r3
 800103e:	bf88      	it	hi
 8001040:	f440 2080 	orrhi.w	r0, r0, #262144	; 0x40000
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8001044:	60d0      	str	r0, [r2, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001046:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800104c:	2132      	movs	r1, #50	; 0x32
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	fbb3 f3f2 	udiv	r3, r3, r2
 8001054:	434b      	muls	r3, r1
 8001056:	fbb3 f3f2 	udiv	r3, r3, r2
 800105a:	3301      	adds	r3, #1
 800105c:	461a      	mov	r2, r3
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800105e:	490b      	ldr	r1, [pc, #44]	; (800108c <HAL_PWREx_ControlVoltageScaling+0x6c>)
 8001060:	68c8      	ldr	r0, [r1, #12]
 8001062:	0400      	lsls	r0, r0, #16
 8001064:	d404      	bmi.n	8001070 <HAL_PWREx_ControlVoltageScaling+0x50>
 8001066:	b90a      	cbnz	r2, 800106c <HAL_PWREx_ControlVoltageScaling+0x4c>
  }

  /* Check time out */
  if (timeout == 0U)
  {
    return HAL_TIMEOUT;
 8001068:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 800106a:	4770      	bx	lr
    timeout--;
 800106c:	3a01      	subs	r2, #1
 800106e:	e7f7      	b.n	8001060 <HAL_PWREx_ControlVoltageScaling+0x40>
  if (timeout != 0U)
 8001070:	2a00      	cmp	r2, #0
 8001072:	d0f9      	beq.n	8001068 <HAL_PWREx_ControlVoltageScaling+0x48>
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001074:	4a05      	ldr	r2, [pc, #20]	; (800108c <HAL_PWREx_ControlVoltageScaling+0x6c>)
 8001076:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001078:	0409      	lsls	r1, r1, #16
 800107a:	d403      	bmi.n	8001084 <HAL_PWREx_ControlVoltageScaling+0x64>
 800107c:	2b00      	cmp	r3, #0
 800107e:	d0f3      	beq.n	8001068 <HAL_PWREx_ControlVoltageScaling+0x48>
      timeout--;
 8001080:	3b01      	subs	r3, #1
 8001082:	e7f8      	b.n	8001076 <HAL_PWREx_ControlVoltageScaling+0x56>
  if (timeout == 0U)
 8001084:	2b00      	cmp	r3, #0
 8001086:	d1d1      	bne.n	800102c <HAL_PWREx_ControlVoltageScaling+0xc>
 8001088:	e7ee      	b.n	8001068 <HAL_PWREx_ControlVoltageScaling+0x48>
 800108a:	bf00      	nop
 800108c:	46020800 	.word	0x46020800
 8001090:	20000780 	.word	0x20000780

08001094 <HAL_PWREx_GetVoltageRange>:
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8001094:	4b02      	ldr	r3, [pc, #8]	; (80010a0 <HAL_PWREx_GetVoltageRange+0xc>)
 8001096:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
}
 8001098:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	46020800 	.word	0x46020800

080010a4 <HAL_PWREx_ConfigSupply>:

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80010a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010a8:	4b12      	ldr	r3, [pc, #72]	; (80010f4 <HAL_PWREx_ConfigSupply+0x50>)
 80010aa:	2132      	movs	r1, #50	; 0x32
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80010b2:	434b      	muls	r3, r1
 80010b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80010b8:	4a0f      	ldr	r2, [pc, #60]	; (80010f8 <HAL_PWREx_ConfigSupply+0x54>)
 80010ba:	3301      	adds	r3, #1

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80010bc:	6891      	ldr	r1, [r2, #8]
  if (SupplySource == PWR_LDO_SUPPLY)
 80010be:	b950      	cbnz	r0, 80010d6 <HAL_PWREx_ConfigSupply+0x32>
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80010c0:	f021 0102 	bic.w	r1, r1, #2
 80010c4:	6091      	str	r1, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80010c6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80010c8:	0788      	lsls	r0, r1, #30
 80010ca:	d50e      	bpl.n	80010ea <HAL_PWREx_ConfigSupply+0x46>
 80010cc:	b90b      	cbnz	r3, 80010d2 <HAL_PWREx_ConfigSupply+0x2e>
  }

  /* Check time out */
  if (timeout == 0U)
  {
    return HAL_TIMEOUT;
 80010ce:	2003      	movs	r0, #3
 80010d0:	4770      	bx	lr
      timeout--;
 80010d2:	3b01      	subs	r3, #1
 80010d4:	e7f7      	b.n	80010c6 <HAL_PWREx_ConfigSupply+0x22>
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80010d6:	f041 0102 	orr.w	r1, r1, #2
 80010da:	6091      	str	r1, [r2, #8]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80010dc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80010de:	0789      	lsls	r1, r1, #30
 80010e0:	d403      	bmi.n	80010ea <HAL_PWREx_ConfigSupply+0x46>
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d0f3      	beq.n	80010ce <HAL_PWREx_ConfigSupply+0x2a>
      timeout--;
 80010e6:	3b01      	subs	r3, #1
 80010e8:	e7f8      	b.n	80010dc <HAL_PWREx_ConfigSupply+0x38>
  if (timeout == 0U)
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d0ef      	beq.n	80010ce <HAL_PWREx_ConfigSupply+0x2a>
  }

  return HAL_OK;
 80010ee:	2000      	movs	r0, #0
}
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	20000780 	.word	0x20000780
 80010f8:	46020800 	.word	0x46020800

080010fc <HAL_PWREx_EnableVddIO2>:
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80010fc:	4a02      	ldr	r2, [pc, #8]	; (8001108 <HAL_PWREx_EnableVddIO2+0xc>)
 80010fe:	6913      	ldr	r3, [r2, #16]
 8001100:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001104:	6113      	str	r3, [r2, #16]
}
 8001106:	4770      	bx	lr
 8001108:	46020800 	.word	0x46020800

0800110c <HAL_PWREx_DisableUCPDDeadBattery>:
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 800110c:	4a02      	ldr	r2, [pc, #8]	; (8001118 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800110e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8001116:	4770      	bx	lr
 8001118:	46020800 	.word	0x46020800

0800111c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800111c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800111e:	4d2b      	ldr	r5, [pc, #172]	; (80011cc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
{
 8001120:	4604      	mov	r4, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001122:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001126:	075b      	lsls	r3, r3, #29
 8001128:	d518      	bpl.n	800115c <RCC_SetFlashLatencyFromMSIRange+0x40>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800112a:	f7ff ffb3 	bl	8001094 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800112e:	f420 3380 	bic.w	r3, r0, #65536	; 0x10000
 8001132:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001136:	d126      	bne.n	8001186 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {

    if (msirange < RCC_MSIRANGE_1)
 8001138:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
 800113c:	bf2c      	ite	cs
 800113e:	2000      	movcs	r0, #0
 8001140:	2001      	movcc	r0, #1
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001142:	4a23      	ldr	r2, [pc, #140]	; (80011d0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001144:	6813      	ldr	r3, [r2, #0]
 8001146:	f023 030f 	bic.w	r3, r3, #15
 800114a:	4303      	orrs	r3, r0
 800114c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800114e:	6813      	ldr	r3, [r2, #0]
 8001150:	f003 030f 	and.w	r3, r3, #15
        return HAL_ERROR;
 8001154:	1a18      	subs	r0, r3, r0
 8001156:	bf18      	it	ne
 8001158:	2001      	movne	r0, #1
 800115a:	e01b      	b.n	8001194 <RCC_SetFlashLatencyFromMSIRange+0x78>
    __HAL_RCC_PWR_CLK_ENABLE();
 800115c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001160:	f043 0304 	orr.w	r3, r3, #4
 8001164:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
 8001168:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800116c:	f003 0304 	and.w	r3, r3, #4
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001174:	f7ff ff8e 	bl	8001094 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001178:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800117c:	f023 0304 	bic.w	r3, r3, #4
 8001180:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
 8001184:	e7d3      	b.n	800112e <RCC_SetFlashLatencyFromMSIRange+0x12>
    if (msirange < RCC_MSIRANGE_1)
 8001186:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
 800118a:	d205      	bcs.n	8001198 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800118c:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8001190:	d015      	beq.n	80011be <RCC_SetFlashLatencyFromMSIRange+0xa2>
        return HAL_ERROR;
 8001192:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001194:	b003      	add	sp, #12
 8001196:	bd30      	pop	{r4, r5, pc}
      if (msirange > RCC_MSIRANGE_2)
 8001198:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
 800119c:	d906      	bls.n	80011ac <RCC_SetFlashLatencyFromMSIRange+0x90>
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800119e:	b980      	cbnz	r0, 80011c2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
          if (msirange > RCC_MSIRANGE_3)
 80011a0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
 80011a4:	bf8c      	ite	hi
 80011a6:	2000      	movhi	r0, #0
 80011a8:	2001      	movls	r0, #1
 80011aa:	e7ca      	b.n	8001142 <RCC_SetFlashLatencyFromMSIRange+0x26>
        if (msirange == RCC_MSIRANGE_1)
 80011ac:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
 80011b0:	d109      	bne.n	80011c6 <RCC_SetFlashLatencyFromMSIRange+0xaa>
            latency = FLASH_LATENCY_2; /* 2WS */
 80011b2:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80011b6:	bf0c      	ite	eq
 80011b8:	2001      	moveq	r0, #1
 80011ba:	2002      	movne	r0, #2
 80011bc:	e7c1      	b.n	8001142 <RCC_SetFlashLatencyFromMSIRange+0x26>
        latency = FLASH_LATENCY_3; /* 3WS */
 80011be:	2003      	movs	r0, #3
 80011c0:	e7bf      	b.n	8001142 <RCC_SetFlashLatencyFromMSIRange+0x26>
          latency = FLASH_LATENCY_0; /* 0WS */
 80011c2:	2000      	movs	r0, #0
 80011c4:	e7bd      	b.n	8001142 <RCC_SetFlashLatencyFromMSIRange+0x26>
          latency = FLASH_LATENCY_1; /* 1WS */
 80011c6:	2001      	movs	r0, #1
 80011c8:	e7bb      	b.n	8001142 <RCC_SetFlashLatencyFromMSIRange+0x26>
 80011ca:	bf00      	nop
 80011cc:	46020c00 	.word	0x46020c00
 80011d0:	40022000 	.word	0x40022000

080011d4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d4:	4a3e      	ldr	r2, [pc, #248]	; (80012d0 <HAL_RCC_GetSysClockFreq+0xfc>)
{
 80011d6:	b530      	push	{r4, r5, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d8:	69d3      	ldr	r3, [r2, #28]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011da:	6a91      	ldr	r1, [r2, #40]	; 0x28
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80011dc:	f013 030c 	ands.w	r3, r3, #12
 80011e0:	d005      	beq.n	80011ee <HAL_RCC_GetSysClockFreq+0x1a>
 80011e2:	2b0c      	cmp	r3, #12
 80011e4:	d142      	bne.n	800126c <HAL_RCC_GetSysClockFreq+0x98>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011e6:	f001 0103 	and.w	r1, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80011ea:	2901      	cmp	r1, #1
 80011ec:	d13e      	bne.n	800126c <HAL_RCC_GetSysClockFreq+0x98>
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80011ee:	6891      	ldr	r1, [r2, #8]
 80011f0:	0209      	lsls	r1, r1, #8
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80011f2:	bf54      	ite	pl
 80011f4:	f8d2 20f4 	ldrpl.w	r2, [r2, #244]	; 0xf4
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80011f8:	6892      	ldrmi	r2, [r2, #8]
    msirange = MSIRangeTable[msirange];
 80011fa:	4936      	ldr	r1, [pc, #216]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x100>)
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80011fc:	bf54      	ite	pl
 80011fe:	f3c2 3203 	ubfxpl	r2, r2, #12, #4
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8001202:	0f12      	lsrmi	r2, r2, #28
    msirange = MSIRangeTable[msirange];
 8001204:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001208:	2b00      	cmp	r3, #0
 800120a:	d05b      	beq.n	80012c4 <HAL_RCC_GetSysClockFreq+0xf0>
  uint32_t sysclockfreq = 0U;
 800120c:	2200      	movs	r2, #0
  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800120e:	2b0c      	cmp	r3, #12
 8001210:	d15b      	bne.n	80012ca <HAL_RCC_GetSysClockFreq+0xf6>
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001212:	492f      	ldr	r1, [pc, #188]	; (80012d0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001214:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001218:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800121a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800121c:	6a8d      	ldr	r5, [r1, #40]	; 0x28
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800121e:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8001222:	3301      	adds	r3, #1
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001224:	ee07 3a90 	vmov	s15, r3
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8001228:	6b8a      	ldr	r2, [r1, #56]	; 0x38
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800122a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800122e:	f3c2 03cc 	ubfx	r3, r2, #3, #13
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001232:	f3c5 1200 	ubfx	r2, r5, #4, #1
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8001236:	4353      	muls	r3, r2
 8001238:	ee07 3a90 	vmov	s15, r3
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800123c:	f004 0403 	and.w	r4, r4, #3
      switch (pllsource)
 8001240:	2c02      	cmp	r4, #2
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001242:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 8001246:	d01d      	beq.n	8001284 <HAL_RCC_GetSysClockFreq+0xb0>
 8001248:	2c03      	cmp	r4, #3
 800124a:	d01b      	beq.n	8001284 <HAL_RCC_GetSysClockFreq+0xb0>
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800124c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800124e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001252:	ee07 3a10 	vmov	s14, r3
 8001256:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800125a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800125e:	ee07 0a10 	vmov	s14, r0
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001262:	ee77 7a86 	vadd.f32	s15, s15, s12
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001266:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800126a:	e018      	b.n	800129e <HAL_RCC_GetSysClockFreq+0xca>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800126c:	69d2      	ldr	r2, [r2, #28]
 800126e:	f002 020c 	and.w	r2, r2, #12
 8001272:	2a04      	cmp	r2, #4
 8001274:	d004      	beq.n	8001280 <HAL_RCC_GetSysClockFreq+0xac>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001276:	2b08      	cmp	r3, #8
 8001278:	d025      	beq.n	80012c6 <HAL_RCC_GetSysClockFreq+0xf2>
  uint32_t sysclockfreq = 0U;
 800127a:	2200      	movs	r2, #0
  uint32_t msirange = 0U;
 800127c:	2000      	movs	r0, #0
 800127e:	e7c6      	b.n	800120e <HAL_RCC_GetSysClockFreq+0x3a>
    sysclockfreq = HSI_VALUE;
 8001280:	4a15      	ldr	r2, [pc, #84]	; (80012d8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001282:	e7fb      	b.n	800127c <HAL_RCC_GetSysClockFreq+0xa8>
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001284:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8001286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800128a:	ee07 3a10 	vmov	s14, r3
 800128e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001292:	ee77 7a27 	vadd.f32	s15, s14, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001296:	ee77 7a86 	vadd.f32	s15, s15, s12
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800129a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80012dc <HAL_RCC_GetSysClockFreq+0x108>
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800129e:	ee86 7a26 	vdiv.f32	s14, s12, s13
      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <HAL_RCC_GetSysClockFreq+0xfc>)
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80012a4:	ee67 7a87 	vmul.f32	s15, s15, s14
      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80012a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012aa:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80012ae:	3301      	adds	r3, #1
      sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80012b0:	ee07 3a10 	vmov	s14, r3
 80012b4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80012b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012bc:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80012c0:	ee17 0a90 	vmov	r0, s15
}
 80012c4:	bd30      	pop	{r4, r5, pc}
    sysclockfreq = HSE_VALUE;
 80012c6:	4804      	ldr	r0, [pc, #16]	; (80012d8 <HAL_RCC_GetSysClockFreq+0x104>)
 80012c8:	e7fc      	b.n	80012c4 <HAL_RCC_GetSysClockFreq+0xf0>
 80012ca:	4610      	mov	r0, r2
  return sysclockfreq;
 80012cc:	e7fa      	b.n	80012c4 <HAL_RCC_GetSysClockFreq+0xf0>
 80012ce:	bf00      	nop
 80012d0:	46020c00 	.word	0x46020c00
 80012d4:	08007858 	.word	0x08007858
 80012d8:	00f42400 	.word	0x00f42400
 80012dc:	4b742400 	.word	0x4b742400

080012e0 <HAL_RCC_ClockConfig>:
{
 80012e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80012e4:	460d      	mov	r5, r1
  if (pRCC_ClkInitStruct == NULL)
 80012e6:	4604      	mov	r4, r0
 80012e8:	b918      	cbnz	r0, 80012f2 <HAL_RCC_ClockConfig+0x12>
    return HAL_ERROR;
 80012ea:	2001      	movs	r0, #1
}
 80012ec:	b002      	add	sp, #8
 80012ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012f2:	4a9c      	ldr	r2, [pc, #624]	; (8001564 <HAL_RCC_ClockConfig+0x284>)
 80012f4:	6813      	ldr	r3, [r2, #0]
 80012f6:	f003 030f 	and.w	r3, r3, #15
 80012fa:	428b      	cmp	r3, r1
 80012fc:	d36e      	bcc.n	80013dc <HAL_RCC_ClockConfig+0xfc>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80012fe:	6823      	ldr	r3, [r4, #0]
 8001300:	06d8      	lsls	r0, r3, #27
 8001302:	d477      	bmi.n	80013f4 <HAL_RCC_ClockConfig+0x114>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001304:	0719      	lsls	r1, r3, #28
 8001306:	d50d      	bpl.n	8001324 <HAL_RCC_ClockConfig+0x44>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001308:	4897      	ldr	r0, [pc, #604]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 800130a:	6926      	ldr	r6, [r4, #16]
 800130c:	6a01      	ldr	r1, [r0, #32]
 800130e:	0909      	lsrs	r1, r1, #4
 8001310:	f001 0170 	and.w	r1, r1, #112	; 0x70
 8001314:	428e      	cmp	r6, r1
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8001316:	bf81      	itttt	hi
 8001318:	6a02      	ldrhi	r2, [r0, #32]
 800131a:	f422 62e0 	bichi.w	r2, r2, #1792	; 0x700
 800131e:	ea42 1206 	orrhi.w	r2, r2, r6, lsl #4
 8001322:	6202      	strhi	r2, [r0, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001324:	075a      	lsls	r2, r3, #29
 8001326:	d50b      	bpl.n	8001340 <HAL_RCC_ClockConfig+0x60>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001328:	498f      	ldr	r1, [pc, #572]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 800132a:	68e6      	ldr	r6, [r4, #12]
 800132c:	6a08      	ldr	r0, [r1, #32]
 800132e:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8001332:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001334:	bf81      	itttt	hi
 8001336:	6a0a      	ldrhi	r2, [r1, #32]
 8001338:	f022 0270 	bichi.w	r2, r2, #112	; 0x70
 800133c:	4332      	orrhi	r2, r6
 800133e:	620a      	strhi	r2, [r1, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001340:	079f      	lsls	r7, r3, #30
 8001342:	d50b      	bpl.n	800135c <HAL_RCC_ClockConfig+0x7c>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001344:	4988      	ldr	r1, [pc, #544]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 8001346:	68a6      	ldr	r6, [r4, #8]
 8001348:	6a08      	ldr	r0, [r1, #32]
 800134a:	f000 000f 	and.w	r0, r0, #15
 800134e:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001350:	bf81      	itttt	hi
 8001352:	6a0a      	ldrhi	r2, [r1, #32]
 8001354:	f022 020f 	bichi.w	r2, r2, #15
 8001358:	4332      	orrhi	r2, r6
 800135a:	620a      	strhi	r2, [r1, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800135c:	07de      	lsls	r6, r3, #31
 800135e:	d456      	bmi.n	800140e <HAL_RCC_ClockConfig+0x12e>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001360:	6821      	ldr	r1, [r4, #0]
 8001362:	0788      	lsls	r0, r1, #30
 8001364:	f100 80d8 	bmi.w	8001518 <HAL_RCC_ClockConfig+0x238>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001368:	4a7e      	ldr	r2, [pc, #504]	; (8001564 <HAL_RCC_ClockConfig+0x284>)
 800136a:	6813      	ldr	r3, [r2, #0]
 800136c:	f003 030f 	and.w	r3, r3, #15
 8001370:	42ab      	cmp	r3, r5
 8001372:	f200 80de 	bhi.w	8001532 <HAL_RCC_ClockConfig+0x252>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001376:	0748      	lsls	r0, r1, #29
 8001378:	f100 80e7 	bmi.w	800154a <HAL_RCC_ClockConfig+0x26a>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800137c:	070a      	lsls	r2, r1, #28
 800137e:	d50d      	bpl.n	800139c <HAL_RCC_ClockConfig+0xbc>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001380:	4879      	ldr	r0, [pc, #484]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 8001382:	6925      	ldr	r5, [r4, #16]
 8001384:	6a02      	ldr	r2, [r0, #32]
 8001386:	0912      	lsrs	r2, r2, #4
 8001388:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800138c:	4295      	cmp	r5, r2
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800138e:	bf3f      	itttt	cc
 8001390:	6a03      	ldrcc	r3, [r0, #32]
 8001392:	f423 63e0 	biccc.w	r3, r3, #1792	; 0x700
 8001396:	ea43 1305 	orrcc.w	r3, r3, r5, lsl #4
 800139a:	6203      	strcc	r3, [r0, #32]
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800139c:	06cb      	lsls	r3, r1, #27
 800139e:	d50b      	bpl.n	80013b8 <HAL_RCC_ClockConfig+0xd8>
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80013a0:	4a71      	ldr	r2, [pc, #452]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 80013a2:	6960      	ldr	r0, [r4, #20]
 80013a4:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80013a6:	f001 0170 	and.w	r1, r1, #112	; 0x70
 80013aa:	4288      	cmp	r0, r1
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80013ac:	bf3f      	itttt	cc
 80013ae:	6a53      	ldrcc	r3, [r2, #36]	; 0x24
 80013b0:	f023 0370 	biccc.w	r3, r3, #112	; 0x70
 80013b4:	4303      	orrcc	r3, r0
 80013b6:	6253      	strcc	r3, [r2, #36]	; 0x24
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80013b8:	f7ff ff0c 	bl	80011d4 <HAL_RCC_GetSysClockFreq>
 80013bc:	4b6a      	ldr	r3, [pc, #424]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 80013be:	4a6b      	ldr	r2, [pc, #428]	; (800156c <HAL_RCC_ClockConfig+0x28c>)
 80013c0:	6a1b      	ldr	r3, [r3, #32]
 80013c2:	f003 030f 	and.w	r3, r3, #15
 80013c6:	5cd3      	ldrb	r3, [r2, r3]
 80013c8:	40d8      	lsrs	r0, r3
 80013ca:	4b69      	ldr	r3, [pc, #420]	; (8001570 <HAL_RCC_ClockConfig+0x290>)
 80013cc:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80013ce:	4b69      	ldr	r3, [pc, #420]	; (8001574 <HAL_RCC_ClockConfig+0x294>)
 80013d0:	6818      	ldr	r0, [r3, #0]
}
 80013d2:	b002      	add	sp, #8
 80013d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 80013d8:	f7ff bbf0 	b.w	8000bbc <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013dc:	6813      	ldr	r3, [r2, #0]
 80013de:	f023 030f 	bic.w	r3, r3, #15
 80013e2:	430b      	orrs	r3, r1
 80013e4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e6:	6813      	ldr	r3, [r2, #0]
 80013e8:	f003 030f 	and.w	r3, r3, #15
 80013ec:	428b      	cmp	r3, r1
 80013ee:	f47f af7c 	bne.w	80012ea <HAL_RCC_ClockConfig+0xa>
 80013f2:	e784      	b.n	80012fe <HAL_RCC_ClockConfig+0x1e>
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80013f4:	495c      	ldr	r1, [pc, #368]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 80013f6:	6966      	ldr	r6, [r4, #20]
 80013f8:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80013fa:	f000 0070 	and.w	r0, r0, #112	; 0x70
 80013fe:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8001400:	bf81      	itttt	hi
 8001402:	6a4a      	ldrhi	r2, [r1, #36]	; 0x24
 8001404:	f022 0270 	bichi.w	r2, r2, #112	; 0x70
 8001408:	4332      	orrhi	r2, r6
 800140a:	624a      	strhi	r2, [r1, #36]	; 0x24
 800140c:	e77a      	b.n	8001304 <HAL_RCC_ClockConfig+0x24>
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800140e:	6862      	ldr	r2, [r4, #4]
 8001410:	4b55      	ldr	r3, [pc, #340]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 8001412:	2a03      	cmp	r2, #3
 8001414:	d14e      	bne.n	80014b4 <HAL_RCC_ClockConfig+0x1d4>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001416:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800141a:	0751      	lsls	r1, r2, #29
 800141c:	d43d      	bmi.n	800149a <HAL_RCC_ClockConfig+0x1ba>
        pwrclkchanged = SET;
 800141e:	2701      	movs	r7, #1
        __HAL_RCC_PWR_CLK_ENABLE();
 8001420:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8001424:	f042 0204 	orr.w	r2, r2, #4
 8001428:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800142c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	9301      	str	r3, [sp, #4]
 8001436:	9b01      	ldr	r3, [sp, #4]
      tickstart = HAL_GetTick();
 8001438:	f7ff fc1a 	bl	8000c70 <HAL_GetTick>
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 800143c:	f8df 8138 	ldr.w	r8, [pc, #312]	; 8001578 <HAL_RCC_ClockConfig+0x298>
      tickstart = HAL_GetTick();
 8001440:	4606      	mov	r6, r0
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8001442:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8001446:	035a      	lsls	r2, r3, #13
 8001448:	d429      	bmi.n	800149e <HAL_RCC_ClockConfig+0x1be>
      if (pwrclkchanged == SET)
 800144a:	4b47      	ldr	r3, [pc, #284]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 800144c:	b12f      	cbz	r7, 800145a <HAL_RCC_ClockConfig+0x17a>
        __HAL_RCC_PWR_CLK_DISABLE();
 800144e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8001452:	f022 0204 	bic.w	r2, r2, #4
 8001456:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001460:	f43f af43 	beq.w	80012ea <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8001464:	4e40      	ldr	r6, [pc, #256]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 8001466:	6862      	ldr	r2, [r4, #4]
 8001468:	69f3      	ldr	r3, [r6, #28]
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800146a:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800146e:	f023 0303 	bic.w	r3, r3, #3
 8001472:	4313      	orrs	r3, r2
 8001474:	61f3      	str	r3, [r6, #28]
    tickstart = HAL_GetTick();
 8001476:	f7ff fbfb 	bl	8000c70 <HAL_GetTick>
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800147a:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800147c:	4607      	mov	r7, r0
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800147e:	2b03      	cmp	r3, #3
 8001480:	d125      	bne.n	80014ce <HAL_RCC_ClockConfig+0x1ee>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001482:	69f3      	ldr	r3, [r6, #28]
 8001484:	f003 030c 	and.w	r3, r3, #12
 8001488:	2b0c      	cmp	r3, #12
 800148a:	f43f af69 	beq.w	8001360 <HAL_RCC_ClockConfig+0x80>
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800148e:	f7ff fbef 	bl	8000c70 <HAL_GetTick>
 8001492:	1bc0      	subs	r0, r0, r7
 8001494:	4540      	cmp	r0, r8
 8001496:	d9f4      	bls.n	8001482 <HAL_RCC_ClockConfig+0x1a2>
 8001498:	e00a      	b.n	80014b0 <HAL_RCC_ClockConfig+0x1d0>
    FlagStatus  pwrclkchanged = RESET;
 800149a:	2700      	movs	r7, #0
 800149c:	e7cc      	b.n	8001438 <HAL_RCC_ClockConfig+0x158>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800149e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80014a2:	045b      	lsls	r3, r3, #17
 80014a4:	d4d1      	bmi.n	800144a <HAL_RCC_ClockConfig+0x16a>
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80014a6:	f7ff fbe3 	bl	8000c70 <HAL_GetTick>
 80014aa:	1b80      	subs	r0, r0, r6
 80014ac:	2802      	cmp	r0, #2
 80014ae:	d9f6      	bls.n	800149e <HAL_RCC_ClockConfig+0x1be>
            return HAL_TIMEOUT;
 80014b0:	2003      	movs	r0, #3
 80014b2:	e71b      	b.n	80012ec <HAL_RCC_ClockConfig+0xc>
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014b4:	2a02      	cmp	r2, #2
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014b6:	681b      	ldr	r3, [r3, #0]
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014b8:	d102      	bne.n	80014c0 <HAL_RCC_ClockConfig+0x1e0>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014ba:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80014be:	e7cf      	b.n	8001460 <HAL_RCC_ClockConfig+0x180>
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014c0:	b912      	cbnz	r2, 80014c8 <HAL_RCC_ClockConfig+0x1e8>
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80014c2:	f013 0f04 	tst.w	r3, #4
 80014c6:	e7cb      	b.n	8001460 <HAL_RCC_ClockConfig+0x180>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014c8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80014cc:	e7c8      	b.n	8001460 <HAL_RCC_ClockConfig+0x180>
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d10b      	bne.n	80014ea <HAL_RCC_ClockConfig+0x20a>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80014d2:	69f3      	ldr	r3, [r6, #28]
 80014d4:	f003 030c 	and.w	r3, r3, #12
 80014d8:	2b08      	cmp	r3, #8
 80014da:	f43f af41 	beq.w	8001360 <HAL_RCC_ClockConfig+0x80>
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014de:	f7ff fbc7 	bl	8000c70 <HAL_GetTick>
 80014e2:	1bc0      	subs	r0, r0, r7
 80014e4:	4540      	cmp	r0, r8
 80014e6:	d9f4      	bls.n	80014d2 <HAL_RCC_ClockConfig+0x1f2>
 80014e8:	e7e2      	b.n	80014b0 <HAL_RCC_ClockConfig+0x1d0>
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014ea:	b97b      	cbnz	r3, 800150c <HAL_RCC_ClockConfig+0x22c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80014ec:	69f3      	ldr	r3, [r6, #28]
 80014ee:	f013 0f0c 	tst.w	r3, #12
 80014f2:	f43f af35 	beq.w	8001360 <HAL_RCC_ClockConfig+0x80>
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014f6:	f7ff fbbb 	bl	8000c70 <HAL_GetTick>
 80014fa:	1bc0      	subs	r0, r0, r7
 80014fc:	4540      	cmp	r0, r8
 80014fe:	d9f5      	bls.n	80014ec <HAL_RCC_ClockConfig+0x20c>
 8001500:	e7d6      	b.n	80014b0 <HAL_RCC_ClockConfig+0x1d0>
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001502:	f7ff fbb5 	bl	8000c70 <HAL_GetTick>
 8001506:	1bc0      	subs	r0, r0, r7
 8001508:	4540      	cmp	r0, r8
 800150a:	d8d1      	bhi.n	80014b0 <HAL_RCC_ClockConfig+0x1d0>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800150c:	69f3      	ldr	r3, [r6, #28]
 800150e:	f003 030c 	and.w	r3, r3, #12
 8001512:	2b04      	cmp	r3, #4
 8001514:	d1f5      	bne.n	8001502 <HAL_RCC_ClockConfig+0x222>
 8001516:	e723      	b.n	8001360 <HAL_RCC_ClockConfig+0x80>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001518:	4a13      	ldr	r2, [pc, #76]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 800151a:	68a6      	ldr	r6, [r4, #8]
 800151c:	6a10      	ldr	r0, [r2, #32]
 800151e:	f000 000f 	and.w	r0, r0, #15
 8001522:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001524:	bf3f      	itttt	cc
 8001526:	6a13      	ldrcc	r3, [r2, #32]
 8001528:	f023 030f 	biccc.w	r3, r3, #15
 800152c:	4333      	orrcc	r3, r6
 800152e:	6213      	strcc	r3, [r2, #32]
 8001530:	e71a      	b.n	8001368 <HAL_RCC_ClockConfig+0x88>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001532:	6813      	ldr	r3, [r2, #0]
 8001534:	f023 030f 	bic.w	r3, r3, #15
 8001538:	432b      	orrs	r3, r5
 800153a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800153c:	6813      	ldr	r3, [r2, #0]
 800153e:	f003 030f 	and.w	r3, r3, #15
 8001542:	42ab      	cmp	r3, r5
 8001544:	f47f aed1 	bne.w	80012ea <HAL_RCC_ClockConfig+0xa>
 8001548:	e715      	b.n	8001376 <HAL_RCC_ClockConfig+0x96>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800154a:	4a07      	ldr	r2, [pc, #28]	; (8001568 <HAL_RCC_ClockConfig+0x288>)
 800154c:	68e5      	ldr	r5, [r4, #12]
 800154e:	6a10      	ldr	r0, [r2, #32]
 8001550:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8001554:	4285      	cmp	r5, r0
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001556:	bf3f      	itttt	cc
 8001558:	6a13      	ldrcc	r3, [r2, #32]
 800155a:	f023 0370 	biccc.w	r3, r3, #112	; 0x70
 800155e:	432b      	orrcc	r3, r5
 8001560:	6213      	strcc	r3, [r2, #32]
 8001562:	e70b      	b.n	800137c <HAL_RCC_ClockConfig+0x9c>
 8001564:	40022000 	.word	0x40022000
 8001568:	46020c00 	.word	0x46020c00
 800156c:	08007840 	.word	0x08007840
 8001570:	20000780 	.word	0x20000780
 8001574:	20000788 	.word	0x20000788
 8001578:	46020800 	.word	0x46020800

0800157c <HAL_RCC_GetHCLKFreq>:
{
 800157c:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800157e:	f7ff fe29 	bl	80011d4 <HAL_RCC_GetSysClockFreq>
 8001582:	4b05      	ldr	r3, [pc, #20]	; (8001598 <HAL_RCC_GetHCLKFreq+0x1c>)
 8001584:	4a05      	ldr	r2, [pc, #20]	; (800159c <HAL_RCC_GetHCLKFreq+0x20>)
 8001586:	6a1b      	ldr	r3, [r3, #32]
 8001588:	f003 030f 	and.w	r3, r3, #15
 800158c:	5cd3      	ldrb	r3, [r2, r3]
 800158e:	40d8      	lsrs	r0, r3
 8001590:	4b03      	ldr	r3, [pc, #12]	; (80015a0 <HAL_RCC_GetHCLKFreq+0x24>)
 8001592:	6018      	str	r0, [r3, #0]
}
 8001594:	bd08      	pop	{r3, pc}
 8001596:	bf00      	nop
 8001598:	46020c00 	.word	0x46020c00
 800159c:	08007840 	.word	0x08007840
 80015a0:	20000780 	.word	0x20000780

080015a4 <HAL_RCC_OscConfig>:
{
 80015a4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  if (pRCC_OscInitStruct == NULL)
 80015a8:	4604      	mov	r4, r0
 80015aa:	b908      	cbnz	r0, 80015b0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80015ac:	2001      	movs	r0, #1
 80015ae:	e04b      	b.n	8001648 <HAL_RCC_OscConfig+0xa4>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015b0:	4ba2      	ldr	r3, [pc, #648]	; (800183c <HAL_RCC_OscConfig+0x298>)
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015b2:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015b4:	69de      	ldr	r6, [r3, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015b6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015b8:	06d1      	lsls	r1, r2, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ba:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015be:	f007 0703 	and.w	r7, r7, #3
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015c2:	f140 809e 	bpl.w	8001702 <HAL_RCC_OscConfig+0x15e>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80015c6:	b11e      	cbz	r6, 80015d0 <HAL_RCC_OscConfig+0x2c>
 80015c8:	2e0c      	cmp	r6, #12
 80015ca:	d179      	bne.n	80016c0 <HAL_RCC_OscConfig+0x11c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80015cc:	2f01      	cmp	r7, #1
 80015ce:	d177      	bne.n	80016c0 <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	075a      	lsls	r2, r3, #29
 80015d4:	d502      	bpl.n	80015dc <HAL_RCC_OscConfig+0x38>
 80015d6:	69e3      	ldr	r3, [r4, #28]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0e7      	beq.n	80015ac <HAL_RCC_OscConfig+0x8>
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015dc:	4d97      	ldr	r5, [pc, #604]	; (800183c <HAL_RCC_OscConfig+0x298>)
 80015de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80015e0:	68ab      	ldr	r3, [r5, #8]
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	bf56      	itet	pl
 80015e6:	f8d5 30f4 	ldrpl.w	r3, [r5, #244]	; 0xf4
 80015ea:	68ab      	ldrmi	r3, [r5, #8]
 80015ec:	041b      	lslpl	r3, r3, #16
 80015ee:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80015f2:	4298      	cmp	r0, r3
 80015f4:	d937      	bls.n	8001666 <HAL_RCC_OscConfig+0xc2>
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80015f6:	b1ae      	cbz	r6, 8001624 <HAL_RCC_OscConfig+0x80>
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80015f8:	68ab      	ldr	r3, [r5, #8]
 80015fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80015fe:	60ab      	str	r3, [r5, #8]
 8001600:	68ab      	ldr	r3, [r5, #8]
 8001602:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001604:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001608:	430b      	orrs	r3, r1
 800160a:	60ab      	str	r3, [r5, #8]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800160c:	f1b1 4f40 	cmp.w	r1, #3221225472	; 0xc0000000
 8001610:	6a22      	ldr	r2, [r4, #32]
 8001612:	d20c      	bcs.n	800162e <HAL_RCC_OscConfig+0x8a>
 8001614:	2900      	cmp	r1, #0
 8001616:	68eb      	ldr	r3, [r5, #12]
 8001618:	da19      	bge.n	800164e <HAL_RCC_OscConfig+0xaa>
 800161a:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 800161e:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0x92>
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001624:	f7ff fd7a 	bl	800111c <RCC_SetFlashLatencyFromMSIRange>
 8001628:	2800      	cmp	r0, #0
 800162a:	d0e5      	beq.n	80015f8 <HAL_RCC_OscConfig+0x54>
 800162c:	e7be      	b.n	80015ac <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800162e:	68eb      	ldr	r3, [r5, #12]
 8001630:	f023 031f 	bic.w	r3, r3, #31
 8001634:	4313      	orrs	r3, r2
 8001636:	60eb      	str	r3, [r5, #12]
        (void) HAL_RCC_GetHCLKFreq();
 8001638:	f7ff ffa0 	bl	800157c <HAL_RCC_GetHCLKFreq>
        status = HAL_InitTick(uwTickPrio);
 800163c:	4b80      	ldr	r3, [pc, #512]	; (8001840 <HAL_RCC_OscConfig+0x29c>)
 800163e:	6818      	ldr	r0, [r3, #0]
 8001640:	f7ff fabc 	bl	8000bbc <HAL_InitTick>
        if (status != HAL_OK)
 8001644:	2800      	cmp	r0, #0
 8001646:	d05c      	beq.n	8001702 <HAL_RCC_OscConfig+0x15e>
}
 8001648:	b004      	add	sp, #16
 800164a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800164e:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8001652:	bf2b      	itete	cs
 8001654:	f423 43f8 	biccs.w	r3, r3, #31744	; 0x7c00
 8001658:	f423 2378 	biccc.w	r3, r3, #1015808	; 0xf8000
 800165c:	ea43 2382 	orrcs.w	r3, r3, r2, lsl #10
 8001660:	ea43 33c2 	orrcc.w	r3, r3, r2, lsl #15
 8001664:	e7e7      	b.n	8001636 <HAL_RCC_OscConfig+0x92>
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001666:	68ab      	ldr	r3, [r5, #8]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001668:	f1b0 4f40 	cmp.w	r0, #3221225472	; 0xc0000000
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800166c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001670:	60ab      	str	r3, [r5, #8]
 8001672:	68ab      	ldr	r3, [r5, #8]
 8001674:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001678:	ea43 0300 	orr.w	r3, r3, r0
 800167c:	60ab      	str	r3, [r5, #8]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800167e:	6a22      	ldr	r2, [r4, #32]
 8001680:	68eb      	ldr	r3, [r5, #12]
 8001682:	d30a      	bcc.n	800169a <HAL_RCC_OscConfig+0xf6>
 8001684:	f023 031f 	bic.w	r3, r3, #31
 8001688:	4313      	orrs	r3, r2
 800168a:	60eb      	str	r3, [r5, #12]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800168c:	2e00      	cmp	r6, #0
 800168e:	d1d3      	bne.n	8001638 <HAL_RCC_OscConfig+0x94>
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001690:	f7ff fd44 	bl	800111c <RCC_SetFlashLatencyFromMSIRange>
 8001694:	2800      	cmp	r0, #0
 8001696:	d0cf      	beq.n	8001638 <HAL_RCC_OscConfig+0x94>
 8001698:	e788      	b.n	80015ac <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800169a:	2800      	cmp	r0, #0
 800169c:	da04      	bge.n	80016a8 <HAL_RCC_OscConfig+0x104>
 800169e:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 80016a2:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 80016a6:	e7f0      	b.n	800168a <HAL_RCC_OscConfig+0xe6>
 80016a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80016ac:	bf2b      	itete	cs
 80016ae:	f423 43f8 	biccs.w	r3, r3, #31744	; 0x7c00
 80016b2:	f423 2378 	biccc.w	r3, r3, #1015808	; 0xf8000
 80016b6:	ea43 2382 	orrcs.w	r3, r3, r2, lsl #10
 80016ba:	ea43 33c2 	orrcc.w	r3, r3, r2, lsl #15
 80016be:	e7e4      	b.n	800168a <HAL_RCC_OscConfig+0xe6>
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016c0:	69e2      	ldr	r2, [r4, #28]
 80016c2:	2a00      	cmp	r2, #0
 80016c4:	d074      	beq.n	80017b0 <HAL_RCC_OscConfig+0x20c>
        __HAL_RCC_MSI_ENABLE();
 80016c6:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80016c8:	4d5c      	ldr	r5, [pc, #368]	; (800183c <HAL_RCC_OscConfig+0x298>)
        __HAL_RCC_MSI_ENABLE();
 80016ca:	f042 0201 	orr.w	r2, r2, #1
 80016ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016d0:	f7ff face 	bl	8000c70 <HAL_GetTick>
 80016d4:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80016d6:	682b      	ldr	r3, [r5, #0]
 80016d8:	0758      	lsls	r0, r3, #29
 80016da:	d54e      	bpl.n	800177a <HAL_RCC_OscConfig+0x1d6>
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80016dc:	68ab      	ldr	r3, [r5, #8]
 80016de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80016e2:	60ab      	str	r3, [r5, #8]
 80016e4:	68ab      	ldr	r3, [r5, #8]
 80016e6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80016e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80016ec:	430b      	orrs	r3, r1
 80016ee:	60ab      	str	r3, [r5, #8]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80016f0:	f1b1 4f40 	cmp.w	r1, #3221225472	; 0xc0000000
 80016f4:	6a22      	ldr	r2, [r4, #32]
 80016f6:	68eb      	ldr	r3, [r5, #12]
 80016f8:	d347      	bcc.n	800178a <HAL_RCC_OscConfig+0x1e6>
 80016fa:	f023 031f 	bic.w	r3, r3, #31
 80016fe:	4313      	orrs	r3, r2
 8001700:	60eb      	str	r3, [r5, #12]
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001702:	6823      	ldr	r3, [r4, #0]
 8001704:	07da      	lsls	r2, r3, #31
 8001706:	d466      	bmi.n	80017d6 <HAL_RCC_OscConfig+0x232>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001708:	6823      	ldr	r3, [r4, #0]
 800170a:	079b      	lsls	r3, r3, #30
 800170c:	f100 80c8 	bmi.w	80018a0 <HAL_RCC_OscConfig+0x2fc>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001710:	6823      	ldr	r3, [r4, #0]
 8001712:	0718      	lsls	r0, r3, #28
 8001714:	f140 8149 	bpl.w	80019aa <HAL_RCC_OscConfig+0x406>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001718:	4b48      	ldr	r3, [pc, #288]	; (800183c <HAL_RCC_OscConfig+0x298>)
 800171a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800171e:	0751      	lsls	r1, r2, #29
 8001720:	f100 8102 	bmi.w	8001928 <HAL_RCC_OscConfig+0x384>
      pwrclkchanged = SET;
 8001724:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800172a:	f042 0204 	orr.w	r2, r2, #4
 800172e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8001732:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800173e:	4d41      	ldr	r5, [pc, #260]	; (8001844 <HAL_RCC_OscConfig+0x2a0>)
 8001740:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001742:	07da      	lsls	r2, r3, #31
 8001744:	f140 80f2 	bpl.w	800192c <HAL_RCC_OscConfig+0x388>
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001748:	6963      	ldr	r3, [r4, #20]
 800174a:	4d3c      	ldr	r5, [pc, #240]	; (800183c <HAL_RCC_OscConfig+0x298>)
 800174c:	2b00      	cmp	r3, #0
 800174e:	f040 80fe 	bne.w	800194e <HAL_RCC_OscConfig+0x3aa>
      __HAL_RCC_LSI_DISABLE();
 8001752:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001756:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800175a:	f8c5 30f0 	str.w	r3, [r5, #240]	; 0xf0
      tickstart = HAL_GetTick();
 800175e:	f7ff fa87 	bl	8000c70 <HAL_GetTick>
 8001762:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001764:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001768:	011b      	lsls	r3, r3, #4
 800176a:	f140 8116 	bpl.w	800199a <HAL_RCC_OscConfig+0x3f6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800176e:	f7ff fa7f 	bl	8000c70 <HAL_GetTick>
 8001772:	1b80      	subs	r0, r0, r6
 8001774:	2802      	cmp	r0, #2
 8001776:	d9f5      	bls.n	8001764 <HAL_RCC_OscConfig+0x1c0>
 8001778:	e005      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800177a:	f7ff fa79 	bl	8000c70 <HAL_GetTick>
 800177e:	eba0 0008 	sub.w	r0, r0, r8
 8001782:	2802      	cmp	r0, #2
 8001784:	d9a7      	bls.n	80016d6 <HAL_RCC_OscConfig+0x132>
            return HAL_TIMEOUT;
 8001786:	2003      	movs	r0, #3
 8001788:	e75e      	b.n	8001648 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800178a:	2900      	cmp	r1, #0
 800178c:	da04      	bge.n	8001798 <HAL_RCC_OscConfig+0x1f4>
 800178e:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 8001792:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 8001796:	e7b3      	b.n	8001700 <HAL_RCC_OscConfig+0x15c>
 8001798:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800179c:	bf2b      	itete	cs
 800179e:	f423 43f8 	biccs.w	r3, r3, #31744	; 0x7c00
 80017a2:	f423 2378 	biccc.w	r3, r3, #1015808	; 0xf8000
 80017a6:	ea43 2382 	orrcs.w	r3, r3, r2, lsl #10
 80017aa:	ea43 33c2 	orrcc.w	r3, r3, r2, lsl #15
 80017ae:	e7a7      	b.n	8001700 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_MSI_DISABLE();
 80017b0:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80017b2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 800183c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_MSI_DISABLE();
 80017b6:	f022 0201 	bic.w	r2, r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017bc:	f7ff fa58 	bl	8000c70 <HAL_GetTick>
 80017c0:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80017c2:	f8d8 3000 	ldr.w	r3, [r8]
 80017c6:	0759      	lsls	r1, r3, #29
 80017c8:	d59b      	bpl.n	8001702 <HAL_RCC_OscConfig+0x15e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017ca:	f7ff fa51 	bl	8000c70 <HAL_GetTick>
 80017ce:	1b40      	subs	r0, r0, r5
 80017d0:	2802      	cmp	r0, #2
 80017d2:	d9f6      	bls.n	80017c2 <HAL_RCC_OscConfig+0x21e>
 80017d4:	e7d7      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80017d6:	2e08      	cmp	r6, #8
 80017d8:	4b18      	ldr	r3, [pc, #96]	; (800183c <HAL_RCC_OscConfig+0x298>)
 80017da:	d003      	beq.n	80017e4 <HAL_RCC_OscConfig+0x240>
 80017dc:	2e0c      	cmp	r6, #12
 80017de:	d108      	bne.n	80017f2 <HAL_RCC_OscConfig+0x24e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017e0:	2f03      	cmp	r7, #3
 80017e2:	d106      	bne.n	80017f2 <HAL_RCC_OscConfig+0x24e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	039d      	lsls	r5, r3, #14
 80017e8:	d58e      	bpl.n	8001708 <HAL_RCC_OscConfig+0x164>
 80017ea:	6863      	ldr	r3, [r4, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d18b      	bne.n	8001708 <HAL_RCC_OscConfig+0x164>
 80017f0:	e6dc      	b.n	80015ac <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80017f2:	6862      	ldr	r2, [r4, #4]
 80017f4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80017f8:	d113      	bne.n	8001822 <HAL_RCC_OscConfig+0x27e>
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001800:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001802:	f7ff fa35 	bl	8000c70 <HAL_GetTick>
 8001806:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001808:	f8df 8030 	ldr.w	r8, [pc, #48]	; 800183c <HAL_RCC_OscConfig+0x298>
 800180c:	f8d8 3000 	ldr.w	r3, [r8]
 8001810:	0398      	lsls	r0, r3, #14
 8001812:	f53f af79 	bmi.w	8001708 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001816:	f7ff fa2b 	bl	8000c70 <HAL_GetTick>
 800181a:	1b40      	subs	r0, r0, r5
 800181c:	2864      	cmp	r0, #100	; 0x64
 800181e:	d9f5      	bls.n	800180c <HAL_RCC_OscConfig+0x268>
 8001820:	e7b1      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8001822:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001826:	d10f      	bne.n	8001848 <HAL_RCC_OscConfig+0x2a4>
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	e7df      	b.n	80017fa <HAL_RCC_OscConfig+0x256>
 800183a:	bf00      	nop
 800183c:	46020c00 	.word	0x46020c00
 8001840:	20000788 	.word	0x20000788
 8001844:	46020800 	.word	0x46020800
 8001848:	4d94      	ldr	r5, [pc, #592]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 800184a:	f5b2 1fa8 	cmp.w	r2, #1376256	; 0x150000
 800184e:	682b      	ldr	r3, [r5, #0]
 8001850:	d10b      	bne.n	800186a <HAL_RCC_OscConfig+0x2c6>
 8001852:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001856:	602b      	str	r3, [r5, #0]
 8001858:	682b      	ldr	r3, [r5, #0]
 800185a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800185e:	602b      	str	r3, [r5, #0]
 8001860:	682b      	ldr	r3, [r5, #0]
 8001862:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001866:	602b      	str	r3, [r5, #0]
 8001868:	e7cb      	b.n	8001802 <HAL_RCC_OscConfig+0x25e>
 800186a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800186e:	602b      	str	r3, [r5, #0]
 8001870:	682b      	ldr	r3, [r5, #0]
 8001872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001876:	602b      	str	r3, [r5, #0]
 8001878:	682b      	ldr	r3, [r5, #0]
 800187a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800187e:	602b      	str	r3, [r5, #0]
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001880:	2a00      	cmp	r2, #0
 8001882:	d1be      	bne.n	8001802 <HAL_RCC_OscConfig+0x25e>
        tickstart = HAL_GetTick();
 8001884:	f7ff f9f4 	bl	8000c70 <HAL_GetTick>
 8001888:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800188a:	682b      	ldr	r3, [r5, #0]
 800188c:	0399      	lsls	r1, r3, #14
 800188e:	f57f af3b 	bpl.w	8001708 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001892:	f7ff f9ed 	bl	8000c70 <HAL_GetTick>
 8001896:	eba0 0008 	sub.w	r0, r0, r8
 800189a:	2864      	cmp	r0, #100	; 0x64
 800189c:	d9f5      	bls.n	800188a <HAL_RCC_OscConfig+0x2e6>
 800189e:	e772      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80018a0:	2e04      	cmp	r6, #4
 80018a2:	4b7e      	ldr	r3, [pc, #504]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 80018a4:	d003      	beq.n	80018ae <HAL_RCC_OscConfig+0x30a>
 80018a6:	2e0c      	cmp	r6, #12
 80018a8:	d111      	bne.n	80018ce <HAL_RCC_OscConfig+0x32a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018aa:	2f02      	cmp	r7, #2
 80018ac:	d10f      	bne.n	80018ce <HAL_RCC_OscConfig+0x32a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	055a      	lsls	r2, r3, #21
 80018b2:	d503      	bpl.n	80018bc <HAL_RCC_OscConfig+0x318>
 80018b4:	68e3      	ldr	r3, [r4, #12]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f43f ae78 	beq.w	80015ac <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80018bc:	4a77      	ldr	r2, [pc, #476]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 80018be:	6921      	ldr	r1, [r4, #16]
 80018c0:	6913      	ldr	r3, [r2, #16]
 80018c2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80018c6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80018ca:	6113      	str	r3, [r2, #16]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018cc:	e720      	b.n	8001710 <HAL_RCC_OscConfig+0x16c>
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ce:	68e2      	ldr	r2, [r4, #12]
 80018d0:	b1c2      	cbz	r2, 8001904 <HAL_RCC_OscConfig+0x360>
        __HAL_RCC_HSI_ENABLE();
 80018d2:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018d4:	4d71      	ldr	r5, [pc, #452]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
        __HAL_RCC_HSI_ENABLE();
 80018d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018da:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018dc:	f7ff f9c8 	bl	8000c70 <HAL_GetTick>
 80018e0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018e2:	682b      	ldr	r3, [r5, #0]
 80018e4:	055b      	lsls	r3, r3, #21
 80018e6:	d507      	bpl.n	80018f8 <HAL_RCC_OscConfig+0x354>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80018e8:	692b      	ldr	r3, [r5, #16]
 80018ea:	6922      	ldr	r2, [r4, #16]
 80018ec:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80018f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80018f4:	612b      	str	r3, [r5, #16]
 80018f6:	e70b      	b.n	8001710 <HAL_RCC_OscConfig+0x16c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f8:	f7ff f9ba 	bl	8000c70 <HAL_GetTick>
 80018fc:	1b80      	subs	r0, r0, r6
 80018fe:	2802      	cmp	r0, #2
 8001900:	d9ef      	bls.n	80018e2 <HAL_RCC_OscConfig+0x33e>
 8001902:	e740      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
        __HAL_RCC_HSI_DISABLE();
 8001904:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001906:	4e65      	ldr	r6, [pc, #404]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
        __HAL_RCC_HSI_DISABLE();
 8001908:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800190c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800190e:	f7ff f9af 	bl	8000c70 <HAL_GetTick>
 8001912:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001914:	6833      	ldr	r3, [r6, #0]
 8001916:	055f      	lsls	r7, r3, #21
 8001918:	f57f aefa 	bpl.w	8001710 <HAL_RCC_OscConfig+0x16c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800191c:	f7ff f9a8 	bl	8000c70 <HAL_GetTick>
 8001920:	1b40      	subs	r0, r0, r5
 8001922:	2802      	cmp	r0, #2
 8001924:	d9f6      	bls.n	8001914 <HAL_RCC_OscConfig+0x370>
 8001926:	e72e      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
    FlagStatus  pwrclkchanged = RESET;
 8001928:	2700      	movs	r7, #0
 800192a:	e708      	b.n	800173e <HAL_RCC_OscConfig+0x19a>
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800192c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800192e:	f043 0301 	orr.w	r3, r3, #1
 8001932:	62ab      	str	r3, [r5, #40]	; 0x28
      tickstart = HAL_GetTick();
 8001934:	f7ff f99c 	bl	8000c70 <HAL_GetTick>
 8001938:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800193a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800193c:	07db      	lsls	r3, r3, #31
 800193e:	f53f af03 	bmi.w	8001748 <HAL_RCC_OscConfig+0x1a4>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001942:	f7ff f995 	bl	8000c70 <HAL_GetTick>
 8001946:	1b80      	subs	r0, r0, r6
 8001948:	2802      	cmp	r0, #2
 800194a:	d9f6      	bls.n	800193a <HAL_RCC_OscConfig+0x396>
 800194c:	e71b      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
      uint32_t bdcr_temp = RCC->BDCR;
 800194e:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001952:	69a1      	ldr	r1, [r4, #24]
 8001954:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001958:	4291      	cmp	r1, r2
 800195a:	d010      	beq.n	800197e <HAL_RCC_OscConfig+0x3da>
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800195c:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 8001960:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 8001964:	f43f ae22 	beq.w	80015ac <HAL_RCC_OscConfig+0x8>
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001968:	0158      	lsls	r0, r3, #5
 800196a:	d46c      	bmi.n	8001a46 <HAL_RCC_OscConfig+0x4a2>
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800196c:	4a4b      	ldr	r2, [pc, #300]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 800196e:	69a1      	ldr	r1, [r4, #24]
 8001970:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
 8001974:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001978:	430b      	orrs	r3, r1
 800197a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      __HAL_RCC_LSI_ENABLE();
 800197e:	4d47      	ldr	r5, [pc, #284]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 8001980:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001984:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001988:	f8c5 30f0 	str.w	r3, [r5, #240]	; 0xf0
      tickstart = HAL_GetTick();
 800198c:	f7ff f970 	bl	8000c70 <HAL_GetTick>
 8001990:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001992:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001996:	011a      	lsls	r2, r3, #4
 8001998:	d568      	bpl.n	8001a6c <HAL_RCC_OscConfig+0x4c8>
    if (pwrclkchanged == SET)
 800199a:	b137      	cbz	r7, 80019aa <HAL_RCC_OscConfig+0x406>
      __HAL_RCC_PWR_CLK_DISABLE();
 800199c:	4a3f      	ldr	r2, [pc, #252]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 800199e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80019a2:	f023 0304 	bic.w	r3, r3, #4
 80019a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019aa:	6823      	ldr	r3, [r4, #0]
 80019ac:	075d      	lsls	r5, r3, #29
 80019ae:	f140 80ab 	bpl.w	8001b08 <HAL_RCC_OscConfig+0x564>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019b2:	4b3a      	ldr	r3, [pc, #232]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 80019b4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80019b8:	0750      	lsls	r0, r2, #29
 80019ba:	d45d      	bmi.n	8001a78 <HAL_RCC_OscConfig+0x4d4>
      pwrclkchanged = SET;
 80019bc:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80019be:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80019c2:	f042 0204 	orr.w	r2, r2, #4
 80019c6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80019ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019ce:	f003 0304 	and.w	r3, r3, #4
 80019d2:	9302      	str	r3, [sp, #8]
 80019d4:	9b02      	ldr	r3, [sp, #8]
    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80019d6:	4d32      	ldr	r5, [pc, #200]	; (8001aa0 <HAL_RCC_OscConfig+0x4fc>)
 80019d8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80019da:	07d9      	lsls	r1, r3, #31
 80019dc:	d54e      	bpl.n	8001a7c <HAL_RCC_OscConfig+0x4d8>
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80019de:	68a3      	ldr	r3, [r4, #8]
 80019e0:	4d2e      	ldr	r5, [pc, #184]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 80019e2:	f013 0f01 	tst.w	r3, #1
 80019e6:	d15d      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x500>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80019e8:	f8d5 20f0 	ldr.w	r2, [r5, #240]	; 0xf0
 80019ec:	f022 0201 	bic.w	r2, r2, #1
 80019f0:	f8c5 20f0 	str.w	r2, [r5, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80019f4:	f8d5 20f0 	ldr.w	r2, [r5, #240]	; 0xf0
 80019f8:	f022 0204 	bic.w	r2, r2, #4
 80019fc:	f8c5 20f0 	str.w	r2, [r5, #240]	; 0xf0
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d15e      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x51e>
      tickstart = HAL_GetTick();
 8001a04:	f7ff f934 	bl	8000c70 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a08:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001a0c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a0e:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001a12:	079a      	lsls	r2, r3, #30
 8001a14:	f100 80a4 	bmi.w	8001b60 <HAL_RCC_OscConfig+0x5bc>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8001a18:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001a1c:	061b      	lsls	r3, r3, #24
 8001a1e:	d56b      	bpl.n	8001af8 <HAL_RCC_OscConfig+0x554>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a20:	f241 3888 	movw	r8, #5000	; 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001a24:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001a28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a2c:	f8c5 30f0 	str.w	r3, [r5, #240]	; 0xf0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001a30:	4d1a      	ldr	r5, [pc, #104]	; (8001a9c <HAL_RCC_OscConfig+0x4f8>)
 8001a32:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001a36:	0518      	lsls	r0, r3, #20
 8001a38:	d55e      	bpl.n	8001af8 <HAL_RCC_OscConfig+0x554>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3a:	f7ff f919 	bl	8000c70 <HAL_GetTick>
 8001a3e:	1b80      	subs	r0, r0, r6
 8001a40:	4540      	cmp	r0, r8
 8001a42:	d9f6      	bls.n	8001a32 <HAL_RCC_OscConfig+0x48e>
 8001a44:	e69f      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
          __HAL_RCC_LSI_DISABLE();
 8001a46:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001a4a:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8001a4e:	f8c5 30f0 	str.w	r3, [r5, #240]	; 0xf0
          tickstart = HAL_GetTick();
 8001a52:	f7ff f90d 	bl	8000c70 <HAL_GetTick>
 8001a56:	4606      	mov	r6, r0
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001a58:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001a5c:	0119      	lsls	r1, r3, #4
 8001a5e:	d585      	bpl.n	800196c <HAL_RCC_OscConfig+0x3c8>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a60:	f7ff f906 	bl	8000c70 <HAL_GetTick>
 8001a64:	1b80      	subs	r0, r0, r6
 8001a66:	2802      	cmp	r0, #2
 8001a68:	d9f6      	bls.n	8001a58 <HAL_RCC_OscConfig+0x4b4>
 8001a6a:	e68c      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a6c:	f7ff f900 	bl	8000c70 <HAL_GetTick>
 8001a70:	1b80      	subs	r0, r0, r6
 8001a72:	2802      	cmp	r0, #2
 8001a74:	d98d      	bls.n	8001992 <HAL_RCC_OscConfig+0x3ee>
 8001a76:	e686      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
    FlagStatus pwrclkchanged = RESET;
 8001a78:	2700      	movs	r7, #0
 8001a7a:	e7ac      	b.n	80019d6 <HAL_RCC_OscConfig+0x432>
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001a7c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	62ab      	str	r3, [r5, #40]	; 0x28
      tickstart = HAL_GetTick();
 8001a84:	f7ff f8f4 	bl	8000c70 <HAL_GetTick>
 8001a88:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001a8a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001a8c:	07da      	lsls	r2, r3, #31
 8001a8e:	d4a6      	bmi.n	80019de <HAL_RCC_OscConfig+0x43a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a90:	f7ff f8ee 	bl	8000c70 <HAL_GetTick>
 8001a94:	1b80      	subs	r0, r0, r6
 8001a96:	2802      	cmp	r0, #2
 8001a98:	d9f7      	bls.n	8001a8a <HAL_RCC_OscConfig+0x4e6>
 8001a9a:	e674      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
 8001a9c:	46020c00 	.word	0x46020c00
 8001aa0:	46020800 	.word	0x46020800
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8001aa4:	f013 0f04 	tst.w	r3, #4
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001aa8:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8001aac:	bf1e      	ittt	ne
 8001aae:	f043 0304 	orrne.w	r3, r3, #4
 8001ab2:	f8c5 30f0 	strne.w	r3, [r5, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001ab6:	f8d5 30f0 	ldrne.w	r3, [r5, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	f8c5 30f0 	str.w	r3, [r5, #240]	; 0xf0
      tickstart = HAL_GetTick();
 8001ac2:	f7ff f8d5 	bl	8000c70 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001aca:	4605      	mov	r5, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001acc:	4e73      	ldr	r6, [pc, #460]	; (8001c9c <HAL_RCC_OscConfig+0x6f8>)
 8001ace:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8001ad2:	079b      	lsls	r3, r3, #30
 8001ad4:	d527      	bpl.n	8001b26 <HAL_RCC_OscConfig+0x582>
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001ad6:	68a3      	ldr	r3, [r4, #8]
 8001ad8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001adc:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001ae0:	d02d      	beq.n	8001b3e <HAL_RCC_OscConfig+0x59a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae2:	f241 3888 	movw	r8, #5000	; 0x1388
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aea:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001aee:	4e6b      	ldr	r6, [pc, #428]	; (8001c9c <HAL_RCC_OscConfig+0x6f8>)
 8001af0:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8001af4:	0518      	lsls	r0, r3, #20
 8001af6:	d51c      	bpl.n	8001b32 <HAL_RCC_OscConfig+0x58e>
    if (pwrclkchanged == SET)
 8001af8:	b137      	cbz	r7, 8001b08 <HAL_RCC_OscConfig+0x564>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001afa:	4a68      	ldr	r2, [pc, #416]	; (8001c9c <HAL_RCC_OscConfig+0x6f8>)
 8001afc:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8001b00:	f023 0304 	bic.w	r3, r3, #4
 8001b04:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b08:	6823      	ldr	r3, [r4, #0]
 8001b0a:	0699      	lsls	r1, r3, #26
 8001b0c:	d42f      	bmi.n	8001b6e <HAL_RCC_OscConfig+0x5ca>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8001b0e:	6823      	ldr	r3, [r4, #0]
 8001b10:	061a      	lsls	r2, r3, #24
 8001b12:	d44f      	bmi.n	8001bb4 <HAL_RCC_OscConfig+0x610>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8001b14:	6823      	ldr	r3, [r4, #0]
 8001b16:	0658      	lsls	r0, r3, #25
 8001b18:	d46f      	bmi.n	8001bfa <HAL_RCC_OscConfig+0x656>
  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b1a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001b1c:	2800      	cmp	r0, #0
 8001b1e:	f040 80bf 	bne.w	8001ca0 <HAL_RCC_OscConfig+0x6fc>
  return HAL_OK;
 8001b22:	2000      	movs	r0, #0
 8001b24:	e590      	b.n	8001648 <HAL_RCC_OscConfig+0xa4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b26:	f7ff f8a3 	bl	8000c70 <HAL_GetTick>
 8001b2a:	1b40      	subs	r0, r0, r5
 8001b2c:	4540      	cmp	r0, r8
 8001b2e:	d9ce      	bls.n	8001ace <HAL_RCC_OscConfig+0x52a>
 8001b30:	e629      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b32:	f7ff f89d 	bl	8000c70 <HAL_GetTick>
 8001b36:	1b40      	subs	r0, r0, r5
 8001b38:	4540      	cmp	r0, r8
 8001b3a:	d9d9      	bls.n	8001af0 <HAL_RCC_OscConfig+0x54c>
 8001b3c:	e623      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b3e:	f241 3888 	movw	r8, #5000	; 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b46:	f8c6 30f0 	str.w	r3, [r6, #240]	; 0xf0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b4a:	4e54      	ldr	r6, [pc, #336]	; (8001c9c <HAL_RCC_OscConfig+0x6f8>)
 8001b4c:	f8d6 30f0 	ldr.w	r3, [r6, #240]	; 0xf0
 8001b50:	0519      	lsls	r1, r3, #20
 8001b52:	d5d1      	bpl.n	8001af8 <HAL_RCC_OscConfig+0x554>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b54:	f7ff f88c 	bl	8000c70 <HAL_GetTick>
 8001b58:	1b40      	subs	r0, r0, r5
 8001b5a:	4540      	cmp	r0, r8
 8001b5c:	d9f6      	bls.n	8001b4c <HAL_RCC_OscConfig+0x5a8>
 8001b5e:	e612      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b60:	f7ff f886 	bl	8000c70 <HAL_GetTick>
 8001b64:	1b80      	subs	r0, r0, r6
 8001b66:	4540      	cmp	r0, r8
 8001b68:	f67f af51 	bls.w	8001a0e <HAL_RCC_OscConfig+0x46a>
 8001b6c:	e60b      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b70:	4d4a      	ldr	r5, [pc, #296]	; (8001c9c <HAL_RCC_OscConfig+0x6f8>)
 8001b72:	b17b      	cbz	r3, 8001b94 <HAL_RCC_OscConfig+0x5f0>
      __HAL_RCC_HSI48_ENABLE();
 8001b74:	682b      	ldr	r3, [r5, #0]
 8001b76:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b7a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001b7c:	f7ff f878 	bl	8000c70 <HAL_GetTick>
 8001b80:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001b82:	682b      	ldr	r3, [r5, #0]
 8001b84:	049b      	lsls	r3, r3, #18
 8001b86:	d4c2      	bmi.n	8001b0e <HAL_RCC_OscConfig+0x56a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b88:	f7ff f872 	bl	8000c70 <HAL_GetTick>
 8001b8c:	1b80      	subs	r0, r0, r6
 8001b8e:	2802      	cmp	r0, #2
 8001b90:	d9f7      	bls.n	8001b82 <HAL_RCC_OscConfig+0x5de>
 8001b92:	e5f8      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
      __HAL_RCC_HSI48_DISABLE();
 8001b94:	682b      	ldr	r3, [r5, #0]
 8001b96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001b9a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001b9c:	f7ff f868 	bl	8000c70 <HAL_GetTick>
 8001ba0:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001ba2:	682b      	ldr	r3, [r5, #0]
 8001ba4:	049f      	lsls	r7, r3, #18
 8001ba6:	d5b2      	bpl.n	8001b0e <HAL_RCC_OscConfig+0x56a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ba8:	f7ff f862 	bl	8000c70 <HAL_GetTick>
 8001bac:	1b80      	subs	r0, r0, r6
 8001bae:	2802      	cmp	r0, #2
 8001bb0:	d9f7      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x5fe>
 8001bb2:	e5e8      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8001bb4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001bb6:	4d39      	ldr	r5, [pc, #228]	; (8001c9c <HAL_RCC_OscConfig+0x6f8>)
 8001bb8:	b17b      	cbz	r3, 8001bda <HAL_RCC_OscConfig+0x636>
      __HAL_RCC_SHSI_ENABLE();
 8001bba:	682b      	ldr	r3, [r5, #0]
 8001bbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bc0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001bc2:	f7ff f855 	bl	8000c70 <HAL_GetTick>
 8001bc6:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8001bc8:	682b      	ldr	r3, [r5, #0]
 8001bca:	0419      	lsls	r1, r3, #16
 8001bcc:	d4a2      	bmi.n	8001b14 <HAL_RCC_OscConfig+0x570>
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001bce:	f7ff f84f 	bl	8000c70 <HAL_GetTick>
 8001bd2:	1b80      	subs	r0, r0, r6
 8001bd4:	2802      	cmp	r0, #2
 8001bd6:	d9f7      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x624>
 8001bd8:	e5d5      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
      __HAL_RCC_SHSI_DISABLE();
 8001bda:	682b      	ldr	r3, [r5, #0]
 8001bdc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001be0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001be2:	f7ff f845 	bl	8000c70 <HAL_GetTick>
 8001be6:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001be8:	682b      	ldr	r3, [r5, #0]
 8001bea:	041a      	lsls	r2, r3, #16
 8001bec:	d592      	bpl.n	8001b14 <HAL_RCC_OscConfig+0x570>
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001bee:	f7ff f83f 	bl	8000c70 <HAL_GetTick>
 8001bf2:	1b80      	subs	r0, r0, r6
 8001bf4:	2802      	cmp	r0, #2
 8001bf6:	d9f7      	bls.n	8001be8 <HAL_RCC_OscConfig+0x644>
 8001bf8:	e5c5      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8001bfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001bfc:	4d27      	ldr	r5, [pc, #156]	; (8001c9c <HAL_RCC_OscConfig+0x6f8>)
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d03a      	beq.n	8001c78 <HAL_RCC_OscConfig+0x6d4>
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8001c02:	68ab      	ldr	r3, [r5, #8]
 8001c04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c08:	60ab      	str	r3, [r5, #8]
 8001c0a:	68ab      	ldr	r3, [r5, #8]
 8001c0c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001c0e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001c12:	4313      	orrs	r3, r2
 8001c14:	60ab      	str	r3, [r5, #8]
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001c16:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 8001c1a:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8001c1e:	d316      	bcc.n	8001c4e <HAL_RCC_OscConfig+0x6aa>
 8001c20:	68eb      	ldr	r3, [r5, #12]
 8001c22:	f023 031f 	bic.w	r3, r3, #31
 8001c26:	4313      	orrs	r3, r2
 8001c28:	60eb      	str	r3, [r5, #12]
      __HAL_RCC_MSIK_ENABLE();
 8001c2a:	4d1c      	ldr	r5, [pc, #112]	; (8001c9c <HAL_RCC_OscConfig+0x6f8>)
 8001c2c:	682b      	ldr	r3, [r5, #0]
 8001c2e:	f043 0310 	orr.w	r3, r3, #16
 8001c32:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001c34:	f7ff f81c 	bl	8000c70 <HAL_GetTick>
 8001c38:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001c3a:	682b      	ldr	r3, [r5, #0]
 8001c3c:	069b      	lsls	r3, r3, #26
 8001c3e:	f53f af6c 	bmi.w	8001b1a <HAL_RCC_OscConfig+0x576>
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001c42:	f7ff f815 	bl	8000c70 <HAL_GetTick>
 8001c46:	1b80      	subs	r0, r0, r6
 8001c48:	2802      	cmp	r0, #2
 8001c4a:	d9f6      	bls.n	8001c3a <HAL_RCC_OscConfig+0x696>
 8001c4c:	e59b      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	da05      	bge.n	8001c5e <HAL_RCC_OscConfig+0x6ba>
 8001c52:	68eb      	ldr	r3, [r5, #12]
 8001c54:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 8001c58:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 8001c5c:	e7e4      	b.n	8001c28 <HAL_RCC_OscConfig+0x684>
 8001c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c62:	68eb      	ldr	r3, [r5, #12]
 8001c64:	bf2b      	itete	cs
 8001c66:	f423 43f8 	biccs.w	r3, r3, #31744	; 0x7c00
 8001c6a:	f423 2378 	biccc.w	r3, r3, #1015808	; 0xf8000
 8001c6e:	ea43 2382 	orrcs.w	r3, r3, r2, lsl #10
 8001c72:	ea43 33c2 	orrcc.w	r3, r3, r2, lsl #15
 8001c76:	e7d7      	b.n	8001c28 <HAL_RCC_OscConfig+0x684>
      __HAL_RCC_MSIK_DISABLE();
 8001c78:	682b      	ldr	r3, [r5, #0]
 8001c7a:	f023 0310 	bic.w	r3, r3, #16
 8001c7e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001c80:	f7fe fff6 	bl	8000c70 <HAL_GetTick>
 8001c84:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001c86:	682b      	ldr	r3, [r5, #0]
 8001c88:	069f      	lsls	r7, r3, #26
 8001c8a:	f57f af46 	bpl.w	8001b1a <HAL_RCC_OscConfig+0x576>
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001c8e:	f7fe ffef 	bl	8000c70 <HAL_GetTick>
 8001c92:	1b80      	subs	r0, r0, r6
 8001c94:	2802      	cmp	r0, #2
 8001c96:	d9f6      	bls.n	8001c86 <HAL_RCC_OscConfig+0x6e2>
 8001c98:	e575      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
 8001c9a:	bf00      	nop
 8001c9c:	46020c00 	.word	0x46020c00
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ca0:	4d6f      	ldr	r5, [pc, #444]	; (8001e60 <HAL_RCC_OscConfig+0x8bc>)
 8001ca2:	69eb      	ldr	r3, [r5, #28]
 8001ca4:	f003 030c 	and.w	r3, r3, #12
 8001ca8:	2b0c      	cmp	r3, #12
 8001caa:	f000 80a3 	beq.w	8001df4 <HAL_RCC_OscConfig+0x850>
        __HAL_RCC_PLL_DISABLE();
 8001cae:	682b      	ldr	r3, [r5, #0]
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb0:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001cb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cb6:	602b      	str	r3, [r5, #0]
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb8:	f040 8088 	bne.w	8001dcc <HAL_RCC_OscConfig+0x828>
        tickstart = HAL_GetTick();
 8001cbc:	f7fe ffd8 	bl	8000c70 <HAL_GetTick>
 8001cc0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001cc2:	6829      	ldr	r1, [r5, #0]
 8001cc4:	f011 7100 	ands.w	r1, r1, #33554432	; 0x2000000
 8001cc8:	d179      	bne.n	8001dbe <HAL_RCC_OscConfig+0x81a>
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cca:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001cce:	0758      	lsls	r0, r3, #29
 8001cd0:	d40c      	bmi.n	8001cec <HAL_RCC_OscConfig+0x748>
          pwrclkchanged = SET;
 8001cd2:	2101      	movs	r1, #1
          __HAL_RCC_PWR_CLK_ENABLE();
 8001cd4:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001cd8:	f043 0304 	orr.w	r3, r3, #4
 8001cdc:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
 8001ce0:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001ce4:	f003 0304 	and.w	r3, r3, #4
 8001ce8:	9303      	str	r3, [sp, #12]
 8001cea:	9b03      	ldr	r3, [sp, #12]
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8001cec:	485d      	ldr	r0, [pc, #372]	; (8001e64 <HAL_RCC_OscConfig+0x8c0>)
 8001cee:	68c5      	ldr	r5, [r0, #12]
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001cf0:	68c3      	ldr	r3, [r0, #12]
 8001cf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cf6:	60c3      	str	r3, [r0, #12]
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8001cf8:	4b59      	ldr	r3, [pc, #356]	; (8001e60 <HAL_RCC_OscConfig+0x8bc>)
 8001cfa:	6c67      	ldr	r7, [r4, #68]	; 0x44
 8001cfc:	6a9e      	ldr	r6, [r3, #40]	; 0x28
 8001cfe:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001d00:	f426 467f 	bic.w	r6, r6, #65280	; 0xff00
 8001d04:	433a      	orrs	r2, r7
 8001d06:	f026 0603 	bic.w	r6, r6, #3
 8001d0a:	4332      	orrs	r2, r6
 8001d0c:	6c26      	ldr	r6, [r4, #64]	; 0x40
 8001d0e:	3e01      	subs	r6, #1
 8001d10:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
 8001d14:	629a      	str	r2, [r3, #40]	; 0x28
 8001d16:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001d18:	6b5f      	ldr	r7, [r3, #52]	; 0x34
 8001d1a:	4e53      	ldr	r6, [pc, #332]	; (8001e68 <HAL_RCC_OscConfig+0x8c4>)
 8001d1c:	3a01      	subs	r2, #1
 8001d1e:	403e      	ands	r6, r7
 8001d20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d24:	4332      	orrs	r2, r6
 8001d26:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 8001d28:	3e01      	subs	r6, #1
 8001d2a:	0276      	lsls	r6, r6, #9
 8001d2c:	b2b6      	uxth	r6, r6
 8001d2e:	4332      	orrs	r2, r6
 8001d30:	6d26      	ldr	r6, [r4, #80]	; 0x50
 8001d32:	3e01      	subs	r6, #1
 8001d34:	0436      	lsls	r6, r6, #16
 8001d36:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
 8001d3a:	4332      	orrs	r2, r6
 8001d3c:	6d66      	ldr	r6, [r4, #84]	; 0x54
 8001d3e:	3e01      	subs	r6, #1
 8001d40:	0636      	lsls	r6, r6, #24
 8001d42:	f006 46fe 	and.w	r6, r6, #2130706432	; 0x7f000000
 8001d46:	4332      	orrs	r2, r6
 8001d48:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_RCC_PLLFRACN_DISABLE();
 8001d4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d4c:	f022 0210 	bic.w	r2, r2, #16
 8001d50:	629a      	str	r2, [r3, #40]	; 0x28
        __HAL_RCC_PLLFRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001d52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d54:	6de6      	ldr	r6, [r4, #92]	; 0x5c
 8001d56:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001d5a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001d5e:	ea42 02c6 	orr.w	r2, r2, r6, lsl #3
 8001d62:	639a      	str	r2, [r3, #56]	; 0x38
        __HAL_RCC_PLLFRACN_ENABLE();
 8001d64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d66:	f042 0210 	orr.w	r2, r2, #16
 8001d6a:	629a      	str	r2, [r3, #40]	; 0x28
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8001d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d6e:	6da4      	ldr	r4, [r4, #88]	; 0x58
 8001d70:	f022 020c 	bic.w	r2, r2, #12
 8001d74:	4322      	orrs	r2, r4
 8001d76:	629a      	str	r2, [r3, #40]	; 0x28
        if (pwrboosten == SET)
 8001d78:	036a      	lsls	r2, r5, #13
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001d7a:	bf42      	ittt	mi
 8001d7c:	68c2      	ldrmi	r2, [r0, #12]
 8001d7e:	f442 2280 	orrmi.w	r2, r2, #262144	; 0x40000
 8001d82:	60c2      	strmi	r2, [r0, #12]
        if (pwrclkchanged == SET)
 8001d84:	b129      	cbz	r1, 8001d92 <HAL_RCC_OscConfig+0x7ee>
          __HAL_RCC_PWR_CLK_DISABLE();
 8001d86:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8001d8a:	f022 0204 	bic.w	r2, r2, #4
 8001d8e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001d92:	4c33      	ldr	r4, [pc, #204]	; (8001e60 <HAL_RCC_OscConfig+0x8bc>)
 8001d94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d9a:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_RCC_PLL_ENABLE();
 8001d9c:	6823      	ldr	r3, [r4, #0]
 8001d9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001da2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001da4:	f7fe ff64 	bl	8000c70 <HAL_GetTick>
 8001da8:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001daa:	6823      	ldr	r3, [r4, #0]
 8001dac:	019b      	lsls	r3, r3, #6
 8001dae:	f53f aeb8 	bmi.w	8001b22 <HAL_RCC_OscConfig+0x57e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db2:	f7fe ff5d 	bl	8000c70 <HAL_GetTick>
 8001db6:	1b40      	subs	r0, r0, r5
 8001db8:	2802      	cmp	r0, #2
 8001dba:	d9f6      	bls.n	8001daa <HAL_RCC_OscConfig+0x806>
 8001dbc:	e4e3      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbe:	f7fe ff57 	bl	8000c70 <HAL_GetTick>
 8001dc2:	1b80      	subs	r0, r0, r6
 8001dc4:	2802      	cmp	r0, #2
 8001dc6:	f67f af7c 	bls.w	8001cc2 <HAL_RCC_OscConfig+0x71e>
 8001dca:	e4dc      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
        tickstart = HAL_GetTick();
 8001dcc:	f7fe ff50 	bl	8000c70 <HAL_GetTick>
 8001dd0:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001dd2:	682b      	ldr	r3, [r5, #0]
 8001dd4:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8001dd8:	d106      	bne.n	8001de8 <HAL_RCC_OscConfig+0x844>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001dda:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8001ddc:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8001de0:	f022 0203 	bic.w	r2, r2, #3
 8001de4:	62aa      	str	r2, [r5, #40]	; 0x28
 8001de6:	e69c      	b.n	8001b22 <HAL_RCC_OscConfig+0x57e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de8:	f7fe ff42 	bl	8000c70 <HAL_GetTick>
 8001dec:	1b00      	subs	r0, r0, r4
 8001dee:	2802      	cmp	r0, #2
 8001df0:	d9ef      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x82e>
 8001df2:	e4c8      	b.n	8001786 <HAL_RCC_OscConfig+0x1e2>
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001df4:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001df6:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001df8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dfa:	f43f ac25 	beq.w	8001648 <HAL_RCC_OscConfig+0xa4>
 8001dfe:	6be0      	ldr	r0, [r4, #60]	; 0x3c
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001e00:	f002 0103 	and.w	r1, r2, #3
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e04:	4281      	cmp	r1, r0
 8001e06:	f47f abd1 	bne.w	80015ac <HAL_RCC_OscConfig+0x8>
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001e0a:	6c21      	ldr	r1, [r4, #64]	; 0x40
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001e0c:	f3c2 2003 	ubfx	r0, r2, #8, #4
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001e10:	3901      	subs	r1, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001e12:	4288      	cmp	r0, r1
 8001e14:	f47f abca 	bne.w	80015ac <HAL_RCC_OscConfig+0x8>
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001e18:	6c61      	ldr	r1, [r4, #68]	; 0x44
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) >> \
 8001e1a:	f3c2 3203 	ubfx	r2, r2, #12, #4
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001e1e:	428a      	cmp	r2, r1
 8001e20:	f47f abc4 	bne.w	80015ac <HAL_RCC_OscConfig+0x8>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001e24:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001e26:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8001e2a:	3a01      	subs	r2, #1
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001e2c:	4291      	cmp	r1, r2
 8001e2e:	f47f abbd 	bne.w	80015ac <HAL_RCC_OscConfig+0x8>
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001e32:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001e34:	f3c3 2146 	ubfx	r1, r3, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001e38:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001e3a:	4291      	cmp	r1, r2
 8001e3c:	f47f abb6 	bne.w	80015ac <HAL_RCC_OscConfig+0x8>
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001e40:	6d22      	ldr	r2, [r4, #80]	; 0x50
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001e42:	f3c3 4106 	ubfx	r1, r3, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001e46:	3a01      	subs	r2, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001e48:	4291      	cmp	r1, r2
 8001e4a:	f47f abaf 	bne.w	80015ac <HAL_RCC_OscConfig+0x8>
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8001e4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001e50:	f3c3 6306 	ubfx	r3, r3, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8001e54:	3801      	subs	r0, #1
  return HAL_OK;
 8001e56:	1a18      	subs	r0, r3, r0
 8001e58:	bf18      	it	ne
 8001e5a:	2001      	movne	r0, #1
 8001e5c:	f7ff bbf4 	b.w	8001648 <HAL_RCC_OscConfig+0xa4>
 8001e60:	46020c00 	.word	0x46020c00
 8001e64:	46020800 	.word	0x46020800
 8001e68:	80800000 	.word	0x80800000

08001e6c <HAL_RCC_GetPCLK1Freq>:
{
 8001e6c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8001e6e:	f7ff fb85 	bl	800157c <HAL_RCC_GetHCLKFreq>
 8001e72:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001e74:	4a04      	ldr	r2, [pc, #16]	; (8001e88 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001e76:	6a1b      	ldr	r3, [r3, #32]
 8001e78:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001e7c:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e7e:	40d8      	lsrs	r0, r3
 8001e80:	bd08      	pop	{r3, pc}
 8001e82:	bf00      	nop
 8001e84:	46020c00 	.word	0x46020c00
 8001e88:	08007850 	.word	0x08007850

08001e8c <HAL_RCC_GetPCLK2Freq>:
{
 8001e8c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8001e8e:	f7ff fb75 	bl	800157c <HAL_RCC_GetHCLKFreq>
 8001e92:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001e94:	4a04      	ldr	r2, [pc, #16]	; (8001ea8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001e9c:	5cd3      	ldrb	r3, [r2, r3]
}
 8001e9e:	40d8      	lsrs	r0, r3
 8001ea0:	bd08      	pop	{r3, pc}
 8001ea2:	bf00      	nop
 8001ea4:	46020c00 	.word	0x46020c00
 8001ea8:	08007850 	.word	0x08007850

08001eac <HAL_RCC_GetPCLK3Freq>:
{
 8001eac:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8001eae:	f7ff fb65 	bl	800157c <HAL_RCC_GetHCLKFreq>
 8001eb2:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <HAL_RCC_GetPCLK3Freq+0x18>)
 8001eb4:	4a04      	ldr	r2, [pc, #16]	; (8001ec8 <HAL_RCC_GetPCLK3Freq+0x1c>)
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001ebc:	5cd3      	ldrb	r3, [r2, r3]
}
 8001ebe:	40d8      	lsrs	r0, r3
 8001ec0:	bd08      	pop	{r3, pc}
 8001ec2:	bf00      	nop
 8001ec4:	46020c00 	.word	0x46020c00
 8001ec8:	08007850 	.word	0x08007850

08001ecc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3)
{
 8001ecc:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8001ece:	4c33      	ldr	r4, [pc, #204]	; (8001f9c <RCCEx_PLL3_Config+0xd0>)
{
 8001ed0:	4605      	mov	r5, r0
  __HAL_RCC_PLL3_DISABLE();
 8001ed2:	6823      	ldr	r3, [r4, #0]
 8001ed4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ed8:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001eda:	f7fe fec9 	bl	8000c70 <HAL_GetTick>
 8001ede:	4606      	mov	r6, r0

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8001ee0:	6823      	ldr	r3, [r4, #0]
 8001ee2:	009a      	lsls	r2, r3, #2
 8001ee4:	d44d      	bmi.n	8001f82 <RCCEx_PLL3_Config+0xb6>
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8001ee6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ee8:	682a      	ldr	r2, [r5, #0]
 8001eea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001eee:	f023 0303 	bic.w	r3, r3, #3
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	686a      	ldr	r2, [r5, #4]
 8001ef6:	3a01      	subs	r2, #1
 8001ef8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001efc:	6323      	str	r3, [r4, #48]	; 0x30
 8001efe:	68ab      	ldr	r3, [r5, #8]
 8001f00:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001f02:	4a27      	ldr	r2, [pc, #156]	; (8001fa0 <RCCEx_PLL3_Config+0xd4>)
 8001f04:	3b01      	subs	r3, #1
 8001f06:	400a      	ands	r2, r1
 8001f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	68ea      	ldr	r2, [r5, #12]
 8001f10:	3a01      	subs	r2, #1
 8001f12:	0252      	lsls	r2, r2, #9
 8001f14:	b292      	uxth	r2, r2
 8001f16:	4313      	orrs	r3, r2
 8001f18:	692a      	ldr	r2, [r5, #16]
 8001f1a:	3a01      	subs	r2, #1
 8001f1c:	0412      	lsls	r2, r2, #16
 8001f1e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001f22:	4313      	orrs	r3, r2
 8001f24:	696a      	ldr	r2, [r5, #20]
 8001f26:	3a01      	subs	r2, #1
 8001f28:	0612      	lsls	r2, r2, #24
 8001f2a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	6463      	str	r3, [r4, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8001f32:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f34:	69aa      	ldr	r2, [r5, #24]
 8001f36:	f023 030c 	bic.w	r3, r3, #12
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	6323      	str	r3, [r4, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8001f3e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f40:	6a2a      	ldr	r2, [r5, #32]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8001f46:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f48:	f023 0310 	bic.w	r3, r3, #16
 8001f4c:	6323      	str	r3, [r4, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8001f4e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001f50:	69ea      	ldr	r2, [r5, #28]
 8001f52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f56:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001f5a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001f5e:	64a3      	str	r3, [r4, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8001f60:	6b23      	ldr	r3, [r4, #48]	; 0x30

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8001f62:	4d0e      	ldr	r5, [pc, #56]	; (8001f9c <RCCEx_PLL3_Config+0xd0>)
  __HAL_RCC_PLL3FRACN_ENABLE();
 8001f64:	f043 0310 	orr.w	r3, r3, #16
 8001f68:	6323      	str	r3, [r4, #48]	; 0x30
  __HAL_RCC_PLL3_ENABLE();
 8001f6a:	6823      	ldr	r3, [r4, #0]
 8001f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f70:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001f72:	f7fe fe7d 	bl	8000c70 <HAL_GetTick>
 8001f76:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8001f78:	682b      	ldr	r3, [r5, #0]
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	d508      	bpl.n	8001f90 <RCCEx_PLL3_Config+0xc4>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001f7e:	2000      	movs	r0, #0
 8001f80:	e005      	b.n	8001f8e <RCCEx_PLL3_Config+0xc2>
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8001f82:	f7fe fe75 	bl	8000c70 <HAL_GetTick>
 8001f86:	1b80      	subs	r0, r0, r6
 8001f88:	2802      	cmp	r0, #2
 8001f8a:	d9a9      	bls.n	8001ee0 <RCCEx_PLL3_Config+0x14>
      return HAL_TIMEOUT;
 8001f8c:	2003      	movs	r0, #3
}
 8001f8e:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8001f90:	f7fe fe6e 	bl	8000c70 <HAL_GetTick>
 8001f94:	1b00      	subs	r0, r0, r4
 8001f96:	2802      	cmp	r0, #2
 8001f98:	d9ee      	bls.n	8001f78 <RCCEx_PLL3_Config+0xac>
 8001f9a:	e7f7      	b.n	8001f8c <RCCEx_PLL3_Config+0xc0>
 8001f9c:	46020c00 	.word	0x46020c00
 8001fa0:	80800000 	.word	0x80800000

08001fa4 <RCCEx_PLL2_Config>:
{
 8001fa4:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_PLL2_DISABLE();
 8001fa6:	4c33      	ldr	r4, [pc, #204]	; (8002074 <RCCEx_PLL2_Config+0xd0>)
{
 8001fa8:	4605      	mov	r5, r0
  __HAL_RCC_PLL2_DISABLE();
 8001faa:	6823      	ldr	r3, [r4, #0]
 8001fac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001fb0:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001fb2:	f7fe fe5d 	bl	8000c70 <HAL_GetTick>
 8001fb6:	4606      	mov	r6, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8001fb8:	6823      	ldr	r3, [r4, #0]
 8001fba:	011a      	lsls	r2, r3, #4
 8001fbc:	d44d      	bmi.n	800205a <RCCEx_PLL2_Config+0xb6>
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8001fbe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001fc0:	682a      	ldr	r2, [r5, #0]
 8001fc2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fc6:	f023 0303 	bic.w	r3, r3, #3
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	686a      	ldr	r2, [r5, #4]
 8001fce:	3a01      	subs	r2, #1
 8001fd0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001fd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001fd6:	68ab      	ldr	r3, [r5, #8]
 8001fd8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001fda:	4a27      	ldr	r2, [pc, #156]	; (8002078 <RCCEx_PLL2_Config+0xd4>)
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	400a      	ands	r2, r1
 8001fe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	68ea      	ldr	r2, [r5, #12]
 8001fe8:	3a01      	subs	r2, #1
 8001fea:	0252      	lsls	r2, r2, #9
 8001fec:	b292      	uxth	r2, r2
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	692a      	ldr	r2, [r5, #16]
 8001ff2:	3a01      	subs	r2, #1
 8001ff4:	0412      	lsls	r2, r2, #16
 8001ff6:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	696a      	ldr	r2, [r5, #20]
 8001ffe:	3a01      	subs	r2, #1
 8002000:	0612      	lsls	r2, r2, #24
 8002002:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8002006:	4313      	orrs	r3, r2
 8002008:	63e3      	str	r3, [r4, #60]	; 0x3c
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800200a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800200c:	69aa      	ldr	r2, [r5, #24]
 800200e:	f023 030c 	bic.w	r3, r3, #12
 8002012:	4313      	orrs	r3, r2
 8002014:	62e3      	str	r3, [r4, #44]	; 0x2c
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8002016:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002018:	6a2a      	ldr	r2, [r5, #32]
 800201a:	4313      	orrs	r3, r2
 800201c:	62e3      	str	r3, [r4, #44]	; 0x2c
  __HAL_RCC_PLL2FRACN_DISABLE();
 800201e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002020:	f023 0310 	bic.w	r3, r3, #16
 8002024:	62e3      	str	r3, [r4, #44]	; 0x2c
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002026:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002028:	69ea      	ldr	r2, [r5, #28]
 800202a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800202e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002032:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002036:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_RCC_PLL2FRACN_ENABLE();
 8002038:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800203a:	4d0e      	ldr	r5, [pc, #56]	; (8002074 <RCCEx_PLL2_Config+0xd0>)
  __HAL_RCC_PLL2FRACN_ENABLE();
 800203c:	f043 0310 	orr.w	r3, r3, #16
 8002040:	62e3      	str	r3, [r4, #44]	; 0x2c
  __HAL_RCC_PLL2_ENABLE();
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002048:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800204a:	f7fe fe11 	bl	8000c70 <HAL_GetTick>
 800204e:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002050:	682b      	ldr	r3, [r5, #0]
 8002052:	011b      	lsls	r3, r3, #4
 8002054:	d508      	bpl.n	8002068 <RCCEx_PLL2_Config+0xc4>
  return HAL_OK;
 8002056:	2000      	movs	r0, #0
 8002058:	e005      	b.n	8002066 <RCCEx_PLL2_Config+0xc2>
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800205a:	f7fe fe09 	bl	8000c70 <HAL_GetTick>
 800205e:	1b80      	subs	r0, r0, r6
 8002060:	2802      	cmp	r0, #2
 8002062:	d9a9      	bls.n	8001fb8 <RCCEx_PLL2_Config+0x14>
      return HAL_TIMEOUT;
 8002064:	2003      	movs	r0, #3
}
 8002066:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002068:	f7fe fe02 	bl	8000c70 <HAL_GetTick>
 800206c:	1b00      	subs	r0, r0, r4
 800206e:	2802      	cmp	r0, #2
 8002070:	d9ee      	bls.n	8002050 <RCCEx_PLL2_Config+0xac>
 8002072:	e7f7      	b.n	8002064 <RCCEx_PLL2_Config+0xc0>
 8002074:	46020c00 	.word	0x46020c00
 8002078:	80800000 	.word	0x80800000

0800207c <HAL_RCCEx_PeriphCLKConfig>:
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800207c:	6803      	ldr	r3, [r0, #0]
{
 800207e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002082:	07da      	lsls	r2, r3, #31
{
 8002084:	4604      	mov	r4, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002086:	d508      	bpl.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x1e>
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002088:	4993      	ldr	r1, [pc, #588]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800208a:	6d00      	ldr	r0, [r0, #80]	; 0x50
 800208c:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 8002090:	f022 0203 	bic.w	r2, r2, #3
 8002094:	4302      	orrs	r2, r0
 8002096:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800209a:	079f      	lsls	r7, r3, #30
 800209c:	d508      	bpl.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x34>
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800209e:	498e      	ldr	r1, [pc, #568]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80020a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80020a2:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 80020a6:	f022 020c 	bic.w	r2, r2, #12
 80020aa:	4302      	orrs	r2, r0
 80020ac:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020b0:	075e      	lsls	r6, r3, #29
 80020b2:	d508      	bpl.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80020b4:	4988      	ldr	r1, [pc, #544]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80020b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80020b8:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 80020bc:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80020c0:	4302      	orrs	r2, r0
 80020c2:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020c6:	071d      	lsls	r5, r3, #28
 80020c8:	d508      	bpl.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x60>
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80020ca:	4983      	ldr	r1, [pc, #524]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80020cc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80020ce:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 80020d2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80020d6:	4302      	orrs	r2, r0
 80020d8:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020dc:	06d8      	lsls	r0, r3, #27
 80020de:	d508      	bpl.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80020e0:	497d      	ldr	r1, [pc, #500]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80020e2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80020e4:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 80020e8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80020ec:	4302      	orrs	r2, r0
 80020ee:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020f2:	0699      	lsls	r1, r3, #26
 80020f4:	d508      	bpl.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80020f6:	4978      	ldr	r1, [pc, #480]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80020f8:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80020fa:	f8d1 20e8 	ldr.w	r2, [r1, #232]	; 0xe8
 80020fe:	f022 0207 	bic.w	r2, r2, #7
 8002102:	4302      	orrs	r2, r0
 8002104:	f8c1 20e8 	str.w	r2, [r1, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002108:	065a      	lsls	r2, r3, #25
 800210a:	d508      	bpl.n	800211e <HAL_RCCEx_PeriphCLKConfig+0xa2>
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800210c:	4972      	ldr	r1, [pc, #456]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800210e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8002110:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 8002114:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002118:	4302      	orrs	r2, r0
 800211a:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800211e:	061f      	lsls	r7, r3, #24
 8002120:	d508      	bpl.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002122:	496d      	ldr	r1, [pc, #436]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002124:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002126:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 800212a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800212e:	4302      	orrs	r2, r0
 8002130:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002134:	05de      	lsls	r6, r3, #23
 8002136:	d508      	bpl.n	800214a <HAL_RCCEx_PeriphCLKConfig+0xce>
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8002138:	4967      	ldr	r1, [pc, #412]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800213a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800213c:	f8d1 20e8 	ldr.w	r2, [r1, #232]	; 0xe8
 8002140:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002144:	4302      	orrs	r2, r0
 8002146:	f8c1 20e8 	str.w	r2, [r1, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800214a:	025d      	lsls	r5, r3, #9
 800214c:	d508      	bpl.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800214e:	4962      	ldr	r1, [pc, #392]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002150:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002152:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 8002156:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800215a:	4302      	orrs	r2, r0
 800215c:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002160:	0598      	lsls	r0, r3, #22
 8002162:	d508      	bpl.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002164:	495c      	ldr	r1, [pc, #368]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002166:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8002168:	f8d1 20e8 	ldr.w	r2, [r1, #232]	; 0xe8
 800216c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002170:	4302      	orrs	r2, r0
 8002172:	f8c1 20e8 	str.w	r2, [r1, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002176:	0559      	lsls	r1, r3, #21
 8002178:	d508      	bpl.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800217a:	4957      	ldr	r1, [pc, #348]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800217c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800217e:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 8002182:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002186:	4302      	orrs	r2, r0
 8002188:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800218c:	051a      	lsls	r2, r3, #20
 800218e:	d509      	bpl.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8002190:	4951      	ldr	r1, [pc, #324]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002192:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8002196:	f8d1 20e8 	ldr.w	r2, [r1, #232]	; 0xe8
 800219a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800219e:	4302      	orrs	r2, r0
 80021a0:	f8c1 20e8 	str.w	r2, [r1, #232]	; 0xe8
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80021a4:	049f      	lsls	r7, r3, #18
 80021a6:	f403 5600 	and.w	r6, r3, #8192	; 0x2000
 80021aa:	d508      	bpl.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x142>
    switch (pPeriphClkInit->Sai1ClockSelection)
 80021ac:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80021b0:	2b40      	cmp	r3, #64	; 0x40
 80021b2:	d024      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x182>
 80021b4:	d813      	bhi.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x162>
 80021b6:	b343      	cbz	r3, 800220a <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80021b8:	2b20      	cmp	r3, #32
 80021ba:	d02e      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80021bc:	2601      	movs	r6, #1
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80021be:	6823      	ldr	r3, [r4, #0]
 80021c0:	045d      	lsls	r5, r3, #17
 80021c2:	d50a      	bpl.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x15e>
    switch (pPeriphClkInit->Sai2ClockSelection)
 80021c4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80021c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021cc:	d032      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80021ce:	d829      	bhi.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80021d0:	b3b3      	cbz	r3, 8002240 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 80021d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021d6:	d05e      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 80021d8:	2601      	movs	r6, #1
 80021da:	4635      	mov	r5, r6
 80021dc:	e040      	b.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch (pPeriphClkInit->Sai1ClockSelection)
 80021de:	2b60      	cmp	r3, #96	; 0x60
 80021e0:	d001      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80021e2:	2b80      	cmp	r3, #128	; 0x80
 80021e4:	d1ea      	bne.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x140>
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80021e6:	4a3c      	ldr	r2, [pc, #240]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80021e8:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 80021ec:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 80021f0:	2600      	movs	r6, #0
 80021f2:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80021f6:	430b      	orrs	r3, r1
 80021f8:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80021fc:	e7df      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x142>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80021fe:	4a36      	ldr	r2, [pc, #216]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002200:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002206:	6293      	str	r3, [r2, #40]	; 0x28
    if (ret == HAL_OK)
 8002208:	e7ed      	b.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800220a:	f104 0008 	add.w	r0, r4, #8
 800220e:	f7ff fec9 	bl	8001fa4 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002212:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8002214:	2800      	cmp	r0, #0
 8002216:	d1d2      	bne.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x142>
 8002218:	e7e5      	b.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800221a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 800221e:	f7ff fe55 	bl	8001ecc <RCCEx_PLL3_Config>
 8002222:	e7f6      	b.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x196>
    switch (pPeriphClkInit->Sai2ClockSelection)
 8002224:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002228:	d002      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800222a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800222e:	d1d3      	bne.n	80021d8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002230:	4635      	mov	r5, r6
 8002232:	e00a      	b.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002234:	4a28      	ldr	r2, [pc, #160]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002236:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800223c:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800223e:	e7f7      	b.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002240:	f104 0008 	add.w	r0, r4, #8
 8002244:	f7ff feae 	bl	8001fa4 <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002248:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800224a:	bb4d      	cbnz	r5, 80022a0 <HAL_RCCEx_PeriphCLKConfig+0x224>
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800224c:	4a22      	ldr	r2, [pc, #136]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800224e:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8002252:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8002256:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800225a:	430b      	orrs	r3, r1
 800225c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002260:	6823      	ldr	r3, [r4, #0]
 8002262:	0418      	lsls	r0, r3, #16
 8002264:	d50a      	bpl.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (pPeriphClkInit->AdcDacClockSelection)
 8002266:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 800226a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800226e:	d02b      	beq.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8002270:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002274:	d816      	bhi.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8002276:	b1da      	cbz	r2, 80022b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8002278:	2601      	movs	r6, #1
 800227a:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800227c:	6823      	ldr	r3, [r4, #0]
 800227e:	03d9      	lsls	r1, r3, #15
 8002280:	d53d      	bpl.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x282>
    switch (pPeriphClkInit->Mdf1ClockSelection)
 8002282:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002286:	2b04      	cmp	r3, #4
 8002288:	f200 8085 	bhi.w	8002396 <HAL_RCCEx_PeriphCLKConfig+0x31a>
 800228c:	e8df f003 	tbb	[pc, r3]
 8002290:	2b7d262b 	.word	0x2b7d262b
 8002294:	2b          	.byte	0x2b
 8002295:	00          	.byte	0x00
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002296:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 800229a:	f7ff fe17 	bl	8001ecc <RCCEx_PLL3_Config>
 800229e:	e7d3      	b.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80022a0:	462e      	mov	r6, r5
 80022a2:	e7dd      	b.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch (pPeriphClkInit->AdcDacClockSelection)
 80022a4:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80022a8:	d002      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80022aa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80022ae:	d1e3      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    if (ret == HAL_OK)
 80022b0:	b985      	cbnz	r5, 80022d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80022b2:	4a09      	ldr	r2, [pc, #36]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022b4:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 80022b8:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 80022bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022c0:	430b      	orrs	r3, r1
 80022c2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80022c6:	e7d9      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x200>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80022c8:	f104 0008 	add.w	r0, r4, #8
 80022cc:	f7ff fe6a 	bl	8001fa4 <RCCEx_PLL2_Config>
 80022d0:	4605      	mov	r5, r0
        break;
 80022d2:	e7ed      	b.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80022d4:	462e      	mov	r6, r5
 80022d6:	e7d1      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80022d8:	46020c00 	.word	0x46020c00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80022dc:	4ab5      	ldr	r2, [pc, #724]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022de:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80022e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e4:	6293      	str	r3, [r2, #40]	; 0x28
    if (ret == HAL_OK)
 80022e6:	2d00      	cmp	r5, #0
 80022e8:	d158      	bne.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x320>
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80022ea:	4ab2      	ldr	r2, [pc, #712]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022ec:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 80022f0:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 80022f4:	f023 0307 	bic.w	r3, r3, #7
 80022f8:	430b      	orrs	r3, r1
 80022fa:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80022fe:	6823      	ldr	r3, [r4, #0]
 8002300:	039a      	lsls	r2, r3, #14
 8002302:	d50c      	bpl.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    switch (pPeriphClkInit->Adf1ClockSelection)
 8002304:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8002308:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800230c:	d060      	beq.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800230e:	d847      	bhi.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8002310:	2b00      	cmp	r3, #0
 8002312:	d04b      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x330>
 8002314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002318:	d054      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800231a:	2601      	movs	r6, #1
 800231c:	4635      	mov	r5, r6
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800231e:	6823      	ldr	r3, [r4, #0]
 8002320:	035b      	lsls	r3, r3, #13
 8002322:	d572      	bpl.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002324:	4ba3      	ldr	r3, [pc, #652]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002326:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800232a:	0757      	lsls	r7, r2, #29
 800232c:	d458      	bmi.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x364>
      pwrclkchanged = SET;
 800232e:	f04f 0801 	mov.w	r8, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002332:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002336:	f042 0204 	orr.w	r2, r2, #4
 800233a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800233e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002342:	f003 0304 	and.w	r3, r3, #4
 8002346:	9301      	str	r3, [sp, #4]
 8002348:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800234a:	4f9b      	ldr	r7, [pc, #620]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800234c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800234e:	f043 0301 	orr.w	r3, r3, #1
 8002352:	62bb      	str	r3, [r7, #40]	; 0x28
    tickstart = HAL_GetTick();
 8002354:	f7fe fc8c 	bl	8000c70 <HAL_GetTick>
 8002358:	4681      	mov	r9, r0
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800235a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800235c:	07d8      	lsls	r0, r3, #31
 800235e:	d542      	bpl.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    if (ret == HAL_OK)
 8002360:	2d00      	cmp	r5, #0
 8002362:	f040 8125 	bne.w	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x534>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002366:	4f93      	ldr	r7, [pc, #588]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002368:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800236c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002370:	f040 80f3 	bne.w	800255a <HAL_RCCEx_PeriphCLKConfig+0x4de>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002374:	4a8f      	ldr	r2, [pc, #572]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002376:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 800237a:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
 800237e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002382:	430b      	orrs	r3, r1
 8002384:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002388:	e035      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800238a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 800238e:	f7ff fd9d 	bl	8001ecc <RCCEx_PLL3_Config>
 8002392:	4605      	mov	r5, r0
        break;
 8002394:	e7a7      	b.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
    switch (pPeriphClkInit->Mdf1ClockSelection)
 8002396:	2601      	movs	r6, #1
 8002398:	4635      	mov	r5, r6
 800239a:	e7b0      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x282>
 800239c:	462e      	mov	r6, r5
 800239e:	e7ae      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x282>
    switch (pPeriphClkInit->Adf1ClockSelection)
 80023a0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80023a4:	d002      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x330>
 80023a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80023aa:	d1b6      	bne.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x29e>
    if (ret == HAL_OK)
 80023ac:	b9b5      	cbnz	r5, 80023dc <HAL_RCCEx_PeriphCLKConfig+0x360>
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80023ae:	4a81      	ldr	r2, [pc, #516]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80023b0:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80023b4:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 80023b8:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 80023bc:	430b      	orrs	r3, r1
 80023be:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80023c2:	e7ac      	b.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80023c4:	4a7b      	ldr	r2, [pc, #492]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80023c6:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80023c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023cc:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 80023ce:	e7ed      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x330>
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80023d0:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 80023d4:	f7ff fd7a 	bl	8001ecc <RCCEx_PLL3_Config>
 80023d8:	4605      	mov	r5, r0
        break;
 80023da:	e7e7      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x330>
 80023dc:	462e      	mov	r6, r5
 80023de:	e79e      	b.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    FlagStatus       pwrclkchanged = RESET;
 80023e0:	f04f 0800 	mov.w	r8, #0
 80023e4:	e7b1      	b.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e6:	f7fe fc43 	bl	8000c70 <HAL_GetTick>
 80023ea:	eba0 0009 	sub.w	r0, r0, r9
 80023ee:	2802      	cmp	r0, #2
 80023f0:	d9b3      	bls.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x2de>
        ret = HAL_TIMEOUT;
 80023f2:	2603      	movs	r6, #3
 80023f4:	4635      	mov	r5, r6
    if (pwrclkchanged == SET)
 80023f6:	f1b8 0f00 	cmp.w	r8, #0
 80023fa:	d006      	beq.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x38e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fc:	4a6d      	ldr	r2, [pc, #436]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80023fe:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002402:	f023 0304 	bic.w	r3, r3, #4
 8002406:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 800240a:	6823      	ldr	r3, [r4, #0]
 800240c:	02db      	lsls	r3, r3, #11
 800240e:	d510      	bpl.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    switch (pPeriphClkInit->IclkClockSelection)
 8002410:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 8002414:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002418:	f000 80e6 	beq.w	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x56c>
 800241c:	f200 80ce 	bhi.w	80025bc <HAL_RCCEx_PeriphCLKConfig+0x540>
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 80cf 	beq.w	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x548>
 8002426:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800242a:	f000 80d7 	beq.w	80025dc <HAL_RCCEx_PeriphCLKConfig+0x560>
 800242e:	2601      	movs	r6, #1
 8002430:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002432:	6823      	ldr	r3, [r4, #0]
 8002434:	031f      	lsls	r7, r3, #12
 8002436:	d513      	bpl.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    switch (pPeriphClkInit->RngClockSelection)
 8002438:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 800243c:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8002440:	d003      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8002442:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8002446:	f040 80d7 	bne.w	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    if (ret == HAL_OK)
 800244a:	2d00      	cmp	r5, #0
 800244c:	f040 80d7 	bne.w	80025fe <HAL_RCCEx_PeriphCLKConfig+0x582>
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8002450:	4858      	ldr	r0, [pc, #352]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002452:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 8002456:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800245a:	430a      	orrs	r2, r1
 800245c:	f8c0 20e4 	str.w	r2, [r0, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8002460:	04d8      	lsls	r0, r3, #19
 8002462:	d509      	bpl.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8002464:	4953      	ldr	r1, [pc, #332]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002466:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800246a:	f8d1 20e4 	ldr.w	r2, [r1, #228]	; 0xe4
 800246e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002472:	4302      	orrs	r2, r0
 8002474:	f8c1 20e4 	str.w	r2, [r1, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8002478:	0299      	lsls	r1, r3, #10
 800247a:	d510      	bpl.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x422>
    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800247c:	f8d4 70a4 	ldr.w	r7, [r4, #164]	; 0xa4
 8002480:	494c      	ldr	r1, [pc, #304]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002482:	f5b7 4f80 	cmp.w	r7, #16384	; 0x4000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002486:	bf02      	ittt	eq
 8002488:	6a88      	ldreq	r0, [r1, #40]	; 0x28
 800248a:	f440 3080 	orreq.w	r0, r0, #65536	; 0x10000
 800248e:	6288      	streq	r0, [r1, #40]	; 0x28
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8002490:	f8d1 20e4 	ldr.w	r2, [r1, #228]	; 0xe4
 8002494:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002498:	433a      	orrs	r2, r7
 800249a:	f8c1 20e4 	str.w	r2, [r1, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800249e:	021a      	lsls	r2, r3, #8
 80024a0:	d509      	bpl.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80024a2:	4944      	ldr	r1, [pc, #272]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80024a4:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 80024a8:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 80024ac:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80024b0:	4302      	orrs	r2, r0
 80024b2:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80024b6:	01df      	lsls	r7, r3, #7
 80024b8:	d509      	bpl.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80024ba:	493e      	ldr	r1, [pc, #248]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80024bc:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 80024c0:	f8d1 20e0 	ldr.w	r2, [r1, #224]	; 0xe0
 80024c4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80024c8:	4302      	orrs	r2, r0
 80024ca:	f8c1 20e0 	str.w	r2, [r1, #224]	; 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80024ce:	0198      	lsls	r0, r3, #6
 80024d0:	d509      	bpl.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80024d2:	4938      	ldr	r1, [pc, #224]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80024d4:	f8d4 00bc 	ldr.w	r0, [r4, #188]	; 0xbc
 80024d8:	f8d1 20e8 	ldr.w	r2, [r1, #232]	; 0xe8
 80024dc:	f022 0218 	bic.w	r2, r2, #24
 80024e0:	4302      	orrs	r2, r0
 80024e2:	f8c1 20e8 	str.w	r2, [r1, #232]	; 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80024e6:	0159      	lsls	r1, r3, #5
 80024e8:	d517      	bpl.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x49e>
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80024ea:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80024ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80024f2:	f040 8086 	bne.w	8002602 <HAL_RCCEx_PeriphCLKConfig+0x586>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024f6:	4a2f      	ldr	r2, [pc, #188]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80024f8:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80024fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024fe:	6293      	str	r3, [r2, #40]	; 0x28
    if (ret == HAL_OK)
 8002500:	2d00      	cmp	r5, #0
 8002502:	f040 8088 	bne.w	8002616 <HAL_RCCEx_PeriphCLKConfig+0x59a>
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8002506:	4a2b      	ldr	r2, [pc, #172]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002508:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 800250c:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8002510:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002514:	430b      	orrs	r3, r1
 8002516:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800251a:	6823      	ldr	r3, [r4, #0]
 800251c:	011a      	lsls	r2, r3, #4
 800251e:	d50b      	bpl.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8002520:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002524:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002528:	d077      	beq.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800252a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800252e:	f000 8085 	beq.w	800263c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002532:	2b00      	cmp	r3, #0
 8002534:	d076      	beq.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
 8002536:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8002538:	6823      	ldr	r3, [r4, #0]
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	d509      	bpl.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x4d6>
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800253e:	4a1d      	ldr	r2, [pc, #116]	; (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002540:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8002544:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8002548:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800254c:	430b      	orrs	r3, r1
 800254e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
}
 8002552:	4630      	mov	r0, r6
 8002554:	b002      	add	sp, #8
 8002556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800255a:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 800255e:	4293      	cmp	r3, r2
 8002560:	f43f af08 	beq.w	8002374 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002564:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_FORCE();
 8002568:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800256c:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8002570:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002574:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002578:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800257c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002580:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
        RCC->BDCR = tmpregister;
 8002584:	f8c7 10f0 	str.w	r1, [r7, #240]	; 0xf0
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002588:	07d1      	lsls	r1, r2, #31
 800258a:	f57f aef3 	bpl.w	8002374 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        tickstart = HAL_GetTick();
 800258e:	f7fe fb6f 	bl	8000c70 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002592:	f241 3a88 	movw	sl, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002596:	4681      	mov	r9, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002598:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800259c:	079a      	lsls	r2, r3, #30
 800259e:	f53f aee9 	bmi.w	8002374 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a2:	f7fe fb65 	bl	8000c70 <HAL_GetTick>
 80025a6:	eba0 0009 	sub.w	r0, r0, r9
 80025aa:	4550      	cmp	r0, sl
 80025ac:	d9f4      	bls.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 80025ae:	e720      	b.n	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80025b0:	462e      	mov	r6, r5
 80025b2:	e720      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80025b4:	46020c00 	.word	0x46020c00
 80025b8:	46020800 	.word	0x46020800
    switch (pPeriphClkInit->IclkClockSelection)
 80025bc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80025c0:	f47f af35 	bne.w	800242e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    if (ret == HAL_OK)
 80025c4:	b9b5      	cbnz	r5, 80025f4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80025c6:	4a21      	ldr	r2, [pc, #132]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025c8:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 80025cc:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
 80025d0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80025d4:	430b      	orrs	r3, r1
 80025d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80025da:	e72a      	b.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80025dc:	f104 0008 	add.w	r0, r4, #8
 80025e0:	f7ff fce0 	bl	8001fa4 <RCCEx_PLL2_Config>
 80025e4:	4605      	mov	r5, r0
        break;
 80025e6:	e7ed      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x548>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025e8:	4a18      	ldr	r2, [pc, #96]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025ea:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80025ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025f0:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 80025f2:	e7e7      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x548>
 80025f4:	462e      	mov	r6, r5
 80025f6:	e71c      	b.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    switch (pPeriphClkInit->RngClockSelection)
 80025f8:	2601      	movs	r6, #1
 80025fa:	4635      	mov	r5, r6
 80025fc:	e730      	b.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80025fe:	462e      	mov	r6, r5
 8002600:	e72e      	b.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8002602:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002606:	f47f af7b 	bne.w	8002500 <HAL_RCCEx_PeriphCLKConfig+0x484>
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800260a:	f104 0008 	add.w	r0, r4, #8
 800260e:	f7ff fcc9 	bl	8001fa4 <RCCEx_PLL2_Config>
 8002612:	4605      	mov	r5, r0
 8002614:	e774      	b.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002616:	462e      	mov	r6, r5
 8002618:	e77f      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x49e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800261a:	4a0c      	ldr	r2, [pc, #48]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800261c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800261e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002622:	6293      	str	r3, [r2, #40]	; 0x28
    if (ret == HAL_OK)
 8002624:	b985      	cbnz	r5, 8002648 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8002626:	4a09      	ldr	r2, [pc, #36]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002628:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800262c:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
 8002630:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002634:	430b      	orrs	r3, r1
 8002636:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800263a:	e77d      	b.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800263c:	f104 0008 	add.w	r0, r4, #8
 8002640:	f7ff fcb0 	bl	8001fa4 <RCCEx_PLL2_Config>
 8002644:	4605      	mov	r5, r0
        break;
 8002646:	e7ed      	b.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
 8002648:	462e      	mov	r6, r5
 800264a:	e775      	b.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800264c:	46020c00 	.word	0x46020c00

08002650 <HAL_RCCEx_GetPLL1ClockFreq>:
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8002650:	4a52      	ldr	r2, [pc, #328]	; (800279c <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
{
 8002652:	b570      	push	{r4, r5, r6, lr}
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8002654:	6b53      	ldr	r3, [r2, #52]	; 0x34
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002656:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002658:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 800265a:	6a96      	ldr	r6, [r2, #40]	; 0x28
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800265c:	f3c4 2403 	ubfx	r4, r4, #8, #4
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002660:	6b91      	ldr	r1, [r2, #56]	; 0x38
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002662:	3401      	adds	r4, #1
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002664:	ee07 4a90 	vmov	s15, r4
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002668:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 800266c:	f006 0410 	and.w	r4, r6, #16
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002670:	4361      	muls	r1, r4
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002672:	ee06 1a10 	vmov	s12, r1
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002676:	f005 0503 	and.w	r5, r5, #3
    switch (pll1source)
 800267a:	2d02      	cmp	r5, #2
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800267c:	eef8 5ae7 	vcvt.f32.s32	s11, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002680:	eeba 6ae9 	vcvt.f32.s32	s12, s12, #13
 8002684:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8002688:	f3c3 0308 	ubfx	r3, r3, #0, #9
    switch (pll1source)
 800268c:	d05f      	beq.n	800274e <HAL_RCCEx_GetPLL1ClockFreq+0xfe>
 800268e:	2d03      	cmp	r5, #3
 8002690:	d05d      	beq.n	800274e <HAL_RCCEx_GetPLL1ClockFreq+0xfe>
 8002692:	ee07 3a90 	vmov	s15, r3
 8002696:	2d01      	cmp	r5, #1
 8002698:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800269c:	4940      	ldr	r1, [pc, #256]	; (80027a0 <HAL_RCCEx_GetPLL1ClockFreq+0x150>)
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800269e:	6893      	ldr	r3, [r2, #8]
    switch (pll1source)
 80026a0:	d165      	bne.n	800276e <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80026a2:	021c      	lsls	r4, r3, #8
 80026a4:	bf4b      	itete	mi
 80026a6:	6893      	ldrmi	r3, [r2, #8]
 80026a8:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 80026ac:	0f1b      	lsrmi	r3, r3, #28
 80026ae:	f3c3 3303 	ubfxpl	r3, r3, #12, #4
 80026b2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80026b6:	edd3 7a00 	vldr	s15, [r3]
 80026ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026be:	ee87 7aa5 	vdiv.f32	s14, s15, s11
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026c2:	ee76 7a86 	vadd.f32	s15, s13, s12
 80026c6:	ee77 7a85 	vadd.f32	s15, s15, s10
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80026ca:	ee67 7a27 	vmul.f32	s15, s14, s15
    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80026ce:	4a33      	ldr	r2, [pc, #204]	; (800279c <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
 80026d0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80026d2:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 80026d6:	d00e      	beq.n	80026f6 <HAL_RCCEx_GetPLL1ClockFreq+0xa6>
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80026d8:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80026da:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80026de:	ee06 3a90 	vmov	s13, r3
 80026e2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80026e6:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80026ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026ee:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80026f2:	ee17 3a10 	vmov	r3, s14
    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80026f6:	4a29      	ldr	r2, [pc, #164]	; (800279c <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
 80026f8:	6003      	str	r3, [r0, #0]
 80026fa:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80026fc:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8002700:	d00e      	beq.n	8002720 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002702:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002704:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8002708:	ee06 3a90 	vmov	s13, r3
 800270c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8002710:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8002714:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002718:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800271c:	ee17 3a10 	vmov	r3, s14
    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8002720:	4a1e      	ldr	r2, [pc, #120]	; (800279c <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
 8002722:	6043      	str	r3, [r0, #4]
 8002724:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002726:	f413 2380 	ands.w	r3, r3, #262144	; 0x40000
 800272a:	d00e      	beq.n	800274a <HAL_RCCEx_GetPLL1ClockFreq+0xfa>
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800272c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800272e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8002732:	ee06 3a90 	vmov	s13, r3
 8002736:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800273a:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800273e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002742:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8002746:	ee17 3a90 	vmov	r3, s15
 800274a:	6083      	str	r3, [r0, #8]
}
 800274c:	bd70      	pop	{r4, r5, r6, pc}
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800274e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002750:	eddf 6a14 	vldr	s13, [pc, #80]	; 80027a4 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 8002754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002758:	ee07 3a90 	vmov	s15, r3
 800275c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002760:	ee77 7a06 	vadd.f32	s15, s14, s12
 8002764:	ee86 7aa5 	vdiv.f32	s14, s13, s11
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002768:	ee77 7a85 	vadd.f32	s15, s15, s10
 800276c:	e7ad      	b.n	80026ca <HAL_RCCEx_GetPLL1ClockFreq+0x7a>
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800276e:	021b      	lsls	r3, r3, #8
 8002770:	bf4b      	itete	mi
 8002772:	6893      	ldrmi	r3, [r2, #8]
 8002774:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8002778:	0f1b      	lsrmi	r3, r3, #28
 800277a:	f3c3 3303 	ubfxpl	r3, r3, #12, #4
 800277e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8002782:	ed93 7a00 	vldr	s14, [r3]
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002786:	ee76 6a86 	vadd.f32	s13, s13, s12
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800278a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800278e:	ee76 6a85 	vadd.f32	s13, s13, s10
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8002792:	eec7 7a25 	vdiv.f32	s15, s14, s11
 8002796:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800279a:	e798      	b.n	80026ce <HAL_RCCEx_GetPLL1ClockFreq+0x7e>
 800279c:	46020c00 	.word	0x46020c00
 80027a0:	08007858 	.word	0x08007858
 80027a4:	4b742400 	.word	0x4b742400

080027a8 <HAL_RCCEx_GetPLL2ClockFreq>:
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80027a8:	4a52      	ldr	r2, [pc, #328]	; (80028f4 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
{
 80027aa:	b570      	push	{r4, r5, r6, lr}
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80027ac:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80027ae:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80027b0:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 80027b2:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80027b4:	f3c4 2403 	ubfx	r4, r4, #8, #4
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80027b8:	6c11      	ldr	r1, [r2, #64]	; 0x40
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80027ba:	3401      	adds	r4, #1
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80027bc:	ee07 4a90 	vmov	s15, r4
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80027c0:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 80027c4:	f006 0410 	and.w	r4, r6, #16
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80027c8:	4361      	muls	r1, r4
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 80027ca:	ee06 1a10 	vmov	s12, r1
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80027ce:	f005 0503 	and.w	r5, r5, #3
    switch (pll2source)
 80027d2:	2d02      	cmp	r5, #2
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80027d4:	eef8 5ae7 	vcvt.f32.s32	s11, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 80027d8:	eeba 6ae9 	vcvt.f32.s32	s12, s12, #13
 80027dc:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80027e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
    switch (pll2source)
 80027e4:	d05f      	beq.n	80028a6 <HAL_RCCEx_GetPLL2ClockFreq+0xfe>
 80027e6:	2d03      	cmp	r5, #3
 80027e8:	d05d      	beq.n	80028a6 <HAL_RCCEx_GetPLL2ClockFreq+0xfe>
 80027ea:	ee07 3a90 	vmov	s15, r3
 80027ee:	2d01      	cmp	r5, #1
 80027f0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80027f4:	4940      	ldr	r1, [pc, #256]	; (80028f8 <HAL_RCCEx_GetPLL2ClockFreq+0x150>)
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80027f6:	6893      	ldr	r3, [r2, #8]
    switch (pll2source)
 80027f8:	d165      	bne.n	80028c6 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80027fa:	021c      	lsls	r4, r3, #8
 80027fc:	bf4b      	itete	mi
 80027fe:	6893      	ldrmi	r3, [r2, #8]
 8002800:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8002804:	0f1b      	lsrmi	r3, r3, #28
 8002806:	f3c3 3303 	ubfxpl	r3, r3, #12, #4
 800280a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800280e:	edd3 7a00 	vldr	s15, [r3]
 8002812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002816:	ee87 7aa5 	vdiv.f32	s14, s15, s11
                  ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800281a:	ee76 7a86 	vadd.f32	s15, s13, s12
 800281e:	ee77 7a85 	vadd.f32	s15, s15, s10
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8002822:	ee67 7a27 	vmul.f32	s15, s14, s15
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8002826:	4a33      	ldr	r2, [pc, #204]	; (80028f4 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
 8002828:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800282a:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 800282e:	d00e      	beq.n	800284e <HAL_RCCEx_GetPLL2ClockFreq+0xa6>
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002830:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002832:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002836:	ee06 3a90 	vmov	s13, r3
 800283a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800283e:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002842:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002846:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800284a:	ee17 3a10 	vmov	r3, s14
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800284e:	4a29      	ldr	r2, [pc, #164]	; (80028f4 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
 8002850:	6003      	str	r3, [r0, #0]
 8002852:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002854:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8002858:	d00e      	beq.n	8002878 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800285a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800285c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8002860:	ee06 3a90 	vmov	s13, r3
 8002864:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8002868:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800286c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002870:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002874:	ee17 3a10 	vmov	r3, s14
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8002878:	4a1e      	ldr	r2, [pc, #120]	; (80028f4 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
 800287a:	6043      	str	r3, [r0, #4]
 800287c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800287e:	f413 2380 	ands.w	r3, r3, #262144	; 0x40000
 8002882:	d00e      	beq.n	80028a2 <HAL_RCCEx_GetPLL2ClockFreq+0xfa>
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002884:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002886:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800288a:	ee06 3a90 	vmov	s13, r3
 800288e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8002892:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8002896:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800289a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800289e:	ee17 3a90 	vmov	r3, s15
 80028a2:	6083      	str	r3, [r0, #8]
}
 80028a4:	bd70      	pop	{r4, r5, r6, pc}
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80028a6:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80028a8:	eddf 6a14 	vldr	s13, [pc, #80]	; 80028fc <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 80028ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b0:	ee07 3a90 	vmov	s15, r3
 80028b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028b8:	ee77 7a06 	vadd.f32	s15, s14, s12
 80028bc:	ee86 7aa5 	vdiv.f32	s14, s13, s11
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 80028c0:	ee77 7a85 	vadd.f32	s15, s15, s10
 80028c4:	e7ad      	b.n	8002822 <HAL_RCCEx_GetPLL2ClockFreq+0x7a>
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80028c6:	021b      	lsls	r3, r3, #8
 80028c8:	bf4b      	itete	mi
 80028ca:	6893      	ldrmi	r3, [r2, #8]
 80028cc:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 80028d0:	0f1b      	lsrmi	r3, r3, #28
 80028d2:	f3c3 3303 	ubfxpl	r3, r3, #12, #4
 80028d6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80028da:	ed93 7a00 	vldr	s14, [r3]
                  * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80028de:	ee76 6a86 	vadd.f32	s13, s13, s12
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80028e2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
                  * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80028e6:	ee76 6a85 	vadd.f32	s13, s13, s10
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80028ea:	eec7 7a25 	vdiv.f32	s15, s14, s11
 80028ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 80028f2:	e798      	b.n	8002826 <HAL_RCCEx_GetPLL2ClockFreq+0x7e>
 80028f4:	46020c00 	.word	0x46020c00
 80028f8:	08007858 	.word	0x08007858
 80028fc:	4b742400 	.word	0x4b742400

08002900 <HAL_RCCEx_GetPLL3ClockFreq>:
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8002900:	4a52      	ldr	r2, [pc, #328]	; (8002a4c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
{
 8002902:	b570      	push	{r4, r5, r6, lr}
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8002904:	6c53      	ldr	r3, [r2, #68]	; 0x44
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8002906:	6b15      	ldr	r5, [r2, #48]	; 0x30
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8002908:	6b14      	ldr	r4, [r2, #48]	; 0x30
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 800290a:	6b16      	ldr	r6, [r2, #48]	; 0x30
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800290c:	f3c4 2403 	ubfx	r4, r4, #8, #4
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8002910:	6c91      	ldr	r1, [r2, #72]	; 0x48
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8002912:	3401      	adds	r4, #1
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8002914:	ee07 4a90 	vmov	s15, r4
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8002918:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 800291c:	f006 0410 	and.w	r4, r6, #16
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8002920:	4361      	muls	r1, r4
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8002922:	ee06 1a10 	vmov	s12, r1
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8002926:	f005 0503 	and.w	r5, r5, #3
    switch (pll3source)
 800292a:	2d02      	cmp	r5, #2
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800292c:	eef8 5ae7 	vcvt.f32.s32	s11, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8002930:	eeba 6ae9 	vcvt.f32.s32	s12, s12, #13
 8002934:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8002938:	f3c3 0308 	ubfx	r3, r3, #0, #9
    switch (pll3source)
 800293c:	d05f      	beq.n	80029fe <HAL_RCCEx_GetPLL3ClockFreq+0xfe>
 800293e:	2d03      	cmp	r5, #3
 8002940:	d05d      	beq.n	80029fe <HAL_RCCEx_GetPLL3ClockFreq+0xfe>
 8002942:	ee07 3a90 	vmov	s15, r3
 8002946:	2d01      	cmp	r5, #1
 8002948:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800294c:	4940      	ldr	r1, [pc, #256]	; (8002a50 <HAL_RCCEx_GetPLL3ClockFreq+0x150>)
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800294e:	6893      	ldr	r3, [r2, #8]
    switch (pll3source)
 8002950:	d165      	bne.n	8002a1e <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8002952:	021c      	lsls	r4, r3, #8
 8002954:	bf4b      	itete	mi
 8002956:	6893      	ldrmi	r3, [r2, #8]
 8002958:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 800295c:	0f1b      	lsrmi	r3, r3, #28
 800295e:	f3c3 3303 	ubfxpl	r3, r3, #12, #4
 8002962:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8002966:	edd3 7a00 	vldr	s15, [r3]
 800296a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800296e:	ee87 7aa5 	vdiv.f32	s14, s15, s11
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002972:	ee76 7a86 	vadd.f32	s15, s13, s12
 8002976:	ee77 7a85 	vadd.f32	s15, s15, s10
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800297a:	ee67 7a27 	vmul.f32	s15, s14, s15
    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800297e:	4a33      	ldr	r2, [pc, #204]	; (8002a4c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
 8002980:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002982:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8002986:	d00e      	beq.n	80029a6 <HAL_RCCEx_GetPLL3ClockFreq+0xa6>
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8002988:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800298a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800298e:	ee06 3a90 	vmov	s13, r3
 8002992:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8002996:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800299a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800299e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80029a2:	ee17 3a10 	vmov	r3, s14
    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80029a6:	4a29      	ldr	r2, [pc, #164]	; (8002a4c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
 80029a8:	6003      	str	r3, [r0, #0]
 80029aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029ac:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 80029b0:	d00e      	beq.n	80029d0 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80029b2:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80029b4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80029b8:	ee06 3a90 	vmov	s13, r3
 80029bc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80029c0:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80029c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029c8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80029cc:	ee17 3a10 	vmov	r3, s14
    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80029d0:	4a1e      	ldr	r2, [pc, #120]	; (8002a4c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
 80029d2:	6043      	str	r3, [r0, #4]
 80029d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029d6:	f413 2380 	ands.w	r3, r3, #262144	; 0x40000
 80029da:	d00e      	beq.n	80029fa <HAL_RCCEx_GetPLL3ClockFreq+0xfa>
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80029dc:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80029de:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80029e2:	ee06 3a90 	vmov	s13, r3
 80029e6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                     RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80029ea:	ee76 6a85 	vadd.f32	s13, s13, s10
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80029ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029f2:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80029f6:	ee17 3a90 	vmov	r3, s15
 80029fa:	6083      	str	r3, [r0, #8]
}
 80029fc:	bd70      	pop	{r4, r5, r6, pc}
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80029fe:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8002a00:	eddf 6a14 	vldr	s13, [pc, #80]	; 8002a54 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 8002a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a08:	ee07 3a90 	vmov	s15, r3
 8002a0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a10:	ee77 7a06 	vadd.f32	s15, s14, s12
 8002a14:	ee86 7aa5 	vdiv.f32	s14, s13, s11
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8002a18:	ee77 7a85 	vadd.f32	s15, s15, s10
 8002a1c:	e7ad      	b.n	800297a <HAL_RCCEx_GetPLL3ClockFreq+0x7a>
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8002a1e:	021b      	lsls	r3, r3, #8
 8002a20:	bf4b      	itete	mi
 8002a22:	6893      	ldrmi	r3, [r2, #8]
 8002a24:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8002a28:	0f1b      	lsrmi	r3, r3, #28
 8002a2a:	f3c3 3303 	ubfxpl	r3, r3, #12, #4
 8002a2e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8002a32:	ed93 7a00 	vldr	s14, [r3]
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002a36:	ee76 6a86 	vadd.f32	s13, s13, s12
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8002a3a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002a3e:	ee76 6a85 	vadd.f32	s13, s13, s10
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8002a42:	eec7 7a25 	vdiv.f32	s15, s14, s11
 8002a46:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8002a4a:	e798      	b.n	800297e <HAL_RCCEx_GetPLL3ClockFreq+0x7e>
 8002a4c:	46020c00 	.word	0x46020c00
 8002a50:	08007858 	.word	0x08007858
 8002a54:	4b742400 	.word	0x4b742400

08002a58 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8002a58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8002a5a:	f5a0 2380 	sub.w	r3, r0, #262144	; 0x40000
 8002a5e:	430b      	orrs	r3, r1
 8002a60:	d128      	bne.n	8002ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002a62:	4aa4      	ldr	r2, [pc, #656]	; (8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002a64:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8002a68:	f8d2 10f0 	ldr.w	r1, [r2, #240]	; 0xf0
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002a6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8002a70:	0789      	lsls	r1, r1, #30
 8002a72:	d503      	bpl.n	8002a7c <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8002a74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a78:	f000 84f2 	beq.w	8003460 <HAL_RCCEx_GetPeriphCLKFreq+0xa08>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8002a7c:	f8d2 10f0 	ldr.w	r1, [r2, #240]	; 0xf0
 8002a80:	0109      	lsls	r1, r1, #4
 8002a82:	d50d      	bpl.n	8002aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x48>
 8002a84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a88:	d10a      	bne.n	8002aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x48>
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8002a8a:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
        frequency = LSI_VALUE;
 8002a8e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002a92:	bf14      	ite	ne
 8002a94:	20fa      	movne	r0, #250	; 0xfa
 8002a96:	f44f 40fa 	moveq.w	r0, #32000	; 0x7d00
}
 8002a9a:	b005      	add	sp, #20
 8002a9c:	f85d fb04 	ldr.w	pc, [sp], #4
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8002aa0:	6810      	ldr	r0, [r2, #0]
 8002aa2:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8002aa6:	d0f8      	beq.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = HSE_VALUE / 32U;
 8002aa8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002aac:	4892      	ldr	r0, [pc, #584]	; (8002cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8002aae:	bf18      	it	ne
 8002ab0:	2000      	movne	r0, #0
 8002ab2:	e7f2      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8002ab4:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	d129      	bne.n	8002b10 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8002abc:	4a8d      	ldr	r2, [pc, #564]	; (8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002abe:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8002ac2:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
    switch (srcclk)
 8002ac6:	2b40      	cmp	r3, #64	; 0x40
 8002ac8:	d00c      	beq.n	8002ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 8002aca:	d804      	bhi.n	8002ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8002acc:	b17b      	cbz	r3, 8002aee <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 8002ace:	2b20      	cmp	r3, #32
 8002ad0:	d012      	beq.n	8002af8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	e7e1      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8002ad6:	2b60      	cmp	r3, #96	; 0x60
 8002ad8:	f000 84c6 	beq.w	8003468 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>
 8002adc:	2b80      	cmp	r3, #128	; 0x80
 8002ade:	d010      	beq.n	8002b02 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	e7da      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8002ae4:	a801      	add	r0, sp, #4
 8002ae6:	f7ff fdb3 	bl	8002650 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8002aea:	9801      	ldr	r0, [sp, #4]
        break;
 8002aec:	e7d5      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002aee:	a801      	add	r0, sp, #4
 8002af0:	f7ff fe5a 	bl	80027a8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8002af4:	9801      	ldr	r0, [sp, #4]
        break;
 8002af6:	e7d0      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002af8:	a801      	add	r0, sp, #4
 8002afa:	f7ff ff01 	bl	8002900 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8002afe:	9801      	ldr	r0, [sp, #4]
        break;
 8002b00:	e7cb      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002b02:	6810      	ldr	r0, [r2, #0]
          frequency = HSI_VALUE;
 8002b04:	4b7d      	ldr	r3, [pc, #500]	; (8002cfc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8002b06:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8002b0a:	bf18      	it	ne
 8002b0c:	4618      	movne	r0, r3
 8002b0e:	e7c4      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8002b10:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 8002b14:	430b      	orrs	r3, r1
 8002b16:	d11e      	bne.n	8002b56 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8002b18:	4a76      	ldr	r2, [pc, #472]	; (8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002b1a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 8002b1e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    switch (srcclk)
 8002b22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b26:	d0dd      	beq.n	8002ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 8002b28:	d806      	bhi.n	8002b38 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0df      	beq.n	8002aee <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 8002b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b32:	d0e1      	beq.n	8002af8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8002b34:	2000      	movs	r0, #0
 8002b36:	e7b0      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8002b38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b3c:	f000 8498 	beq.w	8003470 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
 8002b40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b44:	f040 8498 	bne.w	8003478 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002b48:	6810      	ldr	r0, [r2, #0]
          frequency = HSI_VALUE;
 8002b4a:	4b6c      	ldr	r3, [pc, #432]	; (8002cfc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8002b4c:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8002b50:	bf18      	it	ne
 8002b52:	4618      	movne	r0, r3
 8002b54:	e7a1      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8002b56:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 8002b5a:	430b      	orrs	r3, r1
 8002b5c:	d113      	bne.n	8002b86 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8002b5e:	4a65      	ldr	r2, [pc, #404]	; (8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002b60:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8002b64:	6811      	ldr	r1, [r2, #0]
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8002b66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8002b6a:	0548      	lsls	r0, r1, #21
 8002b6c:	d502      	bpl.n	8002b74 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 8485 	beq.w	800347e <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8002b74:	6810      	ldr	r0, [r2, #0]
 8002b76:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8002b7a:	d08e      	beq.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = HSI_VALUE >> 1U;
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	4860      	ldr	r0, [pc, #384]	; (8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8002b80:	bf08      	it	eq
 8002b82:	2000      	moveq	r0, #0
 8002b84:	e789      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8002b86:	f5a0 1380 	sub.w	r3, r0, #1048576	; 0x100000
 8002b8a:	430b      	orrs	r3, r1
 8002b8c:	d12e      	bne.n	8002bec <HAL_RCCEx_GetPeriphCLKFreq+0x194>
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8002b8e:	4a59      	ldr	r2, [pc, #356]	; (8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002b90:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
 8002b94:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
    switch (srcclk)
 8002b98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b9c:	d00b      	beq.n	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8002b9e:	d805      	bhi.n	8002bac <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002ba0:	b173      	cbz	r3, 8002bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 8002ba2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ba6:	d038      	beq.n	8002c1a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8002ba8:	2000      	movs	r0, #0
 8002baa:	e776      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8002bac:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002bb0:	d00d      	beq.n	8002bce <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8002bb2:	2000      	movs	r0, #0
 8002bb4:	e771      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8002bb6:	a801      	add	r0, sp, #4
 8002bb8:	f7ff fd4a 	bl	8002650 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8002bbc:	9802      	ldr	r0, [sp, #8]
        break;
 8002bbe:	e76c      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8002bc0:	6810      	ldr	r0, [r2, #0]
          frequency = HSI48_VALUE;
 8002bc2:	4b50      	ldr	r3, [pc, #320]	; (8002d04 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 8002bc4:	f410 5000 	ands.w	r0, r0, #8192	; 0x2000
 8002bc8:	bf18      	it	ne
 8002bca:	4618      	movne	r0, r3
 8002bcc:	e765      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8002bce:	6893      	ldr	r3, [r2, #8]
 8002bd0:	0219      	lsls	r1, r3, #8
 8002bd2:	bf4c      	ite	mi
 8002bd4:	6893      	ldrmi	r3, [r2, #8]
 8002bd6:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8002bda:	4a4b      	ldr	r2, [pc, #300]	; (8002d08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8002bdc:	bf4c      	ite	mi
 8002bde:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8002be2:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8002be6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 8002bea:	e756      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8002bec:	f5a0 1300 	sub.w	r3, r0, #2097152	; 0x200000
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	d136      	bne.n	8002c62 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8002bf4:	4b3f      	ldr	r3, [pc, #252]	; (8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002bf6:	f8d3 00e4 	ldr.w	r0, [r3, #228]	; 0xe4
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8002bfa:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8002bfe:	d12b      	bne.n	8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8002c00:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002c04:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
      switch (srcclk)
 8002c08:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 8002c0c:	d0d3      	beq.n	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8002c0e:	d809      	bhi.n	8002c24 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
 8002c10:	b1da      	cbz	r2, 8002c4a <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8002c12:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8002c16:	f47f af40 	bne.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002c1a:	a801      	add	r0, sp, #4
 8002c1c:	f7ff fdc4 	bl	80027a8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8002c20:	9802      	ldr	r0, [sp, #8]
        break;
 8002c22:	e73a      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      switch (srcclk)
 8002c24:	f1b2 6f40 	cmp.w	r2, #201326592	; 0xc000000
 8002c28:	f47f af37 	bne.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	0212      	lsls	r2, r2, #8
 8002c30:	bf4c      	ite	mi
 8002c32:	689b      	ldrmi	r3, [r3, #8]
 8002c34:	f8d3 30f4 	ldrpl.w	r3, [r3, #244]	; 0xf4
 8002c38:	4a33      	ldr	r2, [pc, #204]	; (8002d08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8002c3a:	bf4c      	ite	mi
 8002c3c:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8002c40:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8002c44:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
          break;
 8002c48:	e727      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8002c4a:	6818      	ldr	r0, [r3, #0]
          frequency = HSI48_VALUE;
 8002c4c:	4b2d      	ldr	r3, [pc, #180]	; (8002d04 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 8002c4e:	f410 5000 	ands.w	r0, r0, #8192	; 0x2000
 8002c52:	bf18      	it	ne
 8002c54:	4618      	movne	r0, r3
 8002c56:	e720      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8002c58:	a801      	add	r0, sp, #4
 8002c5a:	f7ff fcf9 	bl	8002650 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8002c5e:	9801      	ldr	r0, [sp, #4]
 8002c60:	e71b      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8002c62:	1e43      	subs	r3, r0, #1
 8002c64:	430b      	orrs	r3, r1
 8002c66:	d123      	bne.n	8002cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002c68:	4a22      	ldr	r2, [pc, #136]	; (8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002c6a:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8002c6e:	f013 0303 	ands.w	r3, r3, #3
 8002c72:	d104      	bne.n	8002c7e <HAL_RCCEx_GetPeriphCLKFreq+0x226>
}
 8002c74:	b005      	add	sp, #20
 8002c76:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK2Freq();
 8002c7a:	f7ff b907 	b.w	8001e8c <HAL_RCC_GetPCLK2Freq>
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d104      	bne.n	8002c8c <HAL_RCCEx_GetPeriphCLKFreq+0x234>
}
 8002c82:	b005      	add	sp, #20
 8002c84:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetSysClockFreq();
 8002c88:	f7fe baa4 	b.w	80011d4 <HAL_RCC_GetSysClockFreq>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8002c8c:	6811      	ldr	r1, [r2, #0]
 8002c8e:	0548      	lsls	r0, r1, #21
 8002c90:	d502      	bpl.n	8002c98 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	f000 83f6 	beq.w	8003484 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8002c98:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 8002c9c:	f010 0002 	ands.w	r0, r0, #2
 8002ca0:	f43f aefb 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 8002ca4:	2b03      	cmp	r3, #3
 8002ca6:	bf14      	ite	ne
 8002ca8:	2000      	movne	r0, #0
 8002caa:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 8002cae:	e6f4      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8002cb0:	1e83      	subs	r3, r0, #2
 8002cb2:	430b      	orrs	r3, r1
 8002cb4:	d12a      	bne.n	8002d0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002cb6:	4a0f      	ldr	r2, [pc, #60]	; (8002cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8002cb8:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8002cbc:	f013 030c 	ands.w	r3, r3, #12
 8002cc0:	d104      	bne.n	8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x274>
}
 8002cc2:	b005      	add	sp, #20
 8002cc4:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 8002cc8:	f7ff b8d0 	b.w	8001e6c <HAL_RCC_GetPCLK1Freq>
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8002ccc:	2b04      	cmp	r3, #4
 8002cce:	d0d8      	beq.n	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8002cd0:	6811      	ldr	r1, [r2, #0]
 8002cd2:	0549      	lsls	r1, r1, #21
 8002cd4:	d502      	bpl.n	8002cdc <HAL_RCCEx_GetPeriphCLKFreq+0x284>
 8002cd6:	2b08      	cmp	r3, #8
 8002cd8:	f000 83d7 	beq.w	800348a <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8002cdc:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 8002ce0:	f010 0002 	ands.w	r0, r0, #2
 8002ce4:	f43f aed9 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 8002ce8:	2b0c      	cmp	r3, #12
 8002cea:	bf14      	ite	ne
 8002cec:	2000      	movne	r0, #0
 8002cee:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 8002cf2:	e6d2      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8002cf4:	46020c00 	.word	0x46020c00
 8002cf8:	0007a120 	.word	0x0007a120
 8002cfc:	00f42400 	.word	0x00f42400
 8002d00:	007a1200 	.word	0x007a1200
 8002d04:	02dc6c00 	.word	0x02dc6c00
 8002d08:	08007858 	.word	0x08007858
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8002d0c:	1f03      	subs	r3, r0, #4
 8002d0e:	430b      	orrs	r3, r1
 8002d10:	d119      	bne.n	8002d46 <HAL_RCCEx_GetPeriphCLKFreq+0x2ee>
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002d12:	4aac      	ldr	r2, [pc, #688]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002d14:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8002d18:	f013 0330 	ands.w	r3, r3, #48	; 0x30
 8002d1c:	d0d1      	beq.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8002d1e:	2b10      	cmp	r3, #16
 8002d20:	d0af      	beq.n	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8002d22:	6811      	ldr	r1, [r2, #0]
 8002d24:	0548      	lsls	r0, r1, #21
 8002d26:	d502      	bpl.n	8002d2e <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8002d28:	2b20      	cmp	r3, #32
 8002d2a:	f000 83b1 	beq.w	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8002d2e:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 8002d32:	f010 0002 	ands.w	r0, r0, #2
 8002d36:	f43f aeb0 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 8002d3a:	2b30      	cmp	r3, #48	; 0x30
 8002d3c:	bf14      	ite	ne
 8002d3e:	2000      	movne	r0, #0
 8002d40:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 8002d44:	e6a9      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8002d46:	f1a0 0308 	sub.w	r3, r0, #8
 8002d4a:	430b      	orrs	r3, r1
 8002d4c:	d119      	bne.n	8002d82 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002d4e:	4a9d      	ldr	r2, [pc, #628]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002d50:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8002d54:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
 8002d58:	d0b3      	beq.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8002d5a:	2b40      	cmp	r3, #64	; 0x40
 8002d5c:	d091      	beq.n	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8002d5e:	6811      	ldr	r1, [r2, #0]
 8002d60:	0549      	lsls	r1, r1, #21
 8002d62:	d502      	bpl.n	8002d6a <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 8002d64:	2b80      	cmp	r3, #128	; 0x80
 8002d66:	f000 8396 	beq.w	8003496 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8002d6a:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 8002d6e:	f010 0002 	ands.w	r0, r0, #2
 8002d72:	f43f ae92 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 8002d76:	2bc0      	cmp	r3, #192	; 0xc0
 8002d78:	bf14      	ite	ne
 8002d7a:	2000      	movne	r0, #0
 8002d7c:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 8002d80:	e68b      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8002d82:	f1a0 0310 	sub.w	r3, r0, #16
 8002d86:	430b      	orrs	r3, r1
 8002d88:	d11d      	bne.n	8002dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002d8a:	4a8e      	ldr	r2, [pc, #568]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002d8c:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8002d90:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002d94:	d095      	beq.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8002d96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d9a:	f43f af72 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8002d9e:	6811      	ldr	r1, [r2, #0]
 8002da0:	0548      	lsls	r0, r1, #21
 8002da2:	d503      	bpl.n	8002dac <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8002da4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002da8:	f000 8378 	beq.w	800349c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8002dac:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 8002db0:	f010 0002 	ands.w	r0, r0, #2
 8002db4:	f43f ae71 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 8002db8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002dbc:	bf14      	ite	ne
 8002dbe:	2000      	movne	r0, #0
 8002dc0:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 8002dc4:	e669      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8002dc6:	f1a0 0320 	sub.w	r3, r0, #32
 8002dca:	430b      	orrs	r3, r1
 8002dcc:	d132      	bne.n	8002e34 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002dce:	4a7d      	ldr	r2, [pc, #500]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002dd0:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8002dd4:	f013 0307 	ands.w	r3, r3, #7
 8002dd8:	d104      	bne.n	8002de4 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
}
 8002dda:	b005      	add	sp, #20
 8002ddc:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK3Freq();
 8002de0:	f7ff b864 	b.w	8001eac <HAL_RCC_GetPCLK3Freq>
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	f43f af4c 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8002dea:	6811      	ldr	r1, [r2, #0]
 8002dec:	0549      	lsls	r1, r1, #21
 8002dee:	d502      	bpl.n	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	f000 8356 	beq.w	80034a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8002df6:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
 8002dfa:	0792      	lsls	r2, r2, #30
 8002dfc:	d502      	bpl.n	8002e04 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8002dfe:	2b03      	cmp	r3, #3
 8002e00:	f000 8352 	beq.w	80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8002e04:	4a6f      	ldr	r2, [pc, #444]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002e06:	6810      	ldr	r0, [r2, #0]
 8002e08:	f010 0020 	ands.w	r0, r0, #32
 8002e0c:	f43f ae45 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	f040 834d 	bne.w	80034b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8002e16:	6893      	ldr	r3, [r2, #8]
 8002e18:	021b      	lsls	r3, r3, #8
 8002e1a:	bf4c      	ite	mi
 8002e1c:	6893      	ldrmi	r3, [r2, #8]
 8002e1e:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8002e22:	4a69      	ldr	r2, [pc, #420]	; (8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8002e24:	bf4c      	ite	mi
 8002e26:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8002e2a:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8002e2e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002e32:	e632      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8002e34:	f5a0 4300 	sub.w	r3, r0, #32768	; 0x8000
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	d13a      	bne.n	8002eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8002e3c:	4a61      	ldr	r2, [pc, #388]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002e3e:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8002e42:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8002e46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e4a:	f43f af1a 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8002e4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e52:	d104      	bne.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x406>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002e54:	a801      	add	r0, sp, #4
 8002e56:	f7ff fca7 	bl	80027a8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8002e5a:	9803      	ldr	r0, [sp, #12]
 8002e5c:	e61d      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8002e5e:	b923      	cbnz	r3, 8002e6a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
}
 8002e60:	b005      	add	sp, #20
 8002e62:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetHCLKFreq();
 8002e66:	f7fe bb89 	b.w	800157c <HAL_RCC_GetHCLKFreq>
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8002e6a:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8002e6e:	d10d      	bne.n	8002e8c <HAL_RCCEx_GetPeriphCLKFreq+0x434>
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 8002e70:	6893      	ldr	r3, [r2, #8]
 8002e72:	0218      	lsls	r0, r3, #8
 8002e74:	bf4c      	ite	mi
 8002e76:	6893      	ldrmi	r3, [r2, #8]
 8002e78:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8002e7c:	4a52      	ldr	r2, [pc, #328]	; (8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8002e7e:	bf4c      	ite	mi
 8002e80:	0f1b      	lsrmi	r3, r3, #28
 8002e82:	f3c3 3303 	ubfxpl	r3, r3, #12, #4
 8002e86:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002e8a:	e606      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	0391      	lsls	r1, r2, #14
 8002e90:	d503      	bpl.n	8002e9a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8002e92:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002e96:	f000 830e 	beq.w	80034b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8002e9a:	4a4a      	ldr	r2, [pc, #296]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002e9c:	6810      	ldr	r0, [r2, #0]
 8002e9e:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8002ea2:	f43f adfa 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          frequency = HSI_VALUE;
 8002ea6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002eaa:	4848      	ldr	r0, [pc, #288]	; (8002fcc <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8002eac:	bf18      	it	ne
 8002eae:	2000      	movne	r0, #0
 8002eb0:	e5f3      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8002eb2:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 8002eb6:	430b      	orrs	r3, r1
 8002eb8:	d12a      	bne.n	8002f10 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8002eba:	4b42      	ldr	r3, [pc, #264]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002ebc:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8002ec0:	f002 0207 	and.w	r2, r2, #7
    switch (srcclk)
 8002ec4:	2a04      	cmp	r2, #4
 8002ec6:	d80d      	bhi.n	8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
 8002ec8:	a101      	add	r1, pc, #4	; (adr r1, 8002ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 8002eca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002ece:	bf00      	nop
 8002ed0:	08002e61 	.word	0x08002e61
 8002ed4:	08002ae5 	.word	0x08002ae5
 8002ed8:	08002ee9 	.word	0x08002ee9
 8002edc:	080034bd 	.word	0x080034bd
 8002ee0:	08002ef3 	.word	0x08002ef3
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	e5d8      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002ee8:	a801      	add	r0, sp, #4
 8002eea:	f7ff fd09 	bl	8002900 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8002eee:	9802      	ldr	r0, [sp, #8]
        break;
 8002ef0:	e5d3      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8002ef2:	689a      	ldr	r2, [r3, #8]
 8002ef4:	0212      	lsls	r2, r2, #8
 8002ef6:	bf4c      	ite	mi
 8002ef8:	689b      	ldrmi	r3, [r3, #8]
 8002efa:	f8d3 30f4 	ldrpl.w	r3, [r3, #244]	; 0xf4
 8002efe:	4a32      	ldr	r2, [pc, #200]	; (8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8002f00:	bf4c      	ite	mi
 8002f02:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8002f06:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8002f0a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 8002f0e:	e5c4      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8002f10:	f5a0 3300 	sub.w	r3, r0, #131072	; 0x20000
 8002f14:	430b      	orrs	r3, r1
 8002f16:	d127      	bne.n	8002f68 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8002f18:	4a2a      	ldr	r2, [pc, #168]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002f1a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8002f1e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 8002f22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f26:	d0df      	beq.n	8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8002f28:	d807      	bhi.n	8002f3a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d098      	beq.n	8002e60 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8002f2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f32:	f43f add7 	beq.w	8002ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 8002f36:	2000      	movs	r0, #0
 8002f38:	e5af      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8002f3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002f3e:	f000 82c1 	beq.w	80034c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
 8002f42:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f46:	f040 82c1 	bne.w	80034cc <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8002f4a:	6893      	ldr	r3, [r2, #8]
 8002f4c:	0218      	lsls	r0, r3, #8
 8002f4e:	bf4c      	ite	mi
 8002f50:	6893      	ldrmi	r3, [r2, #8]
 8002f52:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8002f56:	4a1c      	ldr	r2, [pc, #112]	; (8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8002f58:	bf4c      	ite	mi
 8002f5a:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8002f5e:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8002f62:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 8002f66:	e598      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8002f68:	f1a0 0340 	sub.w	r3, r0, #64	; 0x40
 8002f6c:	430b      	orrs	r3, r1
 8002f6e:	d12f      	bne.n	8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8002f70:	4b14      	ldr	r3, [pc, #80]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8002f72:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8002f76:	f412 6240 	ands.w	r2, r2, #3072	; 0xc00
 8002f7a:	f43f aea2 	beq.w	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8002f7e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002f82:	f43f ae7e 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8002f86:	6819      	ldr	r1, [r3, #0]
 8002f88:	0549      	lsls	r1, r1, #21
 8002f8a:	d503      	bpl.n	8002f94 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
 8002f8c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002f90:	f000 829f 	beq.w	80034d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8002f94:	6818      	ldr	r0, [r3, #0]
 8002f96:	f010 0020 	ands.w	r0, r0, #32
 8002f9a:	f43f ad7e 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8002f9e:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8002fa2:	f040 8299 	bne.w	80034d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	0210      	lsls	r0, r2, #8
 8002faa:	bf4c      	ite	mi
 8002fac:	689b      	ldrmi	r3, [r3, #8]
 8002fae:	f8d3 30f4 	ldrpl.w	r3, [r3, #244]	; 0xf4
 8002fb2:	4a05      	ldr	r2, [pc, #20]	; (8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8002fb4:	bf4c      	ite	mi
 8002fb6:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8002fba:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8002fbe:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002fc2:	e56a      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8002fc4:	46020c00 	.word	0x46020c00
 8002fc8:	08007858 	.word	0x08007858
 8002fcc:	00f42400 	.word	0x00f42400
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8002fd0:	f1a0 0380 	sub.w	r3, r0, #128	; 0x80
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	d129      	bne.n	800302c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8002fd8:	4ba8      	ldr	r3, [pc, #672]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8002fda:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8002fde:	f412 5240 	ands.w	r2, r2, #12288	; 0x3000
 8002fe2:	f43f ae6e 	beq.w	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8002fe6:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002fea:	f43f ae4a 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8002fee:	6819      	ldr	r1, [r3, #0]
 8002ff0:	0549      	lsls	r1, r1, #21
 8002ff2:	d503      	bpl.n	8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
 8002ff4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002ff8:	f000 8271 	beq.w	80034de <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8002ffc:	6818      	ldr	r0, [r3, #0]
 8002ffe:	f010 0020 	ands.w	r0, r0, #32
 8003002:	f43f ad4a 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003006:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 800300a:	f040 826b 	bne.w	80034e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	0212      	lsls	r2, r2, #8
 8003012:	bf4c      	ite	mi
 8003014:	689b      	ldrmi	r3, [r3, #8]
 8003016:	f8d3 30f4 	ldrpl.w	r3, [r3, #244]	; 0xf4
 800301a:	4a99      	ldr	r2, [pc, #612]	; (8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800301c:	bf4c      	ite	mi
 800301e:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8003022:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8003026:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800302a:	e536      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800302c:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 8003030:	430b      	orrs	r3, r1
 8003032:	d128      	bne.n	8003086 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003034:	4a91      	ldr	r2, [pc, #580]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8003036:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 800303a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    switch (srcclk)
 800303e:	2b80      	cmp	r3, #128	; 0x80
 8003040:	d00c      	beq.n	800305c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 8003042:	d807      	bhi.n	8003054 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
 8003044:	2b00      	cmp	r3, #0
 8003046:	f43f aec8 	beq.w	8002dda <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 800304a:	2b40      	cmp	r3, #64	; 0x40
 800304c:	f43f ae19 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 8003050:	2000      	movs	r0, #0
 8003052:	e522      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003054:	2bc0      	cmp	r3, #192	; 0xc0
 8003056:	d008      	beq.n	800306a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 8003058:	2000      	movs	r0, #0
 800305a:	e51e      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800305c:	6810      	ldr	r0, [r2, #0]
          frequency = HSI_VALUE;
 800305e:	4b89      	ldr	r3, [pc, #548]	; (8003284 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>)
 8003060:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8003064:	bf18      	it	ne
 8003066:	4618      	movne	r0, r3
 8003068:	e517      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 800306a:	6893      	ldr	r3, [r2, #8]
 800306c:	0218      	lsls	r0, r3, #8
 800306e:	bf4c      	ite	mi
 8003070:	6893      	ldrmi	r3, [r2, #8]
 8003072:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8003076:	4a82      	ldr	r2, [pc, #520]	; (8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8003078:	bf4c      	ite	mi
 800307a:	0f1b      	lsrmi	r3, r3, #28
 800307c:	f3c3 3303 	ubfxpl	r3, r3, #12, #4
 8003080:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 8003084:	e509      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8003086:	f5a0 0380 	sub.w	r3, r0, #4194304	; 0x400000
 800308a:	430b      	orrs	r3, r1
 800308c:	d129      	bne.n	80030e2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800308e:	4b7b      	ldr	r3, [pc, #492]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8003090:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8003094:	f412 4240 	ands.w	r2, r2, #49152	; 0xc000
 8003098:	f43f ae13 	beq.w	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800309c:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80030a0:	f43f adef 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80030a4:	6819      	ldr	r1, [r3, #0]
 80030a6:	0549      	lsls	r1, r1, #21
 80030a8:	d503      	bpl.n	80030b2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 80030aa:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80030ae:	f000 821c 	beq.w	80034ea <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80030b2:	6818      	ldr	r0, [r3, #0]
 80030b4:	f010 0020 	ands.w	r0, r0, #32
 80030b8:	f43f acef 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80030bc:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 80030c0:	f040 8216 	bne.w	80034f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	0212      	lsls	r2, r2, #8
 80030c8:	bf4c      	ite	mi
 80030ca:	689b      	ldrmi	r3, [r3, #8]
 80030cc:	f8d3 30f4 	ldrpl.w	r3, [r3, #244]	; 0xf4
 80030d0:	4a6b      	ldr	r2, [pc, #428]	; (8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80030d2:	bf4c      	ite	mi
 80030d4:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 80030d8:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 80030dc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80030e0:	e4db      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80030e2:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 80030e6:	430b      	orrs	r3, r1
 80030e8:	d139      	bne.n	800315e <HAL_RCCEx_GetPeriphCLKFreq+0x706>
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 80030ea:	4b64      	ldr	r3, [pc, #400]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80030ec:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 80030f0:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 80030f4:	d10e      	bne.n	8003114 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	0210      	lsls	r0, r2, #8
 80030fa:	bf4c      	ite	mi
 80030fc:	689b      	ldrmi	r3, [r3, #8]
 80030fe:	f8d3 30f4 	ldrpl.w	r3, [r3, #244]	; 0xf4
 8003102:	4a5f      	ldr	r2, [pc, #380]	; (8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8003104:	bf4c      	ite	mi
 8003106:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 800310a:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 800310e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003112:	e4c2      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8003114:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
 8003118:	0109      	lsls	r1, r1, #4
 800311a:	d50b      	bpl.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 800311c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003120:	d108      	bne.n	8003134 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8003122:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
        frequency = LSI_VALUE / 128U;
 8003126:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800312a:	bf0c      	ite	eq
 800312c:	f44f 40fa 	moveq.w	r0, #32000	; 0x7d00
 8003130:	20fa      	movne	r0, #250	; 0xfa
 8003132:	e4b2      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	055b      	lsls	r3, r3, #21
 8003138:	d503      	bpl.n	8003142 <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
 800313a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800313e:	f000 81da 	beq.w	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8003142:	4b4e      	ldr	r3, [pc, #312]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8003144:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
 8003148:	f010 0002 	ands.w	r0, r0, #2
 800314c:	f43f aca5 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 8003150:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8003154:	bf14      	ite	ne
 8003156:	2000      	movne	r0, #0
 8003158:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 800315c:	e49d      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800315e:	f5a0 7300 	sub.w	r3, r0, #512	; 0x200
 8003162:	430b      	orrs	r3, r1
 8003164:	d139      	bne.n	80031da <HAL_RCCEx_GetPeriphCLKFreq+0x782>
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003166:	4b45      	ldr	r3, [pc, #276]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8003168:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800316c:	f412 6240 	ands.w	r2, r2, #3072	; 0xc00
 8003170:	d10e      	bne.n	8003190 <HAL_RCCEx_GetPeriphCLKFreq+0x738>
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	0210      	lsls	r0, r2, #8
 8003176:	bf4c      	ite	mi
 8003178:	689b      	ldrmi	r3, [r3, #8]
 800317a:	f8d3 30f4 	ldrpl.w	r3, [r3, #244]	; 0xf4
 800317e:	4a40      	ldr	r2, [pc, #256]	; (8003280 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8003180:	bf4c      	ite	mi
 8003182:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8003186:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 800318a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800318e:	e484      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8003190:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
 8003194:	0109      	lsls	r1, r1, #4
 8003196:	d50b      	bpl.n	80031b0 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8003198:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800319c:	d108      	bne.n	80031b0 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800319e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
        frequency = LSI_VALUE / 128U;
 80031a2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80031a6:	bf0c      	ite	eq
 80031a8:	f44f 40fa 	moveq.w	r0, #32000	; 0x7d00
 80031ac:	20fa      	movne	r0, #250	; 0xfa
 80031ae:	e474      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	0558      	lsls	r0, r3, #21
 80031b4:	d503      	bpl.n	80031be <HAL_RCCEx_GetPeriphCLKFreq+0x766>
 80031b6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80031ba:	f000 819f 	beq.w	80034fc <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80031be:	4b2f      	ldr	r3, [pc, #188]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80031c0:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
 80031c4:	f010 0002 	ands.w	r0, r0, #2
 80031c8:	f43f ac67 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 80031cc:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80031d0:	bf14      	ite	ne
 80031d2:	2000      	movne	r0, #0
 80031d4:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 80031d8:	e45f      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80031da:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 80031de:	430b      	orrs	r3, r1
 80031e0:	d12b      	bne.n	800323a <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80031e2:	4a26      	ldr	r2, [pc, #152]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80031e4:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80031e8:	f413 2340 	ands.w	r3, r3, #786432	; 0xc0000
 80031ec:	f43f ad69 	beq.w	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80031f0:	f8d2 10f0 	ldr.w	r1, [r2, #240]	; 0xf0
 80031f4:	0109      	lsls	r1, r1, #4
 80031f6:	d50b      	bpl.n	8003210 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 80031f8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031fc:	d108      	bne.n	8003210 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80031fe:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
        frequency = LSI_VALUE / 128U;
 8003202:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003206:	bf0c      	ite	eq
 8003208:	f44f 40fa 	moveq.w	r0, #32000	; 0x7d00
 800320c:	20fa      	movne	r0, #250	; 0xfa
 800320e:	e444      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8003210:	6812      	ldr	r2, [r2, #0]
 8003212:	0552      	lsls	r2, r2, #21
 8003214:	d503      	bpl.n	800321e <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8003216:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800321a:	f000 8172 	beq.w	8003502 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800321e:	4a17      	ldr	r2, [pc, #92]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8003220:	f8d2 00f0 	ldr.w	r0, [r2, #240]	; 0xf0
 8003224:	f010 0002 	ands.w	r0, r0, #2
 8003228:	f43f ac37 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 800322c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003230:	bf14      	ite	ne
 8003232:	2000      	movne	r0, #0
 8003234:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
 8003238:	e42f      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800323a:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
 800323e:	430b      	orrs	r3, r1
 8003240:	d122      	bne.n	8003288 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8003242:	4a0e      	ldr	r2, [pc, #56]	; (800327c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8003244:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8003248:	6812      	ldr	r2, [r2, #0]
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800324a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800324e:	0390      	lsls	r0, r2, #14
 8003250:	d502      	bpl.n	8003258 <HAL_RCCEx_GetPeriphCLKFreq+0x800>
 8003252:	2b00      	cmp	r3, #0
 8003254:	f000 8158 	beq.w	8003508 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8003258:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800325c:	d104      	bne.n	8003268 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800325e:	a801      	add	r0, sp, #4
 8003260:	f7ff f9f6 	bl	8002650 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8003264:	9802      	ldr	r0, [sp, #8]
 8003266:	e418      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8003268:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800326c:	f040 814f 	bne.w	800350e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003270:	a801      	add	r0, sp, #4
 8003272:	f7ff fa99 	bl	80027a8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8003276:	9801      	ldr	r0, [sp, #4]
 8003278:	e40f      	b.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800327a:	bf00      	nop
 800327c:	46020c00 	.word	0x46020c00
 8003280:	08007858 	.word	0x08007858
 8003284:	00f42400 	.word	0x00f42400
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8003288:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800328c:	430b      	orrs	r3, r1
 800328e:	d130      	bne.n	80032f2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8003290:	4aa5      	ldr	r2, [pc, #660]	; (8003528 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8003292:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
 8003296:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    switch (srcclk)
 800329a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800329e:	d010      	beq.n	80032c2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80032a0:	d809      	bhi.n	80032b6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f43f ace6 	beq.w	8002c74 <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
 80032a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032ac:	f43f ace9 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 80032b0:	2000      	movs	r0, #0
 80032b2:	f7ff bbf2 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80032b6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80032ba:	d00a      	beq.n	80032d2 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
 80032bc:	2000      	movs	r0, #0
 80032be:	f7ff bbec 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80032c2:	6810      	ldr	r0, [r2, #0]
          frequency = HSI_VALUE;
 80032c4:	4b99      	ldr	r3, [pc, #612]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80032c6:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 80032ca:	bf18      	it	ne
 80032cc:	4618      	movne	r0, r3
 80032ce:	f7ff bbe4 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80032d2:	6893      	ldr	r3, [r2, #8]
 80032d4:	0219      	lsls	r1, r3, #8
 80032d6:	bf4c      	ite	mi
 80032d8:	6893      	ldrmi	r3, [r2, #8]
 80032da:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 80032de:	4a94      	ldr	r2, [pc, #592]	; (8003530 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 80032e0:	bf4c      	ite	mi
 80032e2:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 80032e6:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 80032ea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 80032ee:	f7ff bbd4 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80032f2:	f100 437f 	add.w	r3, r0, #4278190080	; 0xff000000
 80032f6:	430b      	orrs	r3, r1
 80032f8:	d130      	bne.n	800335c <HAL_RCCEx_GetPeriphCLKFreq+0x904>
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80032fa:	4a8b      	ldr	r2, [pc, #556]	; (8003528 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80032fc:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
 8003300:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 8003304:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003308:	d010      	beq.n	800332c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 800330a:	d809      	bhi.n	8003320 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800330c:	2b00      	cmp	r3, #0
 800330e:	f43f acd8 	beq.w	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8003312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003316:	f43f acb4 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 800331a:	2000      	movs	r0, #0
 800331c:	f7ff bbbd 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003320:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003324:	d00a      	beq.n	800333c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8003326:	2000      	movs	r0, #0
 8003328:	f7ff bbb7 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800332c:	6810      	ldr	r0, [r2, #0]
          frequency = HSI_VALUE;
 800332e:	4b7f      	ldr	r3, [pc, #508]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003330:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8003334:	bf18      	it	ne
 8003336:	4618      	movne	r0, r3
 8003338:	f7ff bbaf 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800333c:	6893      	ldr	r3, [r2, #8]
 800333e:	021b      	lsls	r3, r3, #8
 8003340:	bf4c      	ite	mi
 8003342:	6893      	ldrmi	r3, [r2, #8]
 8003344:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8003348:	4a79      	ldr	r2, [pc, #484]	; (8003530 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 800334a:	bf4c      	ite	mi
 800334c:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8003350:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8003354:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 8003358:	f7ff bb9f 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800335c:	f100 437e 	add.w	r3, r0, #4261412864	; 0xfe000000
 8003360:	430b      	orrs	r3, r1
 8003362:	d12d      	bne.n	80033c0 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8003364:	4a70      	ldr	r2, [pc, #448]	; (8003528 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8003366:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 800336a:	f003 0318 	and.w	r3, r3, #24
    switch (srcclk)
 800336e:	2b10      	cmp	r3, #16
 8003370:	d00e      	beq.n	8003390 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8003372:	d808      	bhi.n	8003386 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8003374:	2b00      	cmp	r3, #0
 8003376:	f43f ad30 	beq.w	8002dda <HAL_RCCEx_GetPeriphCLKFreq+0x382>
 800337a:	2b08      	cmp	r3, #8
 800337c:	f43f ac81 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 8003380:	2000      	movs	r0, #0
 8003382:	f7ff bb8a 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003386:	2b18      	cmp	r3, #24
 8003388:	d00a      	beq.n	80033a0 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 800338a:	2000      	movs	r0, #0
 800338c:	f7ff bb85 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003390:	6810      	ldr	r0, [r2, #0]
          frequency = HSI_VALUE;
 8003392:	4b66      	ldr	r3, [pc, #408]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003394:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8003398:	bf18      	it	ne
 800339a:	4618      	movne	r0, r3
 800339c:	f7ff bb7d 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80033a0:	6893      	ldr	r3, [r2, #8]
 80033a2:	0218      	lsls	r0, r3, #8
 80033a4:	bf4c      	ite	mi
 80033a6:	6893      	ldrmi	r3, [r2, #8]
 80033a8:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 80033ac:	4a60      	ldr	r2, [pc, #384]	; (8003530 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 80033ae:	bf4c      	ite	mi
 80033b0:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 80033b4:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 80033b8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 80033bc:	f7ff bb6d 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 80033c0:	f100 437c 	add.w	r3, r0, #4227858432	; 0xfc000000
 80033c4:	430b      	orrs	r3, r1
 80033c6:	d129      	bne.n	800341c <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80033c8:	4a57      	ldr	r2, [pc, #348]	; (8003528 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80033ca:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
 80033ce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    switch (srcclk)
 80033d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033d6:	f43f abee 	beq.w	8002bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80033da:	d808      	bhi.n	80033ee <HAL_RCCEx_GetPeriphCLKFreq+0x996>
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f43f ac50 	beq.w	8002c82 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 80033e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033e6:	d009      	beq.n	80033fc <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 80033e8:	2000      	movs	r0, #0
 80033ea:	f7ff bb56 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80033ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80033f2:	f43f ac12 	beq.w	8002c1a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80033f6:	2000      	movs	r0, #0
 80033f8:	f7ff bb4f 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80033fc:	6893      	ldr	r3, [r2, #8]
 80033fe:	0219      	lsls	r1, r3, #8
 8003400:	bf4c      	ite	mi
 8003402:	6893      	ldrmi	r3, [r2, #8]
 8003404:	f8d2 30f4 	ldrpl.w	r3, [r2, #244]	; 0xf4
 8003408:	4a49      	ldr	r2, [pc, #292]	; (8003530 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 800340a:	bf4c      	ite	mi
 800340c:	f3c3 6303 	ubfxmi	r3, r3, #24, #4
 8003410:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 8003414:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        break;
 8003418:	f7ff bb3f 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800341c:	f100 4070 	add.w	r0, r0, #4026531840	; 0xf0000000
 8003420:	ea50 0301 	orrs.w	r3, r0, r1
 8003424:	d176      	bne.n	8003514 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8003426:	4a40      	ldr	r2, [pc, #256]	; (8003528 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8003428:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800342c:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8003430:	f400 4000 	and.w	r0, r0, #32768	; 0x8000
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8003434:	079b      	lsls	r3, r3, #30
 8003436:	d501      	bpl.n	800343c <HAL_RCCEx_GetPeriphCLKFreq+0x9e4>
 8003438:	2800      	cmp	r0, #0
 800343a:	d06e      	beq.n	800351a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800343c:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
 8003440:	f013 6300 	ands.w	r3, r3, #134217728	; 0x8000000
 8003444:	d06d      	beq.n	8003522 <HAL_RCCEx_GetPeriphCLKFreq+0xaca>
 8003446:	2800      	cmp	r0, #0
 8003448:	f43f ab27 	beq.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800344c:	f8d2 30f0 	ldr.w	r3, [r2, #240]	; 0xf0
        frequency = LSI_VALUE / 128U;
 8003450:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003454:	bf0c      	ite	eq
 8003456:	f44f 40fa 	moveq.w	r0, #32000	; 0x7d00
 800345a:	20fa      	movne	r0, #250	; 0xfa
 800345c:	f7ff bb1d 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 8003460:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003464:	f7ff bb19 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003468:	f64b 3080 	movw	r0, #48000	; 0xbb80
 800346c:	f7ff bb15 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003470:	f64b 3080 	movw	r0, #48000	; 0xbb80
 8003474:	f7ff bb11 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    switch (srcclk)
 8003478:	2000      	movs	r0, #0
 800347a:	f7ff bb0e 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          frequency = HSI_VALUE;
 800347e:	482b      	ldr	r0, [pc, #172]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003480:	f7ff bb0b 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003484:	4829      	ldr	r0, [pc, #164]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003486:	f7ff bb08 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800348a:	4828      	ldr	r0, [pc, #160]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800348c:	f7ff bb05 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003490:	4826      	ldr	r0, [pc, #152]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003492:	f7ff bb02 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003496:	4825      	ldr	r0, [pc, #148]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003498:	f7ff baff 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800349c:	4823      	ldr	r0, [pc, #140]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800349e:	f7ff bafc 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80034a2:	4822      	ldr	r0, [pc, #136]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80034a4:	f7ff baf9 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 80034a8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80034ac:	f7ff baf5 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = 0U;
 80034b0:	2000      	movs	r0, #0
 80034b2:	f7ff baf2 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          frequency = HSI_VALUE;
 80034b6:	481d      	ldr	r0, [pc, #116]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80034b8:	f7ff baef 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80034bc:	f64b 3080 	movw	r0, #48000	; 0xbb80
 80034c0:	f7ff baeb 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80034c4:	f64b 3080 	movw	r0, #48000	; 0xbb80
 80034c8:	f7ff bae7 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    switch (srcclk)
 80034cc:	2000      	movs	r0, #0
 80034ce:	f7ff bae4 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          frequency = HSI_VALUE;
 80034d2:	4816      	ldr	r0, [pc, #88]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80034d4:	f7ff bae1 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = 0U;
 80034d8:	2000      	movs	r0, #0
 80034da:	f7ff bade 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          frequency = HSI_VALUE;
 80034de:	4813      	ldr	r0, [pc, #76]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80034e0:	f7ff badb 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = 0U;
 80034e4:	2000      	movs	r0, #0
 80034e6:	f7ff bad8 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          frequency = HSI_VALUE;
 80034ea:	4810      	ldr	r0, [pc, #64]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80034ec:	f7ff bad5 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = 0U;
 80034f0:	2000      	movs	r0, #0
 80034f2:	f7ff bad2 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
          frequency = HSI_VALUE;
 80034f6:	480d      	ldr	r0, [pc, #52]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80034f8:	f7ff bacf 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80034fc:	480b      	ldr	r0, [pc, #44]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80034fe:	f7ff bacc 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003502:	480a      	ldr	r0, [pc, #40]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003504:	f7ff bac9 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003508:	4808      	ldr	r0, [pc, #32]	; (800352c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800350a:	f7ff bac6 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = 0U;
 800350e:	2000      	movs	r0, #0
 8003510:	f7ff bac3 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003514:	2000      	movs	r0, #0
 8003516:	f7ff bac0 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = LSE_VALUE;
 800351a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800351e:	f7ff babc 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
      frequency = 0U;
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff bab9 	b.w	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003528:	46020c00 	.word	0x46020c00
 800352c:	00f42400 	.word	0x00f42400
 8003530:	08007858 	.word	0x08007858

08003534 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003534:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003538:	2b01      	cmp	r3, #1
 800353a:	d141      	bne.n	80035c0 <HAL_TIM_Base_Start+0x8c>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800353c:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800353e:	4a21      	ldr	r2, [pc, #132]	; (80035c4 <HAL_TIM_Base_Start+0x90>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003540:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003544:	6803      	ldr	r3, [r0, #0]
 8003546:	4293      	cmp	r3, r2
 8003548:	d02c      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 800354a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800354e:	4293      	cmp	r3, r2
 8003550:	d028      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 8003552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003556:	d025      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 8003558:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800355c:	d022      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 800355e:	4a1a      	ldr	r2, [pc, #104]	; (80035c8 <HAL_TIM_Base_Start+0x94>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d01f      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 8003564:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003568:	4293      	cmp	r3, r2
 800356a:	d01b      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 800356c:	4a17      	ldr	r2, [pc, #92]	; (80035cc <HAL_TIM_Base_Start+0x98>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d018      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 8003572:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003576:	4293      	cmp	r3, r2
 8003578:	d014      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 800357a:	4a15      	ldr	r2, [pc, #84]	; (80035d0 <HAL_TIM_Base_Start+0x9c>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d011      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 8003580:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003584:	4293      	cmp	r3, r2
 8003586:	d00d      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 8003588:	4a12      	ldr	r2, [pc, #72]	; (80035d4 <HAL_TIM_Base_Start+0xa0>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d00a      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 800358e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003592:	4293      	cmp	r3, r2
 8003594:	d006      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 8003596:	4a10      	ldr	r2, [pc, #64]	; (80035d8 <HAL_TIM_Base_Start+0xa4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d003      	beq.n	80035a4 <HAL_TIM_Base_Start+0x70>
 800359c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d107      	bne.n	80035b4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035a4:	6899      	ldr	r1, [r3, #8]
 80035a6:	4a0d      	ldr	r2, [pc, #52]	; (80035dc <HAL_TIM_Base_Start+0xa8>)
 80035a8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035aa:	2a06      	cmp	r2, #6
 80035ac:	d006      	beq.n	80035bc <HAL_TIM_Base_Start+0x88>
 80035ae:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80035b2:	d003      	beq.n	80035bc <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	f042 0201 	orr.w	r2, r2, #1
 80035ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035bc:	2000      	movs	r0, #0
}
 80035be:	4770      	bx	lr
    return HAL_ERROR;
 80035c0:	2001      	movs	r0, #1
 80035c2:	4770      	bx	lr
 80035c4:	40012c00 	.word	0x40012c00
 80035c8:	40000400 	.word	0x40000400
 80035cc:	40000800 	.word	0x40000800
 80035d0:	40000c00 	.word	0x40000c00
 80035d4:	40013400 	.word	0x40013400
 80035d8:	40014000 	.word	0x40014000
 80035dc:	00010007 	.word	0x00010007

080035e0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035e0:	4a50      	ldr	r2, [pc, #320]	; (8003724 <TIM_Base_SetConfig+0x144>)
  tmpcr1 = TIMx->CR1;
 80035e2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035e4:	4290      	cmp	r0, r2
 80035e6:	d025      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 80035e8:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80035ec:	4290      	cmp	r0, r2
 80035ee:	d021      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 80035f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80035f4:	d01e      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 80035f6:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80035fa:	d01b      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 80035fc:	4a4a      	ldr	r2, [pc, #296]	; (8003728 <TIM_Base_SetConfig+0x148>)
 80035fe:	4290      	cmp	r0, r2
 8003600:	d018      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 8003602:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003606:	4290      	cmp	r0, r2
 8003608:	d014      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 800360a:	4a48      	ldr	r2, [pc, #288]	; (800372c <TIM_Base_SetConfig+0x14c>)
 800360c:	4290      	cmp	r0, r2
 800360e:	d011      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 8003610:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003614:	4290      	cmp	r0, r2
 8003616:	d00d      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 8003618:	4a45      	ldr	r2, [pc, #276]	; (8003730 <TIM_Base_SetConfig+0x150>)
 800361a:	4290      	cmp	r0, r2
 800361c:	d00a      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 800361e:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003622:	4290      	cmp	r0, r2
 8003624:	d006      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 8003626:	4a43      	ldr	r2, [pc, #268]	; (8003734 <TIM_Base_SetConfig+0x154>)
 8003628:	4290      	cmp	r0, r2
 800362a:	d003      	beq.n	8003634 <TIM_Base_SetConfig+0x54>
 800362c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003630:	4290      	cmp	r0, r2
 8003632:	d12c      	bne.n	800368e <TIM_Base_SetConfig+0xae>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003634:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800363a:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800363c:	4a39      	ldr	r2, [pc, #228]	; (8003724 <TIM_Base_SetConfig+0x144>)
 800363e:	4290      	cmp	r0, r2
 8003640:	d03a      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003642:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003646:	4290      	cmp	r0, r2
 8003648:	d036      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 800364a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800364e:	d033      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003650:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003654:	d030      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003656:	4a34      	ldr	r2, [pc, #208]	; (8003728 <TIM_Base_SetConfig+0x148>)
 8003658:	4290      	cmp	r0, r2
 800365a:	d02d      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 800365c:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003660:	4290      	cmp	r0, r2
 8003662:	d029      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003664:	4a31      	ldr	r2, [pc, #196]	; (800372c <TIM_Base_SetConfig+0x14c>)
 8003666:	4290      	cmp	r0, r2
 8003668:	d026      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 800366a:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800366e:	4290      	cmp	r0, r2
 8003670:	d022      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003672:	4a2f      	ldr	r2, [pc, #188]	; (8003730 <TIM_Base_SetConfig+0x150>)
 8003674:	4290      	cmp	r0, r2
 8003676:	d01f      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003678:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800367c:	4290      	cmp	r0, r2
 800367e:	d01b      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003680:	4a2c      	ldr	r2, [pc, #176]	; (8003734 <TIM_Base_SetConfig+0x154>)
 8003682:	4290      	cmp	r0, r2
 8003684:	d018      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003686:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 800368a:	4290      	cmp	r0, r2
 800368c:	d014      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 800368e:	4a2a      	ldr	r2, [pc, #168]	; (8003738 <TIM_Base_SetConfig+0x158>)
 8003690:	4290      	cmp	r0, r2
 8003692:	d011      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 8003694:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 8003698:	4290      	cmp	r0, r2
 800369a:	d00d      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 800369c:	4a27      	ldr	r2, [pc, #156]	; (800373c <TIM_Base_SetConfig+0x15c>)
 800369e:	4290      	cmp	r0, r2
 80036a0:	d00a      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 80036a2:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80036a6:	4290      	cmp	r0, r2
 80036a8:	d006      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 80036aa:	4a25      	ldr	r2, [pc, #148]	; (8003740 <TIM_Base_SetConfig+0x160>)
 80036ac:	4290      	cmp	r0, r2
 80036ae:	d003      	beq.n	80036b8 <TIM_Base_SetConfig+0xd8>
 80036b0:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80036b4:	4290      	cmp	r0, r2
 80036b6:	d103      	bne.n	80036c0 <TIM_Base_SetConfig+0xe0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036b8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80036ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036be:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036c0:	694a      	ldr	r2, [r1, #20]
 80036c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036c6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80036c8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036ca:	688b      	ldr	r3, [r1, #8]
 80036cc:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036ce:	680b      	ldr	r3, [r1, #0]
 80036d0:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036d2:	4b14      	ldr	r3, [pc, #80]	; (8003724 <TIM_Base_SetConfig+0x144>)
 80036d4:	4298      	cmp	r0, r3
 80036d6:	d01f      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 80036d8:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 80036dc:	4298      	cmp	r0, r3
 80036de:	d01b      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 80036e0:	4b14      	ldr	r3, [pc, #80]	; (8003734 <TIM_Base_SetConfig+0x154>)
 80036e2:	4298      	cmp	r0, r3
 80036e4:	d018      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 80036e6:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 80036ea:	4298      	cmp	r0, r3
 80036ec:	d014      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 80036ee:	4b12      	ldr	r3, [pc, #72]	; (8003738 <TIM_Base_SetConfig+0x158>)
 80036f0:	4298      	cmp	r0, r3
 80036f2:	d011      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 80036f4:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 80036f8:	4298      	cmp	r0, r3
 80036fa:	d00d      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 80036fc:	4b0f      	ldr	r3, [pc, #60]	; (800373c <TIM_Base_SetConfig+0x15c>)
 80036fe:	4298      	cmp	r0, r3
 8003700:	d00a      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 8003702:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8003706:	4298      	cmp	r0, r3
 8003708:	d006      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 800370a:	4b0d      	ldr	r3, [pc, #52]	; (8003740 <TIM_Base_SetConfig+0x160>)
 800370c:	4298      	cmp	r0, r3
 800370e:	d003      	beq.n	8003718 <TIM_Base_SetConfig+0x138>
 8003710:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8003714:	4298      	cmp	r0, r3
 8003716:	d101      	bne.n	800371c <TIM_Base_SetConfig+0x13c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003718:	690b      	ldr	r3, [r1, #16]
 800371a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800371c:	2301      	movs	r3, #1
 800371e:	6143      	str	r3, [r0, #20]
}
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	40012c00 	.word	0x40012c00
 8003728:	40000400 	.word	0x40000400
 800372c:	40000800 	.word	0x40000800
 8003730:	40000c00 	.word	0x40000c00
 8003734:	40013400 	.word	0x40013400
 8003738:	40014000 	.word	0x40014000
 800373c:	40014400 	.word	0x40014400
 8003740:	40014800 	.word	0x40014800

08003744 <HAL_TIM_Base_Init>:
{
 8003744:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003746:	4604      	mov	r4, r0
 8003748:	b350      	cbz	r0, 80037a0 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800374a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800374e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003752:	b91b      	cbnz	r3, 800375c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003754:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003758:	f7fd f958 	bl	8000a0c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800375c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800375e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003760:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003764:	1d21      	adds	r1, r4, #4
 8003766:	f7ff ff3b 	bl	80035e0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800376a:	2301      	movs	r3, #1
  return HAL_OK;
 800376c:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800376e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003772:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003776:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800377a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800377e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003782:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003786:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800378a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800378e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003792:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003796:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800379a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800379e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80037a0:	2001      	movs	r0, #1
 80037a2:	e7fc      	b.n	800379e <HAL_TIM_Base_Init+0x5a>

080037a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037a4:	b538      	push	{r3, r4, r5, lr}
 80037a6:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80037a8:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037aa:	69c1      	ldr	r1, [r0, #28]
 80037ac:	6882      	ldr	r2, [r0, #8]
 80037ae:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037b0:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037b2:	4302      	orrs	r2, r0
 80037b4:	6960      	ldr	r0, [r4, #20]
 80037b6:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037b8:	485d      	ldr	r0, [pc, #372]	; (8003930 <UART_SetConfig+0x18c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037ba:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037bc:	4028      	ands	r0, r5
 80037be:	4302      	orrs	r2, r0
 80037c0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	68e0      	ldr	r0, [r4, #12]
 80037c6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80037ca:	4302      	orrs	r2, r0
 80037cc:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80037ce:	4a59      	ldr	r2, [pc, #356]	; (8003934 <UART_SetConfig+0x190>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037d0:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d005      	beq.n	80037e2 <UART_SetConfig+0x3e>
 80037d6:	f102 5280 	add.w	r2, r2, #268435456	; 0x10000000
 80037da:	4293      	cmp	r3, r2
  {
    tmpreg |= huart->Init.OneBitSampling;
 80037dc:	bf1c      	itt	ne
 80037de:	6a22      	ldrne	r2, [r4, #32]
 80037e0:	4310      	orrne	r0, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80037e2:	689a      	ldr	r2, [r3, #8]
 80037e4:	f022 426e 	bic.w	r2, r2, #3992977408	; 0xee000000
 80037e8:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80037ec:	4302      	orrs	r2, r0
 80037ee:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80037f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80037f4:	f022 020f 	bic.w	r2, r2, #15
 80037f8:	4302      	orrs	r2, r0
 80037fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037fc:	4a4e      	ldr	r2, [pc, #312]	; (8003938 <UART_SetConfig+0x194>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d04c      	beq.n	800389c <UART_SetConfig+0xf8>
 8003802:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 8003806:	4293      	cmp	r3, r2
 8003808:	f000 808a 	beq.w	8003920 <UART_SetConfig+0x17c>
 800380c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003810:	4293      	cmp	r3, r2
 8003812:	f000 8087 	beq.w	8003924 <UART_SetConfig+0x180>
 8003816:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800381a:	4293      	cmp	r3, r2
 800381c:	f000 8084 	beq.w	8003928 <UART_SetConfig+0x184>
 8003820:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003824:	4293      	cmp	r3, r2
 8003826:	f000 8081 	beq.w	800392c <UART_SetConfig+0x188>
 800382a:	4a42      	ldr	r2, [pc, #264]	; (8003934 <UART_SetConfig+0x190>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d172      	bne.n	8003916 <UART_SetConfig+0x172>
 8003830:	2020      	movs	r0, #32

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8003832:	2100      	movs	r1, #0
 8003834:	f7ff f910 	bl	8002a58 <HAL_RCCEx_GetPeriphCLKFreq>

    /* If proper clock source reported */
    if (pclk != 0U)
 8003838:	b908      	cbnz	r0, 800383e <UART_SetConfig+0x9a>
  HAL_StatusTypeDef ret               = HAL_OK;
 800383a:	2000      	movs	r0, #0
 800383c:	e00b      	b.n	8003856 <UART_SetConfig+0xb2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800383e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003840:	4a3e      	ldr	r2, [pc, #248]	; (800393c <UART_SetConfig+0x198>)

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003842:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003844:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003848:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800384c:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003850:	4299      	cmp	r1, r3
 8003852:	d907      	bls.n	8003864 <UART_SetConfig+0xc0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8003854:	2001      	movs	r0, #1
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
 8003856:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 800385a:	66a3      	str	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800385c:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800385e:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70

  return ret;
}
 8003862:	bd38      	pop	{r3, r4, r5, pc}
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003864:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8003868:	d8f4      	bhi.n	8003854 <UART_SetConfig+0xb0>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800386a:	2300      	movs	r3, #0
 800386c:	4619      	mov	r1, r3
 800386e:	f7fc fd01 	bl	8000274 <__aeabi_uldivmod>
 8003872:	0209      	lsls	r1, r1, #8
 8003874:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8003878:	086b      	lsrs	r3, r5, #1
 800387a:	0200      	lsls	r0, r0, #8
 800387c:	18c0      	adds	r0, r0, r3
 800387e:	462a      	mov	r2, r5
 8003880:	f04f 0300 	mov.w	r3, #0
 8003884:	f141 0100 	adc.w	r1, r1, #0
 8003888:	f7fc fcf4 	bl	8000274 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800388c:	4b2c      	ldr	r3, [pc, #176]	; (8003940 <UART_SetConfig+0x19c>)
 800388e:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8003892:	429a      	cmp	r2, r3
 8003894:	d8de      	bhi.n	8003854 <UART_SetConfig+0xb0>
          huart->Instance->BRR = usartdiv;
 8003896:	6823      	ldr	r3, [r4, #0]
 8003898:	60d8      	str	r0, [r3, #12]
 800389a:	e7ce      	b.n	800383a <UART_SetConfig+0x96>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800389c:	2001      	movs	r0, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800389e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80038a2:	f04f 0100 	mov.w	r1, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038a6:	d11e      	bne.n	80038e6 <UART_SetConfig+0x142>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80038a8:	f7ff f8d6 	bl	8002a58 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 80038ac:	2800      	cmp	r0, #0
 80038ae:	d0c4      	beq.n	800383a <UART_SetConfig+0x96>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80038b2:	4b22      	ldr	r3, [pc, #136]	; (800393c <UART_SetConfig+0x198>)
 80038b4:	6862      	ldr	r2, [r4, #4]
 80038b6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80038ba:	fbb0 f0f3 	udiv	r0, r0, r3
 80038be:	0853      	lsrs	r3, r2, #1
 80038c0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80038c4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038c8:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80038cc:	f1a3 0110 	sub.w	r1, r3, #16
 80038d0:	4291      	cmp	r1, r2
 80038d2:	d8bf      	bhi.n	8003854 <UART_SetConfig+0xb0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038d4:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 80038d8:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038da:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038dc:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60cb      	str	r3, [r1, #12]
 80038e4:	e7a9      	b.n	800383a <UART_SetConfig+0x96>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80038e6:	f7ff f8b7 	bl	8002a58 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 80038ea:	2800      	cmp	r0, #0
 80038ec:	d0a5      	beq.n	800383a <UART_SetConfig+0x96>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038ee:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80038f0:	4b12      	ldr	r3, [pc, #72]	; (800393c <UART_SetConfig+0x198>)
 80038f2:	6862      	ldr	r2, [r4, #4]
 80038f4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80038f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80038fc:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003900:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003904:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003908:	f1a3 0110 	sub.w	r1, r3, #16
 800390c:	4291      	cmp	r1, r2
 800390e:	d8a1      	bhi.n	8003854 <UART_SetConfig+0xb0>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003910:	6822      	ldr	r2, [r4, #0]
 8003912:	60d3      	str	r3, [r2, #12]
 8003914:	e791      	b.n	800383a <UART_SetConfig+0x96>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003916:	4a0b      	ldr	r2, [pc, #44]	; (8003944 <UART_SetConfig+0x1a0>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003918:	2000      	movs	r0, #0
  if (UART_INSTANCE_LOWPOWER(huart))
 800391a:	4293      	cmp	r3, r2
 800391c:	d089      	beq.n	8003832 <UART_SetConfig+0x8e>
 800391e:	e7be      	b.n	800389e <UART_SetConfig+0xfa>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003920:	2002      	movs	r0, #2
 8003922:	e7bc      	b.n	800389e <UART_SetConfig+0xfa>
 8003924:	2004      	movs	r0, #4
 8003926:	e7ba      	b.n	800389e <UART_SetConfig+0xfa>
 8003928:	2008      	movs	r0, #8
 800392a:	e7b8      	b.n	800389e <UART_SetConfig+0xfa>
 800392c:	2010      	movs	r0, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 800392e:	e7b6      	b.n	800389e <UART_SetConfig+0xfa>
 8003930:	cfff69f3 	.word	0xcfff69f3
 8003934:	46002400 	.word	0x46002400
 8003938:	40013800 	.word	0x40013800
 800393c:	08007918 	.word	0x08007918
 8003940:	000ffcff 	.word	0x000ffcff
 8003944:	56002400 	.word	0x56002400

08003948 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003948:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 800394a:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800394c:	07da      	lsls	r2, r3, #31
 800394e:	d506      	bpl.n	800395e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003950:	6801      	ldr	r1, [r0, #0]
 8003952:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003954:	684a      	ldr	r2, [r1, #4]
 8003956:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800395a:	4322      	orrs	r2, r4
 800395c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800395e:	079c      	lsls	r4, r3, #30
 8003960:	d506      	bpl.n	8003970 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003962:	6801      	ldr	r1, [r0, #0]
 8003964:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003966:	684a      	ldr	r2, [r1, #4]
 8003968:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800396c:	4322      	orrs	r2, r4
 800396e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003970:	0759      	lsls	r1, r3, #29
 8003972:	d506      	bpl.n	8003982 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003974:	6801      	ldr	r1, [r0, #0]
 8003976:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003978:	684a      	ldr	r2, [r1, #4]
 800397a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800397e:	4322      	orrs	r2, r4
 8003980:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003982:	071a      	lsls	r2, r3, #28
 8003984:	d506      	bpl.n	8003994 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003986:	6801      	ldr	r1, [r0, #0]
 8003988:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800398a:	684a      	ldr	r2, [r1, #4]
 800398c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003990:	4322      	orrs	r2, r4
 8003992:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003994:	06dc      	lsls	r4, r3, #27
 8003996:	d506      	bpl.n	80039a6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003998:	6801      	ldr	r1, [r0, #0]
 800399a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800399c:	688a      	ldr	r2, [r1, #8]
 800399e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80039a2:	4322      	orrs	r2, r4
 80039a4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039a6:	0699      	lsls	r1, r3, #26
 80039a8:	d506      	bpl.n	80039b8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039aa:	6801      	ldr	r1, [r0, #0]
 80039ac:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80039ae:	688a      	ldr	r2, [r1, #8]
 80039b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039b4:	4322      	orrs	r2, r4
 80039b6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039b8:	065a      	lsls	r2, r3, #25
 80039ba:	d510      	bpl.n	80039de <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039bc:	6801      	ldr	r1, [r0, #0]
 80039be:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80039c0:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039c2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039c6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80039ca:	ea42 0204 	orr.w	r2, r2, r4
 80039ce:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039d0:	d105      	bne.n	80039de <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039d2:	684a      	ldr	r2, [r1, #4]
 80039d4:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80039d6:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80039da:	4322      	orrs	r2, r4
 80039dc:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039de:	061b      	lsls	r3, r3, #24
 80039e0:	d506      	bpl.n	80039f0 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039e2:	6802      	ldr	r2, [r0, #0]
 80039e4:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80039e6:	6853      	ldr	r3, [r2, #4]
 80039e8:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80039ec:	430b      	orrs	r3, r1
 80039ee:	6053      	str	r3, [r2, #4]
  }
}
 80039f0:	bd10      	pop	{r4, pc}

080039f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80039f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039f6:	4604      	mov	r4, r0
 80039f8:	460e      	mov	r6, r1
 80039fa:	4615      	mov	r5, r2
 80039fc:	461f      	mov	r7, r3
 80039fe:	f8dd 8018 	ldr.w	r8, [sp, #24]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a02:	6822      	ldr	r2, [r4, #0]
 8003a04:	69d3      	ldr	r3, [r2, #28]
 8003a06:	ea36 0303 	bics.w	r3, r6, r3
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	42ab      	cmp	r3, r5
 8003a12:	d001      	beq.n	8003a18 <UART_WaitOnFlagUntilTimeout+0x26>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8003a14:	2000      	movs	r0, #0
 8003a16:	e027      	b.n	8003a68 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8003a18:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003a1c:	d0f2      	beq.n	8003a04 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a1e:	f7fd f927 	bl	8000c70 <HAL_GetTick>
 8003a22:	1bc0      	subs	r0, r0, r7
 8003a24:	4540      	cmp	r0, r8
 8003a26:	6820      	ldr	r0, [r4, #0]
 8003a28:	d802      	bhi.n	8003a30 <UART_WaitOnFlagUntilTimeout+0x3e>
 8003a2a:	f1b8 0f00 	cmp.w	r8, #0
 8003a2e:	d11d      	bne.n	8003a6c <UART_WaitOnFlagUntilTimeout+0x7a>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a30:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003a34:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a38:	e840 3200 	strex	r2, r3, [r0]
 8003a3c:	2a00      	cmp	r2, #0
 8003a3e:	d1f7      	bne.n	8003a30 <UART_WaitOnFlagUntilTimeout+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a40:	f100 0308 	add.w	r3, r0, #8
 8003a44:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a48:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4c:	f100 0108 	add.w	r1, r0, #8
 8003a50:	e841 3200 	strex	r2, r3, [r1]
 8003a54:	2a00      	cmp	r2, #0
 8003a56:	d1f3      	bne.n	8003a40 <UART_WaitOnFlagUntilTimeout+0x4e>
        huart->gState = HAL_UART_STATE_READY;
 8003a58:	2320      	movs	r3, #32
 8003a5a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003a5e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          return HAL_TIMEOUT;
 8003a62:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8003a64:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
}
 8003a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a6c:	6803      	ldr	r3, [r0, #0]
 8003a6e:	075a      	lsls	r2, r3, #29
 8003a70:	d5c7      	bpl.n	8003a02 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a72:	69c3      	ldr	r3, [r0, #28]
 8003a74:	051b      	lsls	r3, r3, #20
 8003a76:	d5c4      	bpl.n	8003a02 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a7c:	6203      	str	r3, [r0, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7e:	e850 3f00 	ldrex	r3, [r0]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003a82:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a86:	e840 3200 	strex	r2, r3, [r0]
 8003a8a:	2a00      	cmp	r2, #0
 8003a8c:	d1f7      	bne.n	8003a7e <UART_WaitOnFlagUntilTimeout+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a8e:	f100 0308 	add.w	r3, r0, #8
 8003a92:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a96:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9a:	f100 0108 	add.w	r1, r0, #8
 8003a9e:	e841 3200 	strex	r2, r3, [r1]
 8003aa2:	2a00      	cmp	r2, #0
 8003aa4:	d1f3      	bne.n	8003a8e <UART_WaitOnFlagUntilTimeout+0x9c>
          huart->gState = HAL_UART_STATE_READY;
 8003aa6:	2320      	movs	r3, #32
 8003aa8:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003aac:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ab0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003ab4:	e7d5      	b.n	8003a62 <UART_WaitOnFlagUntilTimeout+0x70>

08003ab6 <HAL_UART_Transmit>:
{
 8003ab6:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8003aba:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003abc:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8003ac0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003ac2:	2b20      	cmp	r3, #32
{
 8003ac4:	460e      	mov	r6, r1
 8003ac6:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003ac8:	d158      	bne.n	8003b7c <HAL_UART_Transmit+0xc6>
    if ((pData == NULL) || (Size == 0U))
 8003aca:	2900      	cmp	r1, #0
 8003acc:	d054      	beq.n	8003b78 <HAL_UART_Transmit+0xc2>
 8003ace:	2a00      	cmp	r2, #0
 8003ad0:	d052      	beq.n	8003b78 <HAL_UART_Transmit+0xc2>
    __HAL_LOCK(huart);
 8003ad2:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d050      	beq.n	8003b7c <HAL_UART_Transmit+0xc6>
 8003ada:	2301      	movs	r3, #1
 8003adc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003ae0:	6803      	ldr	r3, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae2:	2500      	movs	r5, #0
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003ae4:	689a      	ldr	r2, [r3, #8]
 8003ae6:	0612      	lsls	r2, r2, #24
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ae8:	bf42      	ittt	mi
 8003aea:	689a      	ldrmi	r2, [r3, #8]
 8003aec:	f022 0280 	bicmi.w	r2, r2, #128	; 0x80
 8003af0:	609a      	strmi	r2, [r3, #8]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003af2:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af4:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003af8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    tickstart = HAL_GetTick();
 8003afc:	f7fd f8b8 	bl	8000c70 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b00:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8003b02:	4603      	mov	r3, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b04:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    huart->TxXferSize  = Size;
 8003b08:	f8a4 7054 	strh.w	r7, [r4, #84]	; 0x54
    huart->TxXferCount = Size;
 8003b0c:	f8a4 7056 	strh.w	r7, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b10:	d103      	bne.n	8003b1a <HAL_UART_Transmit+0x64>
 8003b12:	6922      	ldr	r2, [r4, #16]
 8003b14:	b90a      	cbnz	r2, 8003b1a <HAL_UART_Transmit+0x64>
 8003b16:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8003b18:	4616      	mov	r6, r2
    __HAL_UNLOCK(huart);
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 8003b20:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b24:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8003b28:	b292      	uxth	r2, r2
 8003b2a:	b942      	cbnz	r2, 8003b3e <HAL_UART_Transmit+0x88>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b2c:	2140      	movs	r1, #64	; 0x40
 8003b2e:	4620      	mov	r0, r4
 8003b30:	f7ff ff5f 	bl	80039f2 <UART_WaitOnFlagUntilTimeout>
 8003b34:	b958      	cbnz	r0, 8003b4e <HAL_UART_Transmit+0x98>
    huart->gState = HAL_UART_STATE_READY;
 8003b36:	2320      	movs	r3, #32
 8003b38:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    return HAL_OK;
 8003b3c:	e008      	b.n	8003b50 <HAL_UART_Transmit+0x9a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	2180      	movs	r1, #128	; 0x80
 8003b42:	4620      	mov	r0, r4
 8003b44:	9303      	str	r3, [sp, #12]
 8003b46:	f7ff ff54 	bl	80039f2 <UART_WaitOnFlagUntilTimeout>
 8003b4a:	9b03      	ldr	r3, [sp, #12]
 8003b4c:	b118      	cbz	r0, 8003b56 <HAL_UART_Transmit+0xa0>
        return HAL_TIMEOUT;
 8003b4e:	2003      	movs	r0, #3
}
 8003b50:	b004      	add	sp, #16
 8003b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b56:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 8003b58:	b95e      	cbnz	r6, 8003b72 <HAL_UART_Transmit+0xbc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b5a:	f835 2b02 	ldrh.w	r2, [r5], #2
 8003b5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b62:	628a      	str	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8003b64:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 8003b68:	3a01      	subs	r2, #1
 8003b6a:	b292      	uxth	r2, r2
 8003b6c:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
 8003b70:	e7d6      	b.n	8003b20 <HAL_UART_Transmit+0x6a>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b72:	f816 2b01 	ldrb.w	r2, [r6], #1
 8003b76:	e7f4      	b.n	8003b62 <HAL_UART_Transmit+0xac>
      return  HAL_ERROR;
 8003b78:	2001      	movs	r0, #1
 8003b7a:	e7e9      	b.n	8003b50 <HAL_UART_Transmit+0x9a>
    return HAL_BUSY;
 8003b7c:	2002      	movs	r0, #2
 8003b7e:	e7e7      	b.n	8003b50 <HAL_UART_Transmit+0x9a>

08003b80 <UART_CheckIdleState>:
{
 8003b80:	b530      	push	{r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b82:	2500      	movs	r5, #0
{
 8003b84:	4604      	mov	r4, r0
 8003b86:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b88:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8003b8c:	f7fd f870 	bl	8000c70 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b90:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8003b92:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b94:	6812      	ldr	r2, [r2, #0]
 8003b96:	0711      	lsls	r1, r2, #28
 8003b98:	d417      	bmi.n	8003bca <UART_CheckIdleState+0x4a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b9a:	6822      	ldr	r2, [r4, #0]
 8003b9c:	6812      	ldr	r2, [r2, #0]
 8003b9e:	0752      	lsls	r2, r2, #29
 8003ba0:	d509      	bpl.n	8003bb6 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ba2:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8003ba6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003baa:	9200      	str	r2, [sp, #0]
 8003bac:	4620      	mov	r0, r4
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f7ff ff1f 	bl	80039f2 <UART_WaitOnFlagUntilTimeout>
 8003bb4:	b9b0      	cbnz	r0, 8003be4 <UART_CheckIdleState+0x64>
  huart->gState = HAL_UART_STATE_READY;
 8003bb6:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bb8:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003bba:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8003bbe:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8003bc2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bc6:	66e0      	str	r0, [r4, #108]	; 0x6c
  return HAL_OK;
 8003bc8:	e00d      	b.n	8003be6 <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bca:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8003bce:	9003      	str	r0, [sp, #12]
 8003bd0:	9200      	str	r2, [sp, #0]
 8003bd2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003bd6:	462a      	mov	r2, r5
 8003bd8:	4620      	mov	r0, r4
 8003bda:	f7ff ff0a 	bl	80039f2 <UART_WaitOnFlagUntilTimeout>
 8003bde:	9b03      	ldr	r3, [sp, #12]
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d0da      	beq.n	8003b9a <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8003be4:	2003      	movs	r0, #3
}
 8003be6:	b005      	add	sp, #20
 8003be8:	bd30      	pop	{r4, r5, pc}

08003bea <HAL_UART_Init>:
{
 8003bea:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003bec:	4604      	mov	r4, r0
 8003bee:	b350      	cbz	r0, 8003c46 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003bf0:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8003bf4:	b91b      	cbnz	r3, 8003bfe <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8003bf6:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8003bfa:	f7fc ff1f 	bl	8000a3c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003bfe:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003c00:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003c02:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8003c06:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c08:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003c0a:	f023 0301 	bic.w	r3, r3, #1
 8003c0e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c10:	f7ff fdc8 	bl	80037a4 <UART_SetConfig>
 8003c14:	2801      	cmp	r0, #1
 8003c16:	d016      	beq.n	8003c46 <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c18:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003c1a:	b113      	cbz	r3, 8003c22 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	f7ff fe93 	bl	8003948 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c22:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8003c24:	4620      	mov	r0, r4
}
 8003c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c30:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c38:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	f042 0201 	orr.w	r2, r2, #1
 8003c40:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003c42:	f7ff bf9d 	b.w	8003b80 <UART_CheckIdleState>
}
 8003c46:	2001      	movs	r0, #1
 8003c48:	bd10      	pop	{r4, pc}
	...

08003c4c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003c4c:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 8003c4e:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003c50:	b91b      	cbnz	r3, 8003c5a <UARTEx_SetNbDataToProcess+0xe>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 8003c52:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8003c56:	6683      	str	r3, [r0, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003c58:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003c5a:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003c5c:	4d0a      	ldr	r5, [pc, #40]	; (8003c88 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003c5e:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003c60:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003c62:	4c0a      	ldr	r4, [pc, #40]	; (8003c8c <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003c64:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003c66:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003c68:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003c70:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003c74:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003c78:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 8003c7a:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003c7c:	00db      	lsls	r3, r3, #3
 8003c7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c82:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 8003c86:	e7e7      	b.n	8003c58 <UARTEx_SetNbDataToProcess+0xc>
 8003c88:	08007938 	.word	0x08007938
 8003c8c:	08007930 	.word	0x08007930

08003c90 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8003c90:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d014      	beq.n	8003cc2 <HAL_UARTEx_DisableFifoMode+0x32>
  huart->gState = HAL_UART_STATE_BUSY;
 8003c98:	2324      	movs	r3, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c9a:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003c9c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ca0:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8003ca2:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003ca4:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8003ca8:	f023 0301 	bic.w	r3, r3, #1
 8003cac:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cb2:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003cb4:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 8003cb6:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8003cba:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  return HAL_OK;
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003cc2:	2002      	movs	r0, #2
}
 8003cc4:	4770      	bx	lr

08003cc6 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003cc6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8003cc8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8003ccc:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d01b      	beq.n	8003d0a <HAL_UARTEx_SetTxFifoThreshold+0x44>
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8003cd8:	2324      	movs	r3, #36	; 0x24
 8003cda:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003cde:	6803      	ldr	r3, [r0, #0]
 8003ce0:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	f022 0201 	bic.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003cea:	689a      	ldr	r2, [r3, #8]
 8003cec:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8003cf0:	4311      	orrs	r1, r2
 8003cf2:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003cf4:	f7ff ffaa 	bl	8003c4c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cf8:	6803      	ldr	r3, [r0, #0]
 8003cfa:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003cfc:	2320      	movs	r3, #32
 8003cfe:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8003d02:	2000      	movs	r0, #0
 8003d04:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8003d08:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8003d0a:	2002      	movs	r0, #2
 8003d0c:	e7fc      	b.n	8003d08 <HAL_UARTEx_SetTxFifoThreshold+0x42>

08003d0e <HAL_UARTEx_SetRxFifoThreshold>:
{
 8003d0e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8003d10:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8003d14:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d01b      	beq.n	8003d52 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8003d20:	2324      	movs	r3, #36	; 0x24
 8003d22:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d26:	6803      	ldr	r3, [r0, #0]
 8003d28:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	f022 0201 	bic.w	r2, r2, #1
 8003d30:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003d32:	689a      	ldr	r2, [r3, #8]
 8003d34:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 8003d38:	4311      	orrs	r1, r2
 8003d3a:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003d3c:	f7ff ff86 	bl	8003c4c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d40:	6803      	ldr	r3, [r0, #0]
 8003d42:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003d44:	2320      	movs	r3, #32
 8003d46:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8003d50:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8003d52:	2002      	movs	r0, #2
 8003d54:	e7fc      	b.n	8003d50 <HAL_UARTEx_SetRxFifoThreshold+0x42>

08003d56 <ai_network_get_error>:
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
  return ai_platform_network_get_error(network);
 8003d56:	f000 bb37 	b.w	80043c8 <ai_platform_network_get_error>
	...

08003d5c <ai_network_create>:
}

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8003d5c:	b507      	push	{r0, r1, r2, lr}
  return ai_platform_network_create(
 8003d5e:	2305      	movs	r3, #5
 8003d60:	2200      	movs	r2, #0
 8003d62:	e9cd 3200 	strd	r3, r2, [sp]
 8003d66:	2301      	movs	r3, #1
 8003d68:	4a02      	ldr	r2, [pc, #8]	; (8003d74 <ai_network_create+0x18>)
 8003d6a:	f000 fd89 	bl	8004880 <ai_platform_network_create>
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8003d6e:	b003      	add	sp, #12
 8003d70:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d74:	200016c8 	.word	0x200016c8

08003d78 <ai_network_inputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8003d78:	b910      	cbnz	r0, 8003d80 <ai_network_inputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003d7a:	4802      	ldr	r0, [pc, #8]	; (8003d84 <ai_network_inputs_get+0xc>)
 8003d7c:	4b02      	ldr	r3, [pc, #8]	; (8003d88 <ai_network_inputs_get+0x10>)
 8003d7e:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8003d80:	f000 bbac 	b.w	80044dc <ai_platform_inputs_get>
 8003d84:	200016c8 	.word	0x200016c8
 8003d88:	a1c00100 	.word	0xa1c00100

08003d8c <ai_network_outputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8003d8c:	b910      	cbnz	r0, 8003d94 <ai_network_outputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003d8e:	4802      	ldr	r0, [pc, #8]	; (8003d98 <ai_network_outputs_get+0xc>)
 8003d90:	4b02      	ldr	r3, [pc, #8]	; (8003d9c <ai_network_outputs_get+0x10>)
 8003d92:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8003d94:	f000 bc8e 	b.w	80046b4 <ai_platform_outputs_get>
 8003d98:	200016c8 	.word	0x200016c8
 8003d9c:	a1c00100 	.word	0xa1c00100

08003da0 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8003da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003da4:	4606      	mov	r6, r0
 8003da6:	460f      	mov	r7, r1
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8003da8:	f000 fe50 	bl	8004a4c <ai_platform_network_init>
  if (!net_ctx) return false;
 8003dac:	4604      	mov	r4, r0
 8003dae:	2800      	cmp	r0, #0
 8003db0:	f000 8125 	beq.w	8003ffe <ai_network_init+0x25e>
  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8003db4:	f8df 830c 	ldr.w	r8, [pc, #780]	; 80040c4 <ai_network_init+0x324>
 8003db8:	463a      	mov	r2, r7
 8003dba:	2101      	movs	r1, #1
 8003dbc:	4640      	mov	r0, r8
 8003dbe:	f000 fa39 	bl	8004234 <ai_platform_get_weights_map>
 8003dc2:	4605      	mov	r5, r0
 8003dc4:	2800      	cmp	r0, #0
 8003dc6:	f000 811c 	beq.w	8004002 <ai_network_init+0x262>
    eltwise_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8003dca:	4a94      	ldr	r2, [pc, #592]	; (800401c <ai_network_init+0x27c>)
 8003dcc:	6813      	ldr	r3, [r2, #0]
 8003dce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003dd2:	6013      	str	r3, [r2, #0]
    eltwise_4_bias_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8003dd4:	f8d8 3000 	ldr.w	r3, [r8]
    eltwise_4_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8003dd8:	e9c2 3302 	strd	r3, r3, [r2, #8]
    conv2d_7_weights_array.format |= AI_FMT_FLAG_CONST;
 8003ddc:	4a90      	ldr	r2, [pc, #576]	; (8004020 <ai_network_init+0x280>)
 8003dde:	6811      	ldr	r1, [r2, #0]
 8003de0:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003de4:	6011      	str	r1, [r2, #0]
    conv2d_7_weights_array.data = AI_PTR(g_network_weights_map[0] + 256);
 8003de6:	f503 7180 	add.w	r1, r3, #256	; 0x100
    conv2d_7_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 256);
 8003dea:	e9c2 1102 	strd	r1, r1, [r2, #8]
    conv2d_7_bias_array.format |= AI_FMT_FLAG_CONST;
 8003dee:	498d      	ldr	r1, [pc, #564]	; (8004024 <ai_network_init+0x284>)
 8003df0:	680a      	ldr	r2, [r1, #0]
 8003df2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003df6:	600a      	str	r2, [r1, #0]
    conv2d_7_bias_array.data = AI_PTR(g_network_weights_map[0] + 295168);
 8003df8:	f503 2290 	add.w	r2, r3, #294912	; 0x48000
 8003dfc:	f502 7080 	add.w	r0, r2, #256	; 0x100
    conv2d_7_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 295168);
 8003e00:	e9c1 0002 	strd	r0, r0, [r1, #8]
    eltwise_9_scale_array.format |= AI_FMT_FLAG_CONST;
 8003e04:	4988      	ldr	r1, [pc, #544]	; (8004028 <ai_network_init+0x288>)
 8003e06:	6808      	ldr	r0, [r1, #0]
 8003e08:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 8003e0c:	6008      	str	r0, [r1, #0]
    eltwise_9_scale_array.data = AI_PTR(g_network_weights_map[0] + 295680);
 8003e0e:	f502 7040 	add.w	r0, r2, #768	; 0x300
    eltwise_9_scale_array.data_start = AI_PTR(g_network_weights_map[0] + 295680);
 8003e12:	e9c1 0002 	strd	r0, r0, [r1, #8]
    eltwise_9_bias_array.format |= AI_FMT_FLAG_CONST;
 8003e16:	4985      	ldr	r1, [pc, #532]	; (800402c <ai_network_init+0x28c>)
 8003e18:	6808      	ldr	r0, [r1, #0]
 8003e1a:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 8003e1e:	6008      	str	r0, [r1, #0]
    eltwise_9_bias_array.data = AI_PTR(g_network_weights_map[0] + 296192);
 8003e20:	f502 60a0 	add.w	r0, r2, #1280	; 0x500
    eltwise_9_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 296192);
 8003e24:	e9c1 0002 	strd	r0, r0, [r1, #8]
    conv2d_12_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e28:	4981      	ldr	r1, [pc, #516]	; (8004030 <ai_network_init+0x290>)
    conv2d_12_weights_array.data = AI_PTR(g_network_weights_map[0] + 296704);
 8003e2a:	f502 62e0 	add.w	r2, r2, #1792	; 0x700
    conv2d_12_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e2e:	6808      	ldr	r0, [r1, #0]
    conv2d_12_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 296704);
 8003e30:	e9c1 2202 	strd	r2, r2, [r1, #8]
    conv2d_12_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e34:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 8003e38:	6008      	str	r0, [r1, #0]
    conv2d_12_bias_array.format |= AI_FMT_FLAG_CONST;
 8003e3a:	497e      	ldr	r1, [pc, #504]	; (8004034 <ai_network_init+0x294>)
 8003e3c:	680a      	ldr	r2, [r1, #0]
 8003e3e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e42:	600a      	str	r2, [r1, #0]
    conv2d_12_bias_array.data = AI_PTR(g_network_weights_map[0] + 591616);
 8003e44:	f503 2210 	add.w	r2, r3, #589824	; 0x90000
 8003e48:	f502 60e0 	add.w	r0, r2, #1792	; 0x700
    conv2d_12_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 591616);
 8003e4c:	e9c1 0002 	strd	r0, r0, [r1, #8]
    eltwise_14_scale_array.format |= AI_FMT_FLAG_CONST;
 8003e50:	4979      	ldr	r1, [pc, #484]	; (8004038 <ai_network_init+0x298>)
 8003e52:	6808      	ldr	r0, [r1, #0]
 8003e54:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 8003e58:	6008      	str	r0, [r1, #0]
    eltwise_14_scale_array.data = AI_PTR(g_network_weights_map[0] + 591872);
 8003e5a:	f502 6000 	add.w	r0, r2, #2048	; 0x800
    eltwise_14_scale_array.data_start = AI_PTR(g_network_weights_map[0] + 591872);
 8003e5e:	e9c1 0002 	strd	r0, r0, [r1, #8]
    eltwise_14_bias_array.format |= AI_FMT_FLAG_CONST;
 8003e62:	4976      	ldr	r1, [pc, #472]	; (800403c <ai_network_init+0x29c>)
 8003e64:	6808      	ldr	r0, [r1, #0]
 8003e66:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 8003e6a:	6008      	str	r0, [r1, #0]
    eltwise_14_bias_array.data = AI_PTR(g_network_weights_map[0] + 592128);
 8003e6c:	f502 6010 	add.w	r0, r2, #2304	; 0x900
    eltwise_14_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 592128);
 8003e70:	e9c1 0002 	strd	r0, r0, [r1, #8]
    gemm_18_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e74:	4972      	ldr	r1, [pc, #456]	; (8004040 <ai_network_init+0x2a0>)
    gemm_18_weights_array.data = AI_PTR(g_network_weights_map[0] + 592384);
 8003e76:	f502 6220 	add.w	r2, r2, #2560	; 0xa00
    gemm_18_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e7a:	6808      	ldr	r0, [r1, #0]
    gemm_18_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 592384);
 8003e7c:	e9c1 2202 	strd	r2, r2, [r1, #8]
    gemm_18_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e80:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 8003e84:	6008      	str	r0, [r1, #0]
    gemm_18_bias_array.format |= AI_FMT_FLAG_CONST;
 8003e86:	496f      	ldr	r1, [pc, #444]	; (8004044 <ai_network_init+0x2a4>)
 8003e88:	680a      	ldr	r2, [r1, #0]
 8003e8a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e8e:	600a      	str	r2, [r1, #0]
    gemm_18_bias_array.data = AI_PTR(g_network_weights_map[0] + 1116672);
 8003e90:	f503 1288 	add.w	r2, r3, #1114112	; 0x110000
 8003e94:	f502 6020 	add.w	r0, r2, #2560	; 0xa00
    gemm_18_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1116672);
 8003e98:	e9c1 0002 	strd	r0, r0, [r1, #8]
    gemm_20_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e9c:	496a      	ldr	r1, [pc, #424]	; (8004048 <ai_network_init+0x2a8>)
    gemm_20_weights_array.data = AI_PTR(g_network_weights_map[0] + 1117696);
 8003e9e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
    gemm_20_weights_array.format |= AI_FMT_FLAG_CONST;
 8003ea2:	6808      	ldr	r0, [r1, #0]
    gemm_20_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 1117696);
 8003ea4:	e9c1 2202 	strd	r2, r2, [r1, #8]
    gemm_20_bias_array.format |= AI_FMT_FLAG_CONST;
 8003ea8:	4a68      	ldr	r2, [pc, #416]	; (800404c <ai_network_init+0x2ac>)
    gemm_20_weights_array.format |= AI_FMT_FLAG_CONST;
 8003eaa:	f040 4080 	orr.w	r0, r0, #1073741824	; 0x40000000
 8003eae:	6008      	str	r0, [r1, #0]
    gemm_20_bias_array.format |= AI_FMT_FLAG_CONST;
 8003eb0:	6811      	ldr	r1, [r2, #0]
    gemm_20_bias_array.data = AI_PTR(g_network_weights_map[0] + 1183232);
 8003eb2:	f503 1090 	add.w	r0, r3, #1179648	; 0x120000
    gemm_20_bias_array.format |= AI_FMT_FLAG_CONST;
 8003eb6:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003eba:	6011      	str	r1, [r2, #0]
    gemm_20_bias_array.data = AI_PTR(g_network_weights_map[0] + 1183232);
 8003ebc:	f500 6160 	add.w	r1, r0, #3584	; 0xe00
    gemm_20_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1183232);
 8003ec0:	e9c2 1102 	strd	r1, r1, [r2, #8]
    gemm_22_weights_array.format |= AI_FMT_FLAG_CONST;
 8003ec4:	4a62      	ldr	r2, [pc, #392]	; (8004050 <ai_network_init+0x2b0>)
 8003ec6:	6811      	ldr	r1, [r2, #0]
 8003ec8:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003ecc:	6011      	str	r1, [r2, #0]
    gemm_22_weights_array.data = AI_PTR(g_network_weights_map[0] + 1183488);
 8003ece:	f500 6170 	add.w	r1, r0, #3840	; 0xf00
    gemm_22_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 1183488);
 8003ed2:	e9c2 1102 	strd	r1, r1, [r2, #8]
    gemm_22_bias_array.format |= AI_FMT_FLAG_CONST;
 8003ed6:	4a5f      	ldr	r2, [pc, #380]	; (8004054 <ai_network_init+0x2b4>)
 8003ed8:	6811      	ldr	r1, [r2, #0]
 8003eda:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003ede:	6011      	str	r1, [r2, #0]
    gemm_22_bias_array.data = AI_PTR(g_network_weights_map[0] + 1186048);
 8003ee0:	f500 51c8 	add.w	r1, r0, #6400	; 0x1900
    gemm_22_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1186048);
 8003ee4:	e9c2 1102 	strd	r1, r1, [r2, #8]
    eltwise_0_scale_array.format |= AI_FMT_FLAG_CONST;
 8003ee8:	4a5b      	ldr	r2, [pc, #364]	; (8004058 <ai_network_init+0x2b8>)
    conv2d_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 1186112);
 8003eea:	f500 50ca 	add.w	r0, r0, #6464	; 0x1940
    eltwise_0_scale_array.format |= AI_FMT_FLAG_CONST;
 8003eee:	6811      	ldr	r1, [r2, #0]
 8003ef0:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003ef4:	6011      	str	r1, [r2, #0]
    eltwise_0_scale_array.data = AI_PTR(g_network_weights_map[0] + 1186088);
 8003ef6:	4959      	ldr	r1, [pc, #356]	; (800405c <ai_network_init+0x2bc>)
 8003ef8:	4419      	add	r1, r3
    eltwise_0_scale_array.data_start = AI_PTR(g_network_weights_map[0] + 1186088);
 8003efa:	e9c2 1102 	strd	r1, r1, [r2, #8]
    eltwise_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8003efe:	4a58      	ldr	r2, [pc, #352]	; (8004060 <ai_network_init+0x2c0>)
 8003f00:	6811      	ldr	r1, [r2, #0]
 8003f02:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003f06:	6011      	str	r1, [r2, #0]
    eltwise_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 1186100);
 8003f08:	4956      	ldr	r1, [pc, #344]	; (8004064 <ai_network_init+0x2c4>)
 8003f0a:	4419      	add	r1, r3
    eltwise_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1186100);
 8003f0c:	e9c2 1102 	strd	r1, r1, [r2, #8]
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8003f10:	4a55      	ldr	r2, [pc, #340]	; (8004068 <ai_network_init+0x2c8>)
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 1193024);
 8003f12:	f503 1391 	add.w	r3, r3, #1187840	; 0x122000
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8003f16:	6811      	ldr	r1, [r2, #0]
    conv2d_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 1186112);
 8003f18:	e9c2 0002 	strd	r0, r0, [r2, #8]
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8003f1c:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003f20:	6011      	str	r1, [r2, #0]
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8003f22:	4a52      	ldr	r2, [pc, #328]	; (800406c <ai_network_init+0x2cc>)
 8003f24:	6811      	ldr	r1, [r2, #0]
 8003f26:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003f2a:	6011      	str	r1, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 1193024);
 8003f2c:	f503 51a2 	add.w	r1, r3, #5184	; 0x1440
    conv2d_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1193024);
 8003f30:	e9c2 1102 	strd	r1, r1, [r2, #8]
    eltwise_4_scale_array.format |= AI_FMT_FLAG_CONST;
 8003f34:	4a4e      	ldr	r2, [pc, #312]	; (8004070 <ai_network_init+0x2d0>)
    eltwise_4_scale_array.data = AI_PTR(g_network_weights_map[0] + 1193280);
 8003f36:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
    eltwise_4_scale_array.format |= AI_FMT_FLAG_CONST;
 8003f3a:	6811      	ldr	r1, [r2, #0]
    eltwise_4_scale_array.data_start = AI_PTR(g_network_weights_map[0] + 1193280);
 8003f3c:	e9c2 3302 	strd	r3, r3, [r2, #8]
    eltwise_4_scale_array.format |= AI_FMT_FLAG_CONST;
 8003f40:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003f44:	6011      	str	r1, [r2, #0]
  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8003f46:	f8df 8180 	ldr.w	r8, [pc, #384]	; 80040c8 <ai_network_init+0x328>
 8003f4a:	463a      	mov	r2, r7
 8003f4c:	2101      	movs	r1, #1
 8003f4e:	4640      	mov	r0, r8
 8003f50:	f000 f9c4 	bl	80042dc <ai_platform_get_activations_map>
 8003f54:	4607      	mov	r7, r0
 8003f56:	2800      	cmp	r0, #0
 8003f58:	d059      	beq.n	800400e <ai_network_init+0x26e>
    serving_default_input_10_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003f5a:	f8d8 3000 	ldr.w	r3, [r8]
 8003f5e:	4a45      	ldr	r2, [pc, #276]	; (8004074 <ai_network_init+0x2d4>)
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 7680);
 8003f60:	4945      	ldr	r1, [pc, #276]	; (8004078 <ai_network_init+0x2d8>)
    serving_default_input_10_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003f62:	e9c2 3302 	strd	r3, r3, [r2, #8]
    eltwise_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003f66:	4a45      	ldr	r2, [pc, #276]	; (800407c <ai_network_init+0x2dc>)
    eltwise_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003f68:	e9c2 3302 	strd	r3, r3, [r2, #8]
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 7680);
 8003f6c:	f503 52f0 	add.w	r2, r3, #7680	; 0x1e00
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7680);
 8003f70:	e9c1 2202 	strd	r2, r2, [r1, #8]
    nl_3_output_array.data = AI_PTR(g_network_activations_map[0] + 7680);
 8003f74:	4942      	ldr	r1, [pc, #264]	; (8004080 <ai_network_init+0x2e0>)
    nl_3_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7680);
 8003f76:	e9c1 2202 	strd	r2, r2, [r1, #8]
    eltwise_4_output_array.data = AI_PTR(g_network_activations_map[0] + 7680);
 8003f7a:	4942      	ldr	r1, [pc, #264]	; (8004084 <ai_network_init+0x2e4>)
    eltwise_4_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7680);
 8003f7c:	e9c1 2202 	strd	r2, r2, [r1, #8]
    pool_6_output_array.data = AI_PTR(g_network_activations_map[0] + 7680);
 8003f80:	4941      	ldr	r1, [pc, #260]	; (8004088 <ai_network_init+0x2e8>)
    pool_6_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7680);
 8003f82:	e9c1 2202 	strd	r2, r2, [r1, #8]
    conv2d_7_output_array.data = AI_PTR(g_network_activations_map[0] + 48640);
 8003f86:	4941      	ldr	r1, [pc, #260]	; (800408c <ai_network_init+0x2ec>)
 8003f88:	f503 423e 	add.w	r2, r3, #48640	; 0xbe00
    conv2d_7_output_array.data_start = AI_PTR(g_network_activations_map[0] + 48640);
 8003f8c:	e9c1 2202 	strd	r2, r2, [r1, #8]
    nl_8_output_array.data = AI_PTR(g_network_activations_map[0] + 48640);
 8003f90:	493f      	ldr	r1, [pc, #252]	; (8004090 <ai_network_init+0x2f0>)
    nl_8_output_array.data_start = AI_PTR(g_network_activations_map[0] + 48640);
 8003f92:	e9c1 2202 	strd	r2, r2, [r1, #8]
    eltwise_9_output_array.data = AI_PTR(g_network_activations_map[0] + 48640);
 8003f96:	493f      	ldr	r1, [pc, #252]	; (8004094 <ai_network_init+0x2f4>)
    eltwise_9_output_array.data_start = AI_PTR(g_network_activations_map[0] + 48640);
 8003f98:	e9c1 2202 	strd	r2, r2, [r1, #8]
    pool_11_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003f9c:	4a3e      	ldr	r2, [pc, #248]	; (8004098 <ai_network_init+0x2f8>)
    conv2d_12_output_array.data = AI_PTR(g_network_activations_map[0] + 20480);
 8003f9e:	f503 41a0 	add.w	r1, r3, #20480	; 0x5000
    pool_11_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003fa2:	e9c2 3302 	strd	r3, r3, [r2, #8]
    conv2d_12_output_array.data = AI_PTR(g_network_activations_map[0] + 20480);
 8003fa6:	4a3d      	ldr	r2, [pc, #244]	; (800409c <ai_network_init+0x2fc>)
    conv2d_12_output_array.data_start = AI_PTR(g_network_activations_map[0] + 20480);
 8003fa8:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_13_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003fac:	4a3c      	ldr	r2, [pc, #240]	; (80040a0 <ai_network_init+0x300>)
    eltwise_14_output_array.data = AI_PTR(g_network_activations_map[0] + 10240);
 8003fae:	f503 5120 	add.w	r1, r3, #10240	; 0x2800
    nl_13_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003fb2:	e9c2 3302 	strd	r3, r3, [r2, #8]
    eltwise_14_output_array.data = AI_PTR(g_network_activations_map[0] + 10240);
 8003fb6:	4a3b      	ldr	r2, [pc, #236]	; (80040a4 <ai_network_init+0x304>)
    eltwise_14_output_array.data_start = AI_PTR(g_network_activations_map[0] + 10240);
 8003fb8:	e9c2 1102 	strd	r1, r1, [r2, #8]
    pool_16_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003fbc:	4a3a      	ldr	r2, [pc, #232]	; (80040a8 <ai_network_init+0x308>)
    gemm_18_output_array.data = AI_PTR(g_network_activations_map[0] + 2048);
 8003fbe:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    pool_16_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003fc2:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_18_output_array.data = AI_PTR(g_network_activations_map[0] + 2048);
 8003fc6:	4a39      	ldr	r2, [pc, #228]	; (80040ac <ai_network_init+0x30c>)
    gemm_18_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2048);
 8003fc8:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_19_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003fcc:	4a38      	ldr	r2, [pc, #224]	; (80040b0 <ai_network_init+0x310>)
    gemm_20_output_array.data = AI_PTR(g_network_activations_map[0] + 1024);
 8003fce:	f503 6180 	add.w	r1, r3, #1024	; 0x400
    nl_19_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003fd2:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_20_output_array.data = AI_PTR(g_network_activations_map[0] + 1024);
 8003fd6:	4a37      	ldr	r2, [pc, #220]	; (80040b4 <ai_network_init+0x314>)
    gemm_20_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1024);
 8003fd8:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_21_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003fdc:	4a36      	ldr	r2, [pc, #216]	; (80040b8 <ai_network_init+0x318>)
    gemm_22_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8003fde:	f503 7180 	add.w	r1, r3, #256	; 0x100
    nl_21_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003fe2:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_22_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8003fe6:	4a35      	ldr	r2, [pc, #212]	; (80040bc <ai_network_init+0x31c>)
    gemm_22_output_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 8003fe8:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_23_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003fec:	4a34      	ldr	r2, [pc, #208]	; (80040c0 <ai_network_init+0x320>)
    nl_23_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003fee:	e9c2 3302 	strd	r3, r3, [r2, #8]

  ai_bool ok = true;
  ok &= network_configure_weights(net_ctx, params);
  ok &= network_configure_activations(net_ctx, params);

  ok &= ai_platform_network_post_init(network);
 8003ff2:	4630      	mov	r0, r6
 8003ff4:	f000 fe2c 	bl	8004c50 <ai_platform_network_post_init>
 8003ff8:	4038      	ands	r0, r7
 8003ffa:	4028      	ands	r0, r5
 8003ffc:	b2c0      	uxtb	r0, r0

  return ok;
}
 8003ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8004002:	2212      	movs	r2, #18
 8004004:	2130      	movs	r1, #48	; 0x30
 8004006:	4620      	mov	r0, r4
 8004008:	f000 fa62 	bl	80044d0 <ai_platform_network_set_error>
  return false;
 800400c:	e79b      	b.n	8003f46 <ai_network_init+0x1a6>
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800400e:	2213      	movs	r2, #19
 8004010:	2130      	movs	r1, #48	; 0x30
 8004012:	4620      	mov	r0, r4
 8004014:	f000 fa5c 	bl	80044d0 <ai_platform_network_set_error>
  return false;
 8004018:	e7eb      	b.n	8003ff2 <ai_network_init+0x252>
 800401a:	bf00      	nop
 800401c:	200015a4 	.word	0x200015a4
 8004020:	20001438 	.word	0x20001438
 8004024:	2000139c 	.word	0x2000139c
 8004028:	200016b8 	.word	0x200016b8
 800402c:	20001644 	.word	0x20001644
 8004030:	200012a8 	.word	0x200012a8
 8004034:	2000120c 	.word	0x2000120c
 8004038:	20001578 	.word	0x20001578
 800403c:	20001504 	.word	0x20001504
 8004040:	200017a4 	.word	0x200017a4
 8004044:	20001730 	.word	0x20001730
 8004048:	20001844 	.word	0x20001844
 800404c:	200017d0 	.word	0x200017d0
 8004050:	200018e4 	.word	0x200018e4
 8004054:	20001870 	.word	0x20001870
 8004058:	200014d8 	.word	0x200014d8
 800405c:	00121928 	.word	0x00121928
 8004060:	20001464 	.word	0x20001464
 8004064:	00121934 	.word	0x00121934
 8004068:	20001370 	.word	0x20001370
 800406c:	200012d4 	.word	0x200012d4
 8004070:	20001618 	.word	0x20001618
 8004074:	20001c20 	.word	0x20001c20
 8004078:	20001344 	.word	0x20001344
 800407c:	200014ac 	.word	0x200014ac
 8004080:	20001a60 	.word	0x20001a60
 8004084:	200015ec 	.word	0x200015ec
 8004088:	20001bf4 	.word	0x20001bf4
 800408c:	2000140c 	.word	0x2000140c
 8004090:	20001aac 	.word	0x20001aac
 8004094:	2000168c 	.word	0x2000168c
 8004098:	20001b10 	.word	0x20001b10
 800409c:	2000127c 	.word	0x2000127c
 80040a0:	20001930 	.word	0x20001930
 80040a4:	2000154c 	.word	0x2000154c
 80040a8:	20001b90 	.word	0x20001b90
 80040ac:	20001778 	.word	0x20001778
 80040b0:	2000197c 	.word	0x2000197c
 80040b4:	20001818 	.word	0x20001818
 80040b8:	200019c8 	.word	0x200019c8
 80040bc:	200018b8 	.word	0x200018b8
 80040c0:	20001a14 	.word	0x20001a14
 80040c4:	2002db9c 	.word	0x2002db9c
 80040c8:	2002db98 	.word	0x2002db98

080040cc <ai_network_create_and_init>:
{
 80040cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80040d0:	4688      	mov	r8, r1
 80040d2:	b08f      	sub	sp, #60	; 0x3c
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 80040d4:	2100      	movs	r1, #0
{
 80040d6:	4606      	mov	r6, r0
 80040d8:	4617      	mov	r7, r2
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 80040da:	f7ff fe3f 	bl	8003d5c <ai_network_create>
    if (err.type != AI_ERROR_NONE)
 80040de:	f010 09ff 	ands.w	r9, r0, #255	; 0xff
    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 80040e2:	4604      	mov	r4, r0
    if (err.type != AI_ERROR_NONE)
 80040e4:	d001      	beq.n	80040ea <ai_network_create_and_init+0x1e>
    return err;
 80040e6:	4620      	mov	r0, r4
 80040e8:	e006      	b.n	80040f8 <ai_network_create_and_init+0x2c>
    if (ai_network_data_params_get(&params) != true) {
 80040ea:	4668      	mov	r0, sp
 80040ec:	f000 f838 	bl	8004160 <ai_network_data_params_get>
 80040f0:	b928      	cbnz	r0, 80040fe <ai_network_create_and_init+0x32>
  return ai_platform_network_get_error(network);
 80040f2:	6830      	ldr	r0, [r6, #0]
 80040f4:	f000 f968 	bl	80043c8 <ai_platform_network_get_error>
}
 80040f8:	b00f      	add	sp, #60	; 0x3c
 80040fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (activations) {
 80040fe:	f1b8 0f00 	cmp.w	r8, #0
 8004102:	d11a      	bne.n	800413a <ai_network_create_and_init+0x6e>
    if (weights) {
 8004104:	bb3f      	cbnz	r7, 8004156 <ai_network_create_and_init+0x8a>
    if (ai_network_init(*network, &params) != true) {
 8004106:	4669      	mov	r1, sp
 8004108:	6830      	ldr	r0, [r6, #0]
 800410a:	f7ff fe49 	bl	8003da0 <ai_network_init>
 800410e:	b928      	cbnz	r0, 800411c <ai_network_create_and_init+0x50>
  return ai_platform_network_get_error(network);
 8004110:	6830      	ldr	r0, [r6, #0]
 8004112:	f000 f959 	bl	80043c8 <ai_platform_network_get_error>
 8004116:	4604      	mov	r4, r0
 8004118:	fa5f f980 	uxtb.w	r9, r0
    return err;
 800411c:	f369 0407 	bfi	r4, r9, #0, #8
 8004120:	e7e1      	b.n	80040e6 <ai_network_create_and_init+0x1a>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8004122:	4629      	mov	r1, r5
 8004124:	f858 2025 	ldr.w	r2, [r8, r5, lsl #2]
 8004128:	a803      	add	r0, sp, #12
 800412a:	f000 f86f 	bl	800420c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 800412e:	3501      	adds	r5, #1
 8004130:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8004134:	42ab      	cmp	r3, r5
 8004136:	dcf4      	bgt.n	8004122 <ai_network_create_and_init+0x56>
 8004138:	e7e4      	b.n	8004104 <ai_network_create_and_init+0x38>
 800413a:	464d      	mov	r5, r9
 800413c:	e7f8      	b.n	8004130 <ai_network_create_and_init+0x64>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 800413e:	4629      	mov	r1, r5
 8004140:	f857 2025 	ldr.w	r2, [r7, r5, lsl #2]
 8004144:	a801      	add	r0, sp, #4
 8004146:	f000 f861 	bl	800420c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 800414a:	3501      	adds	r5, #1
 800414c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004150:	42ab      	cmp	r3, r5
 8004152:	dcf4      	bgt.n	800413e <ai_network_create_and_init+0x72>
 8004154:	e7d7      	b.n	8004106 <ai_network_create_and_init+0x3a>
 8004156:	2500      	movs	r5, #0
 8004158:	e7f8      	b.n	800414c <ai_network_create_and_init+0x80>

0800415a <ai_network_run>:

AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
  return ai_platform_network_process(network, input, output);
 800415a:	f000 be15 	b.w	8004d88 <ai_platform_network_process>
	...

08004160 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 8004160:	b530      	push	{r4, r5, lr}
  if (!params) return false;
 8004162:	4603      	mov	r3, r0
{
 8004164:	b085      	sub	sp, #20
  if (!params) return false;
 8004166:	b170      	cbz	r0, 8004186 <ai_network_data_params_get+0x26>
  
  const ai_buffer_array map_activations = 
 8004168:	466a      	mov	r2, sp
 800416a:	4c08      	ldr	r4, [pc, #32]	; (800418c <ai_network_data_params_get+0x2c>)
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800416c:	ad02      	add	r5, sp, #8
  const ai_buffer_array map_activations = 
 800416e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004172:	e882 0003 	stmia.w	r2, {r0, r1}
  const ai_buffer_array map_weights = 
 8004176:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 800417a:	e885 0003 	stmia.w	r5, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800417e:	4629      	mov	r1, r5
 8004180:	4618      	mov	r0, r3
 8004182:	f000 f8ff 	bl	8004384 <ai_platform_bind_network_params>
}
 8004186:	b005      	add	sp, #20
 8004188:	bd30      	pop	{r4, r5, pc}
 800418a:	bf00      	nop
 800418c:	080077a0 	.word	0x080077a0

08004190 <ai_buffer_get_size>:
 8004190:	b378      	cbz	r0, 80041f2 <ai_buffer_get_size+0x62>
 8004192:	b410      	push	{r4}
 8004194:	6803      	ldr	r3, [r0, #0]
 8004196:	4a17      	ldr	r2, [pc, #92]	; (80041f4 <ai_buffer_get_size+0x64>)
 8004198:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800419c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d01e      	beq.n	80041e2 <ai_buffer_get_size+0x52>
 80041a4:	6984      	ldr	r4, [r0, #24]
 80041a6:	6862      	ldr	r2, [r4, #4]
 80041a8:	7d03      	ldrb	r3, [r0, #20]
 80041aa:	6941      	ldr	r1, [r0, #20]
 80041ac:	f1a3 0301 	sub.w	r3, r3, #1
 80041b0:	fab3 f383 	clz	r3, r3
 80041b4:	095b      	lsrs	r3, r3, #5
 80041b6:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80041ba:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80041be:	da0b      	bge.n	80041d8 <ai_buffer_get_size+0x48>
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d102      	bne.n	80041ca <ai_buffer_get_size+0x3a>
 80041c4:	2802      	cmp	r0, #2
 80041c6:	d007      	beq.n	80041d8 <ai_buffer_get_size+0x48>
 80041c8:	2302      	movs	r3, #2
 80041ca:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80041ce:	3301      	adds	r3, #1
 80041d0:	4298      	cmp	r0, r3
 80041d2:	fb01 f202 	mul.w	r2, r1, r2
 80041d6:	d1f3      	bne.n	80041c0 <ai_buffer_get_size+0x30>
 80041d8:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80041dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041e0:	4770      	bx	lr
 80041e2:	2900      	cmp	r1, #0
 80041e4:	d0de      	beq.n	80041a4 <ai_buffer_get_size+0x14>
 80041e6:	6984      	ldr	r4, [r0, #24]
 80041e8:	6863      	ldr	r3, [r4, #4]
 80041ea:	331f      	adds	r3, #31
 80041ec:	f023 021f 	bic.w	r2, r3, #31
 80041f0:	e7da      	b.n	80041a8 <ai_buffer_get_size+0x18>
 80041f2:	4770      	bx	lr
 80041f4:	000400c0 	.word	0x000400c0

080041f8 <ai_buffer_array_sane>:
 80041f8:	b138      	cbz	r0, 800420a <ai_buffer_array_sane+0x12>
 80041fa:	6843      	ldr	r3, [r0, #4]
 80041fc:	b123      	cbz	r3, 8004208 <ai_buffer_array_sane+0x10>
 80041fe:	8840      	ldrh	r0, [r0, #2]
 8004200:	3800      	subs	r0, #0
 8004202:	bf18      	it	ne
 8004204:	2001      	movne	r0, #1
 8004206:	4770      	bx	lr
 8004208:	4618      	mov	r0, r3
 800420a:	4770      	bx	lr

0800420c <ai_buffer_array_item_set_address>:
 800420c:	b150      	cbz	r0, 8004224 <ai_buffer_array_item_set_address+0x18>
 800420e:	6843      	ldr	r3, [r0, #4]
 8004210:	b14b      	cbz	r3, 8004226 <ai_buffer_array_item_set_address+0x1a>
 8004212:	8840      	ldrh	r0, [r0, #2]
 8004214:	b900      	cbnz	r0, 8004218 <ai_buffer_array_item_set_address+0xc>
 8004216:	4770      	bx	lr
 8004218:	2001      	movs	r0, #1
 800421a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800421e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8004222:	604a      	str	r2, [r1, #4]
 8004224:	4770      	bx	lr
 8004226:	4618      	mov	r0, r3
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop

0800422c <_ai_platform_acquire_crc>:
 800422c:	2001      	movs	r0, #1
 800422e:	4770      	bx	lr

08004230 <_ai_platform_release_crc>:
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop

08004234 <ai_platform_get_weights_map>:
 8004234:	2a00      	cmp	r2, #0
 8004236:	d037      	beq.n	80042a8 <ai_platform_get_weights_map+0x74>
 8004238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800423a:	4604      	mov	r4, r0
 800423c:	b1a0      	cbz	r0, 8004268 <ai_platform_get_weights_map+0x34>
 800423e:	460f      	mov	r7, r1
 8004240:	b191      	cbz	r1, 8004268 <ai_platform_get_weights_map+0x34>
 8004242:	4b25      	ldr	r3, [pc, #148]	; (80042d8 <ai_platform_get_weights_map+0xa4>)
 8004244:	6810      	ldr	r0, [r2, #0]
 8004246:	4615      	mov	r5, r2
 8004248:	4298      	cmp	r0, r3
 800424a:	d00f      	beq.n	800426c <ai_platform_get_weights_map+0x38>
 800424c:	6855      	ldr	r5, [r2, #4]
 800424e:	b15d      	cbz	r5, 8004268 <ai_platform_get_weights_map+0x34>
 8004250:	682e      	ldr	r6, [r5, #0]
 8004252:	429e      	cmp	r6, r3
 8004254:	d02a      	beq.n	80042ac <ai_platform_get_weights_map+0x78>
 8004256:	f1a1 0001 	sub.w	r0, r1, #1
 800425a:	fab0 f080 	clz	r0, r0
 800425e:	6025      	str	r5, [r4, #0]
 8004260:	0940      	lsrs	r0, r0, #5
 8004262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004264:	42a7      	cmp	r7, r4
 8004266:	d034      	beq.n	80042d2 <ai_platform_get_weights_map+0x9e>
 8004268:	2000      	movs	r0, #0
 800426a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800426c:	1d10      	adds	r0, r2, #4
 800426e:	f7ff ffc3 	bl	80041f8 <ai_buffer_array_sane>
 8004272:	2800      	cmp	r0, #0
 8004274:	d0f8      	beq.n	8004268 <ai_platform_get_weights_map+0x34>
 8004276:	88eb      	ldrh	r3, [r5, #6]
 8004278:	429f      	cmp	r7, r3
 800427a:	d1f5      	bne.n	8004268 <ai_platform_get_weights_map+0x34>
 800427c:	f04f 0e00 	mov.w	lr, #0
 8004280:	4670      	mov	r0, lr
 8004282:	1f23      	subs	r3, r4, #4
 8004284:	68aa      	ldr	r2, [r5, #8]
 8004286:	eb02 0c0e 	add.w	ip, r2, lr
 800428a:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800428e:	f10e 0e1c 	add.w	lr, lr, #28
 8004292:	b124      	cbz	r4, 800429e <ai_platform_get_weights_map+0x6a>
 8004294:	3001      	adds	r0, #1
 8004296:	4287      	cmp	r7, r0
 8004298:	f843 4f04 	str.w	r4, [r3, #4]!
 800429c:	d1f2      	bne.n	8004284 <ai_platform_get_weights_map+0x50>
 800429e:	1a38      	subs	r0, r7, r0
 80042a0:	fab0 f080 	clz	r0, r0
 80042a4:	0940      	lsrs	r0, r0, #5
 80042a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042a8:	2000      	movs	r0, #0
 80042aa:	4770      	bx	lr
 80042ac:	1f23      	subs	r3, r4, #4
 80042ae:	4628      	mov	r0, r5
 80042b0:	2400      	movs	r4, #0
 80042b2:	e000      	b.n	80042b6 <ai_platform_get_weights_map+0x82>
 80042b4:	4614      	mov	r4, r2
 80042b6:	f850 2f04 	ldr.w	r2, [r0, #4]!
 80042ba:	42b2      	cmp	r2, r6
 80042bc:	d0d2      	beq.n	8004264 <ai_platform_get_weights_map+0x30>
 80042be:	f843 2f04 	str.w	r2, [r3, #4]!
 80042c2:	1c62      	adds	r2, r4, #1
 80042c4:	4297      	cmp	r7, r2
 80042c6:	d1f5      	bne.n	80042b4 <ai_platform_get_weights_map+0x80>
 80042c8:	3402      	adds	r4, #2
 80042ca:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80042ce:	42b3      	cmp	r3, r6
 80042d0:	d1ca      	bne.n	8004268 <ai_platform_get_weights_map+0x34>
 80042d2:	2001      	movs	r0, #1
 80042d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042d6:	bf00      	nop
 80042d8:	a1facade 	.word	0xa1facade

080042dc <ai_platform_get_activations_map>:
 80042dc:	2a00      	cmp	r2, #0
 80042de:	d038      	beq.n	8004352 <ai_platform_get_activations_map+0x76>
 80042e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042e2:	4604      	mov	r4, r0
 80042e4:	b1a0      	cbz	r0, 8004310 <ai_platform_get_activations_map+0x34>
 80042e6:	460f      	mov	r7, r1
 80042e8:	b191      	cbz	r1, 8004310 <ai_platform_get_activations_map+0x34>
 80042ea:	4b25      	ldr	r3, [pc, #148]	; (8004380 <ai_platform_get_activations_map+0xa4>)
 80042ec:	6810      	ldr	r0, [r2, #0]
 80042ee:	4615      	mov	r5, r2
 80042f0:	4298      	cmp	r0, r3
 80042f2:	d00f      	beq.n	8004314 <ai_platform_get_activations_map+0x38>
 80042f4:	6a15      	ldr	r5, [r2, #32]
 80042f6:	b15d      	cbz	r5, 8004310 <ai_platform_get_activations_map+0x34>
 80042f8:	682e      	ldr	r6, [r5, #0]
 80042fa:	429e      	cmp	r6, r3
 80042fc:	d02b      	beq.n	8004356 <ai_platform_get_activations_map+0x7a>
 80042fe:	f1a1 0001 	sub.w	r0, r1, #1
 8004302:	fab0 f080 	clz	r0, r0
 8004306:	6025      	str	r5, [r4, #0]
 8004308:	0940      	lsrs	r0, r0, #5
 800430a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800430c:	42a7      	cmp	r7, r4
 800430e:	d035      	beq.n	800437c <ai_platform_get_activations_map+0xa0>
 8004310:	2000      	movs	r0, #0
 8004312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004314:	f102 000c 	add.w	r0, r2, #12
 8004318:	f7ff ff6e 	bl	80041f8 <ai_buffer_array_sane>
 800431c:	2800      	cmp	r0, #0
 800431e:	d0f7      	beq.n	8004310 <ai_platform_get_activations_map+0x34>
 8004320:	89eb      	ldrh	r3, [r5, #14]
 8004322:	429f      	cmp	r7, r3
 8004324:	d1f4      	bne.n	8004310 <ai_platform_get_activations_map+0x34>
 8004326:	f04f 0e00 	mov.w	lr, #0
 800432a:	4670      	mov	r0, lr
 800432c:	1f23      	subs	r3, r4, #4
 800432e:	692a      	ldr	r2, [r5, #16]
 8004330:	eb02 0c0e 	add.w	ip, r2, lr
 8004334:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8004338:	f10e 0e1c 	add.w	lr, lr, #28
 800433c:	b124      	cbz	r4, 8004348 <ai_platform_get_activations_map+0x6c>
 800433e:	3001      	adds	r0, #1
 8004340:	4287      	cmp	r7, r0
 8004342:	f843 4f04 	str.w	r4, [r3, #4]!
 8004346:	d1f2      	bne.n	800432e <ai_platform_get_activations_map+0x52>
 8004348:	1a38      	subs	r0, r7, r0
 800434a:	fab0 f080 	clz	r0, r0
 800434e:	0940      	lsrs	r0, r0, #5
 8004350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004352:	2000      	movs	r0, #0
 8004354:	4770      	bx	lr
 8004356:	1f23      	subs	r3, r4, #4
 8004358:	4628      	mov	r0, r5
 800435a:	2400      	movs	r4, #0
 800435c:	e000      	b.n	8004360 <ai_platform_get_activations_map+0x84>
 800435e:	4614      	mov	r4, r2
 8004360:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8004364:	42b2      	cmp	r2, r6
 8004366:	d0d1      	beq.n	800430c <ai_platform_get_activations_map+0x30>
 8004368:	f843 2f04 	str.w	r2, [r3, #4]!
 800436c:	1c62      	adds	r2, r4, #1
 800436e:	4297      	cmp	r7, r2
 8004370:	d1f5      	bne.n	800435e <ai_platform_get_activations_map+0x82>
 8004372:	3402      	adds	r4, #2
 8004374:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8004378:	42b3      	cmp	r3, r6
 800437a:	d1c9      	bne.n	8004310 <ai_platform_get_activations_map+0x34>
 800437c:	2001      	movs	r0, #1
 800437e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004380:	a1facade 	.word	0xa1facade

08004384 <ai_platform_bind_network_params>:
 8004384:	b1a0      	cbz	r0, 80043b0 <ai_platform_bind_network_params+0x2c>
 8004386:	b1b1      	cbz	r1, 80043b6 <ai_platform_bind_network_params+0x32>
 8004388:	b1c2      	cbz	r2, 80043bc <ai_platform_bind_network_params+0x38>
 800438a:	4603      	mov	r3, r0
 800438c:	f04f 0c01 	mov.w	ip, #1
 8004390:	b500      	push	{lr}
 8004392:	480c      	ldr	r0, [pc, #48]	; (80043c4 <ai_platform_bind_network_params+0x40>)
 8004394:	f103 0e0c 	add.w	lr, r3, #12
 8004398:	f843 0b04 	str.w	r0, [r3], #4
 800439c:	c903      	ldmia	r1, {r0, r1}
 800439e:	e883 0003 	stmia.w	r3, {r0, r1}
 80043a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80043a6:	e88e 0003 	stmia.w	lr, {r0, r1}
 80043aa:	4660      	mov	r0, ip
 80043ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80043b0:	4684      	mov	ip, r0
 80043b2:	4660      	mov	r0, ip
 80043b4:	4770      	bx	lr
 80043b6:	468c      	mov	ip, r1
 80043b8:	4660      	mov	r0, ip
 80043ba:	4770      	bx	lr
 80043bc:	4694      	mov	ip, r2
 80043be:	4660      	mov	r0, ip
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	a1facade 	.word	0xa1facade

080043c8 <ai_platform_network_get_error>:
 80043c8:	b510      	push	{r4, lr}
 80043ca:	b1e8      	cbz	r0, 8004408 <ai_platform_network_get_error+0x40>
 80043cc:	4b3b      	ldr	r3, [pc, #236]	; (80044bc <ai_platform_network_get_error+0xf4>)
 80043ce:	6802      	ldr	r2, [r0, #0]
 80043d0:	4604      	mov	r4, r0
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d118      	bne.n	8004408 <ai_platform_network_get_error+0x40>
 80043d6:	f7ff ff29 	bl	800422c <_ai_platform_acquire_crc>
 80043da:	4b39      	ldr	r3, [pc, #228]	; (80044c0 <ai_platform_network_get_error+0xf8>)
 80043dc:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d038      	beq.n	8004456 <ai_platform_network_get_error+0x8e>
 80043e4:	2218      	movs	r2, #24
 80043e6:	609a      	str	r2, [r3, #8]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	2a18      	cmp	r2, #24
 80043ec:	d051      	beq.n	8004492 <ai_platform_network_get_error+0xca>
 80043ee:	2301      	movs	r3, #1
 80043f0:	4a34      	ldr	r2, [pc, #208]	; (80044c4 <ai_platform_network_get_error+0xfc>)
 80043f2:	6093      	str	r3, [r2, #8]
 80043f4:	6893      	ldr	r3, [r2, #8]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1fc      	bne.n	80043f4 <ai_platform_network_get_error+0x2c>
 80043fa:	4933      	ldr	r1, [pc, #204]	; (80044c8 <ai_platform_network_get_error+0x100>)
 80043fc:	4b33      	ldr	r3, [pc, #204]	; (80044cc <ai_platform_network_get_error+0x104>)
 80043fe:	6011      	str	r1, [r2, #0]
 8004400:	6812      	ldr	r2, [r2, #0]
 8004402:	429a      	cmp	r2, r3
 8004404:	d050      	beq.n	80044a8 <ai_platform_network_get_error+0xe0>
 8004406:	e7fe      	b.n	8004406 <ai_platform_network_get_error+0x3e>
 8004408:	f7ff ff10 	bl	800422c <_ai_platform_acquire_crc>
 800440c:	4b2c      	ldr	r3, [pc, #176]	; (80044c0 <ai_platform_network_get_error+0xf8>)
 800440e:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 8004412:	429a      	cmp	r2, r3
 8004414:	d011      	beq.n	800443a <ai_platform_network_get_error+0x72>
 8004416:	2218      	movs	r2, #24
 8004418:	609a      	str	r2, [r3, #8]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	2a18      	cmp	r2, #24
 800441e:	d028      	beq.n	8004472 <ai_platform_network_get_error+0xaa>
 8004420:	2301      	movs	r3, #1
 8004422:	4a28      	ldr	r2, [pc, #160]	; (80044c4 <ai_platform_network_get_error+0xfc>)
 8004424:	6093      	str	r3, [r2, #8]
 8004426:	6893      	ldr	r3, [r2, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1fc      	bne.n	8004426 <ai_platform_network_get_error+0x5e>
 800442c:	4926      	ldr	r1, [pc, #152]	; (80044c8 <ai_platform_network_get_error+0x100>)
 800442e:	4b27      	ldr	r3, [pc, #156]	; (80044cc <ai_platform_network_get_error+0x104>)
 8004430:	6011      	str	r1, [r2, #0]
 8004432:	6812      	ldr	r2, [r2, #0]
 8004434:	429a      	cmp	r2, r3
 8004436:	d027      	beq.n	8004488 <ai_platform_network_get_error+0xc0>
 8004438:	e7fe      	b.n	8004438 <ai_platform_network_get_error+0x70>
 800443a:	2301      	movs	r3, #1
 800443c:	f100 0208 	add.w	r2, r0, #8
 8004440:	6083      	str	r3, [r0, #8]
 8004442:	6813      	ldr	r3, [r2, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1fc      	bne.n	8004442 <ai_platform_network_get_error+0x7a>
 8004448:	4a1f      	ldr	r2, [pc, #124]	; (80044c8 <ai_platform_network_get_error+0x100>)
 800444a:	4b20      	ldr	r3, [pc, #128]	; (80044cc <ai_platform_network_get_error+0x104>)
 800444c:	6002      	str	r2, [r0, #0]
 800444e:	6802      	ldr	r2, [r0, #0]
 8004450:	429a      	cmp	r2, r3
 8004452:	d019      	beq.n	8004488 <ai_platform_network_get_error+0xc0>
 8004454:	e7fe      	b.n	8004454 <ai_platform_network_get_error+0x8c>
 8004456:	2301      	movs	r3, #1
 8004458:	f100 0208 	add.w	r2, r0, #8
 800445c:	6083      	str	r3, [r0, #8]
 800445e:	6813      	ldr	r3, [r2, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1fc      	bne.n	800445e <ai_platform_network_get_error+0x96>
 8004464:	4a18      	ldr	r2, [pc, #96]	; (80044c8 <ai_platform_network_get_error+0x100>)
 8004466:	4b19      	ldr	r3, [pc, #100]	; (80044cc <ai_platform_network_get_error+0x104>)
 8004468:	6002      	str	r2, [r0, #0]
 800446a:	6802      	ldr	r2, [r0, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d01b      	beq.n	80044a8 <ai_platform_network_get_error+0xe0>
 8004470:	e7fe      	b.n	8004470 <ai_platform_network_get_error+0xa8>
 8004472:	2201      	movs	r2, #1
 8004474:	609a      	str	r2, [r3, #8]
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	2a00      	cmp	r2, #0
 800447a:	d1fc      	bne.n	8004476 <ai_platform_network_get_error+0xae>
 800447c:	4912      	ldr	r1, [pc, #72]	; (80044c8 <ai_platform_network_get_error+0x100>)
 800447e:	4a13      	ldr	r2, [pc, #76]	; (80044cc <ai_platform_network_get_error+0x104>)
 8004480:	6019      	str	r1, [r3, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4293      	cmp	r3, r2
 8004486:	d117      	bne.n	80044b8 <ai_platform_network_get_error+0xf0>
 8004488:	f7ff fed2 	bl	8004230 <_ai_platform_release_crc>
 800448c:	f241 0010 	movw	r0, #4112	; 0x1010
 8004490:	bd10      	pop	{r4, pc}
 8004492:	2201      	movs	r2, #1
 8004494:	609a      	str	r2, [r3, #8]
 8004496:	689a      	ldr	r2, [r3, #8]
 8004498:	2a00      	cmp	r2, #0
 800449a:	d1fc      	bne.n	8004496 <ai_platform_network_get_error+0xce>
 800449c:	490a      	ldr	r1, [pc, #40]	; (80044c8 <ai_platform_network_get_error+0x100>)
 800449e:	4a0b      	ldr	r2, [pc, #44]	; (80044cc <ai_platform_network_get_error+0x104>)
 80044a0:	6019      	str	r1, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d108      	bne.n	80044ba <ai_platform_network_get_error+0xf2>
 80044a8:	f7ff fec2 	bl	8004230 <_ai_platform_release_crc>
 80044ac:	f104 0010 	add.w	r0, r4, #16
 80044b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044b4:	f000 bef8 	b.w	80052a8 <core_get_error>
 80044b8:	e7fe      	b.n	80044b8 <ai_platform_network_get_error+0xf0>
 80044ba:	e7fe      	b.n	80044ba <ai_platform_network_get_error+0xf2>
 80044bc:	a1c00100 	.word	0xa1c00100
 80044c0:	40023000 	.word	0x40023000
 80044c4:	50023000 	.word	0x50023000
 80044c8:	f407a5c2 	.word	0xf407a5c2
 80044cc:	b5e8b5cd 	.word	0xb5e8b5cd

080044d0 <ai_platform_network_set_error>:
 80044d0:	b110      	cbz	r0, 80044d8 <ai_platform_network_set_error+0x8>
 80044d2:	3010      	adds	r0, #16
 80044d4:	f000 beee 	b.w	80052b4 <core_set_error>
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop

080044dc <ai_platform_inputs_get>:
 80044dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e0:	b085      	sub	sp, #20
 80044e2:	9102      	str	r1, [sp, #8]
 80044e4:	b1e8      	cbz	r0, 8004522 <ai_platform_inputs_get+0x46>
 80044e6:	4b6e      	ldr	r3, [pc, #440]	; (80046a0 <ai_platform_inputs_get+0x1c4>)
 80044e8:	6802      	ldr	r2, [r0, #0]
 80044ea:	4607      	mov	r7, r0
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d118      	bne.n	8004522 <ai_platform_inputs_get+0x46>
 80044f0:	f7ff fe9c 	bl	800422c <_ai_platform_acquire_crc>
 80044f4:	4b6b      	ldr	r3, [pc, #428]	; (80046a4 <ai_platform_inputs_get+0x1c8>)
 80044f6:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d038      	beq.n	8004570 <ai_platform_inputs_get+0x94>
 80044fe:	2218      	movs	r2, #24
 8004500:	609a      	str	r2, [r3, #8]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	2a18      	cmp	r2, #24
 8004506:	d052      	beq.n	80045ae <ai_platform_inputs_get+0xd2>
 8004508:	2301      	movs	r3, #1
 800450a:	4a67      	ldr	r2, [pc, #412]	; (80046a8 <ai_platform_inputs_get+0x1cc>)
 800450c:	6093      	str	r3, [r2, #8]
 800450e:	6893      	ldr	r3, [r2, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1fc      	bne.n	800450e <ai_platform_inputs_get+0x32>
 8004514:	4b65      	ldr	r3, [pc, #404]	; (80046ac <ai_platform_inputs_get+0x1d0>)
 8004516:	6013      	str	r3, [r2, #0]
 8004518:	6812      	ldr	r2, [r2, #0]
 800451a:	4b65      	ldr	r3, [pc, #404]	; (80046b0 <ai_platform_inputs_get+0x1d4>)
 800451c:	429a      	cmp	r2, r3
 800451e:	d051      	beq.n	80045c4 <ai_platform_inputs_get+0xe8>
 8004520:	e7fe      	b.n	8004520 <ai_platform_inputs_get+0x44>
 8004522:	f7ff fe83 	bl	800422c <_ai_platform_acquire_crc>
 8004526:	4b5f      	ldr	r3, [pc, #380]	; (80046a4 <ai_platform_inputs_get+0x1c8>)
 8004528:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 800452c:	429a      	cmp	r2, r3
 800452e:	d011      	beq.n	8004554 <ai_platform_inputs_get+0x78>
 8004530:	2218      	movs	r2, #24
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	2a18      	cmp	r2, #24
 8004538:	d028      	beq.n	800458c <ai_platform_inputs_get+0xb0>
 800453a:	2301      	movs	r3, #1
 800453c:	4a5a      	ldr	r2, [pc, #360]	; (80046a8 <ai_platform_inputs_get+0x1cc>)
 800453e:	6093      	str	r3, [r2, #8]
 8004540:	6893      	ldr	r3, [r2, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1fc      	bne.n	8004540 <ai_platform_inputs_get+0x64>
 8004546:	4959      	ldr	r1, [pc, #356]	; (80046ac <ai_platform_inputs_get+0x1d0>)
 8004548:	4b59      	ldr	r3, [pc, #356]	; (80046b0 <ai_platform_inputs_get+0x1d4>)
 800454a:	6011      	str	r1, [r2, #0]
 800454c:	6812      	ldr	r2, [r2, #0]
 800454e:	429a      	cmp	r2, r3
 8004550:	d027      	beq.n	80045a2 <ai_platform_inputs_get+0xc6>
 8004552:	e7fe      	b.n	8004552 <ai_platform_inputs_get+0x76>
 8004554:	2301      	movs	r3, #1
 8004556:	f100 0208 	add.w	r2, r0, #8
 800455a:	6083      	str	r3, [r0, #8]
 800455c:	6813      	ldr	r3, [r2, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1fc      	bne.n	800455c <ai_platform_inputs_get+0x80>
 8004562:	4a52      	ldr	r2, [pc, #328]	; (80046ac <ai_platform_inputs_get+0x1d0>)
 8004564:	4b52      	ldr	r3, [pc, #328]	; (80046b0 <ai_platform_inputs_get+0x1d4>)
 8004566:	6002      	str	r2, [r0, #0]
 8004568:	6802      	ldr	r2, [r0, #0]
 800456a:	429a      	cmp	r2, r3
 800456c:	d019      	beq.n	80045a2 <ai_platform_inputs_get+0xc6>
 800456e:	e7fe      	b.n	800456e <ai_platform_inputs_get+0x92>
 8004570:	2301      	movs	r3, #1
 8004572:	f100 0208 	add.w	r2, r0, #8
 8004576:	6083      	str	r3, [r0, #8]
 8004578:	6813      	ldr	r3, [r2, #0]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1fc      	bne.n	8004578 <ai_platform_inputs_get+0x9c>
 800457e:	4a4b      	ldr	r2, [pc, #300]	; (80046ac <ai_platform_inputs_get+0x1d0>)
 8004580:	4b4b      	ldr	r3, [pc, #300]	; (80046b0 <ai_platform_inputs_get+0x1d4>)
 8004582:	6002      	str	r2, [r0, #0]
 8004584:	6802      	ldr	r2, [r0, #0]
 8004586:	429a      	cmp	r2, r3
 8004588:	d01c      	beq.n	80045c4 <ai_platform_inputs_get+0xe8>
 800458a:	e7fe      	b.n	800458a <ai_platform_inputs_get+0xae>
 800458c:	2201      	movs	r2, #1
 800458e:	609a      	str	r2, [r3, #8]
 8004590:	689a      	ldr	r2, [r3, #8]
 8004592:	2a00      	cmp	r2, #0
 8004594:	d1fc      	bne.n	8004590 <ai_platform_inputs_get+0xb4>
 8004596:	4945      	ldr	r1, [pc, #276]	; (80046ac <ai_platform_inputs_get+0x1d0>)
 8004598:	4a45      	ldr	r2, [pc, #276]	; (80046b0 <ai_platform_inputs_get+0x1d4>)
 800459a:	6019      	str	r1, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4293      	cmp	r3, r2
 80045a0:	d166      	bne.n	8004670 <ai_platform_inputs_get+0x194>
 80045a2:	f7ff fe45 	bl	8004230 <_ai_platform_release_crc>
 80045a6:	2000      	movs	r0, #0
 80045a8:	b005      	add	sp, #20
 80045aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ae:	2201      	movs	r2, #1
 80045b0:	609a      	str	r2, [r3, #8]
 80045b2:	689a      	ldr	r2, [r3, #8]
 80045b4:	2a00      	cmp	r2, #0
 80045b6:	d1fc      	bne.n	80045b2 <ai_platform_inputs_get+0xd6>
 80045b8:	4a3c      	ldr	r2, [pc, #240]	; (80046ac <ai_platform_inputs_get+0x1d0>)
 80045ba:	601a      	str	r2, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	4b3c      	ldr	r3, [pc, #240]	; (80046b0 <ai_platform_inputs_get+0x1d4>)
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d156      	bne.n	8004672 <ai_platform_inputs_get+0x196>
 80045c4:	f7ff fe34 	bl	8004230 <_ai_platform_release_crc>
 80045c8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d052      	beq.n	8004674 <ai_platform_inputs_get+0x198>
 80045ce:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 80045d2:	f1ba 0f00 	cmp.w	sl, #0
 80045d6:	d04d      	beq.n	8004674 <ai_platform_inputs_get+0x198>
 80045d8:	f04f 0b00 	mov.w	fp, #0
 80045dc:	9703      	str	r7, [sp, #12]
 80045de:	465d      	mov	r5, fp
 80045e0:	e016      	b.n	8004610 <ai_platform_inputs_get+0x134>
 80045e2:	2301      	movs	r3, #1
 80045e4:	9901      	ldr	r1, [sp, #4]
 80045e6:	507b      	str	r3, [r7, r1]
 80045e8:	69b1      	ldr	r1, [r6, #24]
 80045ea:	f04f 0301 	mov.w	r3, #1
 80045ee:	6849      	ldr	r1, [r1, #4]
 80045f0:	7523      	strb	r3, [r4, #20]
 80045f2:	2300      	movs	r3, #0
 80045f4:	60a2      	str	r2, [r4, #8]
 80045f6:	6962      	ldr	r2, [r4, #20]
 80045f8:	e9c4 0c00 	strd	r0, ip, [r4]
 80045fc:	f369 221f 	bfi	r2, r9, #8, #24
 8004600:	6121      	str	r1, [r4, #16]
 8004602:	f8c4 8018 	str.w	r8, [r4, #24]
 8004606:	60e3      	str	r3, [r4, #12]
 8004608:	3501      	adds	r5, #1
 800460a:	f10b 0b1c 	add.w	fp, fp, #28
 800460e:	6162      	str	r2, [r4, #20]
 8004610:	f8ba 3000 	ldrh.w	r3, [sl]
 8004614:	b2aa      	uxth	r2, r5
 8004616:	42ab      	cmp	r3, r5
 8004618:	d93b      	bls.n	8004692 <ai_platform_inputs_get+0x1b6>
 800461a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800461e:	00e9      	lsls	r1, r5, #3
 8004620:	9101      	str	r1, [sp, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d035      	beq.n	8004692 <ai_platform_inputs_get+0x1b6>
 8004626:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800462a:	2e00      	cmp	r6, #0
 800462c:	d031      	beq.n	8004692 <ai_platform_inputs_get+0x1b6>
 800462e:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004632:	69b2      	ldr	r2, [r6, #24]
 8004634:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8004638:	68b3      	ldr	r3, [r6, #8]
 800463a:	6810      	ldr	r0, [r2, #0]
 800463c:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8004640:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8004644:	f002 f9e8 	bl	8006a18 <ai_array_to_buffer_fmt>
 8004648:	69b1      	ldr	r1, [r6, #24]
 800464a:	eb07 02c5 	add.w	r2, r7, r5, lsl #3
 800464e:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8004652:	445c      	add	r4, fp
 8004654:	2a00      	cmp	r2, #0
 8004656:	d0c8      	beq.n	80045ea <ai_platform_inputs_get+0x10e>
 8004658:	2100      	movs	r1, #0
 800465a:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 800465e:	6831      	ldr	r1, [r6, #0]
 8004660:	6051      	str	r1, [r2, #4]
 8004662:	b111      	cbz	r1, 800466a <ai_platform_inputs_get+0x18e>
 8004664:	8849      	ldrh	r1, [r1, #2]
 8004666:	2900      	cmp	r1, #0
 8004668:	d1bb      	bne.n	80045e2 <ai_platform_inputs_get+0x106>
 800466a:	2200      	movs	r2, #0
 800466c:	69b1      	ldr	r1, [r6, #24]
 800466e:	e7bc      	b.n	80045ea <ai_platform_inputs_get+0x10e>
 8004670:	e7fe      	b.n	8004670 <ai_platform_inputs_get+0x194>
 8004672:	e7fe      	b.n	8004672 <ai_platform_inputs_get+0x196>
 8004674:	2218      	movs	r2, #24
 8004676:	2111      	movs	r1, #17
 8004678:	f107 0010 	add.w	r0, r7, #16
 800467c:	f000 fe1a 	bl	80052b4 <core_set_error>
 8004680:	2200      	movs	r2, #0
 8004682:	4610      	mov	r0, r2
 8004684:	9b02      	ldr	r3, [sp, #8]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d08e      	beq.n	80045a8 <ai_platform_inputs_get+0xcc>
 800468a:	801a      	strh	r2, [r3, #0]
 800468c:	b005      	add	sp, #20
 800468e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004692:	9f03      	ldr	r7, [sp, #12]
 8004694:	2a00      	cmp	r2, #0
 8004696:	d0ed      	beq.n	8004674 <ai_platform_inputs_get+0x198>
 8004698:	f8da 3008 	ldr.w	r3, [sl, #8]
 800469c:	6858      	ldr	r0, [r3, #4]
 800469e:	e7f1      	b.n	8004684 <ai_platform_inputs_get+0x1a8>
 80046a0:	a1c00100 	.word	0xa1c00100
 80046a4:	40023000 	.word	0x40023000
 80046a8:	50023000 	.word	0x50023000
 80046ac:	f407a5c2 	.word	0xf407a5c2
 80046b0:	b5e8b5cd 	.word	0xb5e8b5cd

080046b4 <ai_platform_outputs_get>:
 80046b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b8:	b085      	sub	sp, #20
 80046ba:	9102      	str	r1, [sp, #8]
 80046bc:	b1e8      	cbz	r0, 80046fa <ai_platform_outputs_get+0x46>
 80046be:	4b6b      	ldr	r3, [pc, #428]	; (800486c <ai_platform_outputs_get+0x1b8>)
 80046c0:	6802      	ldr	r2, [r0, #0]
 80046c2:	4607      	mov	r7, r0
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d118      	bne.n	80046fa <ai_platform_outputs_get+0x46>
 80046c8:	f7ff fdb0 	bl	800422c <_ai_platform_acquire_crc>
 80046cc:	4b68      	ldr	r3, [pc, #416]	; (8004870 <ai_platform_outputs_get+0x1bc>)
 80046ce:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d038      	beq.n	8004748 <ai_platform_outputs_get+0x94>
 80046d6:	2218      	movs	r2, #24
 80046d8:	609a      	str	r2, [r3, #8]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	2a18      	cmp	r2, #24
 80046de:	d052      	beq.n	8004786 <ai_platform_outputs_get+0xd2>
 80046e0:	2301      	movs	r3, #1
 80046e2:	4a64      	ldr	r2, [pc, #400]	; (8004874 <ai_platform_outputs_get+0x1c0>)
 80046e4:	6093      	str	r3, [r2, #8]
 80046e6:	6893      	ldr	r3, [r2, #8]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1fc      	bne.n	80046e6 <ai_platform_outputs_get+0x32>
 80046ec:	4b62      	ldr	r3, [pc, #392]	; (8004878 <ai_platform_outputs_get+0x1c4>)
 80046ee:	6013      	str	r3, [r2, #0]
 80046f0:	6812      	ldr	r2, [r2, #0]
 80046f2:	4b62      	ldr	r3, [pc, #392]	; (800487c <ai_platform_outputs_get+0x1c8>)
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d051      	beq.n	800479c <ai_platform_outputs_get+0xe8>
 80046f8:	e7fe      	b.n	80046f8 <ai_platform_outputs_get+0x44>
 80046fa:	f7ff fd97 	bl	800422c <_ai_platform_acquire_crc>
 80046fe:	4b5c      	ldr	r3, [pc, #368]	; (8004870 <ai_platform_outputs_get+0x1bc>)
 8004700:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 8004704:	429a      	cmp	r2, r3
 8004706:	d011      	beq.n	800472c <ai_platform_outputs_get+0x78>
 8004708:	2218      	movs	r2, #24
 800470a:	609a      	str	r2, [r3, #8]
 800470c:	689a      	ldr	r2, [r3, #8]
 800470e:	2a18      	cmp	r2, #24
 8004710:	d028      	beq.n	8004764 <ai_platform_outputs_get+0xb0>
 8004712:	2301      	movs	r3, #1
 8004714:	4a57      	ldr	r2, [pc, #348]	; (8004874 <ai_platform_outputs_get+0x1c0>)
 8004716:	6093      	str	r3, [r2, #8]
 8004718:	6893      	ldr	r3, [r2, #8]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1fc      	bne.n	8004718 <ai_platform_outputs_get+0x64>
 800471e:	4956      	ldr	r1, [pc, #344]	; (8004878 <ai_platform_outputs_get+0x1c4>)
 8004720:	4b56      	ldr	r3, [pc, #344]	; (800487c <ai_platform_outputs_get+0x1c8>)
 8004722:	6011      	str	r1, [r2, #0]
 8004724:	6812      	ldr	r2, [r2, #0]
 8004726:	429a      	cmp	r2, r3
 8004728:	d027      	beq.n	800477a <ai_platform_outputs_get+0xc6>
 800472a:	e7fe      	b.n	800472a <ai_platform_outputs_get+0x76>
 800472c:	2301      	movs	r3, #1
 800472e:	f100 0208 	add.w	r2, r0, #8
 8004732:	6083      	str	r3, [r0, #8]
 8004734:	6813      	ldr	r3, [r2, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1fc      	bne.n	8004734 <ai_platform_outputs_get+0x80>
 800473a:	4a4f      	ldr	r2, [pc, #316]	; (8004878 <ai_platform_outputs_get+0x1c4>)
 800473c:	4b4f      	ldr	r3, [pc, #316]	; (800487c <ai_platform_outputs_get+0x1c8>)
 800473e:	6002      	str	r2, [r0, #0]
 8004740:	6802      	ldr	r2, [r0, #0]
 8004742:	429a      	cmp	r2, r3
 8004744:	d019      	beq.n	800477a <ai_platform_outputs_get+0xc6>
 8004746:	e7fe      	b.n	8004746 <ai_platform_outputs_get+0x92>
 8004748:	2301      	movs	r3, #1
 800474a:	f100 0208 	add.w	r2, r0, #8
 800474e:	6083      	str	r3, [r0, #8]
 8004750:	6813      	ldr	r3, [r2, #0]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1fc      	bne.n	8004750 <ai_platform_outputs_get+0x9c>
 8004756:	4a48      	ldr	r2, [pc, #288]	; (8004878 <ai_platform_outputs_get+0x1c4>)
 8004758:	4b48      	ldr	r3, [pc, #288]	; (800487c <ai_platform_outputs_get+0x1c8>)
 800475a:	6002      	str	r2, [r0, #0]
 800475c:	6802      	ldr	r2, [r0, #0]
 800475e:	429a      	cmp	r2, r3
 8004760:	d01c      	beq.n	800479c <ai_platform_outputs_get+0xe8>
 8004762:	e7fe      	b.n	8004762 <ai_platform_outputs_get+0xae>
 8004764:	2201      	movs	r2, #1
 8004766:	609a      	str	r2, [r3, #8]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	2a00      	cmp	r2, #0
 800476c:	d1fc      	bne.n	8004768 <ai_platform_outputs_get+0xb4>
 800476e:	4942      	ldr	r1, [pc, #264]	; (8004878 <ai_platform_outputs_get+0x1c4>)
 8004770:	4a42      	ldr	r2, [pc, #264]	; (800487c <ai_platform_outputs_get+0x1c8>)
 8004772:	6019      	str	r1, [r3, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4293      	cmp	r3, r2
 8004778:	d161      	bne.n	800483e <ai_platform_outputs_get+0x18a>
 800477a:	f7ff fd59 	bl	8004230 <_ai_platform_release_crc>
 800477e:	2000      	movs	r0, #0
 8004780:	b005      	add	sp, #20
 8004782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004786:	2201      	movs	r2, #1
 8004788:	609a      	str	r2, [r3, #8]
 800478a:	689a      	ldr	r2, [r3, #8]
 800478c:	2a00      	cmp	r2, #0
 800478e:	d1fc      	bne.n	800478a <ai_platform_outputs_get+0xd6>
 8004790:	4a39      	ldr	r2, [pc, #228]	; (8004878 <ai_platform_outputs_get+0x1c4>)
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	4b39      	ldr	r3, [pc, #228]	; (800487c <ai_platform_outputs_get+0x1c8>)
 8004798:	429a      	cmp	r2, r3
 800479a:	d151      	bne.n	8004840 <ai_platform_outputs_get+0x18c>
 800479c:	f7ff fd48 	bl	8004230 <_ai_platform_release_crc>
 80047a0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d959      	bls.n	800485a <ai_platform_outputs_get+0x1a6>
 80047a6:	f04f 0b00 	mov.w	fp, #0
 80047aa:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 80047ae:	465d      	mov	r5, fp
 80047b0:	9703      	str	r7, [sp, #12]
 80047b2:	e016      	b.n	80047e2 <ai_platform_outputs_get+0x12e>
 80047b4:	2301      	movs	r3, #1
 80047b6:	9901      	ldr	r1, [sp, #4]
 80047b8:	507b      	str	r3, [r7, r1]
 80047ba:	69b1      	ldr	r1, [r6, #24]
 80047bc:	f04f 0301 	mov.w	r3, #1
 80047c0:	6849      	ldr	r1, [r1, #4]
 80047c2:	7523      	strb	r3, [r4, #20]
 80047c4:	2300      	movs	r3, #0
 80047c6:	60a2      	str	r2, [r4, #8]
 80047c8:	6962      	ldr	r2, [r4, #20]
 80047ca:	e9c4 0c00 	strd	r0, ip, [r4]
 80047ce:	f369 221f 	bfi	r2, r9, #8, #24
 80047d2:	6121      	str	r1, [r4, #16]
 80047d4:	f8c4 8018 	str.w	r8, [r4, #24]
 80047d8:	60e3      	str	r3, [r4, #12]
 80047da:	3501      	adds	r5, #1
 80047dc:	f10b 0b1c 	add.w	fp, fp, #28
 80047e0:	6162      	str	r2, [r4, #20]
 80047e2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80047e6:	b2aa      	uxth	r2, r5
 80047e8:	42ab      	cmp	r3, r5
 80047ea:	d92a      	bls.n	8004842 <ai_platform_outputs_get+0x18e>
 80047ec:	f8da 3010 	ldr.w	r3, [sl, #16]
 80047f0:	00e9      	lsls	r1, r5, #3
 80047f2:	9101      	str	r1, [sp, #4]
 80047f4:	b32b      	cbz	r3, 8004842 <ai_platform_outputs_get+0x18e>
 80047f6:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 80047fa:	b316      	cbz	r6, 8004842 <ai_platform_outputs_get+0x18e>
 80047fc:	f8da 3014 	ldr.w	r3, [sl, #20]
 8004800:	69b2      	ldr	r2, [r6, #24]
 8004802:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8004806:	68b3      	ldr	r3, [r6, #8]
 8004808:	6810      	ldr	r0, [r2, #0]
 800480a:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800480e:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8004812:	f002 f901 	bl	8006a18 <ai_array_to_buffer_fmt>
 8004816:	69b1      	ldr	r1, [r6, #24]
 8004818:	eb07 02c5 	add.w	r2, r7, r5, lsl #3
 800481c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8004820:	445c      	add	r4, fp
 8004822:	2a00      	cmp	r2, #0
 8004824:	d0ca      	beq.n	80047bc <ai_platform_outputs_get+0x108>
 8004826:	2100      	movs	r1, #0
 8004828:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 800482c:	6831      	ldr	r1, [r6, #0]
 800482e:	6051      	str	r1, [r2, #4]
 8004830:	b111      	cbz	r1, 8004838 <ai_platform_outputs_get+0x184>
 8004832:	8849      	ldrh	r1, [r1, #2]
 8004834:	2900      	cmp	r1, #0
 8004836:	d1bd      	bne.n	80047b4 <ai_platform_outputs_get+0x100>
 8004838:	2200      	movs	r2, #0
 800483a:	69b1      	ldr	r1, [r6, #24]
 800483c:	e7be      	b.n	80047bc <ai_platform_outputs_get+0x108>
 800483e:	e7fe      	b.n	800483e <ai_platform_outputs_get+0x18a>
 8004840:	e7fe      	b.n	8004840 <ai_platform_outputs_get+0x18c>
 8004842:	9f03      	ldr	r7, [sp, #12]
 8004844:	b14a      	cbz	r2, 800485a <ai_platform_outputs_get+0x1a6>
 8004846:	f8da 3014 	ldr.w	r3, [sl, #20]
 800484a:	6858      	ldr	r0, [r3, #4]
 800484c:	9b02      	ldr	r3, [sp, #8]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d096      	beq.n	8004780 <ai_platform_outputs_get+0xcc>
 8004852:	801a      	strh	r2, [r3, #0]
 8004854:	b005      	add	sp, #20
 8004856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800485a:	2218      	movs	r2, #24
 800485c:	2111      	movs	r1, #17
 800485e:	f107 0010 	add.w	r0, r7, #16
 8004862:	f000 fd27 	bl	80052b4 <core_set_error>
 8004866:	2200      	movs	r2, #0
 8004868:	4610      	mov	r0, r2
 800486a:	e7ef      	b.n	800484c <ai_platform_outputs_get+0x198>
 800486c:	a1c00100 	.word	0xa1c00100
 8004870:	40023000 	.word	0x40023000
 8004874:	50023000 	.word	0x50023000
 8004878:	f407a5c2 	.word	0xf407a5c2
 800487c:	b5e8b5cd 	.word	0xb5e8b5cd

08004880 <ai_platform_network_create>:
 8004880:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004884:	b083      	sub	sp, #12
 8004886:	4604      	mov	r4, r0
 8004888:	4615      	mov	r5, r2
 800488a:	461e      	mov	r6, r3
 800488c:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8004890:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8004894:	f7ff fcca 	bl	800422c <_ai_platform_acquire_crc>
 8004898:	2800      	cmp	r0, #0
 800489a:	d038      	beq.n	800490e <ai_platform_network_create+0x8e>
 800489c:	4b63      	ldr	r3, [pc, #396]	; (8004a2c <ai_platform_network_create+0x1ac>)
 800489e:	4298      	cmp	r0, r3
 80048a0:	d02d      	beq.n	80048fe <ai_platform_network_create+0x7e>
 80048a2:	4a63      	ldr	r2, [pc, #396]	; (8004a30 <ai_platform_network_create+0x1b0>)
 80048a4:	4290      	cmp	r0, r2
 80048a6:	d004      	beq.n	80048b2 <ai_platform_network_create+0x32>
 80048a8:	2218      	movs	r2, #24
 80048aa:	609a      	str	r2, [r3, #8]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d025      	beq.n	80048fe <ai_platform_network_create+0x7e>
 80048b2:	2318      	movs	r3, #24
 80048b4:	495f      	ldr	r1, [pc, #380]	; (8004a34 <ai_platform_network_create+0x1b4>)
 80048b6:	600b      	str	r3, [r1, #0]
 80048b8:	680b      	ldr	r3, [r1, #0]
 80048ba:	2b18      	cmp	r3, #24
 80048bc:	d125      	bne.n	800490a <ai_platform_network_create+0x8a>
 80048be:	2301      	movs	r3, #1
 80048c0:	600b      	str	r3, [r1, #0]
 80048c2:	680b      	ldr	r3, [r1, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1fc      	bne.n	80048c2 <ai_platform_network_create+0x42>
 80048c8:	f7ff fcb2 	bl	8004230 <_ai_platform_release_crc>
 80048cc:	f7ff fcae 	bl	800422c <_ai_platform_acquire_crc>
 80048d0:	4b56      	ldr	r3, [pc, #344]	; (8004a2c <ai_platform_network_create+0x1ac>)
 80048d2:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d01e      	beq.n	8004918 <ai_platform_network_create+0x98>
 80048da:	2218      	movs	r2, #24
 80048dc:	609a      	str	r2, [r3, #8]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	2a18      	cmp	r2, #24
 80048e2:	d027      	beq.n	8004934 <ai_platform_network_create+0xb4>
 80048e4:	2301      	movs	r3, #1
 80048e6:	4a52      	ldr	r2, [pc, #328]	; (8004a30 <ai_platform_network_create+0x1b0>)
 80048e8:	6093      	str	r3, [r2, #8]
 80048ea:	6893      	ldr	r3, [r2, #8]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d1fc      	bne.n	80048ea <ai_platform_network_create+0x6a>
 80048f0:	4b51      	ldr	r3, [pc, #324]	; (8004a38 <ai_platform_network_create+0x1b8>)
 80048f2:	6013      	str	r3, [r2, #0]
 80048f4:	6812      	ldr	r2, [r2, #0]
 80048f6:	4b51      	ldr	r3, [pc, #324]	; (8004a3c <ai_platform_network_create+0x1bc>)
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d026      	beq.n	800494a <ai_platform_network_create+0xca>
 80048fc:	e7fe      	b.n	80048fc <ai_platform_network_create+0x7c>
 80048fe:	2318      	movs	r3, #24
 8004900:	494f      	ldr	r1, [pc, #316]	; (8004a40 <ai_platform_network_create+0x1c0>)
 8004902:	600b      	str	r3, [r1, #0]
 8004904:	680b      	ldr	r3, [r1, #0]
 8004906:	2b18      	cmp	r3, #24
 8004908:	d0d9      	beq.n	80048be <ai_platform_network_create+0x3e>
 800490a:	f7ff fc91 	bl	8004230 <_ai_platform_release_crc>
 800490e:	f244 1033 	movw	r0, #16691	; 0x4133
 8004912:	b003      	add	sp, #12
 8004914:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004918:	2301      	movs	r3, #1
 800491a:	6083      	str	r3, [r0, #8]
 800491c:	f100 0308 	add.w	r3, r0, #8
 8004920:	6819      	ldr	r1, [r3, #0]
 8004922:	2900      	cmp	r1, #0
 8004924:	d1fc      	bne.n	8004920 <ai_platform_network_create+0xa0>
 8004926:	4b44      	ldr	r3, [pc, #272]	; (8004a38 <ai_platform_network_create+0x1b8>)
 8004928:	6003      	str	r3, [r0, #0]
 800492a:	6802      	ldr	r2, [r0, #0]
 800492c:	4b43      	ldr	r3, [pc, #268]	; (8004a3c <ai_platform_network_create+0x1bc>)
 800492e:	429a      	cmp	r2, r3
 8004930:	d00b      	beq.n	800494a <ai_platform_network_create+0xca>
 8004932:	e7fe      	b.n	8004932 <ai_platform_network_create+0xb2>
 8004934:	2201      	movs	r2, #1
 8004936:	609a      	str	r2, [r3, #8]
 8004938:	689a      	ldr	r2, [r3, #8]
 800493a:	2a00      	cmp	r2, #0
 800493c:	d1fc      	bne.n	8004938 <ai_platform_network_create+0xb8>
 800493e:	4a3e      	ldr	r2, [pc, #248]	; (8004a38 <ai_platform_network_create+0x1b8>)
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	4b3d      	ldr	r3, [pc, #244]	; (8004a3c <ai_platform_network_create+0x1bc>)
 8004946:	429a      	cmp	r2, r3
 8004948:	d122      	bne.n	8004990 <ai_platform_network_create+0x110>
 800494a:	f7ff fc71 	bl	8004230 <_ai_platform_release_crc>
 800494e:	2c00      	cmp	r4, #0
 8004950:	d031      	beq.n	80049b6 <ai_platform_network_create+0x136>
 8004952:	4b3c      	ldr	r3, [pc, #240]	; (8004a44 <ai_platform_network_create+0x1c4>)
 8004954:	602b      	str	r3, [r5, #0]
 8004956:	6025      	str	r5, [r4, #0]
 8004958:	f000 fca4 	bl	80052a4 <core_init>
 800495c:	b1c8      	cbz	r0, 8004992 <ai_platform_network_create+0x112>
 800495e:	f7ff fc65 	bl	800422c <_ai_platform_acquire_crc>
 8004962:	4b32      	ldr	r3, [pc, #200]	; (8004a2c <ai_platform_network_create+0x1ac>)
 8004964:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 8004968:	429a      	cmp	r2, r3
 800496a:	d027      	beq.n	80049bc <ai_platform_network_create+0x13c>
 800496c:	2218      	movs	r2, #24
 800496e:	609a      	str	r2, [r3, #8]
 8004970:	689a      	ldr	r2, [r3, #8]
 8004972:	2a18      	cmp	r2, #24
 8004974:	d030      	beq.n	80049d8 <ai_platform_network_create+0x158>
 8004976:	2301      	movs	r3, #1
 8004978:	4a2d      	ldr	r2, [pc, #180]	; (8004a30 <ai_platform_network_create+0x1b0>)
 800497a:	6093      	str	r3, [r2, #8]
 800497c:	6893      	ldr	r3, [r2, #8]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1fc      	bne.n	800497c <ai_platform_network_create+0xfc>
 8004982:	4b2d      	ldr	r3, [pc, #180]	; (8004a38 <ai_platform_network_create+0x1b8>)
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	6812      	ldr	r2, [r2, #0]
 8004988:	4b2c      	ldr	r3, [pc, #176]	; (8004a3c <ai_platform_network_create+0x1bc>)
 800498a:	429a      	cmp	r2, r3
 800498c:	d02f      	beq.n	80049ee <ai_platform_network_create+0x16e>
 800498e:	e7fe      	b.n	800498e <ai_platform_network_create+0x10e>
 8004990:	e7fe      	b.n	8004990 <ai_platform_network_create+0x110>
 8004992:	f04f 0930 	mov.w	r9, #48	; 0x30
 8004996:	2300      	movs	r3, #0
 8004998:	6023      	str	r3, [r4, #0]
 800499a:	2410      	movs	r4, #16
 800499c:	4642      	mov	r2, r8
 800499e:	4639      	mov	r1, r7
 80049a0:	4630      	mov	r0, r6
 80049a2:	f002 f8dd 	bl	8006b60 <ai_version_get>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2000      	movs	r0, #0
 80049aa:	f369 0007 	bfi	r0, r9, #0, #8
 80049ae:	64ab      	str	r3, [r5, #72]	; 0x48
 80049b0:	f364 201f 	bfi	r0, r4, #8, #24
 80049b4:	e7ad      	b.n	8004912 <ai_platform_network_create+0x92>
 80049b6:	f241 0010 	movw	r0, #4112	; 0x1010
 80049ba:	e7aa      	b.n	8004912 <ai_platform_network_create+0x92>
 80049bc:	2301      	movs	r3, #1
 80049be:	f100 0208 	add.w	r2, r0, #8
 80049c2:	6083      	str	r3, [r0, #8]
 80049c4:	6813      	ldr	r3, [r2, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1fc      	bne.n	80049c4 <ai_platform_network_create+0x144>
 80049ca:	4b1b      	ldr	r3, [pc, #108]	; (8004a38 <ai_platform_network_create+0x1b8>)
 80049cc:	6003      	str	r3, [r0, #0]
 80049ce:	6802      	ldr	r2, [r0, #0]
 80049d0:	4b1a      	ldr	r3, [pc, #104]	; (8004a3c <ai_platform_network_create+0x1bc>)
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d00b      	beq.n	80049ee <ai_platform_network_create+0x16e>
 80049d6:	e7fe      	b.n	80049d6 <ai_platform_network_create+0x156>
 80049d8:	2201      	movs	r2, #1
 80049da:	609a      	str	r2, [r3, #8]
 80049dc:	689a      	ldr	r2, [r3, #8]
 80049de:	2a00      	cmp	r2, #0
 80049e0:	d1fc      	bne.n	80049dc <ai_platform_network_create+0x15c>
 80049e2:	4a15      	ldr	r2, [pc, #84]	; (8004a38 <ai_platform_network_create+0x1b8>)
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	4b14      	ldr	r3, [pc, #80]	; (8004a3c <ai_platform_network_create+0x1bc>)
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d111      	bne.n	8004a12 <ai_platform_network_create+0x192>
 80049ee:	f7ff fc1f 	bl	8004230 <_ai_platform_release_crc>
 80049f2:	2200      	movs	r2, #0
 80049f4:	4639      	mov	r1, r7
 80049f6:	4630      	mov	r0, r6
 80049f8:	f002 f8b2 	bl	8006b60 <ai_version_get>
 80049fc:	2200      	movs	r2, #0
 80049fe:	4681      	mov	r9, r0
 8004a00:	2105      	movs	r1, #5
 8004a02:	2001      	movs	r0, #1
 8004a04:	f002 f8ac 	bl	8006b60 <ai_version_get>
 8004a08:	4581      	cmp	r9, r0
 8004a0a:	d003      	beq.n	8004a14 <ai_platform_network_create+0x194>
 8004a0c:	f04f 0901 	mov.w	r9, #1
 8004a10:	e7c1      	b.n	8004996 <ai_platform_network_create+0x116>
 8004a12:	e7fe      	b.n	8004a12 <ai_platform_network_create+0x192>
 8004a14:	4b0c      	ldr	r3, [pc, #48]	; (8004a48 <ai_platform_network_create+0x1c8>)
 8004a16:	a801      	add	r0, sp, #4
 8004a18:	9301      	str	r3, [sp, #4]
 8004a1a:	f000 fc57 	bl	80052cc <ai_check_custom_types>
 8004a1e:	b110      	cbz	r0, 8004a26 <ai_platform_network_create+0x1a6>
 8004a20:	2400      	movs	r4, #0
 8004a22:	46a1      	mov	r9, r4
 8004a24:	e7ba      	b.n	800499c <ai_platform_network_create+0x11c>
 8004a26:	f04f 0902 	mov.w	r9, #2
 8004a2a:	e7b4      	b.n	8004996 <ai_platform_network_create+0x116>
 8004a2c:	40023000 	.word	0x40023000
 8004a30:	50023000 	.word	0x50023000
 8004a34:	50023008 	.word	0x50023008
 8004a38:	f407a5c2 	.word	0xf407a5c2
 8004a3c:	b5e8b5cd 	.word	0xb5e8b5cd
 8004a40:	40023008 	.word	0x40023008
 8004a44:	a1c00100 	.word	0xa1c00100
 8004a48:	84048403 	.word	0x84048403

08004a4c <ai_platform_network_init>:
 8004a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a50:	b1f0      	cbz	r0, 8004a90 <ai_platform_network_init+0x44>
 8004a52:	4b79      	ldr	r3, [pc, #484]	; (8004c38 <ai_platform_network_init+0x1ec>)
 8004a54:	6802      	ldr	r2, [r0, #0]
 8004a56:	4604      	mov	r4, r0
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d119      	bne.n	8004a90 <ai_platform_network_init+0x44>
 8004a5c:	460e      	mov	r6, r1
 8004a5e:	f7ff fbe5 	bl	800422c <_ai_platform_acquire_crc>
 8004a62:	4b76      	ldr	r3, [pc, #472]	; (8004c3c <ai_platform_network_init+0x1f0>)
 8004a64:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d038      	beq.n	8004ade <ai_platform_network_init+0x92>
 8004a6c:	2218      	movs	r2, #24
 8004a6e:	609a      	str	r2, [r3, #8]
 8004a70:	689a      	ldr	r2, [r3, #8]
 8004a72:	2a18      	cmp	r2, #24
 8004a74:	d052      	beq.n	8004b1c <ai_platform_network_init+0xd0>
 8004a76:	2301      	movs	r3, #1
 8004a78:	4a71      	ldr	r2, [pc, #452]	; (8004c40 <ai_platform_network_init+0x1f4>)
 8004a7a:	6093      	str	r3, [r2, #8]
 8004a7c:	6893      	ldr	r3, [r2, #8]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1fc      	bne.n	8004a7c <ai_platform_network_init+0x30>
 8004a82:	4b70      	ldr	r3, [pc, #448]	; (8004c44 <ai_platform_network_init+0x1f8>)
 8004a84:	6013      	str	r3, [r2, #0]
 8004a86:	6812      	ldr	r2, [r2, #0]
 8004a88:	4b6f      	ldr	r3, [pc, #444]	; (8004c48 <ai_platform_network_init+0x1fc>)
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d051      	beq.n	8004b32 <ai_platform_network_init+0xe6>
 8004a8e:	e7fe      	b.n	8004a8e <ai_platform_network_init+0x42>
 8004a90:	f7ff fbcc 	bl	800422c <_ai_platform_acquire_crc>
 8004a94:	4b69      	ldr	r3, [pc, #420]	; (8004c3c <ai_platform_network_init+0x1f0>)
 8004a96:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d011      	beq.n	8004ac2 <ai_platform_network_init+0x76>
 8004a9e:	2218      	movs	r2, #24
 8004aa0:	609a      	str	r2, [r3, #8]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	2a18      	cmp	r2, #24
 8004aa6:	d028      	beq.n	8004afa <ai_platform_network_init+0xae>
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	4a65      	ldr	r2, [pc, #404]	; (8004c40 <ai_platform_network_init+0x1f4>)
 8004aac:	6093      	str	r3, [r2, #8]
 8004aae:	6893      	ldr	r3, [r2, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1fc      	bne.n	8004aae <ai_platform_network_init+0x62>
 8004ab4:	4963      	ldr	r1, [pc, #396]	; (8004c44 <ai_platform_network_init+0x1f8>)
 8004ab6:	4b64      	ldr	r3, [pc, #400]	; (8004c48 <ai_platform_network_init+0x1fc>)
 8004ab8:	6011      	str	r1, [r2, #0]
 8004aba:	6812      	ldr	r2, [r2, #0]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d027      	beq.n	8004b10 <ai_platform_network_init+0xc4>
 8004ac0:	e7fe      	b.n	8004ac0 <ai_platform_network_init+0x74>
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	f100 0208 	add.w	r2, r0, #8
 8004ac8:	6083      	str	r3, [r0, #8]
 8004aca:	6813      	ldr	r3, [r2, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1fc      	bne.n	8004aca <ai_platform_network_init+0x7e>
 8004ad0:	4a5c      	ldr	r2, [pc, #368]	; (8004c44 <ai_platform_network_init+0x1f8>)
 8004ad2:	4b5d      	ldr	r3, [pc, #372]	; (8004c48 <ai_platform_network_init+0x1fc>)
 8004ad4:	6002      	str	r2, [r0, #0]
 8004ad6:	6802      	ldr	r2, [r0, #0]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d019      	beq.n	8004b10 <ai_platform_network_init+0xc4>
 8004adc:	e7fe      	b.n	8004adc <ai_platform_network_init+0x90>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	f100 0208 	add.w	r2, r0, #8
 8004ae4:	6083      	str	r3, [r0, #8]
 8004ae6:	6813      	ldr	r3, [r2, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1fc      	bne.n	8004ae6 <ai_platform_network_init+0x9a>
 8004aec:	4a55      	ldr	r2, [pc, #340]	; (8004c44 <ai_platform_network_init+0x1f8>)
 8004aee:	4b56      	ldr	r3, [pc, #344]	; (8004c48 <ai_platform_network_init+0x1fc>)
 8004af0:	6002      	str	r2, [r0, #0]
 8004af2:	6802      	ldr	r2, [r0, #0]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d01c      	beq.n	8004b32 <ai_platform_network_init+0xe6>
 8004af8:	e7fe      	b.n	8004af8 <ai_platform_network_init+0xac>
 8004afa:	2201      	movs	r2, #1
 8004afc:	609a      	str	r2, [r3, #8]
 8004afe:	689a      	ldr	r2, [r3, #8]
 8004b00:	2a00      	cmp	r2, #0
 8004b02:	d1fc      	bne.n	8004afe <ai_platform_network_init+0xb2>
 8004b04:	494f      	ldr	r1, [pc, #316]	; (8004c44 <ai_platform_network_init+0x1f8>)
 8004b06:	4a50      	ldr	r2, [pc, #320]	; (8004c48 <ai_platform_network_init+0x1fc>)
 8004b08:	6019      	str	r1, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d12b      	bne.n	8004b68 <ai_platform_network_init+0x11c>
 8004b10:	f7ff fb8e 	bl	8004230 <_ai_platform_release_crc>
 8004b14:	2600      	movs	r6, #0
 8004b16:	4630      	mov	r0, r6
 8004b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	609a      	str	r2, [r3, #8]
 8004b20:	689a      	ldr	r2, [r3, #8]
 8004b22:	2a00      	cmp	r2, #0
 8004b24:	d1fc      	bne.n	8004b20 <ai_platform_network_init+0xd4>
 8004b26:	4a47      	ldr	r2, [pc, #284]	; (8004c44 <ai_platform_network_init+0x1f8>)
 8004b28:	601a      	str	r2, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	4b46      	ldr	r3, [pc, #280]	; (8004c48 <ai_platform_network_init+0x1fc>)
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d11b      	bne.n	8004b6a <ai_platform_network_init+0x11e>
 8004b32:	f7ff fb7d 	bl	8004230 <_ai_platform_release_crc>
 8004b36:	2e00      	cmp	r6, #0
 8004b38:	d070      	beq.n	8004c1c <ai_platform_network_init+0x1d0>
 8004b3a:	4b44      	ldr	r3, [pc, #272]	; (8004c4c <ai_platform_network_init+0x200>)
 8004b3c:	6832      	ldr	r2, [r6, #0]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d114      	bne.n	8004b6c <ai_platform_network_init+0x120>
 8004b42:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8004b46:	6933      	ldr	r3, [r6, #16]
 8004b48:	89b5      	ldrh	r5, [r6, #12]
 8004b4a:	89f7      	ldrh	r7, [r6, #14]
 8004b4c:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8004b50:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b52:	2303      	movs	r3, #3
 8004b54:	4626      	mov	r6, r4
 8004b56:	4620      	mov	r0, r4
 8004b58:	84e7      	strh	r7, [r4, #38]	; 0x26
 8004b5a:	84a5      	strh	r5, [r4, #36]	; 0x24
 8004b5c:	60e3      	str	r3, [r4, #12]
 8004b5e:	f000 fbdd 	bl	800531c <ai_layers_init_all>
 8004b62:	4630      	mov	r0, r6
 8004b64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b68:	e7fe      	b.n	8004b68 <ai_platform_network_init+0x11c>
 8004b6a:	e7fe      	b.n	8004b6a <ai_platform_network_init+0x11e>
 8004b6c:	4635      	mov	r5, r6
 8004b6e:	2101      	movs	r1, #1
 8004b70:	4628      	mov	r0, r5
 8004b72:	6876      	ldr	r6, [r6, #4]
 8004b74:	f7ff fb0c 	bl	8004190 <ai_buffer_get_size>
 8004b78:	4681      	mov	r9, r0
 8004b7a:	f105 081c 	add.w	r8, r5, #28
 8004b7e:	2101      	movs	r1, #1
 8004b80:	4640      	mov	r0, r8
 8004b82:	6a2f      	ldr	r7, [r5, #32]
 8004b84:	f7ff fb04 	bl	8004190 <ai_buffer_get_size>
 8004b88:	f1b9 0f00 	cmp.w	r9, #0
 8004b8c:	d024      	beq.n	8004bd8 <ai_platform_network_init+0x18c>
 8004b8e:	2301      	movs	r3, #1
 8004b90:	469e      	mov	lr, r3
 8004b92:	bb28      	cbnz	r0, 8004be0 <ai_platform_network_init+0x194>
 8004b94:	4680      	mov	r8, r0
 8004b96:	4607      	mov	r7, r0
 8004b98:	b36e      	cbz	r6, 8004bf6 <ai_platform_network_init+0x1aa>
 8004b9a:	8be2      	ldrh	r2, [r4, #30]
 8004b9c:	4572      	cmp	r2, lr
 8004b9e:	d322      	bcc.n	8004be6 <ai_platform_network_init+0x19a>
 8004ba0:	b143      	cbz	r3, 8004bb4 <ai_platform_network_init+0x168>
 8004ba2:	46ac      	mov	ip, r5
 8004ba4:	6a25      	ldr	r5, [r4, #32]
 8004ba6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004baa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bac:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004bb0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004bb4:	2500      	movs	r5, #0
 8004bb6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004bb8:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8004bbc:	42bb      	cmp	r3, r7
 8004bbe:	83a5      	strh	r5, [r4, #28]
 8004bc0:	d322      	bcc.n	8004c08 <ai_platform_network_init+0x1bc>
 8004bc2:	b34f      	cbz	r7, 8004c18 <ai_platform_network_init+0x1cc>
 8004bc4:	46c6      	mov	lr, r8
 8004bc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004bc8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8004bcc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004bce:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8004bd2:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8004bd6:	e7bc      	b.n	8004b52 <ai_platform_network_init+0x106>
 8004bd8:	464b      	mov	r3, r9
 8004bda:	46ce      	mov	lr, r9
 8004bdc:	464d      	mov	r5, r9
 8004bde:	e7d8      	b.n	8004b92 <ai_platform_network_init+0x146>
 8004be0:	b317      	cbz	r7, 8004c28 <ai_platform_network_init+0x1dc>
 8004be2:	2701      	movs	r7, #1
 8004be4:	e7d8      	b.n	8004b98 <ai_platform_network_init+0x14c>
 8004be6:	2212      	movs	r2, #18
 8004be8:	2116      	movs	r1, #22
 8004bea:	f104 0010 	add.w	r0, r4, #16
 8004bee:	f000 fb61 	bl	80052b4 <core_set_error>
 8004bf2:	2600      	movs	r6, #0
 8004bf4:	e78f      	b.n	8004b16 <ai_platform_network_init+0xca>
 8004bf6:	f1b9 0f00 	cmp.w	r9, #0
 8004bfa:	d0ce      	beq.n	8004b9a <ai_platform_network_init+0x14e>
 8004bfc:	2110      	movs	r1, #16
 8004bfe:	2212      	movs	r2, #18
 8004c00:	1860      	adds	r0, r4, r1
 8004c02:	f000 fb57 	bl	80052b4 <core_set_error>
 8004c06:	e786      	b.n	8004b16 <ai_platform_network_init+0xca>
 8004c08:	2213      	movs	r2, #19
 8004c0a:	2116      	movs	r1, #22
 8004c0c:	f104 0010 	add.w	r0, r4, #16
 8004c10:	f000 fb50 	bl	80052b4 <core_set_error>
 8004c14:	462e      	mov	r6, r5
 8004c16:	e77e      	b.n	8004b16 <ai_platform_network_init+0xca>
 8004c18:	463d      	mov	r5, r7
 8004c1a:	e79a      	b.n	8004b52 <ai_platform_network_init+0x106>
 8004c1c:	2110      	movs	r1, #16
 8004c1e:	2211      	movs	r2, #17
 8004c20:	1860      	adds	r0, r4, r1
 8004c22:	f000 fb47 	bl	80052b4 <core_set_error>
 8004c26:	e776      	b.n	8004b16 <ai_platform_network_init+0xca>
 8004c28:	2110      	movs	r1, #16
 8004c2a:	2213      	movs	r2, #19
 8004c2c:	1860      	adds	r0, r4, r1
 8004c2e:	f000 fb41 	bl	80052b4 <core_set_error>
 8004c32:	463e      	mov	r6, r7
 8004c34:	e76f      	b.n	8004b16 <ai_platform_network_init+0xca>
 8004c36:	bf00      	nop
 8004c38:	a1c00100 	.word	0xa1c00100
 8004c3c:	40023000 	.word	0x40023000
 8004c40:	50023000 	.word	0x50023000
 8004c44:	f407a5c2 	.word	0xf407a5c2
 8004c48:	b5e8b5cd 	.word	0xb5e8b5cd
 8004c4c:	a1facade 	.word	0xa1facade

08004c50 <ai_platform_network_post_init>:
 8004c50:	b538      	push	{r3, r4, r5, lr}
 8004c52:	b1e8      	cbz	r0, 8004c90 <ai_platform_network_post_init+0x40>
 8004c54:	4b47      	ldr	r3, [pc, #284]	; (8004d74 <ai_platform_network_post_init+0x124>)
 8004c56:	6802      	ldr	r2, [r0, #0]
 8004c58:	4604      	mov	r4, r0
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d118      	bne.n	8004c90 <ai_platform_network_post_init+0x40>
 8004c5e:	f7ff fae5 	bl	800422c <_ai_platform_acquire_crc>
 8004c62:	4b45      	ldr	r3, [pc, #276]	; (8004d78 <ai_platform_network_post_init+0x128>)
 8004c64:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d038      	beq.n	8004cde <ai_platform_network_post_init+0x8e>
 8004c6c:	2218      	movs	r2, #24
 8004c6e:	609a      	str	r2, [r3, #8]
 8004c70:	689a      	ldr	r2, [r3, #8]
 8004c72:	2a18      	cmp	r2, #24
 8004c74:	d050      	beq.n	8004d18 <ai_platform_network_post_init+0xc8>
 8004c76:	2301      	movs	r3, #1
 8004c78:	4a40      	ldr	r2, [pc, #256]	; (8004d7c <ai_platform_network_post_init+0x12c>)
 8004c7a:	6093      	str	r3, [r2, #8]
 8004c7c:	6893      	ldr	r3, [r2, #8]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1fc      	bne.n	8004c7c <ai_platform_network_post_init+0x2c>
 8004c82:	493f      	ldr	r1, [pc, #252]	; (8004d80 <ai_platform_network_post_init+0x130>)
 8004c84:	4b3f      	ldr	r3, [pc, #252]	; (8004d84 <ai_platform_network_post_init+0x134>)
 8004c86:	6011      	str	r1, [r2, #0]
 8004c88:	6812      	ldr	r2, [r2, #0]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d04f      	beq.n	8004d2e <ai_platform_network_post_init+0xde>
 8004c8e:	e7fe      	b.n	8004c8e <ai_platform_network_post_init+0x3e>
 8004c90:	f7ff facc 	bl	800422c <_ai_platform_acquire_crc>
 8004c94:	4b38      	ldr	r3, [pc, #224]	; (8004d78 <ai_platform_network_post_init+0x128>)
 8004c96:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d011      	beq.n	8004cc2 <ai_platform_network_post_init+0x72>
 8004c9e:	2218      	movs	r2, #24
 8004ca0:	609a      	str	r2, [r3, #8]
 8004ca2:	689a      	ldr	r2, [r3, #8]
 8004ca4:	2a18      	cmp	r2, #24
 8004ca6:	d028      	beq.n	8004cfa <ai_platform_network_post_init+0xaa>
 8004ca8:	2301      	movs	r3, #1
 8004caa:	4a34      	ldr	r2, [pc, #208]	; (8004d7c <ai_platform_network_post_init+0x12c>)
 8004cac:	6093      	str	r3, [r2, #8]
 8004cae:	6893      	ldr	r3, [r2, #8]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d1fc      	bne.n	8004cae <ai_platform_network_post_init+0x5e>
 8004cb4:	4932      	ldr	r1, [pc, #200]	; (8004d80 <ai_platform_network_post_init+0x130>)
 8004cb6:	4b33      	ldr	r3, [pc, #204]	; (8004d84 <ai_platform_network_post_init+0x134>)
 8004cb8:	6011      	str	r1, [r2, #0]
 8004cba:	6812      	ldr	r2, [r2, #0]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d027      	beq.n	8004d10 <ai_platform_network_post_init+0xc0>
 8004cc0:	e7fe      	b.n	8004cc0 <ai_platform_network_post_init+0x70>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	f100 0208 	add.w	r2, r0, #8
 8004cc8:	6083      	str	r3, [r0, #8]
 8004cca:	6813      	ldr	r3, [r2, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1fc      	bne.n	8004cca <ai_platform_network_post_init+0x7a>
 8004cd0:	4a2b      	ldr	r2, [pc, #172]	; (8004d80 <ai_platform_network_post_init+0x130>)
 8004cd2:	4b2c      	ldr	r3, [pc, #176]	; (8004d84 <ai_platform_network_post_init+0x134>)
 8004cd4:	6002      	str	r2, [r0, #0]
 8004cd6:	6802      	ldr	r2, [r0, #0]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d019      	beq.n	8004d10 <ai_platform_network_post_init+0xc0>
 8004cdc:	e7fe      	b.n	8004cdc <ai_platform_network_post_init+0x8c>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	f100 0208 	add.w	r2, r0, #8
 8004ce4:	6083      	str	r3, [r0, #8]
 8004ce6:	6813      	ldr	r3, [r2, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1fc      	bne.n	8004ce6 <ai_platform_network_post_init+0x96>
 8004cec:	4a24      	ldr	r2, [pc, #144]	; (8004d80 <ai_platform_network_post_init+0x130>)
 8004cee:	4b25      	ldr	r3, [pc, #148]	; (8004d84 <ai_platform_network_post_init+0x134>)
 8004cf0:	6002      	str	r2, [r0, #0]
 8004cf2:	6802      	ldr	r2, [r0, #0]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d01a      	beq.n	8004d2e <ai_platform_network_post_init+0xde>
 8004cf8:	e7fe      	b.n	8004cf8 <ai_platform_network_post_init+0xa8>
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	609a      	str	r2, [r3, #8]
 8004cfe:	689a      	ldr	r2, [r3, #8]
 8004d00:	2a00      	cmp	r2, #0
 8004d02:	d1fc      	bne.n	8004cfe <ai_platform_network_post_init+0xae>
 8004d04:	491e      	ldr	r1, [pc, #120]	; (8004d80 <ai_platform_network_post_init+0x130>)
 8004d06:	4a1f      	ldr	r2, [pc, #124]	; (8004d84 <ai_platform_network_post_init+0x134>)
 8004d08:	6019      	str	r1, [r3, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d126      	bne.n	8004d5e <ai_platform_network_post_init+0x10e>
 8004d10:	f7ff fa8e 	bl	8004230 <_ai_platform_release_crc>
 8004d14:	2000      	movs	r0, #0
 8004d16:	bd38      	pop	{r3, r4, r5, pc}
 8004d18:	2201      	movs	r2, #1
 8004d1a:	609a      	str	r2, [r3, #8]
 8004d1c:	689a      	ldr	r2, [r3, #8]
 8004d1e:	2a00      	cmp	r2, #0
 8004d20:	d1fc      	bne.n	8004d1c <ai_platform_network_post_init+0xcc>
 8004d22:	4917      	ldr	r1, [pc, #92]	; (8004d80 <ai_platform_network_post_init+0x130>)
 8004d24:	4a17      	ldr	r2, [pc, #92]	; (8004d84 <ai_platform_network_post_init+0x134>)
 8004d26:	6019      	str	r1, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d118      	bne.n	8004d60 <ai_platform_network_post_init+0x110>
 8004d2e:	f7ff fa7f 	bl	8004230 <_ai_platform_release_crc>
 8004d32:	68e3      	ldr	r3, [r4, #12]
 8004d34:	f013 0502 	ands.w	r5, r3, #2
 8004d38:	d015      	beq.n	8004d66 <ai_platform_network_post_init+0x116>
 8004d3a:	4620      	mov	r0, r4
 8004d3c:	f000 fafc 	bl	8005338 <ai_layers_post_init_all>
 8004d40:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d42:	b173      	cbz	r3, 8004d62 <ai_platform_network_post_init+0x112>
 8004d44:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8004d46:	b165      	cbz	r5, 8004d62 <ai_platform_network_post_init+0x112>
 8004d48:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8004d4c:	4629      	mov	r1, r5
 8004d4e:	2000      	movs	r0, #0
 8004d50:	4798      	blx	r3
 8004d52:	692b      	ldr	r3, [r5, #16]
 8004d54:	42ab      	cmp	r3, r5
 8004d56:	d004      	beq.n	8004d62 <ai_platform_network_post_init+0x112>
 8004d58:	b11b      	cbz	r3, 8004d62 <ai_platform_network_post_init+0x112>
 8004d5a:	461d      	mov	r5, r3
 8004d5c:	e7f3      	b.n	8004d46 <ai_platform_network_post_init+0xf6>
 8004d5e:	e7fe      	b.n	8004d5e <ai_platform_network_post_init+0x10e>
 8004d60:	e7fe      	b.n	8004d60 <ai_platform_network_post_init+0x110>
 8004d62:	2001      	movs	r0, #1
 8004d64:	bd38      	pop	{r3, r4, r5, pc}
 8004d66:	2210      	movs	r2, #16
 8004d68:	2111      	movs	r1, #17
 8004d6a:	18a0      	adds	r0, r4, r2
 8004d6c:	f000 faa2 	bl	80052b4 <core_set_error>
 8004d70:	4628      	mov	r0, r5
 8004d72:	bd38      	pop	{r3, r4, r5, pc}
 8004d74:	a1c00100 	.word	0xa1c00100
 8004d78:	40023000 	.word	0x40023000
 8004d7c:	50023000 	.word	0x50023000
 8004d80:	f407a5c2 	.word	0xf407a5c2
 8004d84:	b5e8b5cd 	.word	0xb5e8b5cd

08004d88 <ai_platform_network_process>:
 8004d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	4605      	mov	r5, r0
 8004d8e:	460e      	mov	r6, r1
 8004d90:	4693      	mov	fp, r2
 8004d92:	b085      	sub	sp, #20
 8004d94:	b120      	cbz	r0, 8004da0 <ai_platform_network_process+0x18>
 8004d96:	4bb2      	ldr	r3, [pc, #712]	; (8005060 <ai_platform_network_process+0x2d8>)
 8004d98:	6802      	ldr	r2, [r0, #0]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	bf18      	it	ne
 8004d9e:	2500      	movne	r5, #0
 8004da0:	f7ff fa44 	bl	800422c <_ai_platform_acquire_crc>
 8004da4:	4baf      	ldr	r3, [pc, #700]	; (8005064 <ai_platform_network_process+0x2dc>)
 8004da6:	f020 5280 	bic.w	r2, r0, #268435456	; 0x10000000
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d011      	beq.n	8004dd2 <ai_platform_network_process+0x4a>
 8004dae:	2218      	movs	r2, #24
 8004db0:	609a      	str	r2, [r3, #8]
 8004db2:	689a      	ldr	r2, [r3, #8]
 8004db4:	2a18      	cmp	r2, #24
 8004db6:	d01a      	beq.n	8004dee <ai_platform_network_process+0x66>
 8004db8:	2301      	movs	r3, #1
 8004dba:	4aab      	ldr	r2, [pc, #684]	; (8005068 <ai_platform_network_process+0x2e0>)
 8004dbc:	6093      	str	r3, [r2, #8]
 8004dbe:	6893      	ldr	r3, [r2, #8]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1fc      	bne.n	8004dbe <ai_platform_network_process+0x36>
 8004dc4:	4ba9      	ldr	r3, [pc, #676]	; (800506c <ai_platform_network_process+0x2e4>)
 8004dc6:	6013      	str	r3, [r2, #0]
 8004dc8:	6812      	ldr	r2, [r2, #0]
 8004dca:	4ba9      	ldr	r3, [pc, #676]	; (8005070 <ai_platform_network_process+0x2e8>)
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d01a      	beq.n	8004e06 <ai_platform_network_process+0x7e>
 8004dd0:	e7fe      	b.n	8004dd0 <ai_platform_network_process+0x48>
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	f100 0208 	add.w	r2, r0, #8
 8004dd8:	6083      	str	r3, [r0, #8]
 8004dda:	6813      	ldr	r3, [r2, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1fc      	bne.n	8004dda <ai_platform_network_process+0x52>
 8004de0:	4ba2      	ldr	r3, [pc, #648]	; (800506c <ai_platform_network_process+0x2e4>)
 8004de2:	6003      	str	r3, [r0, #0]
 8004de4:	6802      	ldr	r2, [r0, #0]
 8004de6:	4ba2      	ldr	r3, [pc, #648]	; (8005070 <ai_platform_network_process+0x2e8>)
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d00c      	beq.n	8004e06 <ai_platform_network_process+0x7e>
 8004dec:	e7fe      	b.n	8004dec <ai_platform_network_process+0x64>
 8004dee:	2201      	movs	r2, #1
 8004df0:	609a      	str	r2, [r3, #8]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	2a00      	cmp	r2, #0
 8004df6:	d1fc      	bne.n	8004df2 <ai_platform_network_process+0x6a>
 8004df8:	4a9c      	ldr	r2, [pc, #624]	; (800506c <ai_platform_network_process+0x2e4>)
 8004dfa:	601a      	str	r2, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	4b9c      	ldr	r3, [pc, #624]	; (8005070 <ai_platform_network_process+0x2e8>)
 8004e00:	429a      	cmp	r2, r3
 8004e02:	f040 812b 	bne.w	800505c <ai_platform_network_process+0x2d4>
 8004e06:	f7ff fa13 	bl	8004230 <_ai_platform_release_crc>
 8004e0a:	2d00      	cmp	r5, #0
 8004e0c:	f000 8151 	beq.w	80050b2 <ai_platform_network_process+0x32a>
 8004e10:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	f000 812e 	beq.w	8005074 <ai_platform_network_process+0x2ec>
 8004e18:	2700      	movs	r7, #0
 8004e1a:	68eb      	ldr	r3, [r5, #12]
 8004e1c:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 8004e20:	f003 0303 	and.w	r3, r3, #3
 8004e24:	2b03      	cmp	r3, #3
 8004e26:	616f      	str	r7, [r5, #20]
 8004e28:	f040 813b 	bne.w	80050a2 <ai_platform_network_process+0x31a>
 8004e2c:	2e00      	cmp	r6, #0
 8004e2e:	f000 8127 	beq.w	8005080 <ai_platform_network_process+0x2f8>
 8004e32:	f1ba 0f00 	cmp.w	sl, #0
 8004e36:	f000 8123 	beq.w	8005080 <ai_platform_network_process+0x2f8>
 8004e3a:	f8ba 3000 	ldrh.w	r3, [sl]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	f000 811e 	beq.w	8005080 <ai_platform_network_process+0x2f8>
 8004e44:	69b3      	ldr	r3, [r6, #24]
 8004e46:	f8cd b00c 	str.w	fp, [sp, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8004e50:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d071      	beq.n	8004f3c <ai_platform_network_process+0x1b4>
 8004e58:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8004e5c:	2c00      	cmp	r4, #0
 8004e5e:	d06d      	beq.n	8004f3c <ai_platform_network_process+0x1b4>
 8004e60:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004e64:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8004e68:	f8d3 9000 	ldr.w	r9, [r3]
 8004e6c:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8004e70:	f000 81dc 	beq.w	800522c <ai_platform_network_process+0x4a4>
 8004e74:	69a3      	ldr	r3, [r4, #24]
 8004e76:	2101      	movs	r1, #1
 8004e78:	4630      	mov	r0, r6
 8004e7a:	685d      	ldr	r5, [r3, #4]
 8004e7c:	f7ff f988 	bl	8004190 <ai_buffer_get_size>
 8004e80:	4285      	cmp	r5, r0
 8004e82:	f0c0 8118 	bcc.w	80050b6 <ai_platform_network_process+0x32e>
 8004e86:	68e0      	ldr	r0, [r4, #12]
 8004e88:	69b1      	ldr	r1, [r6, #24]
 8004e8a:	68c2      	ldr	r2, [r0, #12]
 8004e8c:	68cb      	ldr	r3, [r1, #12]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	f040 8111 	bne.w	80050b6 <ai_platform_network_process+0x32e>
 8004e94:	6882      	ldr	r2, [r0, #8]
 8004e96:	688b      	ldr	r3, [r1, #8]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	f040 810c 	bne.w	80050b6 <ai_platform_network_process+0x32e>
 8004e9e:	6842      	ldr	r2, [r0, #4]
 8004ea0:	684b      	ldr	r3, [r1, #4]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	f040 8107 	bne.w	80050b6 <ai_platform_network_process+0x32e>
 8004ea8:	69a3      	ldr	r3, [r4, #24]
 8004eaa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004eae:	f001 fe47 	bl	8006b40 <ai_array_get_data_byte_size>
 8004eb2:	4605      	mov	r5, r0
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	f001 fe59 	bl	8006b6c <get_tensor_byte_size>
 8004eba:	4285      	cmp	r5, r0
 8004ebc:	f0c0 80fb 	bcc.w	80050b6 <ai_platform_network_process+0x32e>
 8004ec0:	69a3      	ldr	r3, [r4, #24]
 8004ec2:	6818      	ldr	r0, [r3, #0]
 8004ec4:	f001 fda8 	bl	8006a18 <ai_array_to_buffer_fmt>
 8004ec8:	6833      	ldr	r3, [r6, #0]
 8004eca:	4058      	eors	r0, r3
 8004ecc:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8004ed0:	f040 81b7 	bne.w	8005242 <ai_platform_network_process+0x4ba>
 8004ed4:	6873      	ldr	r3, [r6, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f000 81aa 	beq.w	8005230 <ai_platform_network_process+0x4a8>
 8004edc:	69b3      	ldr	r3, [r6, #24]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 819a 	beq.w	800521a <ai_platform_network_process+0x492>
 8004ee6:	9a01      	ldr	r2, [sp, #4]
 8004ee8:	4620      	mov	r0, r4
 8004eea:	429a      	cmp	r2, r3
 8004eec:	bf38      	it	cc
 8004eee:	461a      	movcc	r2, r3
 8004ef0:	9201      	str	r2, [sp, #4]
 8004ef2:	f001 fe3b 	bl	8006b6c <get_tensor_byte_size>
 8004ef6:	f8c8 0008 	str.w	r0, [r8, #8]
 8004efa:	69b3      	ldr	r3, [r6, #24]
 8004efc:	3701      	adds	r7, #1
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	361c      	adds	r6, #28
 8004f02:	fb00 f303 	mul.w	r3, r0, r3
 8004f06:	f8c8 300c 	str.w	r3, [r8, #12]
 8004f0a:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8004f0e:	440b      	add	r3, r1
 8004f10:	f8c8 1004 	str.w	r1, [r8, #4]
 8004f14:	f849 300b 	str.w	r3, [r9, fp]
 8004f18:	69a0      	ldr	r0, [r4, #24]
 8004f1a:	6803      	ldr	r3, [r0, #0]
 8004f1c:	009a      	lsls	r2, r3, #2
 8004f1e:	f100 80ba 	bmi.w	8005096 <ai_platform_network_process+0x30e>
 8004f22:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004f26:	1a9b      	subs	r3, r3, r2
 8004f28:	4419      	add	r1, r3
 8004f2a:	6081      	str	r1, [r0, #8]
 8004f2c:	69a3      	ldr	r3, [r4, #24]
 8004f2e:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004f32:	60da      	str	r2, [r3, #12]
 8004f34:	f8ba 3000 	ldrh.w	r3, [sl]
 8004f38:	42bb      	cmp	r3, r7
 8004f3a:	d889      	bhi.n	8004e50 <ai_platform_network_process+0xc8>
 8004f3c:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 8004f40:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8004f42:	f1bb 0f00 	cmp.w	fp, #0
 8004f46:	f000 8185 	beq.w	8005254 <ai_platform_network_process+0x4cc>
 8004f4a:	2a01      	cmp	r2, #1
 8004f4c:	f240 815d 	bls.w	800520a <ai_platform_network_process+0x482>
 8004f50:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8004f54:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 8156 	beq.w	800520a <ai_platform_network_process+0x482>
 8004f5e:	465e      	mov	r6, fp
 8004f60:	2700      	movs	r7, #0
 8004f62:	462c      	mov	r4, r5
 8004f64:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f000 80b2 	beq.w	80050d2 <ai_platform_network_process+0x34a>
 8004f6e:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8004f72:	2d00      	cmp	r5, #0
 8004f74:	f000 80ad 	beq.w	80050d2 <ai_platform_network_process+0x34a>
 8004f78:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8004f7c:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8004f80:	f8d3 8000 	ldr.w	r8, [r3]
 8004f84:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8004f88:	f000 8170 	beq.w	800526c <ai_platform_network_process+0x4e4>
 8004f8c:	69ab      	ldr	r3, [r5, #24]
 8004f8e:	2101      	movs	r1, #1
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	4630      	mov	r0, r6
 8004f94:	9302      	str	r3, [sp, #8]
 8004f96:	f7ff f8fb 	bl	8004190 <ai_buffer_get_size>
 8004f9a:	9b02      	ldr	r3, [sp, #8]
 8004f9c:	4283      	cmp	r3, r0
 8004f9e:	f0c0 8133 	bcc.w	8005208 <ai_platform_network_process+0x480>
 8004fa2:	68e8      	ldr	r0, [r5, #12]
 8004fa4:	69b1      	ldr	r1, [r6, #24]
 8004fa6:	68c2      	ldr	r2, [r0, #12]
 8004fa8:	68cb      	ldr	r3, [r1, #12]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	f040 812c 	bne.w	8005208 <ai_platform_network_process+0x480>
 8004fb0:	6882      	ldr	r2, [r0, #8]
 8004fb2:	688b      	ldr	r3, [r1, #8]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	f040 8127 	bne.w	8005208 <ai_platform_network_process+0x480>
 8004fba:	6842      	ldr	r2, [r0, #4]
 8004fbc:	684b      	ldr	r3, [r1, #4]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	f040 8122 	bne.w	8005208 <ai_platform_network_process+0x480>
 8004fc4:	69ab      	ldr	r3, [r5, #24]
 8004fc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004fca:	f001 fdb9 	bl	8006b40 <ai_array_get_data_byte_size>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	9302      	str	r3, [sp, #8]
 8004fd4:	f001 fdca 	bl	8006b6c <get_tensor_byte_size>
 8004fd8:	9b02      	ldr	r3, [sp, #8]
 8004fda:	4283      	cmp	r3, r0
 8004fdc:	f0c0 8114 	bcc.w	8005208 <ai_platform_network_process+0x480>
 8004fe0:	69ab      	ldr	r3, [r5, #24]
 8004fe2:	6818      	ldr	r0, [r3, #0]
 8004fe4:	f001 fd18 	bl	8006a18 <ai_array_to_buffer_fmt>
 8004fe8:	6833      	ldr	r3, [r6, #0]
 8004fea:	4058      	eors	r0, r3
 8004fec:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8004ff0:	f040 8134 	bne.w	800525c <ai_platform_network_process+0x4d4>
 8004ff4:	6873      	ldr	r3, [r6, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	f000 814b 	beq.w	8005292 <ai_platform_network_process+0x50a>
 8004ffc:	69b3      	ldr	r3, [r6, #24]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2b00      	cmp	r3, #0
 8005002:	f000 813d 	beq.w	8005280 <ai_platform_network_process+0x4f8>
 8005006:	9a01      	ldr	r2, [sp, #4]
 8005008:	4628      	mov	r0, r5
 800500a:	429a      	cmp	r2, r3
 800500c:	bf38      	it	cc
 800500e:	461a      	movcc	r2, r3
 8005010:	9201      	str	r2, [sp, #4]
 8005012:	f001 fdab 	bl	8006b6c <get_tensor_byte_size>
 8005016:	f8ca 0008 	str.w	r0, [sl, #8]
 800501a:	69b3      	ldr	r3, [r6, #24]
 800501c:	3701      	adds	r7, #1
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	361c      	adds	r6, #28
 8005022:	fb00 f303 	mul.w	r3, r0, r3
 8005026:	f8ca 300c 	str.w	r3, [sl, #12]
 800502a:	f856 1c18 	ldr.w	r1, [r6, #-24]
 800502e:	440b      	add	r3, r1
 8005030:	f8ca 1004 	str.w	r1, [sl, #4]
 8005034:	f848 300b 	str.w	r3, [r8, fp]
 8005038:	69a8      	ldr	r0, [r5, #24]
 800503a:	6803      	ldr	r3, [r0, #0]
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	d443      	bmi.n	80050c8 <ai_platform_network_process+0x340>
 8005040:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8005044:	1a9b      	subs	r3, r3, r2
 8005046:	4419      	add	r1, r3
 8005048:	6081      	str	r1, [r0, #8]
 800504a:	69ab      	ldr	r3, [r5, #24]
 800504c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8005050:	60da      	str	r2, [r3, #12]
 8005052:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8005056:	429f      	cmp	r7, r3
 8005058:	d384      	bcc.n	8004f64 <ai_platform_network_process+0x1dc>
 800505a:	e03a      	b.n	80050d2 <ai_platform_network_process+0x34a>
 800505c:	e7fe      	b.n	800505c <ai_platform_network_process+0x2d4>
 800505e:	bf00      	nop
 8005060:	a1c00100 	.word	0xa1c00100
 8005064:	40023000 	.word	0x40023000
 8005068:	50023000 	.word	0x50023000
 800506c:	f407a5c2 	.word	0xf407a5c2
 8005070:	b5e8b5cd 	.word	0xb5e8b5cd
 8005074:	68ea      	ldr	r2, [r5, #12]
 8005076:	616b      	str	r3, [r5, #20]
 8005078:	f002 0203 	and.w	r2, r2, #3
 800507c:	2a03      	cmp	r2, #3
 800507e:	d110      	bne.n	80050a2 <ai_platform_network_process+0x31a>
 8005080:	2217      	movs	r2, #23
 8005082:	2112      	movs	r1, #18
 8005084:	f105 0010 	add.w	r0, r5, #16
 8005088:	f000 f914 	bl	80052b4 <core_set_error>
 800508c:	2400      	movs	r4, #0
 800508e:	4620      	mov	r0, r4
 8005090:	b005      	add	sp, #20
 8005092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005096:	f8ba 3000 	ldrh.w	r3, [sl]
 800509a:	429f      	cmp	r7, r3
 800509c:	f4ff aed8 	bcc.w	8004e50 <ai_platform_network_process+0xc8>
 80050a0:	e74c      	b.n	8004f3c <ai_platform_network_process+0x1b4>
 80050a2:	2230      	movs	r2, #48	; 0x30
 80050a4:	2111      	movs	r1, #17
 80050a6:	f105 0010 	add.w	r0, r5, #16
 80050aa:	f000 f903 	bl	80052b4 <core_set_error>
 80050ae:	2400      	movs	r4, #0
 80050b0:	e7ed      	b.n	800508e <ai_platform_network_process+0x306>
 80050b2:	462c      	mov	r4, r5
 80050b4:	e7eb      	b.n	800508e <ai_platform_network_process+0x306>
 80050b6:	9d02      	ldr	r5, [sp, #8]
 80050b8:	2218      	movs	r2, #24
 80050ba:	2112      	movs	r1, #18
 80050bc:	f105 0010 	add.w	r0, r5, #16
 80050c0:	f000 f8f8 	bl	80052b4 <core_set_error>
 80050c4:	2400      	movs	r4, #0
 80050c6:	e7e2      	b.n	800508e <ai_platform_network_process+0x306>
 80050c8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80050cc:	429f      	cmp	r7, r3
 80050ce:	f4ff af49 	bcc.w	8004f64 <ai_platform_network_process+0x1dc>
 80050d2:	4625      	mov	r5, r4
 80050d4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80050d8:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 80050da:	82a3      	strh	r3, [r4, #20]
 80050dc:	2a00      	cmp	r2, #0
 80050de:	f040 808d 	bne.w	80051fc <ai_platform_network_process+0x474>
 80050e2:	4616      	mov	r6, r2
 80050e4:	4617      	mov	r7, r2
 80050e6:	8aec      	ldrh	r4, [r5, #22]
 80050e8:	429c      	cmp	r4, r3
 80050ea:	bf38      	it	cc
 80050ec:	46ab      	movcc	fp, r5
 80050ee:	d2ce      	bcs.n	800508e <ai_platform_network_process+0x306>
 80050f0:	2e00      	cmp	r6, #0
 80050f2:	d031      	beq.n	8005158 <ai_platform_network_process+0x3d0>
 80050f4:	f04f 0800 	mov.w	r8, #0
 80050f8:	e015      	b.n	8005126 <ai_platform_network_process+0x39e>
 80050fa:	6882      	ldr	r2, [r0, #8]
 80050fc:	68c5      	ldr	r5, [r0, #12]
 80050fe:	6863      	ldr	r3, [r4, #4]
 8005100:	1b52      	subs	r2, r2, r5
 8005102:	4413      	add	r3, r2
 8005104:	6083      	str	r3, [r0, #8]
 8005106:	698b      	ldr	r3, [r1, #24]
 8005108:	6862      	ldr	r2, [r4, #4]
 800510a:	60da      	str	r2, [r3, #12]
 800510c:	f859 200a 	ldr.w	r2, [r9, sl]
 8005110:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8005114:	440b      	add	r3, r1
 8005116:	4293      	cmp	r3, r2
 8005118:	bf28      	it	cs
 800511a:	68e3      	ldrcs	r3, [r4, #12]
 800511c:	f108 0801 	add.w	r8, r8, #1
 8005120:	bf28      	it	cs
 8005122:	1ad3      	subcs	r3, r2, r3
 8005124:	6063      	str	r3, [r4, #4]
 8005126:	8833      	ldrh	r3, [r6, #0]
 8005128:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800512c:	4543      	cmp	r3, r8
 800512e:	d913      	bls.n	8005158 <ai_platform_network_process+0x3d0>
 8005130:	6873      	ldr	r3, [r6, #4]
 8005132:	b18b      	cbz	r3, 8005158 <ai_platform_network_process+0x3d0>
 8005134:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8005138:	b171      	cbz	r1, 8005158 <ai_platform_network_process+0x3d0>
 800513a:	6988      	ldr	r0, [r1, #24]
 800513c:	68b2      	ldr	r2, [r6, #8]
 800513e:	6803      	ldr	r3, [r0, #0]
 8005140:	f8d2 9000 	ldr.w	r9, [r2]
 8005144:	009d      	lsls	r5, r3, #2
 8005146:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800514a:	d5d6      	bpl.n	80050fa <ai_platform_network_process+0x372>
 800514c:	6881      	ldr	r1, [r0, #8]
 800514e:	68a2      	ldr	r2, [r4, #8]
 8005150:	6860      	ldr	r0, [r4, #4]
 8005152:	f001 fbd9 	bl	8006908 <st_int8_copy>
 8005156:	e7d9      	b.n	800510c <ai_platform_network_process+0x384>
 8005158:	4658      	mov	r0, fp
 800515a:	f000 f901 	bl	8005360 <ai_layers_forward_all>
 800515e:	2f00      	cmp	r7, #0
 8005160:	d03d      	beq.n	80051de <ai_platform_network_process+0x456>
 8005162:	2400      	movs	r4, #0
 8005164:	e016      	b.n	8005194 <ai_platform_network_process+0x40c>
 8005166:	f859 100a 	ldr.w	r1, [r9, sl]
 800516a:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 800516e:	4413      	add	r3, r2
 8005170:	428b      	cmp	r3, r1
 8005172:	bf24      	itt	cs
 8005174:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8005178:	1acb      	subcs	r3, r1, r3
 800517a:	f8c8 3004 	str.w	r3, [r8, #4]
 800517e:	6981      	ldr	r1, [r0, #24]
 8005180:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8005184:	1b52      	subs	r2, r2, r5
 8005186:	4413      	add	r3, r2
 8005188:	608b      	str	r3, [r1, #8]
 800518a:	6983      	ldr	r3, [r0, #24]
 800518c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8005190:	60da      	str	r2, [r3, #12]
 8005192:	3401      	adds	r4, #1
 8005194:	883b      	ldrh	r3, [r7, #0]
 8005196:	42a3      	cmp	r3, r4
 8005198:	d921      	bls.n	80051de <ai_platform_network_process+0x456>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	b1fb      	cbz	r3, 80051de <ai_platform_network_process+0x456>
 800519e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80051a2:	b1e0      	cbz	r0, 80051de <ai_platform_network_process+0x456>
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	6983      	ldr	r3, [r0, #24]
 80051a8:	f8d2 9000 	ldr.w	r9, [r2]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 80051b2:	0092      	lsls	r2, r2, #2
 80051b4:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 80051b8:	d5d5      	bpl.n	8005166 <ai_platform_network_process+0x3de>
 80051ba:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 80051be:	6898      	ldr	r0, [r3, #8]
 80051c0:	f001 fba2 	bl	8006908 <st_int8_copy>
 80051c4:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 80051c8:	f859 200a 	ldr.w	r2, [r9, sl]
 80051cc:	440b      	add	r3, r1
 80051ce:	4293      	cmp	r3, r2
 80051d0:	bf24      	itt	cs
 80051d2:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80051d6:	1ad3      	subcs	r3, r2, r3
 80051d8:	f8c8 3004 	str.w	r3, [r8, #4]
 80051dc:	e7d9      	b.n	8005192 <ai_platform_network_process+0x40a>
 80051de:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 80051e2:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 80051e6:	3401      	adds	r4, #1
 80051e8:	b2a4      	uxth	r4, r4
 80051ea:	42a3      	cmp	r3, r4
 80051ec:	f8ab 4016 	strh.w	r4, [fp, #22]
 80051f0:	f63f af7e 	bhi.w	80050f0 <ai_platform_network_process+0x368>
 80051f4:	4620      	mov	r0, r4
 80051f6:	b005      	add	sp, #20
 80051f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051fc:	2a01      	cmp	r2, #1
 80051fe:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8005200:	d03c      	beq.n	800527c <ai_platform_network_process+0x4f4>
 8005202:	f106 070c 	add.w	r7, r6, #12
 8005206:	e76e      	b.n	80050e6 <ai_platform_network_process+0x35e>
 8005208:	4625      	mov	r5, r4
 800520a:	2218      	movs	r2, #24
 800520c:	2113      	movs	r1, #19
 800520e:	f105 0010 	add.w	r0, r5, #16
 8005212:	f000 f84f 	bl	80052b4 <core_set_error>
 8005216:	2400      	movs	r4, #0
 8005218:	e739      	b.n	800508e <ai_platform_network_process+0x306>
 800521a:	9d02      	ldr	r5, [sp, #8]
 800521c:	4604      	mov	r4, r0
 800521e:	2221      	movs	r2, #33	; 0x21
 8005220:	2112      	movs	r1, #18
 8005222:	f105 0010 	add.w	r0, r5, #16
 8005226:	f000 f845 	bl	80052b4 <core_set_error>
 800522a:	e730      	b.n	800508e <ai_platform_network_process+0x306>
 800522c:	9d02      	ldr	r5, [sp, #8]
 800522e:	e727      	b.n	8005080 <ai_platform_network_process+0x2f8>
 8005230:	9d02      	ldr	r5, [sp, #8]
 8005232:	4604      	mov	r4, r0
 8005234:	2217      	movs	r2, #23
 8005236:	2112      	movs	r1, #18
 8005238:	f105 0010 	add.w	r0, r5, #16
 800523c:	f000 f83a 	bl	80052b4 <core_set_error>
 8005240:	e725      	b.n	800508e <ai_platform_network_process+0x306>
 8005242:	9d02      	ldr	r5, [sp, #8]
 8005244:	2219      	movs	r2, #25
 8005246:	2112      	movs	r1, #18
 8005248:	f105 0010 	add.w	r0, r5, #16
 800524c:	f000 f832 	bl	80052b4 <core_set_error>
 8005250:	2400      	movs	r4, #0
 8005252:	e71c      	b.n	800508e <ai_platform_network_process+0x306>
 8005254:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8005258:	82ab      	strh	r3, [r5, #20]
 800525a:	e73f      	b.n	80050dc <ai_platform_network_process+0x354>
 800525c:	f104 0010 	add.w	r0, r4, #16
 8005260:	2219      	movs	r2, #25
 8005262:	2113      	movs	r1, #19
 8005264:	f000 f826 	bl	80052b4 <core_set_error>
 8005268:	2400      	movs	r4, #0
 800526a:	e710      	b.n	800508e <ai_platform_network_process+0x306>
 800526c:	f104 0010 	add.w	r0, r4, #16
 8005270:	2217      	movs	r2, #23
 8005272:	2113      	movs	r1, #19
 8005274:	f000 f81e 	bl	80052b4 <core_set_error>
 8005278:	4654      	mov	r4, sl
 800527a:	e708      	b.n	800508e <ai_platform_network_process+0x306>
 800527c:	2700      	movs	r7, #0
 800527e:	e732      	b.n	80050e6 <ai_platform_network_process+0x35e>
 8005280:	4625      	mov	r5, r4
 8005282:	2221      	movs	r2, #33	; 0x21
 8005284:	4604      	mov	r4, r0
 8005286:	2113      	movs	r1, #19
 8005288:	f105 0010 	add.w	r0, r5, #16
 800528c:	f000 f812 	bl	80052b4 <core_set_error>
 8005290:	e6fd      	b.n	800508e <ai_platform_network_process+0x306>
 8005292:	4625      	mov	r5, r4
 8005294:	2217      	movs	r2, #23
 8005296:	4604      	mov	r4, r0
 8005298:	2113      	movs	r1, #19
 800529a:	f105 0010 	add.w	r0, r5, #16
 800529e:	f000 f809 	bl	80052b4 <core_set_error>
 80052a2:	e6f4      	b.n	800508e <ai_platform_network_process+0x306>

080052a4 <core_init>:
 80052a4:	2001      	movs	r0, #1
 80052a6:	4770      	bx	lr

080052a8 <core_get_error>:
 80052a8:	4603      	mov	r3, r0
 80052aa:	2200      	movs	r2, #0
 80052ac:	6800      	ldr	r0, [r0, #0]
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop

080052b4 <core_set_error>:
 80052b4:	4603      	mov	r3, r0
 80052b6:	7800      	ldrb	r0, [r0, #0]
 80052b8:	b108      	cbz	r0, 80052be <core_set_error+0xa>
 80052ba:	2000      	movs	r0, #0
 80052bc:	4770      	bx	lr
 80052be:	7019      	strb	r1, [r3, #0]
 80052c0:	6819      	ldr	r1, [r3, #0]
 80052c2:	2001      	movs	r0, #1
 80052c4:	f362 211f 	bfi	r1, r2, #8, #24
 80052c8:	6019      	str	r1, [r3, #0]
 80052ca:	4770      	bx	lr

080052cc <ai_check_custom_types>:
 80052cc:	4b12      	ldr	r3, [pc, #72]	; (8005318 <ai_check_custom_types+0x4c>)
 80052ce:	b082      	sub	sp, #8
 80052d0:	9301      	str	r3, [sp, #4]
 80052d2:	b118      	cbz	r0, 80052dc <ai_check_custom_types+0x10>
 80052d4:	7803      	ldrb	r3, [r0, #0]
 80052d6:	2b03      	cmp	r3, #3
 80052d8:	d002      	beq.n	80052e0 <ai_check_custom_types+0x14>
 80052da:	2000      	movs	r0, #0
 80052dc:	b002      	add	sp, #8
 80052de:	4770      	bx	lr
 80052e0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d004      	beq.n	80052f2 <ai_check_custom_types+0x26>
 80052e8:	2001      	movs	r0, #1
 80052ea:	f080 0001 	eor.w	r0, r0, #1
 80052ee:	b002      	add	sp, #8
 80052f0:	4770      	bx	lr
 80052f2:	7842      	ldrb	r2, [r0, #1]
 80052f4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80052f8:	3001      	adds	r0, #1
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d1f4      	bne.n	80052e8 <ai_check_custom_types+0x1c>
 80052fe:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8005302:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8005306:	429a      	cmp	r2, r3
 8005308:	d1ee      	bne.n	80052e8 <ai_check_custom_types+0x1c>
 800530a:	7842      	ldrb	r2, [r0, #1]
 800530c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005310:	429a      	cmp	r2, r3
 8005312:	d1e9      	bne.n	80052e8 <ai_check_custom_types+0x1c>
 8005314:	2000      	movs	r0, #0
 8005316:	e7e8      	b.n	80052ea <ai_check_custom_types+0x1e>
 8005318:	84048403 	.word	0x84048403

0800531c <ai_layers_init_all>:
 800531c:	2100      	movs	r1, #0
 800531e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005320:	b143      	cbz	r3, 8005334 <ai_layers_init_all+0x18>
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	60d8      	str	r0, [r3, #12]
 8005326:	429a      	cmp	r2, r3
 8005328:	f101 0101 	add.w	r1, r1, #1
 800532c:	d002      	beq.n	8005334 <ai_layers_init_all+0x18>
 800532e:	b10a      	cbz	r2, 8005334 <ai_layers_init_all+0x18>
 8005330:	4613      	mov	r3, r2
 8005332:	e7f5      	b.n	8005320 <ai_layers_init_all+0x4>
 8005334:	4608      	mov	r0, r1
 8005336:	4770      	bx	lr

08005338 <ai_layers_post_init_all>:
 8005338:	b538      	push	{r3, r4, r5, lr}
 800533a:	2500      	movs	r5, #0
 800533c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800533e:	b16c      	cbz	r4, 800535c <ai_layers_post_init_all+0x24>
 8005340:	6863      	ldr	r3, [r4, #4]
 8005342:	07db      	lsls	r3, r3, #31
 8005344:	d504      	bpl.n	8005350 <ai_layers_post_init_all+0x18>
 8005346:	6a23      	ldr	r3, [r4, #32]
 8005348:	b113      	cbz	r3, 8005350 <ai_layers_post_init_all+0x18>
 800534a:	4620      	mov	r0, r4
 800534c:	4798      	blx	r3
 800534e:	3501      	adds	r5, #1
 8005350:	6923      	ldr	r3, [r4, #16]
 8005352:	42a3      	cmp	r3, r4
 8005354:	d002      	beq.n	800535c <ai_layers_post_init_all+0x24>
 8005356:	b10b      	cbz	r3, 800535c <ai_layers_post_init_all+0x24>
 8005358:	461c      	mov	r4, r3
 800535a:	e7f0      	b.n	800533e <ai_layers_post_init_all+0x6>
 800535c:	4628      	mov	r0, r5
 800535e:	bd38      	pop	{r3, r4, r5, pc}

08005360 <ai_layers_forward_all>:
 8005360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005364:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8005368:	4604      	mov	r4, r0
 800536a:	f1b8 0f00 	cmp.w	r8, #0
 800536e:	d02c      	beq.n	80053ca <ai_layers_forward_all+0x6a>
 8005370:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8005372:	6381      	str	r1, [r0, #56]	; 0x38
 8005374:	b329      	cbz	r1, 80053c2 <ai_layers_forward_all+0x62>
 8005376:	2001      	movs	r0, #1
 8005378:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800537a:	47c0      	blx	r8
 800537c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800537e:	b306      	cbz	r6, 80053c2 <ai_layers_forward_all+0x62>
 8005380:	2700      	movs	r7, #0
 8005382:	4631      	mov	r1, r6
 8005384:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005386:	2002      	movs	r0, #2
 8005388:	47c0      	blx	r8
 800538a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800538c:	4628      	mov	r0, r5
 800538e:	696b      	ldr	r3, [r5, #20]
 8005390:	4798      	blx	r3
 8005392:	692e      	ldr	r6, [r5, #16]
 8005394:	42b5      	cmp	r5, r6
 8005396:	d00a      	beq.n	80053ae <ai_layers_forward_all+0x4e>
 8005398:	2003      	movs	r0, #3
 800539a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800539c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800539e:	47c0      	blx	r8
 80053a0:	3701      	adds	r7, #1
 80053a2:	63a6      	str	r6, [r4, #56]	; 0x38
 80053a4:	2e00      	cmp	r6, #0
 80053a6:	d1ec      	bne.n	8005382 <ai_layers_forward_all+0x22>
 80053a8:	4638      	mov	r0, r7
 80053aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053ae:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80053b0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80053b2:	2003      	movs	r0, #3
 80053b4:	47c0      	blx	r8
 80053b6:	2300      	movs	r3, #0
 80053b8:	3701      	adds	r7, #1
 80053ba:	63a3      	str	r3, [r4, #56]	; 0x38
 80053bc:	4638      	mov	r0, r7
 80053be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053c2:	2700      	movs	r7, #0
 80053c4:	4638      	mov	r0, r7
 80053c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053ca:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80053cc:	6385      	str	r5, [r0, #56]	; 0x38
 80053ce:	2d00      	cmp	r5, #0
 80053d0:	d0f7      	beq.n	80053c2 <ai_layers_forward_all+0x62>
 80053d2:	4647      	mov	r7, r8
 80053d4:	696b      	ldr	r3, [r5, #20]
 80053d6:	4628      	mov	r0, r5
 80053d8:	4798      	blx	r3
 80053da:	462b      	mov	r3, r5
 80053dc:	692d      	ldr	r5, [r5, #16]
 80053de:	429d      	cmp	r5, r3
 80053e0:	d004      	beq.n	80053ec <ai_layers_forward_all+0x8c>
 80053e2:	63a5      	str	r5, [r4, #56]	; 0x38
 80053e4:	3701      	adds	r7, #1
 80053e6:	2d00      	cmp	r5, #0
 80053e8:	d1f4      	bne.n	80053d4 <ai_layers_forward_all+0x74>
 80053ea:	e7dd      	b.n	80053a8 <ai_layers_forward_all+0x48>
 80053ec:	2300      	movs	r3, #0
 80053ee:	3701      	adds	r7, #1
 80053f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80053f2:	e7d9      	b.n	80053a8 <ai_layers_forward_all+0x48>

080053f4 <ai_dict_decompress_f32>:
 80053f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053f8:	9d08      	ldr	r5, [sp, #32]
 80053fa:	2b04      	cmp	r3, #4
 80053fc:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8005400:	d00e      	beq.n	8005420 <ai_dict_decompress_f32+0x2c>
 8005402:	2b08      	cmp	r3, #8
 8005404:	d10a      	bne.n	800541c <ai_dict_decompress_f32+0x28>
 8005406:	42a8      	cmp	r0, r5
 8005408:	d208      	bcs.n	800541c <ai_dict_decompress_f32+0x28>
 800540a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800540e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f840 3b04 	str.w	r3, [r0], #4
 8005418:	4285      	cmp	r5, r0
 800541a:	d8f6      	bhi.n	800540a <ai_dict_decompress_f32+0x16>
 800541c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005420:	9b07      	ldr	r3, [sp, #28]
 8005422:	085e      	lsrs	r6, r3, #1
 8005424:	f003 0701 	and.w	r7, r3, #1
 8005428:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 800542c:	f106 38ff 	add.w	r8, r6, #4294967295
 8005430:	42a8      	cmp	r0, r5
 8005432:	d2f3      	bcs.n	800541c <ai_dict_decompress_f32+0x28>
 8005434:	b33e      	cbz	r6, 8005486 <ai_dict_decompress_f32+0x92>
 8005436:	f100 0e08 	add.w	lr, r0, #8
 800543a:	f101 3cff 	add.w	ip, r1, #4294967295
 800543e:	eb01 0408 	add.w	r4, r1, r8
 8005442:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8005446:	f10e 0e08 	add.w	lr, lr, #8
 800544a:	091b      	lsrs	r3, r3, #4
 800544c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4564      	cmp	r4, ip
 8005454:	f84e 3c10 	str.w	r3, [lr, #-16]
 8005458:	f89c 3000 	ldrb.w	r3, [ip]
 800545c:	f003 030f 	and.w	r3, r3, #15
 8005460:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800546a:	d1ea      	bne.n	8005442 <ai_dict_decompress_f32+0x4e>
 800546c:	4431      	add	r1, r6
 800546e:	4448      	add	r0, r9
 8005470:	2f00      	cmp	r7, #0
 8005472:	d0dd      	beq.n	8005430 <ai_dict_decompress_f32+0x3c>
 8005474:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005478:	091b      	lsrs	r3, r3, #4
 800547a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f840 3b04 	str.w	r3, [r0], #4
 8005484:	e7d4      	b.n	8005430 <ai_dict_decompress_f32+0x3c>
 8005486:	2f00      	cmp	r7, #0
 8005488:	d1f4      	bne.n	8005474 <ai_dict_decompress_f32+0x80>
 800548a:	42a8      	cmp	r0, r5
 800548c:	d3fd      	bcc.n	800548a <ai_dict_decompress_f32+0x96>
 800548e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005492:	bf00      	nop

08005494 <forward_conv2d_if32of32wf32>:
 8005494:	6982      	ldr	r2, [r0, #24]
 8005496:	8813      	ldrh	r3, [r2, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	f000 8092 	beq.w	80055c2 <forward_conv2d_if32of32wf32+0x12e>
 800549e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 80054a2:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80054a6:	b102      	cbz	r2, 80054aa <forward_conv2d_if32of32wf32+0x16>
 80054a8:	6812      	ldr	r2, [r2, #0]
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	f000 80b2 	beq.w	8005614 <forward_conv2d_if32of32wf32+0x180>
 80054b0:	f8dc 1010 	ldr.w	r1, [ip, #16]
 80054b4:	b101      	cbz	r1, 80054b8 <forward_conv2d_if32of32wf32+0x24>
 80054b6:	6809      	ldr	r1, [r1, #0]
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	f000 8084 	beq.w	80055c6 <forward_conv2d_if32of32wf32+0x132>
 80054be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c2:	f8dc 601c 	ldr.w	r6, [ip, #28]
 80054c6:	b0a1      	sub	sp, #132	; 0x84
 80054c8:	2e00      	cmp	r6, #0
 80054ca:	f000 809c 	beq.w	8005606 <forward_conv2d_if32of32wf32+0x172>
 80054ce:	f8bc 5018 	ldrh.w	r5, [ip, #24]
 80054d2:	6834      	ldr	r4, [r6, #0]
 80054d4:	2d01      	cmp	r5, #1
 80054d6:	f240 8098 	bls.w	800560a <forward_conv2d_if32of32wf32+0x176>
 80054da:	6876      	ldr	r6, [r6, #4]
 80054dc:	f8d2 800c 	ldr.w	r8, [r2, #12]
 80054e0:	f8d1 900c 	ldr.w	r9, [r1, #12]
 80054e4:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80054e8:	6992      	ldr	r2, [r2, #24]
 80054ea:	9713      	str	r7, [sp, #76]	; 0x4c
 80054ec:	f8d9 7004 	ldr.w	r7, [r9, #4]
 80054f0:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
 80054f4:	9714      	str	r7, [sp, #80]	; 0x50
 80054f6:	f8d9 700c 	ldr.w	r7, [r9, #12]
 80054fa:	f8d2 b008 	ldr.w	fp, [r2, #8]
 80054fe:	9715      	str	r7, [sp, #84]	; 0x54
 8005500:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8005504:	69a2      	ldr	r2, [r4, #24]
 8005506:	9716      	str	r7, [sp, #88]	; 0x58
 8005508:	f8d8 700c 	ldr.w	r7, [r8, #12]
 800550c:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 8005510:	9717      	str	r7, [sp, #92]	; 0x5c
 8005512:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8005516:	e9d0 540c 	ldrd	r5, r4, [r0, #48]	; 0x30
 800551a:	9718      	str	r7, [sp, #96]	; 0x60
 800551c:	8d07      	ldrh	r7, [r0, #40]	; 0x28
 800551e:	9719      	str	r7, [sp, #100]	; 0x64
 8005520:	8d87      	ldrh	r7, [r0, #44]	; 0x2c
 8005522:	69c0      	ldr	r0, [r0, #28]
 8005524:	971a      	str	r7, [sp, #104]	; 0x68
 8005526:	901f      	str	r0, [sp, #124]	; 0x7c
 8005528:	f8be 0000 	ldrh.w	r0, [lr]
 800552c:	901b      	str	r0, [sp, #108]	; 0x6c
 800552e:	f8be 0004 	ldrh.w	r0, [lr, #4]
 8005532:	901c      	str	r0, [sp, #112]	; 0x70
 8005534:	b2a8      	uxth	r0, r5
 8005536:	e9da 7801 	ldrd	r7, r8, [sl, #4]
 800553a:	901d      	str	r0, [sp, #116]	; 0x74
 800553c:	b2a0      	uxth	r0, r4
 800553e:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8005542:	901e      	str	r0, [sp, #120]	; 0x78
 8005544:	b10e      	cbz	r6, 800554a <forward_conv2d_if32of32wf32+0xb6>
 8005546:	69b0      	ldr	r0, [r6, #24]
 8005548:	6886      	ldr	r6, [r0, #8]
 800554a:	6989      	ldr	r1, [r1, #24]
 800554c:	b2a4      	uxth	r4, r4
 800554e:	f108 30ff 	add.w	r0, r8, #4294967295
 8005552:	f8d1 a008 	ldr.w	sl, [r1, #8]
 8005556:	b2ad      	uxth	r5, r5
 8005558:	6811      	ldr	r1, [r2, #0]
 800555a:	3c01      	subs	r4, #1
 800555c:	fb00 8404 	mla	r4, r0, r4, r8
 8005560:	3d01      	subs	r5, #1
 8005562:	1e78      	subs	r0, r7, #1
 8005564:	fb00 7505 	mla	r5, r0, r5, r7
 8005568:	f3c1 4043 	ubfx	r0, r1, #17, #4
 800556c:	2804      	cmp	r0, #4
 800556e:	d02d      	beq.n	80055cc <forward_conv2d_if32of32wf32+0x138>
 8005570:	2808      	cmp	r0, #8
 8005572:	d02b      	beq.n	80055cc <forward_conv2d_if32of32wf32+0x138>
 8005574:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005576:	940c      	str	r4, [sp, #48]	; 0x30
 8005578:	e9cd 530d 	strd	r5, r3, [sp, #52]	; 0x34
 800557c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800557e:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8005580:	930b      	str	r3, [sp, #44]	; 0x2c
 8005582:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005584:	464a      	mov	r2, r9
 8005586:	930a      	str	r3, [sp, #40]	; 0x28
 8005588:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800558a:	4651      	mov	r1, sl
 800558c:	9309      	str	r3, [sp, #36]	; 0x24
 800558e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005590:	4658      	mov	r0, fp
 8005592:	e9cd 8307 	strd	r8, r3, [sp, #28]
 8005596:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005598:	9706      	str	r7, [sp, #24]
 800559a:	9305      	str	r3, [sp, #20]
 800559c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800559e:	940f      	str	r4, [sp, #60]	; 0x3c
 80055a0:	9304      	str	r3, [sp, #16]
 80055a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055a4:	9303      	str	r3, [sp, #12]
 80055a6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80055a8:	9302      	str	r3, [sp, #8]
 80055aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80055ac:	9301      	str	r3, [sp, #4]
 80055ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80055b0:	9300      	str	r3, [sp, #0]
 80055b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80055b4:	9310      	str	r3, [sp, #64]	; 0x40
 80055b6:	4633      	mov	r3, r6
 80055b8:	f000 ff18 	bl	80063ec <forward_lite_conv2d_if32of32wf32>
 80055bc:	b021      	add	sp, #132	; 0x84
 80055be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	deff      	udf	#255	; 0xff
 80055c6:	2300      	movs	r3, #0
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	deff      	udf	#255	; 0xff
 80055cc:	68d2      	ldr	r2, [r2, #12]
 80055ce:	2a00      	cmp	r2, #0
 80055d0:	d0d0      	beq.n	8005574 <forward_conv2d_if32of32wf32+0xe0>
 80055d2:	2b03      	cmp	r3, #3
 80055d4:	d021      	beq.n	800561a <forward_conv2d_if32of32wf32+0x186>
 80055d6:	f8dc 3028 	ldr.w	r3, [ip, #40]	; 0x28
 80055da:	b1c3      	cbz	r3, 800560e <forward_conv2d_if32of32wf32+0x17a>
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	b1b3      	cbz	r3, 800560e <forward_conv2d_if32of32wf32+0x17a>
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	e9d3 3001 	ldrd	r3, r0, [r3, #4]
 80055e6:	9301      	str	r3, [sp, #4]
 80055e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	f3c1 13c6 	ubfx	r3, r1, #7, #7
 80055f0:	f3c1 5141 	ubfx	r1, r1, #21, #2
 80055f4:	410b      	asrs	r3, r1
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	4649      	mov	r1, r9
 80055fa:	2800      	cmp	r0, #0
 80055fc:	bf18      	it	ne
 80055fe:	4681      	movne	r9, r0
 8005600:	f7ff fef8 	bl	80053f4 <ai_dict_decompress_f32>
 8005604:	e7b6      	b.n	8005574 <forward_conv2d_if32of32wf32+0xe0>
 8005606:	4634      	mov	r4, r6
 8005608:	e768      	b.n	80054dc <forward_conv2d_if32of32wf32+0x48>
 800560a:	2600      	movs	r6, #0
 800560c:	e766      	b.n	80054dc <forward_conv2d_if32of32wf32+0x48>
 800560e:	2300      	movs	r3, #0
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	deff      	udf	#255	; 0xff
 8005614:	2300      	movs	r3, #0
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	deff      	udf	#255	; 0xff
 800561a:	2300      	movs	r3, #0
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	deff      	udf	#255	; 0xff

08005620 <forward_dense>:
 8005620:	6983      	ldr	r3, [r0, #24]
 8005622:	881a      	ldrh	r2, [r3, #0]
 8005624:	2a00      	cmp	r2, #0
 8005626:	f000 8182 	beq.w	800592e <forward_dense+0x30e>
 800562a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800562e:	ed2d 8b02 	vpush	{d8}
 8005632:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8005636:	b095      	sub	sp, #84	; 0x54
 8005638:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800563c:	b105      	cbz	r5, 8005640 <forward_dense+0x20>
 800563e:	682d      	ldr	r5, [r5, #0]
 8005640:	2a01      	cmp	r2, #1
 8005642:	f000 8291 	beq.w	8005b68 <forward_dense+0x548>
 8005646:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800564a:	b106      	cbz	r6, 800564e <forward_dense+0x2e>
 800564c:	6836      	ldr	r6, [r6, #0]
 800564e:	2a02      	cmp	r2, #2
 8005650:	f000 816f 	beq.w	8005932 <forward_dense+0x312>
 8005654:	f8dc 301c 	ldr.w	r3, [ip, #28]
 8005658:	930b      	str	r3, [sp, #44]	; 0x2c
 800565a:	2b00      	cmp	r3, #0
 800565c:	f000 8276 	beq.w	8005b4c <forward_dense+0x52c>
 8005660:	4619      	mov	r1, r3
 8005662:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 8005666:	6809      	ldr	r1, [r1, #0]
 8005668:	2b01      	cmp	r3, #1
 800566a:	910d      	str	r1, [sp, #52]	; 0x34
 800566c:	f240 8270 	bls.w	8005b50 <forward_dense+0x530>
 8005670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	930b      	str	r3, [sp, #44]	; 0x2c
 8005676:	460b      	mov	r3, r1
 8005678:	68e8      	ldr	r0, [r5, #12]
 800567a:	68f7      	ldr	r7, [r6, #12]
 800567c:	6840      	ldr	r0, [r0, #4]
 800567e:	6999      	ldr	r1, [r3, #24]
 8005680:	9013      	str	r0, [sp, #76]	; 0x4c
 8005682:	680b      	ldr	r3, [r1, #0]
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 800568a:	9012      	str	r0, [sp, #72]	; 0x48
 800568c:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 8005690:	fb00 f404 	mul.w	r4, r0, r4
 8005694:	f3c3 5041 	ubfx	r0, r3, #21, #2
 8005698:	fa4e f000 	asr.w	r0, lr, r0
 800569c:	2a03      	cmp	r2, #3
 800569e:	9010      	str	r0, [sp, #64]	; 0x40
 80056a0:	f000 825f 	beq.w	8005b62 <forward_dense+0x542>
 80056a4:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 80056a8:	f3c3 4343 	ubfx	r3, r3, #17, #4
 80056ac:	2a00      	cmp	r2, #0
 80056ae:	f000 8248 	beq.w	8005b42 <forward_dense+0x522>
 80056b2:	6812      	ldr	r2, [r2, #0]
 80056b4:	2a00      	cmp	r2, #0
 80056b6:	f000 8244 	beq.w	8005b42 <forward_dense+0x522>
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	f8d2 9018 	ldr.w	r9, [r2, #24]
 80056c0:	f000 822e 	beq.w	8005b20 <forward_dense+0x500>
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	f000 822b 	beq.w	8005b20 <forward_dense+0x500>
 80056ca:	f04f 0b00 	mov.w	fp, #0
 80056ce:	69b2      	ldr	r2, [r6, #24]
 80056d0:	fb07 f404 	mul.w	r4, r7, r4
 80056d4:	6891      	ldr	r1, [r2, #8]
 80056d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80056d8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80056dc:	6952      	ldr	r2, [r2, #20]
 80056de:	69ab      	ldr	r3, [r5, #24]
 80056e0:	f8d2 9004 	ldr.w	r9, [r2, #4]
 80056e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80056e6:	4281      	cmp	r1, r0
 80056e8:	ea4f 0482 	mov.w	r4, r2, lsl #2
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	9106      	str	r1, [sp, #24]
 80056f0:	900e      	str	r0, [sp, #56]	; 0x38
 80056f2:	940c      	str	r4, [sp, #48]	; 0x30
 80056f4:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 80056f8:	f080 8114 	bcs.w	8005924 <forward_dense+0x304>
 80056fc:	465c      	mov	r4, fp
 80056fe:	ed9f 8a94 	vldr	s16, [pc, #592]	; 8005950 <forward_dense+0x330>
 8005702:	46cb      	mov	fp, r9
 8005704:	46c1      	mov	r9, r8
 8005706:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8005708:	f021 0201 	bic.w	r2, r1, #1
 800570c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8005710:	9204      	str	r2, [sp, #16]
 8005712:	f001 0201 	and.w	r2, r1, #1
 8005716:	08c8      	lsrs	r0, r1, #3
 8005718:	9208      	str	r2, [sp, #32]
 800571a:	008a      	lsls	r2, r1, #2
 800571c:	f001 0a07 	and.w	sl, r1, #7
 8005720:	920f      	str	r2, [sp, #60]	; 0x3c
 8005722:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 8005726:	3320      	adds	r3, #32
 8005728:	9007      	str	r0, [sp, #28]
 800572a:	9205      	str	r2, [sp, #20]
 800572c:	9302      	str	r3, [sp, #8]
 800572e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8005732:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	689a      	ldr	r2, [r3, #8]
 8005738:	9b02      	ldr	r3, [sp, #8]
 800573a:	3b20      	subs	r3, #32
 800573c:	930a      	str	r3, [sp, #40]	; 0x28
 800573e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005740:	b10b      	cbz	r3, 8005746 <forward_dense+0x126>
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	2c00      	cmp	r4, #0
 8005748:	f000 81dc 	beq.w	8005b04 <forward_dense+0x4e4>
 800574c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800574e:	2904      	cmp	r1, #4
 8005750:	9906      	ldr	r1, [sp, #24]
 8005752:	f000 80ff 	beq.w	8005954 <forward_dense+0x334>
 8005756:	4549      	cmp	r1, r9
 8005758:	f080 80d3 	bcs.w	8005902 <forward_dense+0x2e2>
 800575c:	460f      	mov	r7, r1
 800575e:	9907      	ldr	r1, [sp, #28]
 8005760:	4694      	mov	ip, r2
 8005762:	468e      	mov	lr, r1
 8005764:	1c4e      	adds	r6, r1, #1
 8005766:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800576a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800576e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005770:	f8dd a014 	ldr.w	sl, [sp, #20]
 8005774:	2b00      	cmp	r3, #0
 8005776:	f000 80df 	beq.w	8005938 <forward_dense+0x318>
 800577a:	ecb3 0a01 	vldmia	r3!, {s0}
 800577e:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8005950 <forward_dense+0x330>
 8005782:	f1be 0f00 	cmp.w	lr, #0
 8005786:	f000 80df 	beq.w	8005948 <forward_dense+0x328>
 800578a:	4640      	mov	r0, r8
 800578c:	f10c 0108 	add.w	r1, ip, #8
 8005790:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8005794:	ed10 5a07 	vldr	s10, [r0, #-28]	; 0xffffffe4
 8005798:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800579c:	edd5 7a00 	vldr	s15, [r5]
 80057a0:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 80057a4:	ed10 6a08 	vldr	s12, [r0, #-32]	; 0xffffffe0
 80057a8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057ac:	edd5 0a00 	vldr	s1, [r5]
 80057b0:	ee67 7a85 	vmul.f32	s15, s15, s10
 80057b4:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 80057b8:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 80057bc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057c0:	ed95 1a00 	vldr	s2, [r5]
 80057c4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80057c8:	f811 5c05 	ldrb.w	r5, [r1, #-5]
 80057cc:	ed50 2a05 	vldr	s5, [r0, #-20]	; 0xffffffec
 80057d0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057d4:	ed95 2a00 	vldr	s4, [r5]
 80057d8:	eee1 7a21 	vfma.f32	s15, s2, s3
 80057dc:	f811 5c04 	ldrb.w	r5, [r1, #-4]
 80057e0:	ed50 3a04 	vldr	s7, [r0, #-16]
 80057e4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057e8:	ed95 3a00 	vldr	s6, [r5]
 80057ec:	eee2 7a22 	vfma.f32	s15, s4, s5
 80057f0:	f811 5c03 	ldrb.w	r5, [r1, #-3]
 80057f4:	ed50 4a03 	vldr	s9, [r0, #-12]
 80057f8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80057fc:	ed95 4a00 	vldr	s8, [r5]
 8005800:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005804:	f811 5c02 	ldrb.w	r5, [r1, #-2]
 8005808:	ed50 5a02 	vldr	s11, [r0, #-8]
 800580c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005810:	ed95 5a00 	vldr	s10, [r5]
 8005814:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005818:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800581c:	ed50 6a01 	vldr	s13, [r0, #-4]
 8005820:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005824:	ed95 6a00 	vldr	s12, [r5]
 8005828:	eee5 7a25 	vfma.f32	s15, s10, s11
 800582c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005830:	3108      	adds	r1, #8
 8005832:	428e      	cmp	r6, r1
 8005834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005838:	f100 0020 	add.w	r0, r0, #32
 800583c:	d1a8      	bne.n	8005790 <forward_dense+0x170>
 800583e:	4650      	mov	r0, sl
 8005840:	f1a6 0108 	sub.w	r1, r6, #8
 8005844:	2a00      	cmp	r2, #0
 8005846:	d04a      	beq.n	80058de <forward_dense+0x2be>
 8005848:	780d      	ldrb	r5, [r1, #0]
 800584a:	edd0 6a00 	vldr	s13, [r0]
 800584e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005852:	edd5 7a00 	vldr	s15, [r5]
 8005856:	2a01      	cmp	r2, #1
 8005858:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800585c:	d03f      	beq.n	80058de <forward_dense+0x2be>
 800585e:	784d      	ldrb	r5, [r1, #1]
 8005860:	edd0 6a01 	vldr	s13, [r0, #4]
 8005864:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005868:	edd5 7a00 	vldr	s15, [r5]
 800586c:	2a02      	cmp	r2, #2
 800586e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005872:	d034      	beq.n	80058de <forward_dense+0x2be>
 8005874:	788d      	ldrb	r5, [r1, #2]
 8005876:	edd0 6a02 	vldr	s13, [r0, #8]
 800587a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800587e:	edd5 7a00 	vldr	s15, [r5]
 8005882:	2a03      	cmp	r2, #3
 8005884:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005888:	d029      	beq.n	80058de <forward_dense+0x2be>
 800588a:	78cd      	ldrb	r5, [r1, #3]
 800588c:	edd0 6a03 	vldr	s13, [r0, #12]
 8005890:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005894:	edd5 7a00 	vldr	s15, [r5]
 8005898:	2a04      	cmp	r2, #4
 800589a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800589e:	d01e      	beq.n	80058de <forward_dense+0x2be>
 80058a0:	790d      	ldrb	r5, [r1, #4]
 80058a2:	edd0 6a04 	vldr	s13, [r0, #16]
 80058a6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80058aa:	edd5 7a00 	vldr	s15, [r5]
 80058ae:	2a05      	cmp	r2, #5
 80058b0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80058b4:	d013      	beq.n	80058de <forward_dense+0x2be>
 80058b6:	794d      	ldrb	r5, [r1, #5]
 80058b8:	edd0 6a05 	vldr	s13, [r0, #20]
 80058bc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80058c0:	edd5 7a00 	vldr	s15, [r5]
 80058c4:	2a06      	cmp	r2, #6
 80058c6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80058ca:	d008      	beq.n	80058de <forward_dense+0x2be>
 80058cc:	7989      	ldrb	r1, [r1, #6]
 80058ce:	edd0 7a06 	vldr	s15, [r0, #24]
 80058d2:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80058d6:	edd1 6a00 	vldr	s13, [r1]
 80058da:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80058de:	ee30 7a07 	vadd.f32	s14, s0, s14
 80058e2:	eca7 7a01 	vstmia	r7!, {s14}
 80058e6:	454f      	cmp	r7, r9
 80058e8:	44dc      	add	ip, fp
 80058ea:	445e      	add	r6, fp
 80058ec:	f4ff af42 	bcc.w	8005774 <forward_dense+0x154>
 80058f0:	9a06      	ldr	r2, [sp, #24]
 80058f2:	eba9 0302 	sub.w	r3, r9, r2
 80058f6:	3b01      	subs	r3, #1
 80058f8:	f023 0303 	bic.w	r3, r3, #3
 80058fc:	3304      	adds	r3, #4
 80058fe:	18d3      	adds	r3, r2, r3
 8005900:	9306      	str	r3, [sp, #24]
 8005902:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005904:	9a05      	ldr	r2, [sp, #20]
 8005906:	4499      	add	r9, r3
 8005908:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800590a:	441a      	add	r2, r3
 800590c:	9205      	str	r2, [sp, #20]
 800590e:	9a02      	ldr	r2, [sp, #8]
 8005910:	441a      	add	r2, r3
 8005912:	9202      	str	r2, [sp, #8]
 8005914:	9a04      	ldr	r2, [sp, #16]
 8005916:	441a      	add	r2, r3
 8005918:	9204      	str	r2, [sp, #16]
 800591a:	9b06      	ldr	r3, [sp, #24]
 800591c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800591e:	4293      	cmp	r3, r2
 8005920:	f4ff af07 	bcc.w	8005732 <forward_dense+0x112>
 8005924:	b015      	add	sp, #84	; 0x54
 8005926:	ecbd 8b02 	vpop	{d8}
 800592a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800592e:	6853      	ldr	r3, [r2, #4]
 8005930:	deff      	udf	#255	; 0xff
 8005932:	2300      	movs	r3, #0
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	deff      	udf	#255	; 0xff
 8005938:	eeb0 0a48 	vmov.f32	s0, s16
 800593c:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8005950 <forward_dense+0x330>
 8005940:	f1be 0f00 	cmp.w	lr, #0
 8005944:	f47f af21 	bne.w	800578a <forward_dense+0x16a>
 8005948:	4661      	mov	r1, ip
 800594a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800594c:	e77a      	b.n	8005844 <forward_dense+0x224>
 800594e:	bf00      	nop
 8005950:	00000000 	.word	0x00000000
 8005954:	4549      	cmp	r1, r9
 8005956:	d2d4      	bcs.n	8005902 <forward_dense+0x2e2>
 8005958:	9103      	str	r1, [sp, #12]
 800595a:	9907      	ldr	r1, [sp, #28]
 800595c:	f101 0c01 	add.w	ip, r1, #1
 8005960:	9904      	ldr	r1, [sp, #16]
 8005962:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8005966:	3901      	subs	r1, #1
 8005968:	9109      	str	r1, [sp, #36]	; 0x24
 800596a:	2b00      	cmp	r3, #0
 800596c:	f000 80b2 	beq.w	8005ad4 <forward_dense+0x4b4>
 8005970:	9907      	ldr	r1, [sp, #28]
 8005972:	ecf3 8a01 	vldmia	r3!, {s17}
 8005976:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 8005950 <forward_dense+0x330>
 800597a:	2900      	cmp	r1, #0
 800597c:	f000 80b2 	beq.w	8005ae4 <forward_dense+0x4c4>
 8005980:	9902      	ldr	r1, [sp, #8]
 8005982:	1d10      	adds	r0, r2, #4
 8005984:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 8005988:	ed11 6a07 	vldr	s12, [r1, #-28]	; 0xffffffe4
 800598c:	f006 070f 	and.w	r7, r6, #15
 8005990:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8005994:	edd7 7a00 	vldr	s15, [r7]
 8005998:	0936      	lsrs	r6, r6, #4
 800599a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800599e:	ed51 0a08 	vldr	s1, [r1, #-32]	; 0xffffffe0
 80059a2:	ed96 0a00 	vldr	s0, [r6]
 80059a6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80059aa:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 80059ae:	ed51 1a06 	vldr	s3, [r1, #-24]	; 0xffffffe8
 80059b2:	092e      	lsrs	r6, r5, #4
 80059b4:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80059b8:	ed96 1a00 	vldr	s2, [r6]
 80059bc:	eee0 7a20 	vfma.f32	s15, s0, s1
 80059c0:	f005 050f 	and.w	r5, r5, #15
 80059c4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80059c8:	ed51 2a05 	vldr	s5, [r1, #-20]	; 0xffffffec
 80059cc:	ed95 2a00 	vldr	s4, [r5]
 80059d0:	eee1 7a21 	vfma.f32	s15, s2, s3
 80059d4:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 80059d8:	ed51 3a04 	vldr	s7, [r1, #-16]
 80059dc:	0937      	lsrs	r7, r6, #4
 80059de:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80059e2:	ed97 3a00 	vldr	s6, [r7]
 80059e6:	eee2 7a22 	vfma.f32	s15, s4, s5
 80059ea:	f006 060f 	and.w	r6, r6, #15
 80059ee:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80059f2:	ed51 4a03 	vldr	s9, [r1, #-12]
 80059f6:	ed96 4a00 	vldr	s8, [r6]
 80059fa:	eee3 7a23 	vfma.f32	s15, s6, s7
 80059fe:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 8005a02:	ed51 5a02 	vldr	s11, [r1, #-8]
 8005a06:	092e      	lsrs	r6, r5, #4
 8005a08:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8005a0c:	ed96 5a00 	vldr	s10, [r6]
 8005a10:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005a14:	f005 050f 	and.w	r5, r5, #15
 8005a18:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005a1c:	ed51 6a01 	vldr	s13, [r1, #-4]
 8005a20:	ed95 6a00 	vldr	s12, [r5]
 8005a24:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005a28:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005a2c:	3004      	adds	r0, #4
 8005a2e:	4584      	cmp	ip, r0
 8005a30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a34:	f101 0120 	add.w	r1, r1, #32
 8005a38:	d1a4      	bne.n	8005984 <forward_dense+0x364>
 8005a3a:	f8dd e014 	ldr.w	lr, [sp, #20]
 8005a3e:	f1ac 0804 	sub.w	r8, ip, #4
 8005a42:	9904      	ldr	r1, [sp, #16]
 8005a44:	458e      	cmp	lr, r1
 8005a46:	d22a      	bcs.n	8005a9e <forward_dense+0x47e>
 8005a48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a4a:	f10e 0008 	add.w	r0, lr, #8
 8005a4e:	eba1 070e 	sub.w	r7, r1, lr
 8005a52:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 8005a56:	f108 36ff 	add.w	r6, r8, #4294967295
 8005a5a:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 8005a5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a62:	ed50 5a01 	vldr	s11, [r0, #-4]
 8005a66:	f001 050f 	and.w	r5, r1, #15
 8005a6a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005a6e:	edd5 7a00 	vldr	s15, [r5]
 8005a72:	0909      	lsrs	r1, r1, #4
 8005a74:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8005a78:	ed50 6a02 	vldr	s13, [r0, #-8]
 8005a7c:	ed91 6a00 	vldr	s12, [r1]
 8005a80:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005a84:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005a88:	42b7      	cmp	r7, r6
 8005a8a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a8e:	f100 0008 	add.w	r0, r0, #8
 8005a92:	d1e4      	bne.n	8005a5e <forward_dense+0x43e>
 8005a94:	f10a 0a01 	add.w	sl, sl, #1
 8005a98:	44d0      	add	r8, sl
 8005a9a:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 8005a9e:	9908      	ldr	r1, [sp, #32]
 8005aa0:	b321      	cbz	r1, 8005aec <forward_dense+0x4cc>
 8005aa2:	f898 1000 	ldrb.w	r1, [r8]
 8005aa6:	edde 7a00 	vldr	s15, [lr]
 8005aaa:	0909      	lsrs	r1, r1, #4
 8005aac:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8005ab0:	edd1 6a00 	vldr	s13, [r1]
 8005ab4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005ab8:	ee78 8a87 	vadd.f32	s17, s17, s14
 8005abc:	9903      	ldr	r1, [sp, #12]
 8005abe:	445a      	add	r2, fp
 8005ac0:	ece1 8a01 	vstmia	r1!, {s17}
 8005ac4:	4589      	cmp	r9, r1
 8005ac6:	44dc      	add	ip, fp
 8005ac8:	9103      	str	r1, [sp, #12]
 8005aca:	f67f af11 	bls.w	80058f0 <forward_dense+0x2d0>
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	f47f af4e 	bne.w	8005970 <forward_dense+0x350>
 8005ad4:	9907      	ldr	r1, [sp, #28]
 8005ad6:	eef0 8a48 	vmov.f32	s17, s16
 8005ada:	ed1f 7a63 	vldr	s14, [pc, #-396]	; 8005950 <forward_dense+0x330>
 8005ade:	2900      	cmp	r1, #0
 8005ae0:	f47f af4e 	bne.w	8005980 <forward_dense+0x360>
 8005ae4:	4690      	mov	r8, r2
 8005ae6:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8005aea:	e7aa      	b.n	8005a42 <forward_dense+0x422>
 8005aec:	ee38 7a87 	vadd.f32	s14, s17, s14
 8005af0:	9903      	ldr	r1, [sp, #12]
 8005af2:	445a      	add	r2, fp
 8005af4:	eca1 7a01 	vstmia	r1!, {s14}
 8005af8:	4549      	cmp	r1, r9
 8005afa:	44dc      	add	ip, fp
 8005afc:	9103      	str	r1, [sp, #12]
 8005afe:	f4ff af34 	bcc.w	800596a <forward_dense+0x34a>
 8005b02:	e6f5      	b.n	80058f0 <forward_dense+0x2d0>
 8005b04:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005b06:	9d06      	ldr	r5, [sp, #24]
 8005b08:	9001      	str	r0, [sp, #4]
 8005b0a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005b0c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b0e:	9000      	str	r0, [sp, #0]
 8005b10:	4628      	mov	r0, r5
 8005b12:	f000 fdd1 	bl	80066b8 <forward_lite_dense_if32of32wf32>
 8005b16:	462b      	mov	r3, r5
 8005b18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b1a:	4413      	add	r3, r2
 8005b1c:	9306      	str	r3, [sp, #24]
 8005b1e:	e6f0      	b.n	8005902 <forward_dense+0x2e2>
 8005b20:	f8d1 800c 	ldr.w	r8, [r1, #12]
 8005b24:	f1b9 0f00 	cmp.w	r9, #0
 8005b28:	d016      	beq.n	8005b58 <forward_dense+0x538>
 8005b2a:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005b2e:	f000 ffdf 	bl	8006af0 <ai_array_get_byte_size>
 8005b32:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 8005b36:	4602      	mov	r2, r0
 8005b38:	4659      	mov	r1, fp
 8005b3a:	4640      	mov	r0, r8
 8005b3c:	f000 fee4 	bl	8006908 <st_int8_copy>
 8005b40:	e5c5      	b.n	80056ce <forward_dense+0xae>
 8005b42:	2b04      	cmp	r3, #4
 8005b44:	d00a      	beq.n	8005b5c <forward_dense+0x53c>
 8005b46:	f04f 0900 	mov.w	r9, #0
 8005b4a:	e5bb      	b.n	80056c4 <forward_dense+0xa4>
 8005b4c:	930d      	str	r3, [sp, #52]	; 0x34
 8005b4e:	e593      	b.n	8005678 <forward_dense+0x58>
 8005b50:	2300      	movs	r3, #0
 8005b52:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b54:	460b      	mov	r3, r1
 8005b56:	e58f      	b.n	8005678 <forward_dense+0x58>
 8005b58:	46c3      	mov	fp, r8
 8005b5a:	e5b8      	b.n	80056ce <forward_dense+0xae>
 8005b5c:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 8005b60:	e5b5      	b.n	80056ce <forward_dense+0xae>
 8005b62:	2300      	movs	r3, #0
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	deff      	udf	#255	; 0xff
 8005b68:	2300      	movs	r3, #0
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	deff      	udf	#255	; 0xff
 8005b6e:	bf00      	nop

08005b70 <forward_relu>:
 8005b70:	6982      	ldr	r2, [r0, #24]
 8005b72:	8813      	ldrh	r3, [r2, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d05c      	beq.n	8005c32 <forward_relu+0xc2>
 8005b78:	6851      	ldr	r1, [r2, #4]
 8005b7a:	684a      	ldr	r2, [r1, #4]
 8005b7c:	b102      	cbz	r2, 8005b80 <forward_relu+0x10>
 8005b7e:	6812      	ldr	r2, [r2, #0]
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	f000 811e 	beq.w	8005dc2 <forward_relu+0x252>
 8005b86:	b470      	push	{r4, r5, r6}
 8005b88:	6909      	ldr	r1, [r1, #16]
 8005b8a:	b101      	cbz	r1, 8005b8e <forward_relu+0x1e>
 8005b8c:	6809      	ldr	r1, [r1, #0]
 8005b8e:	69c6      	ldr	r6, [r0, #28]
 8005b90:	2e00      	cmp	r6, #0
 8005b92:	f000 8098 	beq.w	8005cc6 <forward_relu+0x156>
 8005b96:	6873      	ldr	r3, [r6, #4]
 8005b98:	6988      	ldr	r0, [r1, #24]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	6991      	ldr	r1, [r2, #24]
 8005b9e:	f000 80bc 	beq.w	8005d1a <forward_relu+0x1aa>
 8005ba2:	6893      	ldr	r3, [r2, #8]
 8005ba4:	6880      	ldr	r0, [r0, #8]
 8005ba6:	0a1b      	lsrs	r3, r3, #8
 8005ba8:	688c      	ldr	r4, [r1, #8]
 8005baa:	f000 80ed 	beq.w	8005d88 <forward_relu+0x218>
 8005bae:	68d5      	ldr	r5, [r2, #12]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005bb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005bba:	42ab      	cmp	r3, r5
 8005bbc:	fb01 f202 	mul.w	r2, r1, r2
 8005bc0:	d1f9      	bne.n	8005bb6 <forward_relu+0x46>
 8005bc2:	68b3      	ldr	r3, [r6, #8]
 8005bc4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005bc8:	ed93 7a02 	vldr	s14, [r3, #8]
 8005bcc:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bd4:	f102 32ff 	add.w	r2, r2, #4294967295
 8005bd8:	edd3 6a00 	vldr	s13, [r3]
 8005bdc:	ed93 6a01 	vldr	s12, [r3, #4]
 8005be0:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8005be4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005be8:	d425      	bmi.n	8005c36 <forward_relu+0xc6>
 8005bea:	429c      	cmp	r4, r3
 8005bec:	d81f      	bhi.n	8005c2e <forward_relu+0xbe>
 8005bee:	1d1a      	adds	r2, r3, #4
 8005bf0:	1d01      	adds	r1, r0, #4
 8005bf2:	e00d      	b.n	8005c10 <forward_relu+0xa0>
 8005bf4:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bfc:	db03      	blt.n	8005c06 <forward_relu+0x96>
 8005bfe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005c02:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005c06:	3b08      	subs	r3, #8
 8005c08:	429c      	cmp	r4, r3
 8005c0a:	ed61 7a01 	vstmdb	r1!, {s15}
 8005c0e:	d80e      	bhi.n	8005c2e <forward_relu+0xbe>
 8005c10:	4613      	mov	r3, r2
 8005c12:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c1e:	d9e9      	bls.n	8005bf4 <forward_relu+0x84>
 8005c20:	eef0 7a47 	vmov.f32	s15, s14
 8005c24:	3b08      	subs	r3, #8
 8005c26:	429c      	cmp	r4, r3
 8005c28:	ed61 7a01 	vstmdb	r1!, {s15}
 8005c2c:	d9f0      	bls.n	8005c10 <forward_relu+0xa0>
 8005c2e:	bc70      	pop	{r4, r5, r6}
 8005c30:	4770      	bx	lr
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	deff      	udf	#255	; 0xff
 8005c36:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8005c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c3e:	d11f      	bne.n	8005c80 <forward_relu+0x110>
 8005c40:	429c      	cmp	r4, r3
 8005c42:	d8f4      	bhi.n	8005c2e <forward_relu+0xbe>
 8005c44:	2500      	movs	r5, #0
 8005c46:	1b1c      	subs	r4, r3, r4
 8005c48:	f024 0403 	bic.w	r4, r4, #3
 8005c4c:	1d1a      	adds	r2, r3, #4
 8005c4e:	1d01      	adds	r1, r0, #4
 8005c50:	1b1b      	subs	r3, r3, r4
 8005c52:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c56:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c5e:	dc0a      	bgt.n	8005c76 <forward_relu+0x106>
 8005c60:	429a      	cmp	r2, r3
 8005c62:	f841 5d04 	str.w	r5, [r1, #-4]!
 8005c66:	d0e2      	beq.n	8005c2e <forward_relu+0xbe>
 8005c68:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c6c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c74:	ddf4      	ble.n	8005c60 <forward_relu+0xf0>
 8005c76:	429a      	cmp	r2, r3
 8005c78:	ed61 7a01 	vstmdb	r1!, {s15}
 8005c7c:	d1e9      	bne.n	8005c52 <forward_relu+0xe2>
 8005c7e:	e7d6      	b.n	8005c2e <forward_relu+0xbe>
 8005c80:	429c      	cmp	r4, r3
 8005c82:	d8d4      	bhi.n	8005c2e <forward_relu+0xbe>
 8005c84:	1b1c      	subs	r4, r3, r4
 8005c86:	f024 0403 	bic.w	r4, r4, #3
 8005c8a:	1d1a      	adds	r2, r3, #4
 8005c8c:	1d01      	adds	r1, r0, #4
 8005c8e:	1b1b      	subs	r3, r3, r4
 8005c90:	ed72 7a01 	vldmdb	r2!, {s15}
 8005c94:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c9c:	db0e      	blt.n	8005cbc <forward_relu+0x14c>
 8005c9e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005ca2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	ed61 7a01 	vstmdb	r1!, {s15}
 8005cac:	d0bf      	beq.n	8005c2e <forward_relu+0xbe>
 8005cae:	ed72 7a01 	vldmdb	r2!, {s15}
 8005cb2:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cba:	daf0      	bge.n	8005c9e <forward_relu+0x12e>
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	ed61 7a01 	vstmdb	r1!, {s15}
 8005cc2:	d1e5      	bne.n	8005c90 <forward_relu+0x120>
 8005cc4:	e7b3      	b.n	8005c2e <forward_relu+0xbe>
 8005cc6:	6893      	ldr	r3, [r2, #8]
 8005cc8:	6988      	ldr	r0, [r1, #24]
 8005cca:	6991      	ldr	r1, [r2, #24]
 8005ccc:	0a1b      	lsrs	r3, r3, #8
 8005cce:	6880      	ldr	r0, [r0, #8]
 8005cd0:	688c      	ldr	r4, [r1, #8]
 8005cd2:	d06f      	beq.n	8005db4 <forward_relu+0x244>
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	68d5      	ldr	r5, [r2, #12]
 8005cd8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005cdc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005ce0:	429d      	cmp	r5, r3
 8005ce2:	fb02 f101 	mul.w	r1, r2, r1
 8005ce6:	d1f9      	bne.n	8005cdc <forward_relu+0x16c>
 8005ce8:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8005cec:	3901      	subs	r1, #1
 8005cee:	eb04 0281 	add.w	r2, r4, r1, lsl #2
 8005cf2:	4294      	cmp	r4, r2
 8005cf4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8005cf8:	d899      	bhi.n	8005c2e <forward_relu+0xbe>
 8005cfa:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8005dc8 <forward_relu+0x258>
 8005cfe:	3204      	adds	r2, #4
 8005d00:	1d01      	adds	r1, r0, #4
 8005d02:	4613      	mov	r3, r2
 8005d04:	ed72 7a01 	vldmdb	r2!, {s15}
 8005d08:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8005d0c:	3b08      	subs	r3, #8
 8005d0e:	429c      	cmp	r4, r3
 8005d10:	ed61 7a01 	vstmdb	r1!, {s15}
 8005d14:	d9f5      	bls.n	8005d02 <forward_relu+0x192>
 8005d16:	bc70      	pop	{r4, r5, r6}
 8005d18:	4770      	bx	lr
 8005d1a:	688c      	ldr	r4, [r1, #8]
 8005d1c:	6891      	ldr	r1, [r2, #8]
 8005d1e:	6880      	ldr	r0, [r0, #8]
 8005d20:	0a09      	lsrs	r1, r1, #8
 8005d22:	d049      	beq.n	8005db8 <forward_relu+0x248>
 8005d24:	68d5      	ldr	r5, [r2, #12]
 8005d26:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8005d2a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005d2e:	42aa      	cmp	r2, r5
 8005d30:	fb01 f303 	mul.w	r3, r1, r3
 8005d34:	d1f9      	bne.n	8005d2a <forward_relu+0x1ba>
 8005d36:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8005d3a:	3a01      	subs	r2, #1
 8005d3c:	68b1      	ldr	r1, [r6, #8]
 8005d3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005d42:	429c      	cmp	r4, r3
 8005d44:	ed91 7a00 	vldr	s14, [r1]
 8005d48:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8005d4c:	f63f af6f 	bhi.w	8005c2e <forward_relu+0xbe>
 8005d50:	2500      	movs	r5, #0
 8005d52:	3304      	adds	r3, #4
 8005d54:	1d02      	adds	r2, r0, #4
 8005d56:	ed53 7a01 	vldr	s15, [r3, #-4]
 8005d5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d62:	f1a3 0104 	sub.w	r1, r3, #4
 8005d66:	f1a3 0308 	sub.w	r3, r3, #8
 8005d6a:	d406      	bmi.n	8005d7a <forward_relu+0x20a>
 8005d6c:	429c      	cmp	r4, r3
 8005d6e:	f842 5d04 	str.w	r5, [r2, #-4]!
 8005d72:	f63f af5c 	bhi.w	8005c2e <forward_relu+0xbe>
 8005d76:	460b      	mov	r3, r1
 8005d78:	e7ed      	b.n	8005d56 <forward_relu+0x1e6>
 8005d7a:	429c      	cmp	r4, r3
 8005d7c:	ed62 7a01 	vstmdb	r2!, {s15}
 8005d80:	f63f af55 	bhi.w	8005c2e <forward_relu+0xbe>
 8005d84:	460b      	mov	r3, r1
 8005d86:	e7e6      	b.n	8005d56 <forward_relu+0x1e6>
 8005d88:	68b3      	ldr	r3, [r6, #8]
 8005d8a:	ed93 7a02 	vldr	s14, [r3, #8]
 8005d8e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d96:	edd3 6a00 	vldr	s13, [r3]
 8005d9a:	ed93 6a01 	vldr	s12, [r3, #4]
 8005d9e:	d401      	bmi.n	8005da4 <forward_relu+0x234>
 8005da0:	4623      	mov	r3, r4
 8005da2:	e724      	b.n	8005bee <forward_relu+0x7e>
 8005da4:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8005da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dac:	4623      	mov	r3, r4
 8005dae:	f47f af69 	bne.w	8005c84 <forward_relu+0x114>
 8005db2:	e747      	b.n	8005c44 <forward_relu+0xd4>
 8005db4:	4622      	mov	r2, r4
 8005db6:	e7a0      	b.n	8005cfa <forward_relu+0x18a>
 8005db8:	68b2      	ldr	r2, [r6, #8]
 8005dba:	4623      	mov	r3, r4
 8005dbc:	ed92 7a00 	vldr	s14, [r2]
 8005dc0:	e7c6      	b.n	8005d50 <forward_relu+0x1e0>
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	deff      	udf	#255	; 0xff
 8005dc8:	00000000 	.word	0x00000000

08005dcc <forward_sm>:
 8005dcc:	6982      	ldr	r2, [r0, #24]
 8005dce:	8813      	ldrh	r3, [r2, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d077      	beq.n	8005ec4 <forward_sm+0xf8>
 8005dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd8:	ed2d 8b04 	vpush	{d8-d9}
 8005ddc:	6852      	ldr	r2, [r2, #4]
 8005dde:	b085      	sub	sp, #20
 8005de0:	6854      	ldr	r4, [r2, #4]
 8005de2:	b104      	cbz	r4, 8005de6 <forward_sm+0x1a>
 8005de4:	6824      	ldr	r4, [r4, #0]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d071      	beq.n	8005ece <forward_sm+0x102>
 8005dea:	6913      	ldr	r3, [r2, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d071      	beq.n	8005ed4 <forward_sm+0x108>
 8005df0:	681e      	ldr	r6, [r3, #0]
 8005df2:	68a3      	ldr	r3, [r4, #8]
 8005df4:	68e0      	ldr	r0, [r4, #12]
 8005df6:	68f2      	ldr	r2, [r6, #12]
 8005df8:	0a1b      	lsrs	r3, r3, #8
 8005dfa:	6845      	ldr	r5, [r0, #4]
 8005dfc:	6857      	ldr	r7, [r2, #4]
 8005dfe:	d063      	beq.n	8005ec8 <forward_sm+0xfc>
 8005e00:	2201      	movs	r2, #1
 8005e02:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005e06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e0a:	4298      	cmp	r0, r3
 8005e0c:	fb01 f202 	mul.w	r2, r1, r2
 8005e10:	d1f9      	bne.n	8005e06 <forward_sm+0x3a>
 8005e12:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8005e16:	69a2      	ldr	r2, [r4, #24]
 8005e18:	69b3      	ldr	r3, [r6, #24]
 8005e1a:	6892      	ldr	r2, [r2, #8]
 8005e1c:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8005e20:	eb02 0309 	add.w	r3, r2, r9
 8005e24:	429a      	cmp	r2, r3
 8005e26:	9301      	str	r3, [sp, #4]
 8005e28:	d247      	bcs.n	8005eba <forward_sm+0xee>
 8005e2a:	00bb      	lsls	r3, r7, #2
 8005e2c:	9303      	str	r3, [sp, #12]
 8005e2e:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 8005e32:	00ab      	lsls	r3, r5, #2
 8005e34:	2d01      	cmp	r5, #1
 8005e36:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8005e3a:	463e      	mov	r6, r7
 8005e3c:	ed92 8a00 	vldr	s16, [r2]
 8005e40:	9302      	str	r3, [sp, #8]
 8005e42:	d937      	bls.n	8005eb4 <forward_sm+0xe8>
 8005e44:	1d13      	adds	r3, r2, #4
 8005e46:	ecf3 7a01 	vldmia	r3!, {s15}
 8005e4a:	429e      	cmp	r6, r3
 8005e4c:	fe88 8a27 	vmaxnm.f32	s16, s16, s15
 8005e50:	d1f9      	bne.n	8005e46 <forward_sm+0x7a>
 8005e52:	4692      	mov	sl, r2
 8005e54:	46c3      	mov	fp, r8
 8005e56:	46c1      	mov	r9, r8
 8005e58:	eddf 8a1f 	vldr	s17, [pc, #124]	; 8005ed8 <forward_sm+0x10c>
 8005e5c:	2400      	movs	r4, #0
 8005e5e:	ecba 0a01 	vldmia	sl!, {s0}
 8005e62:	ee30 0a48 	vsub.f32	s0, s0, s16
 8005e66:	f001 fb4f 	bl	8007508 <expf>
 8005e6a:	3401      	adds	r4, #1
 8005e6c:	42a5      	cmp	r5, r4
 8005e6e:	eca9 0a01 	vstmia	r9!, {s0}
 8005e72:	ee78 8a80 	vadd.f32	s17, s17, s0
 8005e76:	d8f2      	bhi.n	8005e5e <forward_sm+0x92>
 8005e78:	eef5 8a40 	vcmp.f32	s17, #0.0
 8005e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e80:	d00b      	beq.n	8005e9a <forward_sm+0xce>
 8005e82:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8005e86:	2300      	movs	r3, #0
 8005e88:	eddb 7a00 	vldr	s15, [fp]
 8005e8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e90:	3301      	adds	r3, #1
 8005e92:	429d      	cmp	r5, r3
 8005e94:	eceb 7a01 	vstmia	fp!, {s15}
 8005e98:	d8f6      	bhi.n	8005e88 <forward_sm+0xbc>
 8005e9a:	9b03      	ldr	r3, [sp, #12]
 8005e9c:	9901      	ldr	r1, [sp, #4]
 8005e9e:	4498      	add	r8, r3
 8005ea0:	9b02      	ldr	r3, [sp, #8]
 8005ea2:	42b9      	cmp	r1, r7
 8005ea4:	463a      	mov	r2, r7
 8005ea6:	441e      	add	r6, r3
 8005ea8:	d907      	bls.n	8005eba <forward_sm+0xee>
 8005eaa:	2d01      	cmp	r5, #1
 8005eac:	ed92 8a00 	vldr	s16, [r2]
 8005eb0:	441f      	add	r7, r3
 8005eb2:	d8c7      	bhi.n	8005e44 <forward_sm+0x78>
 8005eb4:	2d00      	cmp	r5, #0
 8005eb6:	d0f0      	beq.n	8005e9a <forward_sm+0xce>
 8005eb8:	e7cb      	b.n	8005e52 <forward_sm+0x86>
 8005eba:	b005      	add	sp, #20
 8005ebc:	ecbd 8b04 	vpop	{d8-d9}
 8005ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	deff      	udf	#255	; 0xff
 8005ec8:	f04f 0904 	mov.w	r9, #4
 8005ecc:	e7a3      	b.n	8005e16 <forward_sm+0x4a>
 8005ece:	2300      	movs	r3, #0
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	deff      	udf	#255	; 0xff
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	deff      	udf	#255	; 0xff
 8005ed8:	00000000 	.word	0x00000000

08005edc <forward_bn>:
 8005edc:	6982      	ldr	r2, [r0, #24]
 8005ede:	8813      	ldrh	r3, [r2, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d056      	beq.n	8005f92 <forward_bn+0xb6>
 8005ee4:	6852      	ldr	r2, [r2, #4]
 8005ee6:	6850      	ldr	r0, [r2, #4]
 8005ee8:	b100      	cbz	r0, 8005eec <forward_bn+0x10>
 8005eea:	6800      	ldr	r0, [r0, #0]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	f000 809e 	beq.w	800602e <forward_bn+0x152>
 8005ef2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ef6:	6915      	ldr	r5, [r2, #16]
 8005ef8:	b105      	cbz	r5, 8005efc <forward_bn+0x20>
 8005efa:	682d      	ldr	r5, [r5, #0]
 8005efc:	2b02      	cmp	r3, #2
 8005efe:	d04a      	beq.n	8005f96 <forward_bn+0xba>
 8005f00:	69d1      	ldr	r1, [r2, #28]
 8005f02:	2900      	cmp	r1, #0
 8005f04:	d04a      	beq.n	8005f9c <forward_bn+0xc0>
 8005f06:	8b13      	ldrh	r3, [r2, #24]
 8005f08:	f8d1 c000 	ldr.w	ip, [r1]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d946      	bls.n	8005f9e <forward_bn+0xc2>
 8005f10:	6883      	ldr	r3, [r0, #8]
 8005f12:	684f      	ldr	r7, [r1, #4]
 8005f14:	0a1b      	lsrs	r3, r3, #8
 8005f16:	d079      	beq.n	800600c <forward_bn+0x130>
 8005f18:	2401      	movs	r4, #1
 8005f1a:	68c1      	ldr	r1, [r0, #12]
 8005f1c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8005f20:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005f24:	428b      	cmp	r3, r1
 8005f26:	fb02 f404 	mul.w	r4, r2, r4
 8005f2a:	d1f9      	bne.n	8005f20 <forward_bn+0x44>
 8005f2c:	69aa      	ldr	r2, [r5, #24]
 8005f2e:	6981      	ldr	r1, [r0, #24]
 8005f30:	685d      	ldr	r5, [r3, #4]
 8005f32:	6888      	ldr	r0, [r1, #8]
 8005f34:	6896      	ldr	r6, [r2, #8]
 8005f36:	2f00      	cmp	r7, #0
 8005f38:	d042      	beq.n	8005fc0 <forward_bn+0xe4>
 8005f3a:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8005f44:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8005f48:	b30c      	cbz	r4, 8005f8e <forward_bn+0xb2>
 8005f4a:	f04f 0e00 	mov.w	lr, #0
 8005f4e:	ebc5 7785 	rsb	r7, r5, r5, lsl #30
 8005f52:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 8005f56:	00bf      	lsls	r7, r7, #2
 8005f58:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 8005f5c:	4672      	mov	r2, lr
 8005f5e:	44ae      	add	lr, r5
 8005f60:	4596      	cmp	lr, r2
 8005f62:	d911      	bls.n	8005f88 <forward_bn+0xac>
 8005f64:	4648      	mov	r0, r9
 8005f66:	4641      	mov	r1, r8
 8005f68:	eb07 030c 	add.w	r3, r7, ip
 8005f6c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8005f70:	ecf3 6a01 	vldmia	r3!, {s13}
 8005f74:	ecb0 7a01 	vldmia	r0!, {s14}
 8005f78:	ecf1 7a01 	vldmia	r1!, {s15}
 8005f7c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005f80:	4563      	cmp	r3, ip
 8005f82:	ece2 7a01 	vstmia	r2!, {s15}
 8005f86:	d1f3      	bne.n	8005f70 <forward_bn+0x94>
 8005f88:	4574      	cmp	r4, lr
 8005f8a:	44d4      	add	ip, sl
 8005f8c:	d8e6      	bhi.n	8005f5c <forward_bn+0x80>
 8005f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	deff      	udf	#255	; 0xff
 8005f96:	2300      	movs	r3, #0
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	deff      	udf	#255	; 0xff
 8005f9c:	468c      	mov	ip, r1
 8005f9e:	6883      	ldr	r3, [r0, #8]
 8005fa0:	0a1b      	lsrs	r3, r3, #8
 8005fa2:	bf18      	it	ne
 8005fa4:	2700      	movne	r7, #0
 8005fa6:	d1b7      	bne.n	8005f18 <forward_bn+0x3c>
 8005fa8:	68c1      	ldr	r1, [r0, #12]
 8005faa:	69ab      	ldr	r3, [r5, #24]
 8005fac:	6982      	ldr	r2, [r0, #24]
 8005fae:	684d      	ldr	r5, [r1, #4]
 8005fb0:	6890      	ldr	r0, [r2, #8]
 8005fb2:	689e      	ldr	r6, [r3, #8]
 8005fb4:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8005fb8:	2401      	movs	r4, #1
 8005fba:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8005fbe:	e005      	b.n	8005fcc <forward_bn+0xf0>
 8005fc0:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8005fc4:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8005fc8:	2c00      	cmp	r4, #0
 8005fca:	d0e0      	beq.n	8005f8e <forward_bn+0xb2>
 8005fcc:	f04f 0c00 	mov.w	ip, #0
 8005fd0:	ebc5 7785 	rsb	r7, r5, r5, lsl #30
 8005fd4:	46b6      	mov	lr, r6
 8005fd6:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 8005fda:	00bf      	lsls	r7, r7, #2
 8005fdc:	00ae      	lsls	r6, r5, #2
 8005fde:	4663      	mov	r3, ip
 8005fe0:	44ac      	add	ip, r5
 8005fe2:	4563      	cmp	r3, ip
 8005fe4:	d20c      	bcs.n	8006000 <forward_bn+0x124>
 8005fe6:	4641      	mov	r1, r8
 8005fe8:	4672      	mov	r2, lr
 8005fea:	19c3      	adds	r3, r0, r7
 8005fec:	ecf3 7a01 	vldmia	r3!, {s15}
 8005ff0:	ecb1 7a01 	vldmia	r1!, {s14}
 8005ff4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ff8:	4298      	cmp	r0, r3
 8005ffa:	ece2 7a01 	vstmia	r2!, {s15}
 8005ffe:	d1f5      	bne.n	8005fec <forward_bn+0x110>
 8006000:	4564      	cmp	r4, ip
 8006002:	44b6      	add	lr, r6
 8006004:	4430      	add	r0, r6
 8006006:	d8ea      	bhi.n	8005fde <forward_bn+0x102>
 8006008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800600c:	68c1      	ldr	r1, [r0, #12]
 800600e:	69ab      	ldr	r3, [r5, #24]
 8006010:	6982      	ldr	r2, [r0, #24]
 8006012:	684d      	ldr	r5, [r1, #4]
 8006014:	6890      	ldr	r0, [r2, #8]
 8006016:	689e      	ldr	r6, [r3, #8]
 8006018:	2f00      	cmp	r7, #0
 800601a:	d0cb      	beq.n	8005fb4 <forward_bn+0xd8>
 800601c:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	2401      	movs	r4, #1
 8006024:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8006028:	f8d3 8008 	ldr.w	r8, [r3, #8]
 800602c:	e78d      	b.n	8005f4a <forward_bn+0x6e>
 800602e:	2300      	movs	r3, #0
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	deff      	udf	#255	; 0xff

08006034 <forward_mp>:
 8006034:	6983      	ldr	r3, [r0, #24]
 8006036:	881a      	ldrh	r2, [r3, #0]
 8006038:	2a00      	cmp	r2, #0
 800603a:	f000 80b9 	beq.w	80061b0 <forward_mp+0x17c>
 800603e:	6859      	ldr	r1, [r3, #4]
 8006040:	684b      	ldr	r3, [r1, #4]
 8006042:	b103      	cbz	r3, 8006046 <forward_mp+0x12>
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2a01      	cmp	r2, #1
 8006048:	f000 80b4 	beq.w	80061b4 <forward_mp+0x180>
 800604c:	690a      	ldr	r2, [r1, #16]
 800604e:	2a00      	cmp	r2, #0
 8006050:	f000 80b3 	beq.w	80061ba <forward_mp+0x186>
 8006054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006058:	6811      	ldr	r1, [r2, #0]
 800605a:	b093      	sub	sp, #76	; 0x4c
 800605c:	68ca      	ldr	r2, [r1, #12]
 800605e:	6989      	ldr	r1, [r1, #24]
 8006060:	68d4      	ldr	r4, [r2, #12]
 8006062:	6895      	ldr	r5, [r2, #8]
 8006064:	688a      	ldr	r2, [r1, #8]
 8006066:	68d9      	ldr	r1, [r3, #12]
 8006068:	699b      	ldr	r3, [r3, #24]
 800606a:	9200      	str	r2, [sp, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8006070:	930f      	str	r3, [sp, #60]	; 0x3c
 8006072:	e9d2 3600 	ldrd	r3, r6, [r2]
 8006076:	e9d1 7202 	ldrd	r7, r2, [r1, #8]
 800607a:	9705      	str	r7, [sp, #20]
 800607c:	684f      	ldr	r7, [r1, #4]
 800607e:	69c1      	ldr	r1, [r0, #28]
 8006080:	9409      	str	r4, [sp, #36]	; 0x24
 8006082:	910a      	str	r1, [sp, #40]	; 0x28
 8006084:	6a01      	ldr	r1, [r0, #32]
 8006086:	9504      	str	r5, [sp, #16]
 8006088:	910b      	str	r1, [sp, #44]	; 0x2c
 800608a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800608c:	960e      	str	r6, [sp, #56]	; 0x38
 800608e:	910c      	str	r1, [sp, #48]	; 0x30
 8006090:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8006092:	f1c3 0900 	rsb	r9, r3, #0
 8006096:	910d      	str	r1, [sp, #52]	; 0x34
 8006098:	2c00      	cmp	r4, #0
 800609a:	f000 8086 	beq.w	80061aa <forward_mp+0x176>
 800609e:	441a      	add	r2, r3
 80060a0:	9201      	str	r2, [sp, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	9b05      	ldr	r3, [sp, #20]
 80060a6:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 80060aa:	fb07 f303 	mul.w	r3, r7, r3
 80060ae:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80060b2:	fb05 f30b 	mul.w	r3, r5, fp
 80060b6:	9310      	str	r3, [sp, #64]	; 0x40
 80060b8:	4273      	negs	r3, r6
 80060ba:	9206      	str	r2, [sp, #24]
 80060bc:	9311      	str	r3, [sp, #68]	; 0x44
 80060be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060c0:	9a01      	ldr	r2, [sp, #4]
 80060c2:	4293      	cmp	r3, r2
 80060c4:	bf94      	ite	ls
 80060c6:	eb09 0e03 	addls.w	lr, r9, r3
 80060ca:	eb09 0e02 	addhi.w	lr, r9, r2
 80060ce:	9b04      	ldr	r3, [sp, #16]
 80060d0:	ea29 72e9 	bic.w	r2, r9, r9, asr #31
 80060d4:	9208      	str	r2, [sp, #32]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d05c      	beq.n	8006194 <forward_mp+0x160>
 80060da:	2100      	movs	r1, #0
 80060dc:	9107      	str	r1, [sp, #28]
 80060de:	9905      	ldr	r1, [sp, #20]
 80060e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060e2:	fb01 f202 	mul.w	r2, r1, r2
 80060e6:	9203      	str	r2, [sp, #12]
 80060e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060ea:	9d00      	ldr	r5, [sp, #0]
 80060ec:	188a      	adds	r2, r1, r2
 80060ee:	9202      	str	r2, [sp, #8]
 80060f0:	469a      	mov	sl, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	bfaa      	itet	ge
 80060f6:	9a03      	ldrge	r2, [sp, #12]
 80060f8:	9e03      	ldrlt	r6, [sp, #12]
 80060fa:	18d6      	addge	r6, r2, r3
 80060fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80060fe:	9902      	ldr	r1, [sp, #8]
 8006100:	fb06 260b 	mla	r6, r6, fp, r2
 8006104:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006106:	bfb8      	it	lt
 8006108:	2300      	movlt	r3, #0
 800610a:	428a      	cmp	r2, r1
 800610c:	bf94      	ite	ls
 800610e:	eb0a 0402 	addls.w	r4, sl, r2
 8006112:	eb0a 0401 	addhi.w	r4, sl, r1
 8006116:	1ae4      	subs	r4, r4, r3
 8006118:	b14f      	cbz	r7, 800612e <forward_mp+0xfa>
 800611a:	4633      	mov	r3, r6
 800611c:	462a      	mov	r2, r5
 800611e:	eb0b 0106 	add.w	r1, fp, r6
 8006122:	f853 0b04 	ldr.w	r0, [r3], #4
 8006126:	4299      	cmp	r1, r3
 8006128:	f842 0b04 	str.w	r0, [r2], #4
 800612c:	d1f9      	bne.n	8006122 <forward_mp+0xee>
 800612e:	9b08      	ldr	r3, [sp, #32]
 8006130:	459e      	cmp	lr, r3
 8006132:	dd1e      	ble.n	8006172 <forward_mp+0x13e>
 8006134:	469c      	mov	ip, r3
 8006136:	fb0b 6404 	mla	r4, fp, r4, r6
 800613a:	42a6      	cmp	r6, r4
 800613c:	d213      	bcs.n	8006166 <forward_mp+0x132>
 800613e:	b197      	cbz	r7, 8006166 <forward_mp+0x132>
 8006140:	4630      	mov	r0, r6
 8006142:	eb06 010b 	add.w	r1, r6, fp
 8006146:	4602      	mov	r2, r0
 8006148:	462b      	mov	r3, r5
 800614a:	ecf2 7a01 	vldmia	r2!, {s15}
 800614e:	ed93 7a00 	vldr	s14, [r3]
 8006152:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8006156:	428a      	cmp	r2, r1
 8006158:	ece3 7a01 	vstmia	r3!, {s15}
 800615c:	d1f5      	bne.n	800614a <forward_mp+0x116>
 800615e:	4458      	add	r0, fp
 8006160:	42a0      	cmp	r0, r4
 8006162:	4459      	add	r1, fp
 8006164:	d3ef      	bcc.n	8006146 <forward_mp+0x112>
 8006166:	f10c 0c01 	add.w	ip, ip, #1
 800616a:	45e6      	cmp	lr, ip
 800616c:	4446      	add	r6, r8
 800616e:	4444      	add	r4, r8
 8006170:	d1e3      	bne.n	800613a <forward_mp+0x106>
 8006172:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006174:	9802      	ldr	r0, [sp, #8]
 8006176:	9a07      	ldr	r2, [sp, #28]
 8006178:	eb01 030a 	add.w	r3, r1, sl
 800617c:	1a41      	subs	r1, r0, r1
 800617e:	9102      	str	r1, [sp, #8]
 8006180:	9904      	ldr	r1, [sp, #16]
 8006182:	3201      	adds	r2, #1
 8006184:	4291      	cmp	r1, r2
 8006186:	9207      	str	r2, [sp, #28]
 8006188:	445d      	add	r5, fp
 800618a:	d1b1      	bne.n	80060f0 <forward_mp+0xbc>
 800618c:	9b00      	ldr	r3, [sp, #0]
 800618e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006190:	4413      	add	r3, r2
 8006192:	9300      	str	r3, [sp, #0]
 8006194:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006196:	9901      	ldr	r1, [sp, #4]
 8006198:	9b06      	ldr	r3, [sp, #24]
 800619a:	4491      	add	r9, r2
 800619c:	1a8a      	subs	r2, r1, r2
 800619e:	9201      	str	r2, [sp, #4]
 80061a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061a2:	3301      	adds	r3, #1
 80061a4:	429a      	cmp	r2, r3
 80061a6:	9306      	str	r3, [sp, #24]
 80061a8:	d189      	bne.n	80060be <forward_mp+0x8a>
 80061aa:	b013      	add	sp, #76	; 0x4c
 80061ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061b0:	6853      	ldr	r3, [r2, #4]
 80061b2:	deff      	udf	#255	; 0xff
 80061b4:	2300      	movs	r3, #0
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	deff      	udf	#255	; 0xff
 80061ba:	68d3      	ldr	r3, [r2, #12]
 80061bc:	deff      	udf	#255	; 0xff
 80061be:	bf00      	nop

080061c0 <ai_conv2d_kernel_simple_opt_f32.constprop.0>:
 80061c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c4:	ed2d 8b10 	vpush	{d8-d15}
 80061c8:	b08f      	sub	sp, #60	; 0x3c
 80061ca:	e9dd 542b 	ldrd	r5, r4, [sp, #172]	; 0xac
 80061ce:	fb05 f404 	mul.w	r4, r5, r4
 80061d2:	9004      	str	r0, [sp, #16]
 80061d4:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 80061d6:	f8bd 00bc 	ldrh.w	r0, [sp, #188]	; 0xbc
 80061da:	9405      	str	r4, [sp, #20]
 80061dc:	ed8d 0a09 	vstr	s0, [sp, #36]	; 0x24
 80061e0:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 80061e2:	f8dd b0b4 	ldr.w	fp, [sp, #180]	; 0xb4
 80061e6:	910d      	str	r1, [sp, #52]	; 0x34
 80061e8:	9208      	str	r2, [sp, #32]
 80061ea:	930a      	str	r3, [sp, #40]	; 0x28
 80061ec:	900b      	str	r0, [sp, #44]	; 0x2c
 80061ee:	2d00      	cmp	r5, #0
 80061f0:	f000 80f1 	beq.w	80063d6 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x216>
 80061f4:	461a      	mov	r2, r3
 80061f6:	00a4      	lsls	r4, r4, #2
 80061f8:	9406      	str	r4, [sp, #24]
 80061fa:	2400      	movs	r4, #0
 80061fc:	fb00 f303 	mul.w	r3, r0, r3
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	9307      	str	r3, [sp, #28]
 8006204:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8006206:	9403      	str	r4, [sp, #12]
 8006208:	fb03 f302 	mul.w	r3, r3, r2
 800620c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006210:	9302      	str	r3, [sp, #8]
 8006212:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8006214:	425b      	negs	r3, r3
 8006216:	9301      	str	r3, [sp, #4]
 8006218:	0093      	lsls	r3, r2, #2
 800621a:	930c      	str	r3, [sp, #48]	; 0x30
 800621c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800621e:	2b00      	cmp	r3, #0
 8006220:	f2c0 80de 	blt.w	80063e0 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x220>
 8006224:	f04f 0e00 	mov.w	lr, #0
 8006228:	9e02      	ldr	r6, [sp, #8]
 800622a:	9d05      	ldr	r5, [sp, #20]
 800622c:	9b08      	ldr	r3, [sp, #32]
 800622e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006230:	9901      	ldr	r1, [sp, #4]
 8006232:	fb05 3502 	mla	r5, r5, r2, r3
 8006236:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8006238:	ed9d 7a09 	vldr	s14, [sp, #36]	; 0x24
 800623c:	440b      	add	r3, r1
 800623e:	992b      	ldr	r1, [sp, #172]	; 0xac
 8006240:	428b      	cmp	r3, r1
 8006242:	bf94      	ite	ls
 8006244:	ebce 0e03 	rsbls	lr, lr, r3
 8006248:	ebce 0e01 	rsbhi	lr, lr, r1
 800624c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800624e:	f1bb 0f00 	cmp.w	fp, #0
 8006252:	fb0e f003 	mul.w	r0, lr, r3
 8006256:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8006258:	eba3 0a0e 	sub.w	sl, r3, lr
 800625c:	eba1 0e0e 	sub.w	lr, r1, lr
 8006260:	f340 80a1 	ble.w	80063a6 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1e6>
 8006264:	f04f 0c00 	mov.w	ip, #0
 8006268:	f020 040f 	bic.w	r4, r0, #15
 800626c:	f104 39ff 	add.w	r9, r4, #4294967295
 8006270:	fb02 fa0a 	mul.w	sl, r2, sl
 8006274:	fb02 fe0e 	mul.w	lr, r2, lr
 8006278:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800627c:	f109 0901 	add.w	r9, r9, #1
 8006280:	ea4f 1889 	mov.w	r8, r9, lsl #6
 8006284:	ea4f 1909 	mov.w	r9, r9, lsl #4
 8006288:	2c00      	cmp	r4, #0
 800628a:	bfd8      	it	le
 800628c:	2700      	movle	r7, #0
 800628e:	dd70      	ble.n	8006372 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1b2>
 8006290:	2100      	movs	r1, #0
 8006292:	f106 0240 	add.w	r2, r6, #64	; 0x40
 8006296:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800629a:	ed53 6a0f 	vldr	s13, [r3, #-60]	; 0xffffffc4
 800629e:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80062a2:	ed52 fa10 	vldr	s31, [r2, #-64]	; 0xffffffc0
 80062a6:	ed13 fa10 	vldr	s30, [r3, #-64]	; 0xffffffc0
 80062aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80062ae:	ed52 ea0e 	vldr	s29, [r2, #-56]	; 0xffffffc8
 80062b2:	ed13 ea0e 	vldr	s28, [r3, #-56]	; 0xffffffc8
 80062b6:	eeef 7a8f 	vfma.f32	s15, s31, s30
 80062ba:	ed52 da0d 	vldr	s27, [r2, #-52]	; 0xffffffcc
 80062be:	ed13 da0d 	vldr	s26, [r3, #-52]	; 0xffffffcc
 80062c2:	eeee 7a8e 	vfma.f32	s15, s29, s28
 80062c6:	ed52 ca0c 	vldr	s25, [r2, #-48]	; 0xffffffd0
 80062ca:	ed13 ca0c 	vldr	s24, [r3, #-48]	; 0xffffffd0
 80062ce:	eeed 7a8d 	vfma.f32	s15, s27, s26
 80062d2:	ed52 ba0b 	vldr	s23, [r2, #-44]	; 0xffffffd4
 80062d6:	ed13 ba0b 	vldr	s22, [r3, #-44]	; 0xffffffd4
 80062da:	eeec 7a8c 	vfma.f32	s15, s25, s24
 80062de:	ed52 aa0a 	vldr	s21, [r2, #-40]	; 0xffffffd8
 80062e2:	ed13 aa0a 	vldr	s20, [r3, #-40]	; 0xffffffd8
 80062e6:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 80062ea:	ed52 9a09 	vldr	s19, [r2, #-36]	; 0xffffffdc
 80062ee:	ed13 9a09 	vldr	s18, [r3, #-36]	; 0xffffffdc
 80062f2:	eeea 7a8a 	vfma.f32	s15, s21, s20
 80062f6:	ed52 8a08 	vldr	s17, [r2, #-32]	; 0xffffffe0
 80062fa:	ed13 8a08 	vldr	s16, [r3, #-32]	; 0xffffffe0
 80062fe:	eee9 7a89 	vfma.f32	s15, s19, s18
 8006302:	ed12 0a07 	vldr	s0, [r2, #-28]	; 0xffffffe4
 8006306:	ed53 0a07 	vldr	s1, [r3, #-28]	; 0xffffffe4
 800630a:	eee8 7a88 	vfma.f32	s15, s17, s16
 800630e:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 8006312:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 8006316:	eee0 7a20 	vfma.f32	s15, s0, s1
 800631a:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 800631e:	ed53 2a05 	vldr	s5, [r3, #-20]	; 0xffffffec
 8006322:	eee1 7a21 	vfma.f32	s15, s2, s3
 8006326:	ed12 3a04 	vldr	s6, [r2, #-16]
 800632a:	ed53 3a04 	vldr	s7, [r3, #-16]
 800632e:	eee2 7a22 	vfma.f32	s15, s4, s5
 8006332:	ed12 4a03 	vldr	s8, [r2, #-12]
 8006336:	ed53 4a03 	vldr	s9, [r3, #-12]
 800633a:	eee3 7a23 	vfma.f32	s15, s6, s7
 800633e:	ed12 5a02 	vldr	s10, [r2, #-8]
 8006342:	ed53 5a02 	vldr	s11, [r3, #-8]
 8006346:	eee4 7a24 	vfma.f32	s15, s8, s9
 800634a:	ed12 6a01 	vldr	s12, [r2, #-4]
 800634e:	ed53 6a01 	vldr	s13, [r3, #-4]
 8006352:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006356:	eee6 7a26 	vfma.f32	s15, s12, s13
 800635a:	3110      	adds	r1, #16
 800635c:	42a1      	cmp	r1, r4
 800635e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006362:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8006366:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800636a:	db96      	blt.n	800629a <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xda>
 800636c:	464f      	mov	r7, r9
 800636e:	4446      	add	r6, r8
 8006370:	4445      	add	r5, r8
 8006372:	42b8      	cmp	r0, r7
 8006374:	dd10      	ble.n	8006398 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1d8>
 8006376:	463b      	mov	r3, r7
 8006378:	4631      	mov	r1, r6
 800637a:	462a      	mov	r2, r5
 800637c:	ecf2 6a01 	vldmia	r2!, {s13}
 8006380:	ecf1 7a01 	vldmia	r1!, {s15}
 8006384:	3301      	adds	r3, #1
 8006386:	4298      	cmp	r0, r3
 8006388:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800638c:	d1f6      	bne.n	800637c <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1bc>
 800638e:	1bc7      	subs	r7, r0, r7
 8006390:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8006394:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 8006398:	f10c 0c01 	add.w	ip, ip, #1
 800639c:	45dc      	cmp	ip, fp
 800639e:	4456      	add	r6, sl
 80063a0:	4475      	add	r5, lr
 80063a2:	f47f af71 	bne.w	8006288 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xc8>
 80063a6:	992e      	ldr	r1, [sp, #184]	; 0xb8
 80063a8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80063aa:	9a04      	ldr	r2, [sp, #16]
 80063ac:	4401      	add	r1, r0
 80063ae:	912e      	str	r1, [sp, #184]	; 0xb8
 80063b0:	9906      	ldr	r1, [sp, #24]
 80063b2:	ed82 7a00 	vstr	s14, [r2]
 80063b6:	440a      	add	r2, r1
 80063b8:	9204      	str	r2, [sp, #16]
 80063ba:	9a01      	ldr	r2, [sp, #4]
 80063bc:	9907      	ldr	r1, [sp, #28]
 80063be:	1a12      	subs	r2, r2, r0
 80063c0:	9201      	str	r2, [sp, #4]
 80063c2:	9a02      	ldr	r2, [sp, #8]
 80063c4:	9b03      	ldr	r3, [sp, #12]
 80063c6:	440a      	add	r2, r1
 80063c8:	9202      	str	r2, [sp, #8]
 80063ca:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80063cc:	3301      	adds	r3, #1
 80063ce:	4293      	cmp	r3, r2
 80063d0:	9303      	str	r3, [sp, #12]
 80063d2:	f47f af23 	bne.w	800621c <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x5c>
 80063d6:	b00f      	add	sp, #60	; 0x3c
 80063d8:	ecbd 8b10 	vpop	{d8-d15}
 80063dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e0:	9a01      	ldr	r2, [sp, #4]
 80063e2:	9b05      	ldr	r3, [sp, #20]
 80063e4:	4696      	mov	lr, r2
 80063e6:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80063e8:	189d      	adds	r5, r3, r2
 80063ea:	e71f      	b.n	800622c <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x6c>

080063ec <forward_lite_conv2d_if32of32wf32>:
 80063ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f0:	ed2d 8b02 	vpush	{d8}
 80063f4:	b09f      	sub	sp, #124	; 0x7c
 80063f6:	461e      	mov	r6, r3
 80063f8:	af08      	add	r7, sp, #32
 80063fa:	f8b7 50ac 	ldrh.w	r5, [r7, #172]	; 0xac
 80063fe:	62b9      	str	r1, [r7, #40]	; 0x28
 8006400:	f8b7 10b0 	ldrh.w	r1, [r7, #176]	; 0xb0
 8006404:	4686      	mov	lr, r0
 8006406:	e9d7 3a22 	ldrd	r3, sl, [r7, #136]	; 0x88
 800640a:	64f9      	str	r1, [r7, #76]	; 0x4c
 800640c:	4269      	negs	r1, r5
 800640e:	6038      	str	r0, [r7, #0]
 8006410:	63fe      	str	r6, [r7, #60]	; 0x3c
 8006412:	4608      	mov	r0, r1
 8006414:	f8b7 60b4 	ldrh.w	r6, [r7, #180]	; 0xb4
 8006418:	62f9      	str	r1, [r7, #44]	; 0x2c
 800641a:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800641e:	4694      	mov	ip, r2
 8006420:	60fa      	str	r2, [r7, #12]
 8006422:	f8d7 40a4 	ldr.w	r4, [r7, #164]	; 0xa4
 8006426:	f8b7 20a8 	ldrh.w	r2, [r7, #168]	; 0xa8
 800642a:	613e      	str	r6, [r7, #16]
 800642c:	2900      	cmp	r1, #0
 800642e:	f000 8092 	beq.w	8006556 <forward_lite_conv2d_if32of32wf32+0x16a>
 8006432:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8006436:	633d      	str	r5, [r7, #48]	; 0x30
 8006438:	fb01 f404 	mul.w	r4, r1, r4
 800643c:	4251      	negs	r1, r2
 800643e:	6539      	str	r1, [r7, #80]	; 0x50
 8006440:	2100      	movs	r1, #0
 8006442:	fb03 f404 	mul.w	r4, r3, r4
 8006446:	6239      	str	r1, [r7, #32]
 8006448:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800644c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006450:	fb03 f201 	mul.w	r2, r3, r1
 8006454:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8006458:	4655      	mov	r5, sl
 800645a:	fb01 f10a 	mul.w	r1, r1, sl
 800645e:	ed9f 8a95 	vldr	s16, [pc, #596]	; 80066b4 <forward_lite_conv2d_if32of32wf32+0x2c8>
 8006462:	46da      	mov	sl, fp
 8006464:	0089      	lsls	r1, r1, #2
 8006466:	6179      	str	r1, [r7, #20]
 8006468:	fb06 f102 	mul.w	r1, r6, r2
 800646c:	fb00 f202 	mul.w	r2, r0, r2
 8006470:	0089      	lsls	r1, r1, #2
 8006472:	61b9      	str	r1, [r7, #24]
 8006474:	eb0e 0182 	add.w	r1, lr, r2, lsl #2
 8006478:	f10b 0207 	add.w	r2, fp, #7
 800647c:	6279      	str	r1, [r7, #36]	; 0x24
 800647e:	f022 0107 	bic.w	r1, r2, #7
 8006482:	60b9      	str	r1, [r7, #8]
 8006484:	eb0c 0284 	add.w	r2, ip, r4, lsl #2
 8006488:	f10c 4178 	add.w	r1, ip, #4160749568	; 0xf8000000
 800648c:	637c      	str	r4, [r7, #52]	; 0x34
 800648e:	61f9      	str	r1, [r7, #28]
 8006490:	607a      	str	r2, [r7, #4]
 8006492:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006494:	2a00      	cmp	r2, #0
 8006496:	f2c0 80d9 	blt.w	800664c <forward_lite_conv2d_if32of32wf32+0x260>
 800649a:	2200      	movs	r2, #0
 800649c:	f8d7 b024 	ldr.w	fp, [r7, #36]	; 0x24
 80064a0:	657a      	str	r2, [r7, #84]	; 0x54
 80064a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80064a8:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80064ac:	440a      	add	r2, r1
 80064ae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80064b0:	4282      	cmp	r2, r0
 80064b2:	bf94      	ite	ls
 80064b4:	ebc1 0102 	rsbls	r1, r1, r2
 80064b8:	ebc1 0100 	rsbhi	r1, r1, r0
 80064bc:	69fa      	ldr	r2, [r7, #28]
 80064be:	6439      	str	r1, [r7, #64]	; 0x40
 80064c0:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 80064c4:	d24d      	bcs.n	8006562 <forward_lite_conv2d_if32of32wf32+0x176>
 80064c6:	b385      	cbz	r5, 800652a <forward_lite_conv2d_if32of32wf32+0x13e>
 80064c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064ca:	2a00      	cmp	r2, #0
 80064cc:	f000 80c3 	beq.w	8006656 <forward_lite_conv2d_if32of32wf32+0x26a>
 80064d0:	4691      	mov	r9, r2
 80064d2:	2400      	movs	r4, #0
 80064d4:	4659      	mov	r1, fp
 80064d6:	f8d7 8028 	ldr.w	r8, [r7, #40]	; 0x28
 80064da:	46d3      	mov	fp, sl
 80064dc:	68fe      	ldr	r6, [r7, #12]
 80064de:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 80064e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80064e4:	ecb9 0a01 	vldmia	r9!, {s0}
 80064e8:	9207      	str	r2, [sp, #28]
 80064ea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80064ec:	4640      	mov	r0, r8
 80064ee:	e9cd a205 	strd	sl, r2, [sp, #20]
 80064f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80064f4:	3401      	adds	r4, #1
 80064f6:	9204      	str	r2, [sp, #16]
 80064f8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80064fc:	f108 0804 	add.w	r8, r8, #4
 8006500:	9203      	str	r2, [sp, #12]
 8006502:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8006506:	9202      	str	r2, [sp, #8]
 8006508:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800650c:	e9cd 5200 	strd	r5, r2, [sp]
 8006510:	4632      	mov	r2, r6
 8006512:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006516:	64b9      	str	r1, [r7, #72]	; 0x48
 8006518:	f7ff fe52 	bl	80061c0 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800651c:	42a5      	cmp	r5, r4
 800651e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006520:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006524:	445e      	add	r6, fp
 8006526:	d1dc      	bne.n	80064e2 <forward_lite_conv2d_if32of32wf32+0xf6>
 8006528:	46da      	mov	sl, fp
 800652a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800652c:	6978      	ldr	r0, [r7, #20]
 800652e:	6a3a      	ldr	r2, [r7, #32]
 8006530:	4401      	add	r1, r0
 8006532:	62b9      	str	r1, [r7, #40]	; 0x28
 8006534:	6938      	ldr	r0, [r7, #16]
 8006536:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006538:	3201      	adds	r2, #1
 800653a:	4401      	add	r1, r0
 800653c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800653e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006540:	623a      	str	r2, [r7, #32]
 8006542:	1a09      	subs	r1, r1, r0
 8006544:	6339      	str	r1, [r7, #48]	; 0x30
 8006546:	69b8      	ldr	r0, [r7, #24]
 8006548:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800654a:	4401      	add	r1, r0
 800654c:	6279      	str	r1, [r7, #36]	; 0x24
 800654e:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8006552:	4291      	cmp	r1, r2
 8006554:	d19d      	bne.n	8006492 <forward_lite_conv2d_if32of32wf32+0xa6>
 8006556:	375c      	adds	r7, #92	; 0x5c
 8006558:	46bd      	mov	sp, r7
 800655a:	ecbd 8b02 	vpop	{d8}
 800655e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006562:	466a      	mov	r2, sp
 8006564:	ee08 2a90 	vmov	s17, r2
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	ebad 0d02 	sub.w	sp, sp, r2
 800656e:	aa08      	add	r2, sp, #32
 8006570:	2d00      	cmp	r5, #0
 8006572:	d067      	beq.n	8006644 <forward_lite_conv2d_if32of32wf32+0x258>
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	4659      	mov	r1, fp
 8006578:	f04f 0800 	mov.w	r8, #0
 800657c:	46ab      	mov	fp, r5
 800657e:	4605      	mov	r5, r0
 8006580:	687c      	ldr	r4, [r7, #4]
 8006582:	f8d7 9028 	ldr.w	r9, [r7, #40]	; 0x28
 8006586:	6bfe      	ldr	r6, [r7, #60]	; 0x3c
 8006588:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800658a:	b138      	cbz	r0, 800659c <forward_lite_conv2d_if32of32wf32+0x1b0>
 800658c:	4628      	mov	r0, r5
 800658e:	4694      	mov	ip, r2
 8006590:	f850 eb04 	ldr.w	lr, [r0], #4
 8006594:	42a0      	cmp	r0, r4
 8006596:	f84c eb04 	str.w	lr, [ip], #4
 800659a:	d1f9      	bne.n	8006590 <forward_lite_conv2d_if32of32wf32+0x1a4>
 800659c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800659e:	b348      	cbz	r0, 80065f4 <forward_lite_conv2d_if32of32wf32+0x208>
 80065a0:	ecb6 0a01 	vldmia	r6!, {s0}
 80065a4:	63be      	str	r6, [r7, #56]	; 0x38
 80065a6:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 80065a8:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 80065ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80065b0:	9607      	str	r6, [sp, #28]
 80065b2:	6d3e      	ldr	r6, [r7, #80]	; 0x50
 80065b4:	4648      	mov	r0, r9
 80065b6:	9606      	str	r6, [sp, #24]
 80065b8:	6c3e      	ldr	r6, [r7, #64]	; 0x40
 80065ba:	f108 0801 	add.w	r8, r8, #1
 80065be:	9605      	str	r6, [sp, #20]
 80065c0:	6d7e      	ldr	r6, [r7, #84]	; 0x54
 80065c2:	4455      	add	r5, sl
 80065c4:	9604      	str	r6, [sp, #16]
 80065c6:	f8d7 60a0 	ldr.w	r6, [r7, #160]	; 0xa0
 80065ca:	4454      	add	r4, sl
 80065cc:	9603      	str	r6, [sp, #12]
 80065ce:	f8d7 6098 	ldr.w	r6, [r7, #152]	; 0x98
 80065d2:	f109 0904 	add.w	r9, r9, #4
 80065d6:	9602      	str	r6, [sp, #8]
 80065d8:	f8d7 6090 	ldr.w	r6, [r7, #144]	; 0x90
 80065dc:	e9cd b600 	strd	fp, r6, [sp]
 80065e0:	f7ff fdee 	bl	80061c0 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 80065e4:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 80065e8:	45d8      	cmp	r8, fp
 80065ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065ee:	d028      	beq.n	8006642 <forward_lite_conv2d_if32of32wf32+0x256>
 80065f0:	6bbe      	ldr	r6, [r7, #56]	; 0x38
 80065f2:	e7c9      	b.n	8006588 <forward_lite_conv2d_if32of32wf32+0x19c>
 80065f4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80065f6:	eeb0 0a48 	vmov.f32	s0, s16
 80065fa:	9007      	str	r0, [sp, #28]
 80065fc:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80065fe:	f108 0801 	add.w	r8, r8, #1
 8006602:	9006      	str	r0, [sp, #24]
 8006604:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8006606:	4455      	add	r5, sl
 8006608:	9005      	str	r0, [sp, #20]
 800660a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800660c:	4454      	add	r4, sl
 800660e:	9004      	str	r0, [sp, #16]
 8006610:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8006614:	9003      	str	r0, [sp, #12]
 8006616:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800661a:	9002      	str	r0, [sp, #8]
 800661c:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8006620:	e9cd b000 	strd	fp, r0, [sp]
 8006624:	4648      	mov	r0, r9
 8006626:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 800662a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800662e:	f7ff fdc7 	bl	80061c0 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 8006632:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 8006636:	45c3      	cmp	fp, r8
 8006638:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800663c:	f109 0904 	add.w	r9, r9, #4
 8006640:	d1a2      	bne.n	8006588 <forward_lite_conv2d_if32of32wf32+0x19c>
 8006642:	465d      	mov	r5, fp
 8006644:	ee18 2a90 	vmov	r2, s17
 8006648:	4695      	mov	sp, r2
 800664a:	e76e      	b.n	800652a <forward_lite_conv2d_if32of32wf32+0x13e>
 800664c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800664e:	f8d7 b000 	ldr.w	fp, [r7]
 8006652:	657a      	str	r2, [r7, #84]	; 0x54
 8006654:	e725      	b.n	80064a2 <forward_lite_conv2d_if32of32wf32+0xb6>
 8006656:	4614      	mov	r4, r2
 8006658:	4659      	mov	r1, fp
 800665a:	f8d7 8028 	ldr.w	r8, [r7, #40]	; 0x28
 800665e:	46d3      	mov	fp, sl
 8006660:	68fe      	ldr	r6, [r7, #12]
 8006662:	f8d7 9054 	ldr.w	r9, [r7, #84]	; 0x54
 8006666:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 800666a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800666c:	4640      	mov	r0, r8
 800666e:	9207      	str	r2, [sp, #28]
 8006670:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006672:	f8cd 9010 	str.w	r9, [sp, #16]
 8006676:	e9cd a205 	strd	sl, r2, [sp, #20]
 800667a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800667e:	eeb0 0a48 	vmov.f32	s0, s16
 8006682:	9203      	str	r2, [sp, #12]
 8006684:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8006688:	3401      	adds	r4, #1
 800668a:	9202      	str	r2, [sp, #8]
 800668c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8006690:	f108 0804 	add.w	r8, r8, #4
 8006694:	e9cd 5200 	strd	r5, r2, [sp]
 8006698:	4632      	mov	r2, r6
 800669a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800669e:	6579      	str	r1, [r7, #84]	; 0x54
 80066a0:	f7ff fd8e 	bl	80061c0 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 80066a4:	42a5      	cmp	r5, r4
 80066a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80066a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80066ac:	445e      	add	r6, fp
 80066ae:	d1dc      	bne.n	800666a <forward_lite_conv2d_if32of32wf32+0x27e>
 80066b0:	e73a      	b.n	8006528 <forward_lite_conv2d_if32of32wf32+0x13c>
 80066b2:	bf00      	nop
 80066b4:	00000000 	.word	0x00000000

080066b8 <forward_lite_dense_if32of32wf32>:
 80066b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066bc:	ed2d 8b10 	vpush	{d8-d15}
 80066c0:	e9dd 6419 	ldrd	r6, r4, [sp, #100]	; 0x64
 80066c4:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 80066c8:	4287      	cmp	r7, r0
 80066ca:	f240 8106 	bls.w	80068da <forward_lite_dense_if32of32wf32+0x222>
 80066ce:	4605      	mov	r5, r0
 80066d0:	f1a6 0810 	sub.w	r8, r6, #16
 80066d4:	ea4f 1818 	mov.w	r8, r8, lsr #4
 80066d8:	f108 0801 	add.w	r8, r8, #1
 80066dc:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 80066e0:	ea4f 0986 	mov.w	r9, r6, lsl #2
 80066e4:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 80066e8:	f006 0a0f 	and.w	sl, r6, #15
 80066ec:	2e0f      	cmp	r6, #15
 80066ee:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8006904 <forward_lite_dense_if32of32wf32+0x24c>
 80066f2:	f240 8103 	bls.w	80068fc <forward_lite_dense_if32of32wf32+0x244>
 80066f6:	46b6      	mov	lr, r6
 80066f8:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 80066fc:	f102 0440 	add.w	r4, r2, #64	; 0x40
 8006700:	ed54 6a0f 	vldr	s13, [r4, #-60]	; 0xffffffc4
 8006704:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 8006708:	ed5c fa10 	vldr	s31, [ip, #-64]	; 0xffffffc0
 800670c:	ed14 fa10 	vldr	s30, [r4, #-64]	; 0xffffffc0
 8006710:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006714:	ed5c ea0e 	vldr	s29, [ip, #-56]	; 0xffffffc8
 8006718:	ed14 ea0e 	vldr	s28, [r4, #-56]	; 0xffffffc8
 800671c:	eeef 7a8f 	vfma.f32	s15, s31, s30
 8006720:	ed5c da0d 	vldr	s27, [ip, #-52]	; 0xffffffcc
 8006724:	ed14 da0d 	vldr	s26, [r4, #-52]	; 0xffffffcc
 8006728:	eeee 7a8e 	vfma.f32	s15, s29, s28
 800672c:	ed5c ca0c 	vldr	s25, [ip, #-48]	; 0xffffffd0
 8006730:	ed14 ca0c 	vldr	s24, [r4, #-48]	; 0xffffffd0
 8006734:	eeed 7a8d 	vfma.f32	s15, s27, s26
 8006738:	ed5c ba0b 	vldr	s23, [ip, #-44]	; 0xffffffd4
 800673c:	ed14 ba0b 	vldr	s22, [r4, #-44]	; 0xffffffd4
 8006740:	eeec 7a8c 	vfma.f32	s15, s25, s24
 8006744:	ed5c aa0a 	vldr	s21, [ip, #-40]	; 0xffffffd8
 8006748:	ed14 aa0a 	vldr	s20, [r4, #-40]	; 0xffffffd8
 800674c:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 8006750:	ed5c 9a09 	vldr	s19, [ip, #-36]	; 0xffffffdc
 8006754:	ed14 9a09 	vldr	s18, [r4, #-36]	; 0xffffffdc
 8006758:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800675c:	ed5c 8a08 	vldr	s17, [ip, #-32]	; 0xffffffe0
 8006760:	ed14 8a08 	vldr	s16, [r4, #-32]	; 0xffffffe0
 8006764:	eee9 7a89 	vfma.f32	s15, s19, s18
 8006768:	ed1c 0a07 	vldr	s0, [ip, #-28]	; 0xffffffe4
 800676c:	ed54 0a07 	vldr	s1, [r4, #-28]	; 0xffffffe4
 8006770:	eee8 7a88 	vfma.f32	s15, s17, s16
 8006774:	ed1c 1a06 	vldr	s2, [ip, #-24]	; 0xffffffe8
 8006778:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 800677c:	eee0 7a20 	vfma.f32	s15, s0, s1
 8006780:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 8006784:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 8006788:	eee1 7a21 	vfma.f32	s15, s2, s3
 800678c:	ed1c 3a04 	vldr	s6, [ip, #-16]
 8006790:	ed54 3a04 	vldr	s7, [r4, #-16]
 8006794:	eee2 7a22 	vfma.f32	s15, s4, s5
 8006798:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800679c:	ed54 4a03 	vldr	s9, [r4, #-12]
 80067a0:	eee3 7a23 	vfma.f32	s15, s6, s7
 80067a4:	ed1c 5a02 	vldr	s10, [ip, #-8]
 80067a8:	ed54 5a02 	vldr	s11, [r4, #-8]
 80067ac:	eee4 7a24 	vfma.f32	s15, s8, s9
 80067b0:	ed1c 6a01 	vldr	s12, [ip, #-4]
 80067b4:	ed54 6a01 	vldr	s13, [r4, #-4]
 80067b8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80067bc:	eee6 7a26 	vfma.f32	s15, s12, s13
 80067c0:	f1ae 0e10 	sub.w	lr, lr, #16
 80067c4:	f1be 0f0f 	cmp.w	lr, #15
 80067c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067cc:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 80067d0:	f104 0440 	add.w	r4, r4, #64	; 0x40
 80067d4:	d894      	bhi.n	8006700 <forward_lite_dense_if32of32wf32+0x48>
 80067d6:	4654      	mov	r4, sl
 80067d8:	46c4      	mov	ip, r8
 80067da:	eb02 0e0b 	add.w	lr, r2, fp
 80067de:	2c00      	cmp	r4, #0
 80067e0:	d075      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 80067e2:	eddc 6a00 	vldr	s13, [ip]
 80067e6:	edde 7a00 	vldr	s15, [lr]
 80067ea:	2c01      	cmp	r4, #1
 80067ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80067f0:	d06d      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 80067f2:	eddc 6a01 	vldr	s13, [ip, #4]
 80067f6:	edde 7a01 	vldr	s15, [lr, #4]
 80067fa:	2c02      	cmp	r4, #2
 80067fc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006800:	d065      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006802:	eddc 6a02 	vldr	s13, [ip, #8]
 8006806:	edde 7a02 	vldr	s15, [lr, #8]
 800680a:	2c03      	cmp	r4, #3
 800680c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006810:	d05d      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006812:	eddc 6a03 	vldr	s13, [ip, #12]
 8006816:	edde 7a03 	vldr	s15, [lr, #12]
 800681a:	2c04      	cmp	r4, #4
 800681c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006820:	d055      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006822:	eddc 6a04 	vldr	s13, [ip, #16]
 8006826:	edde 7a04 	vldr	s15, [lr, #16]
 800682a:	2c05      	cmp	r4, #5
 800682c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006830:	d04d      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006832:	eddc 6a05 	vldr	s13, [ip, #20]
 8006836:	edde 7a05 	vldr	s15, [lr, #20]
 800683a:	2c06      	cmp	r4, #6
 800683c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006840:	d045      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006842:	eddc 6a06 	vldr	s13, [ip, #24]
 8006846:	edde 7a06 	vldr	s15, [lr, #24]
 800684a:	2c07      	cmp	r4, #7
 800684c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006850:	d03d      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006852:	eddc 6a07 	vldr	s13, [ip, #28]
 8006856:	edde 7a07 	vldr	s15, [lr, #28]
 800685a:	2c08      	cmp	r4, #8
 800685c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006860:	d035      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006862:	eddc 6a08 	vldr	s13, [ip, #32]
 8006866:	edde 7a08 	vldr	s15, [lr, #32]
 800686a:	2c09      	cmp	r4, #9
 800686c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006870:	d02d      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006872:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 8006876:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 800687a:	2c0a      	cmp	r4, #10
 800687c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006880:	d025      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006882:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 8006886:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 800688a:	2c0b      	cmp	r4, #11
 800688c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006890:	d01d      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 8006892:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 8006896:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 800689a:	2c0c      	cmp	r4, #12
 800689c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80068a0:	d015      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 80068a2:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 80068a6:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 80068aa:	3c0d      	subs	r4, #13
 80068ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80068b0:	d00d      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 80068b2:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 80068b6:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 80068ba:	2c01      	cmp	r4, #1
 80068bc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80068c0:	d005      	beq.n	80068ce <forward_lite_dense_if32of32wf32+0x216>
 80068c2:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 80068c6:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 80068ca:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80068ce:	eca5 7a01 	vstmia	r5!, {s14}
 80068d2:	42af      	cmp	r7, r5
 80068d4:	444a      	add	r2, r9
 80068d6:	f63f af09 	bhi.w	80066ec <forward_lite_dense_if32of32wf32+0x34>
 80068da:	b15b      	cbz	r3, 80068f4 <forward_lite_dense_if32of32wf32+0x23c>
 80068dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80068de:	b14a      	cbz	r2, 80068f4 <forward_lite_dense_if32of32wf32+0x23c>
 80068e0:	edd0 7a00 	vldr	s15, [r0]
 80068e4:	ecb3 7a01 	vldmia	r3!, {s14}
 80068e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80068ec:	ece0 7a01 	vstmia	r0!, {s15}
 80068f0:	4287      	cmp	r7, r0
 80068f2:	d1f5      	bne.n	80068e0 <forward_lite_dense_if32of32wf32+0x228>
 80068f4:	ecbd 8b10 	vpop	{d8-d15}
 80068f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068fc:	4634      	mov	r4, r6
 80068fe:	4696      	mov	lr, r2
 8006900:	468c      	mov	ip, r1
 8006902:	e76c      	b.n	80067de <forward_lite_dense_if32of32wf32+0x126>
 8006904:	00000000 	.word	0x00000000

08006908 <st_int8_copy>:
 8006908:	4288      	cmp	r0, r1
 800690a:	d056      	beq.n	80069ba <st_int8_copy+0xb2>
 800690c:	2a00      	cmp	r2, #0
 800690e:	d054      	beq.n	80069ba <st_int8_copy+0xb2>
 8006910:	4288      	cmp	r0, r1
 8006912:	d353      	bcc.n	80069bc <st_int8_copy+0xb4>
 8006914:	078b      	lsls	r3, r1, #30
 8006916:	d102      	bne.n	800691e <st_int8_copy+0x16>
 8006918:	e008      	b.n	800692c <st_int8_copy+0x24>
 800691a:	2a00      	cmp	r2, #0
 800691c:	d05b      	beq.n	80069d6 <st_int8_copy+0xce>
 800691e:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8006922:	3a01      	subs	r2, #1
 8006924:	f801 3b01 	strb.w	r3, [r1], #1
 8006928:	078b      	lsls	r3, r1, #30
 800692a:	d1f6      	bne.n	800691a <st_int8_copy+0x12>
 800692c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006930:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 8006934:	d06c      	beq.n	8006a10 <st_int8_copy+0x108>
 8006936:	ea41 0300 	orr.w	r3, r1, r0
 800693a:	075b      	lsls	r3, r3, #29
 800693c:	d14c      	bne.n	80069d8 <st_int8_copy+0xd0>
 800693e:	f10e 33ff 	add.w	r3, lr, #4294967295
 8006942:	2b01      	cmp	r3, #1
 8006944:	d948      	bls.n	80069d8 <st_int8_copy+0xd0>
 8006946:	f100 0310 	add.w	r3, r0, #16
 800694a:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800694e:	f101 0c10 	add.w	ip, r1, #16
 8006952:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8006956:	ed13 6b04 	vldr	d6, [r3, #-16]
 800695a:	ed13 7b02 	vldr	d7, [r3, #-8]
 800695e:	3310      	adds	r3, #16
 8006960:	4573      	cmp	r3, lr
 8006962:	ed0c 6b04 	vstr	d6, [ip, #-16]
 8006966:	ed0c 7b02 	vstr	d7, [ip, #-8]
 800696a:	f10c 0c10 	add.w	ip, ip, #16
 800696e:	d1f2      	bne.n	8006956 <st_int8_copy+0x4e>
 8006970:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8006974:	4421      	add	r1, r4
 8006976:	4420      	add	r0, r4
 8006978:	f002 0203 	and.w	r2, r2, #3
 800697c:	b16b      	cbz	r3, 800699a <st_int8_copy+0x92>
 800697e:	6804      	ldr	r4, [r0, #0]
 8006980:	600c      	str	r4, [r1, #0]
 8006982:	1e5c      	subs	r4, r3, #1
 8006984:	d005      	beq.n	8006992 <st_int8_copy+0x8a>
 8006986:	6845      	ldr	r5, [r0, #4]
 8006988:	2c01      	cmp	r4, #1
 800698a:	604d      	str	r5, [r1, #4]
 800698c:	bf1c      	itt	ne
 800698e:	6884      	ldrne	r4, [r0, #8]
 8006990:	608c      	strne	r4, [r1, #8]
 8006992:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006996:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800699a:	b162      	cbz	r2, 80069b6 <st_int8_copy+0xae>
 800699c:	f990 3000 	ldrsb.w	r3, [r0]
 80069a0:	3a01      	subs	r2, #1
 80069a2:	700b      	strb	r3, [r1, #0]
 80069a4:	d007      	beq.n	80069b6 <st_int8_copy+0xae>
 80069a6:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80069aa:	2a01      	cmp	r2, #1
 80069ac:	704b      	strb	r3, [r1, #1]
 80069ae:	bf1c      	itt	ne
 80069b0:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 80069b4:	708b      	strbne	r3, [r1, #2]
 80069b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069ba:	4770      	bx	lr
 80069bc:	1883      	adds	r3, r0, r2
 80069be:	428b      	cmp	r3, r1
 80069c0:	d9a8      	bls.n	8006914 <st_int8_copy+0xc>
 80069c2:	4283      	cmp	r3, r0
 80069c4:	440a      	add	r2, r1
 80069c6:	d9f8      	bls.n	80069ba <st_int8_copy+0xb2>
 80069c8:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 80069cc:	4283      	cmp	r3, r0
 80069ce:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80069d2:	d1f9      	bne.n	80069c8 <st_int8_copy+0xc0>
 80069d4:	4770      	bx	lr
 80069d6:	4770      	bx	lr
 80069d8:	460b      	mov	r3, r1
 80069da:	4684      	mov	ip, r0
 80069dc:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80069e0:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 80069e4:	f8dc 8000 	ldr.w	r8, [ip]
 80069e8:	f8dc 7004 	ldr.w	r7, [ip, #4]
 80069ec:	f8dc 6008 	ldr.w	r6, [ip, #8]
 80069f0:	f8dc 500c 	ldr.w	r5, [ip, #12]
 80069f4:	3310      	adds	r3, #16
 80069f6:	f843 8c10 	str.w	r8, [r3, #-16]
 80069fa:	f843 7c0c 	str.w	r7, [r3, #-12]
 80069fe:	f843 6c08 	str.w	r6, [r3, #-8]
 8006a02:	f843 5c04 	str.w	r5, [r3, #-4]
 8006a06:	459e      	cmp	lr, r3
 8006a08:	f10c 0c10 	add.w	ip, ip, #16
 8006a0c:	d1ea      	bne.n	80069e4 <st_int8_copy+0xdc>
 8006a0e:	e7af      	b.n	8006970 <st_int8_copy+0x68>
 8006a10:	0893      	lsrs	r3, r2, #2
 8006a12:	f002 0203 	and.w	r2, r2, #3
 8006a16:	e7b1      	b.n	800697c <st_int8_copy+0x74>

08006a18 <ai_array_to_buffer_fmt>:
 8006a18:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d050      	beq.n	8006ac2 <ai_array_to_buffer_fmt+0xaa>
 8006a20:	4b2a      	ldr	r3, [pc, #168]	; (8006acc <ai_array_to_buffer_fmt+0xb4>)
 8006a22:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d00b      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a2a:	dc1c      	bgt.n	8006a66 <ai_array_to_buffer_fmt+0x4e>
 8006a2c:	4b28      	ldr	r3, [pc, #160]	; (8006ad0 <ai_array_to_buffer_fmt+0xb8>)
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d007      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a32:	dd0b      	ble.n	8006a4c <ai_array_to_buffer_fmt+0x34>
 8006a34:	4b27      	ldr	r3, [pc, #156]	; (8006ad4 <ai_array_to_buffer_fmt+0xbc>)
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d003      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a3a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d131      	bne.n	8006aa6 <ai_array_to_buffer_fmt+0x8e>
 8006a42:	4613      	mov	r3, r2
 8006a44:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8006a48:	4318      	orrs	r0, r3
 8006a4a:	4770      	bx	lr
 8006a4c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d0f6      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a54:	dd2c      	ble.n	8006ab0 <ai_array_to_buffer_fmt+0x98>
 8006a56:	4b20      	ldr	r3, [pc, #128]	; (8006ad8 <ai_array_to_buffer_fmt+0xc0>)
 8006a58:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	bf18      	it	ne
 8006a60:	2340      	movne	r3, #64	; 0x40
 8006a62:	4318      	orrs	r0, r3
 8006a64:	4770      	bx	lr
 8006a66:	4b1d      	ldr	r3, [pc, #116]	; (8006adc <ai_array_to_buffer_fmt+0xc4>)
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d0ea      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a6c:	dd0e      	ble.n	8006a8c <ai_array_to_buffer_fmt+0x74>
 8006a6e:	4b1c      	ldr	r3, [pc, #112]	; (8006ae0 <ai_array_to_buffer_fmt+0xc8>)
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d0e6      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a74:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d0e2      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a7c:	4b19      	ldr	r3, [pc, #100]	; (8006ae4 <ai_array_to_buffer_fmt+0xcc>)
 8006a7e:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8006a82:	429a      	cmp	r2, r3
 8006a84:	bf18      	it	ne
 8006a86:	2340      	movne	r3, #64	; 0x40
 8006a88:	4318      	orrs	r0, r3
 8006a8a:	4770      	bx	lr
 8006a8c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d0d6      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a94:	3307      	adds	r3, #7
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d0d3      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006a9a:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	bf18      	it	ne
 8006aa2:	2340      	movne	r3, #64	; 0x40
 8006aa4:	e7ce      	b.n	8006a44 <ai_array_to_buffer_fmt+0x2c>
 8006aa6:	4b10      	ldr	r3, [pc, #64]	; (8006ae8 <ai_array_to_buffer_fmt+0xd0>)
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	bf18      	it	ne
 8006aac:	2340      	movne	r3, #64	; 0x40
 8006aae:	e7c9      	b.n	8006a44 <ai_array_to_buffer_fmt+0x2c>
 8006ab0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d0c4      	beq.n	8006a42 <ai_array_to_buffer_fmt+0x2a>
 8006ab8:	3380      	adds	r3, #128	; 0x80
 8006aba:	429a      	cmp	r2, r3
 8006abc:	bf18      	it	ne
 8006abe:	2340      	movne	r3, #64	; 0x40
 8006ac0:	e7c0      	b.n	8006a44 <ai_array_to_buffer_fmt+0x2c>
 8006ac2:	4b0a      	ldr	r3, [pc, #40]	; (8006aec <ai_array_to_buffer_fmt+0xd4>)
 8006ac4:	4003      	ands	r3, r0
 8006ac6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006aca:	e7bb      	b.n	8006a44 <ai_array_to_buffer_fmt+0x2c>
 8006acc:	00840040 	.word	0x00840040
 8006ad0:	00040840 	.word	0x00040840
 8006ad4:	00041040 	.word	0x00041040
 8006ad8:	00040447 	.word	0x00040447
 8006adc:	00840840 	.word	0x00840840
 8006ae0:	00841040 	.word	0x00841040
 8006ae4:	0084084f 	.word	0x0084084f
 8006ae8:	0004084f 	.word	0x0004084f
 8006aec:	00803fff 	.word	0x00803fff

08006af0 <ai_array_get_byte_size>:
 8006af0:	b319      	cbz	r1, 8006b3a <ai_array_get_byte_size+0x4a>
 8006af2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8006af6:	fb03 f101 	mul.w	r1, r3, r1
 8006afa:	f3c0 4243 	ubfx	r2, r0, #17, #4
 8006afe:	3107      	adds	r1, #7
 8006b00:	f3c0 5341 	ubfx	r3, r0, #21, #2
 8006b04:	f021 0107 	bic.w	r1, r1, #7
 8006b08:	2a04      	cmp	r2, #4
 8006b0a:	ea4f 10e0 	mov.w	r0, r0, asr #7
 8006b0e:	fa21 f103 	lsr.w	r1, r1, r3
 8006b12:	d00b      	beq.n	8006b2c <ai_array_get_byte_size+0x3c>
 8006b14:	2a08      	cmp	r2, #8
 8006b16:	d002      	beq.n	8006b1e <ai_array_get_byte_size+0x2e>
 8006b18:	3107      	adds	r1, #7
 8006b1a:	08c8      	lsrs	r0, r1, #3
 8006b1c:	4770      	bx	lr
 8006b1e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006b22:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 8006b26:	3107      	adds	r1, #7
 8006b28:	08c8      	lsrs	r0, r1, #3
 8006b2a:	4770      	bx	lr
 8006b2c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006b30:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 8006b34:	3107      	adds	r1, #7
 8006b36:	08c8      	lsrs	r0, r1, #3
 8006b38:	4770      	bx	lr
 8006b3a:	4608      	mov	r0, r1
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop

08006b40 <ai_array_get_data_byte_size>:
 8006b40:	b161      	cbz	r1, 8006b5c <ai_array_get_data_byte_size+0x1c>
 8006b42:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8006b46:	fb03 f101 	mul.w	r1, r3, r1
 8006b4a:	f3c0 5341 	ubfx	r3, r0, #21, #2
 8006b4e:	1dc8      	adds	r0, r1, #7
 8006b50:	f020 0007 	bic.w	r0, r0, #7
 8006b54:	40d8      	lsrs	r0, r3
 8006b56:	3007      	adds	r0, #7
 8006b58:	08c0      	lsrs	r0, r0, #3
 8006b5a:	4770      	bx	lr
 8006b5c:	4608      	mov	r0, r1
 8006b5e:	4770      	bx	lr

08006b60 <ai_version_get>:
 8006b60:	0212      	lsls	r2, r2, #8
 8006b62:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006b66:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8006b6a:	4770      	bx	lr

08006b6c <get_tensor_byte_size>:
 8006b6c:	b410      	push	{r4}
 8006b6e:	68c4      	ldr	r4, [r0, #12]
 8006b70:	6941      	ldr	r1, [r0, #20]
 8006b72:	6983      	ldr	r3, [r0, #24]
 8006b74:	68c9      	ldr	r1, [r1, #12]
 8006b76:	68e0      	ldr	r0, [r4, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	fb01 f000 	mul.w	r0, r1, r0
 8006b7e:	4a06      	ldr	r2, [pc, #24]	; (8006b98 <get_tensor_byte_size+0x2c>)
 8006b80:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8006b84:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	bf04      	itt	eq
 8006b8c:	3007      	addeq	r0, #7
 8006b8e:	08c0      	lsreq	r0, r0, #3
 8006b90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop
 8006b98:	000400c0 	.word	0x000400c0

08006b9c <__errno>:
 8006b9c:	4b01      	ldr	r3, [pc, #4]	; (8006ba4 <__errno+0x8>)
 8006b9e:	6818      	ldr	r0, [r3, #0]
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	20001c88 	.word	0x20001c88

08006ba8 <__libc_init_array>:
 8006ba8:	b570      	push	{r4, r5, r6, lr}
 8006baa:	4d0d      	ldr	r5, [pc, #52]	; (8006be0 <__libc_init_array+0x38>)
 8006bac:	2600      	movs	r6, #0
 8006bae:	4c0d      	ldr	r4, [pc, #52]	; (8006be4 <__libc_init_array+0x3c>)
 8006bb0:	1b64      	subs	r4, r4, r5
 8006bb2:	10a4      	asrs	r4, r4, #2
 8006bb4:	42a6      	cmp	r6, r4
 8006bb6:	d109      	bne.n	8006bcc <__libc_init_array+0x24>
 8006bb8:	4d0b      	ldr	r5, [pc, #44]	; (8006be8 <__libc_init_array+0x40>)
 8006bba:	2600      	movs	r6, #0
 8006bbc:	4c0b      	ldr	r4, [pc, #44]	; (8006bec <__libc_init_array+0x44>)
 8006bbe:	f000 fdd7 	bl	8007770 <_init>
 8006bc2:	1b64      	subs	r4, r4, r5
 8006bc4:	10a4      	asrs	r4, r4, #2
 8006bc6:	42a6      	cmp	r6, r4
 8006bc8:	d105      	bne.n	8006bd6 <__libc_init_array+0x2e>
 8006bca:	bd70      	pop	{r4, r5, r6, pc}
 8006bcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bd0:	3601      	adds	r6, #1
 8006bd2:	4798      	blx	r3
 8006bd4:	e7ee      	b.n	8006bb4 <__libc_init_array+0xc>
 8006bd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bda:	3601      	adds	r6, #1
 8006bdc:	4798      	blx	r3
 8006bde:	e7f2      	b.n	8006bc6 <__libc_init_array+0x1e>
 8006be0:	0812b114 	.word	0x0812b114
 8006be4:	0812b114 	.word	0x0812b114
 8006be8:	0812b114 	.word	0x0812b114
 8006bec:	0812b118 	.word	0x0812b118

08006bf0 <memcpy>:
 8006bf0:	440a      	add	r2, r1
 8006bf2:	1e43      	subs	r3, r0, #1
 8006bf4:	4291      	cmp	r1, r2
 8006bf6:	d100      	bne.n	8006bfa <memcpy+0xa>
 8006bf8:	4770      	bx	lr
 8006bfa:	b510      	push	{r4, lr}
 8006bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c00:	4291      	cmp	r1, r2
 8006c02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c06:	d1f9      	bne.n	8006bfc <memcpy+0xc>
 8006c08:	bd10      	pop	{r4, pc}

08006c0a <memmove>:
 8006c0a:	4288      	cmp	r0, r1
 8006c0c:	b510      	push	{r4, lr}
 8006c0e:	eb01 0402 	add.w	r4, r1, r2
 8006c12:	d902      	bls.n	8006c1a <memmove+0x10>
 8006c14:	4284      	cmp	r4, r0
 8006c16:	4623      	mov	r3, r4
 8006c18:	d807      	bhi.n	8006c2a <memmove+0x20>
 8006c1a:	1e43      	subs	r3, r0, #1
 8006c1c:	42a1      	cmp	r1, r4
 8006c1e:	d008      	beq.n	8006c32 <memmove+0x28>
 8006c20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c24:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c28:	e7f8      	b.n	8006c1c <memmove+0x12>
 8006c2a:	4402      	add	r2, r0
 8006c2c:	4601      	mov	r1, r0
 8006c2e:	428a      	cmp	r2, r1
 8006c30:	d100      	bne.n	8006c34 <memmove+0x2a>
 8006c32:	bd10      	pop	{r4, pc}
 8006c34:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c38:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c3c:	e7f7      	b.n	8006c2e <memmove+0x24>

08006c3e <memset>:
 8006c3e:	4402      	add	r2, r0
 8006c40:	4603      	mov	r3, r0
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d100      	bne.n	8006c48 <memset+0xa>
 8006c46:	4770      	bx	lr
 8006c48:	f803 1b01 	strb.w	r1, [r3], #1
 8006c4c:	e7f9      	b.n	8006c42 <memset+0x4>
	...

08006c50 <_free_r>:
 8006c50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006c52:	2900      	cmp	r1, #0
 8006c54:	d043      	beq.n	8006cde <_free_r+0x8e>
 8006c56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c5a:	1f0c      	subs	r4, r1, #4
 8006c5c:	9001      	str	r0, [sp, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	bfb8      	it	lt
 8006c62:	18e4      	addlt	r4, r4, r3
 8006c64:	f000 f90c 	bl	8006e80 <__malloc_lock>
 8006c68:	4a1e      	ldr	r2, [pc, #120]	; (8006ce4 <_free_r+0x94>)
 8006c6a:	9801      	ldr	r0, [sp, #4]
 8006c6c:	6813      	ldr	r3, [r2, #0]
 8006c6e:	b933      	cbnz	r3, 8006c7e <_free_r+0x2e>
 8006c70:	6063      	str	r3, [r4, #4]
 8006c72:	6014      	str	r4, [r2, #0]
 8006c74:	b003      	add	sp, #12
 8006c76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c7a:	f000 b907 	b.w	8006e8c <__malloc_unlock>
 8006c7e:	42a3      	cmp	r3, r4
 8006c80:	d908      	bls.n	8006c94 <_free_r+0x44>
 8006c82:	6825      	ldr	r5, [r4, #0]
 8006c84:	1961      	adds	r1, r4, r5
 8006c86:	428b      	cmp	r3, r1
 8006c88:	bf01      	itttt	eq
 8006c8a:	6819      	ldreq	r1, [r3, #0]
 8006c8c:	685b      	ldreq	r3, [r3, #4]
 8006c8e:	1949      	addeq	r1, r1, r5
 8006c90:	6021      	streq	r1, [r4, #0]
 8006c92:	e7ed      	b.n	8006c70 <_free_r+0x20>
 8006c94:	461a      	mov	r2, r3
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	b10b      	cbz	r3, 8006c9e <_free_r+0x4e>
 8006c9a:	42a3      	cmp	r3, r4
 8006c9c:	d9fa      	bls.n	8006c94 <_free_r+0x44>
 8006c9e:	6811      	ldr	r1, [r2, #0]
 8006ca0:	1855      	adds	r5, r2, r1
 8006ca2:	42a5      	cmp	r5, r4
 8006ca4:	d10b      	bne.n	8006cbe <_free_r+0x6e>
 8006ca6:	6824      	ldr	r4, [r4, #0]
 8006ca8:	4421      	add	r1, r4
 8006caa:	1854      	adds	r4, r2, r1
 8006cac:	6011      	str	r1, [r2, #0]
 8006cae:	42a3      	cmp	r3, r4
 8006cb0:	d1e0      	bne.n	8006c74 <_free_r+0x24>
 8006cb2:	681c      	ldr	r4, [r3, #0]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	4421      	add	r1, r4
 8006cb8:	6053      	str	r3, [r2, #4]
 8006cba:	6011      	str	r1, [r2, #0]
 8006cbc:	e7da      	b.n	8006c74 <_free_r+0x24>
 8006cbe:	d902      	bls.n	8006cc6 <_free_r+0x76>
 8006cc0:	230c      	movs	r3, #12
 8006cc2:	6003      	str	r3, [r0, #0]
 8006cc4:	e7d6      	b.n	8006c74 <_free_r+0x24>
 8006cc6:	6825      	ldr	r5, [r4, #0]
 8006cc8:	1961      	adds	r1, r4, r5
 8006cca:	428b      	cmp	r3, r1
 8006ccc:	bf02      	ittt	eq
 8006cce:	6819      	ldreq	r1, [r3, #0]
 8006cd0:	685b      	ldreq	r3, [r3, #4]
 8006cd2:	1949      	addeq	r1, r1, r5
 8006cd4:	6063      	str	r3, [r4, #4]
 8006cd6:	bf08      	it	eq
 8006cd8:	6021      	streq	r1, [r4, #0]
 8006cda:	6054      	str	r4, [r2, #4]
 8006cdc:	e7ca      	b.n	8006c74 <_free_r+0x24>
 8006cde:	b003      	add	sp, #12
 8006ce0:	bd30      	pop	{r4, r5, pc}
 8006ce2:	bf00      	nop
 8006ce4:	2002dba0 	.word	0x2002dba0

08006ce8 <sbrk_aligned>:
 8006ce8:	b570      	push	{r4, r5, r6, lr}
 8006cea:	4e0e      	ldr	r6, [pc, #56]	; (8006d24 <sbrk_aligned+0x3c>)
 8006cec:	460c      	mov	r4, r1
 8006cee:	4605      	mov	r5, r0
 8006cf0:	6831      	ldr	r1, [r6, #0]
 8006cf2:	b911      	cbnz	r1, 8006cfa <sbrk_aligned+0x12>
 8006cf4:	f000 f88c 	bl	8006e10 <_sbrk_r>
 8006cf8:	6030      	str	r0, [r6, #0]
 8006cfa:	4621      	mov	r1, r4
 8006cfc:	4628      	mov	r0, r5
 8006cfe:	f000 f887 	bl	8006e10 <_sbrk_r>
 8006d02:	1c43      	adds	r3, r0, #1
 8006d04:	d00a      	beq.n	8006d1c <sbrk_aligned+0x34>
 8006d06:	1cc4      	adds	r4, r0, #3
 8006d08:	f024 0403 	bic.w	r4, r4, #3
 8006d0c:	42a0      	cmp	r0, r4
 8006d0e:	d007      	beq.n	8006d20 <sbrk_aligned+0x38>
 8006d10:	1a21      	subs	r1, r4, r0
 8006d12:	4628      	mov	r0, r5
 8006d14:	f000 f87c 	bl	8006e10 <_sbrk_r>
 8006d18:	3001      	adds	r0, #1
 8006d1a:	d101      	bne.n	8006d20 <sbrk_aligned+0x38>
 8006d1c:	f04f 34ff 	mov.w	r4, #4294967295
 8006d20:	4620      	mov	r0, r4
 8006d22:	bd70      	pop	{r4, r5, r6, pc}
 8006d24:	2002dba4 	.word	0x2002dba4

08006d28 <_malloc_r>:
 8006d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d2c:	1ccd      	adds	r5, r1, #3
 8006d2e:	4607      	mov	r7, r0
 8006d30:	f025 0503 	bic.w	r5, r5, #3
 8006d34:	3508      	adds	r5, #8
 8006d36:	2d0c      	cmp	r5, #12
 8006d38:	bf38      	it	cc
 8006d3a:	250c      	movcc	r5, #12
 8006d3c:	2d00      	cmp	r5, #0
 8006d3e:	db01      	blt.n	8006d44 <_malloc_r+0x1c>
 8006d40:	42a9      	cmp	r1, r5
 8006d42:	d905      	bls.n	8006d50 <_malloc_r+0x28>
 8006d44:	230c      	movs	r3, #12
 8006d46:	2600      	movs	r6, #0
 8006d48:	603b      	str	r3, [r7, #0]
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d50:	4e2e      	ldr	r6, [pc, #184]	; (8006e0c <_malloc_r+0xe4>)
 8006d52:	f000 f895 	bl	8006e80 <__malloc_lock>
 8006d56:	6833      	ldr	r3, [r6, #0]
 8006d58:	461c      	mov	r4, r3
 8006d5a:	bb34      	cbnz	r4, 8006daa <_malloc_r+0x82>
 8006d5c:	4629      	mov	r1, r5
 8006d5e:	4638      	mov	r0, r7
 8006d60:	f7ff ffc2 	bl	8006ce8 <sbrk_aligned>
 8006d64:	1c43      	adds	r3, r0, #1
 8006d66:	4604      	mov	r4, r0
 8006d68:	d14d      	bne.n	8006e06 <_malloc_r+0xde>
 8006d6a:	6834      	ldr	r4, [r6, #0]
 8006d6c:	4626      	mov	r6, r4
 8006d6e:	2e00      	cmp	r6, #0
 8006d70:	d140      	bne.n	8006df4 <_malloc_r+0xcc>
 8006d72:	6823      	ldr	r3, [r4, #0]
 8006d74:	4631      	mov	r1, r6
 8006d76:	4638      	mov	r0, r7
 8006d78:	eb04 0803 	add.w	r8, r4, r3
 8006d7c:	f000 f848 	bl	8006e10 <_sbrk_r>
 8006d80:	4580      	cmp	r8, r0
 8006d82:	d13a      	bne.n	8006dfa <_malloc_r+0xd2>
 8006d84:	6821      	ldr	r1, [r4, #0]
 8006d86:	3503      	adds	r5, #3
 8006d88:	4638      	mov	r0, r7
 8006d8a:	1a6d      	subs	r5, r5, r1
 8006d8c:	f025 0503 	bic.w	r5, r5, #3
 8006d90:	3508      	adds	r5, #8
 8006d92:	2d0c      	cmp	r5, #12
 8006d94:	bf38      	it	cc
 8006d96:	250c      	movcc	r5, #12
 8006d98:	4629      	mov	r1, r5
 8006d9a:	f7ff ffa5 	bl	8006ce8 <sbrk_aligned>
 8006d9e:	3001      	adds	r0, #1
 8006da0:	d02b      	beq.n	8006dfa <_malloc_r+0xd2>
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	442b      	add	r3, r5
 8006da6:	6023      	str	r3, [r4, #0]
 8006da8:	e00e      	b.n	8006dc8 <_malloc_r+0xa0>
 8006daa:	6822      	ldr	r2, [r4, #0]
 8006dac:	1b52      	subs	r2, r2, r5
 8006dae:	d41e      	bmi.n	8006dee <_malloc_r+0xc6>
 8006db0:	2a0b      	cmp	r2, #11
 8006db2:	d916      	bls.n	8006de2 <_malloc_r+0xba>
 8006db4:	1961      	adds	r1, r4, r5
 8006db6:	42a3      	cmp	r3, r4
 8006db8:	6025      	str	r5, [r4, #0]
 8006dba:	bf18      	it	ne
 8006dbc:	6059      	strne	r1, [r3, #4]
 8006dbe:	6863      	ldr	r3, [r4, #4]
 8006dc0:	bf08      	it	eq
 8006dc2:	6031      	streq	r1, [r6, #0]
 8006dc4:	5162      	str	r2, [r4, r5]
 8006dc6:	604b      	str	r3, [r1, #4]
 8006dc8:	f104 060b 	add.w	r6, r4, #11
 8006dcc:	4638      	mov	r0, r7
 8006dce:	f000 f85d 	bl	8006e8c <__malloc_unlock>
 8006dd2:	1d23      	adds	r3, r4, #4
 8006dd4:	f026 0607 	bic.w	r6, r6, #7
 8006dd8:	1af2      	subs	r2, r6, r3
 8006dda:	d0b6      	beq.n	8006d4a <_malloc_r+0x22>
 8006ddc:	1b9b      	subs	r3, r3, r6
 8006dde:	50a3      	str	r3, [r4, r2]
 8006de0:	e7b3      	b.n	8006d4a <_malloc_r+0x22>
 8006de2:	6862      	ldr	r2, [r4, #4]
 8006de4:	42a3      	cmp	r3, r4
 8006de6:	bf0c      	ite	eq
 8006de8:	6032      	streq	r2, [r6, #0]
 8006dea:	605a      	strne	r2, [r3, #4]
 8006dec:	e7ec      	b.n	8006dc8 <_malloc_r+0xa0>
 8006dee:	4623      	mov	r3, r4
 8006df0:	6864      	ldr	r4, [r4, #4]
 8006df2:	e7b2      	b.n	8006d5a <_malloc_r+0x32>
 8006df4:	4634      	mov	r4, r6
 8006df6:	6876      	ldr	r6, [r6, #4]
 8006df8:	e7b9      	b.n	8006d6e <_malloc_r+0x46>
 8006dfa:	230c      	movs	r3, #12
 8006dfc:	4638      	mov	r0, r7
 8006dfe:	603b      	str	r3, [r7, #0]
 8006e00:	f000 f844 	bl	8006e8c <__malloc_unlock>
 8006e04:	e7a1      	b.n	8006d4a <_malloc_r+0x22>
 8006e06:	6025      	str	r5, [r4, #0]
 8006e08:	e7de      	b.n	8006dc8 <_malloc_r+0xa0>
 8006e0a:	bf00      	nop
 8006e0c:	2002dba0 	.word	0x2002dba0

08006e10 <_sbrk_r>:
 8006e10:	b538      	push	{r3, r4, r5, lr}
 8006e12:	2300      	movs	r3, #0
 8006e14:	4d05      	ldr	r5, [pc, #20]	; (8006e2c <_sbrk_r+0x1c>)
 8006e16:	4604      	mov	r4, r0
 8006e18:	4608      	mov	r0, r1
 8006e1a:	602b      	str	r3, [r5, #0]
 8006e1c:	f7f9 fe62 	bl	8000ae4 <_sbrk>
 8006e20:	1c43      	adds	r3, r0, #1
 8006e22:	d102      	bne.n	8006e2a <_sbrk_r+0x1a>
 8006e24:	682b      	ldr	r3, [r5, #0]
 8006e26:	b103      	cbz	r3, 8006e2a <_sbrk_r+0x1a>
 8006e28:	6023      	str	r3, [r4, #0]
 8006e2a:	bd38      	pop	{r3, r4, r5, pc}
 8006e2c:	2002dba8 	.word	0x2002dba8

08006e30 <siprintf>:
 8006e30:	b40e      	push	{r1, r2, r3}
 8006e32:	b500      	push	{lr}
 8006e34:	b09c      	sub	sp, #112	; 0x70
 8006e36:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e3a:	ab1d      	add	r3, sp, #116	; 0x74
 8006e3c:	9002      	str	r0, [sp, #8]
 8006e3e:	9006      	str	r0, [sp, #24]
 8006e40:	9107      	str	r1, [sp, #28]
 8006e42:	9104      	str	r1, [sp, #16]
 8006e44:	4808      	ldr	r0, [pc, #32]	; (8006e68 <siprintf+0x38>)
 8006e46:	4909      	ldr	r1, [pc, #36]	; (8006e6c <siprintf+0x3c>)
 8006e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e4c:	9105      	str	r1, [sp, #20]
 8006e4e:	a902      	add	r1, sp, #8
 8006e50:	6800      	ldr	r0, [r0, #0]
 8006e52:	9301      	str	r3, [sp, #4]
 8006e54:	f000 f8aa 	bl	8006fac <_svfiprintf_r>
 8006e58:	9b02      	ldr	r3, [sp, #8]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	701a      	strb	r2, [r3, #0]
 8006e5e:	b01c      	add	sp, #112	; 0x70
 8006e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e64:	b003      	add	sp, #12
 8006e66:	4770      	bx	lr
 8006e68:	20001c88 	.word	0x20001c88
 8006e6c:	ffff0208 	.word	0xffff0208

08006e70 <strcpy>:
 8006e70:	4603      	mov	r3, r0
 8006e72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e76:	f803 2b01 	strb.w	r2, [r3], #1
 8006e7a:	2a00      	cmp	r2, #0
 8006e7c:	d1f9      	bne.n	8006e72 <strcpy+0x2>
 8006e7e:	4770      	bx	lr

08006e80 <__malloc_lock>:
 8006e80:	4801      	ldr	r0, [pc, #4]	; (8006e88 <__malloc_lock+0x8>)
 8006e82:	f000 bb29 	b.w	80074d8 <__retarget_lock_acquire_recursive>
 8006e86:	bf00      	nop
 8006e88:	2002dbac 	.word	0x2002dbac

08006e8c <__malloc_unlock>:
 8006e8c:	4801      	ldr	r0, [pc, #4]	; (8006e94 <__malloc_unlock+0x8>)
 8006e8e:	f000 bb24 	b.w	80074da <__retarget_lock_release_recursive>
 8006e92:	bf00      	nop
 8006e94:	2002dbac 	.word	0x2002dbac

08006e98 <_realloc_r>:
 8006e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e9c:	4680      	mov	r8, r0
 8006e9e:	4614      	mov	r4, r2
 8006ea0:	460e      	mov	r6, r1
 8006ea2:	b921      	cbnz	r1, 8006eae <_realloc_r+0x16>
 8006ea4:	4611      	mov	r1, r2
 8006ea6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006eaa:	f7ff bf3d 	b.w	8006d28 <_malloc_r>
 8006eae:	b92a      	cbnz	r2, 8006ebc <_realloc_r+0x24>
 8006eb0:	4625      	mov	r5, r4
 8006eb2:	f7ff fecd 	bl	8006c50 <_free_r>
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ebc:	f000 fb1c 	bl	80074f8 <_malloc_usable_size_r>
 8006ec0:	4284      	cmp	r4, r0
 8006ec2:	4607      	mov	r7, r0
 8006ec4:	d802      	bhi.n	8006ecc <_realloc_r+0x34>
 8006ec6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006eca:	d812      	bhi.n	8006ef2 <_realloc_r+0x5a>
 8006ecc:	4621      	mov	r1, r4
 8006ece:	4640      	mov	r0, r8
 8006ed0:	f7ff ff2a 	bl	8006d28 <_malloc_r>
 8006ed4:	4605      	mov	r5, r0
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	d0ed      	beq.n	8006eb6 <_realloc_r+0x1e>
 8006eda:	42bc      	cmp	r4, r7
 8006edc:	4622      	mov	r2, r4
 8006ede:	4631      	mov	r1, r6
 8006ee0:	bf28      	it	cs
 8006ee2:	463a      	movcs	r2, r7
 8006ee4:	f7ff fe84 	bl	8006bf0 <memcpy>
 8006ee8:	4631      	mov	r1, r6
 8006eea:	4640      	mov	r0, r8
 8006eec:	f7ff feb0 	bl	8006c50 <_free_r>
 8006ef0:	e7e1      	b.n	8006eb6 <_realloc_r+0x1e>
 8006ef2:	4635      	mov	r5, r6
 8006ef4:	e7df      	b.n	8006eb6 <_realloc_r+0x1e>

08006ef6 <__ssputs_r>:
 8006ef6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006efa:	688e      	ldr	r6, [r1, #8]
 8006efc:	4682      	mov	sl, r0
 8006efe:	460c      	mov	r4, r1
 8006f00:	4690      	mov	r8, r2
 8006f02:	429e      	cmp	r6, r3
 8006f04:	461f      	mov	r7, r3
 8006f06:	d838      	bhi.n	8006f7a <__ssputs_r+0x84>
 8006f08:	898a      	ldrh	r2, [r1, #12]
 8006f0a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f0e:	d032      	beq.n	8006f76 <__ssputs_r+0x80>
 8006f10:	6825      	ldr	r5, [r4, #0]
 8006f12:	3301      	adds	r3, #1
 8006f14:	6909      	ldr	r1, [r1, #16]
 8006f16:	eba5 0901 	sub.w	r9, r5, r1
 8006f1a:	6965      	ldr	r5, [r4, #20]
 8006f1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f20:	444b      	add	r3, r9
 8006f22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f26:	106d      	asrs	r5, r5, #1
 8006f28:	429d      	cmp	r5, r3
 8006f2a:	bf38      	it	cc
 8006f2c:	461d      	movcc	r5, r3
 8006f2e:	0553      	lsls	r3, r2, #21
 8006f30:	d531      	bpl.n	8006f96 <__ssputs_r+0xa0>
 8006f32:	4629      	mov	r1, r5
 8006f34:	f7ff fef8 	bl	8006d28 <_malloc_r>
 8006f38:	4606      	mov	r6, r0
 8006f3a:	b950      	cbnz	r0, 8006f52 <__ssputs_r+0x5c>
 8006f3c:	230c      	movs	r3, #12
 8006f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f42:	f8ca 3000 	str.w	r3, [sl]
 8006f46:	89a3      	ldrh	r3, [r4, #12]
 8006f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f4c:	81a3      	strh	r3, [r4, #12]
 8006f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f52:	464a      	mov	r2, r9
 8006f54:	6921      	ldr	r1, [r4, #16]
 8006f56:	f7ff fe4b 	bl	8006bf0 <memcpy>
 8006f5a:	89a3      	ldrh	r3, [r4, #12]
 8006f5c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f64:	81a3      	strh	r3, [r4, #12]
 8006f66:	6126      	str	r6, [r4, #16]
 8006f68:	444e      	add	r6, r9
 8006f6a:	6165      	str	r5, [r4, #20]
 8006f6c:	eba5 0509 	sub.w	r5, r5, r9
 8006f70:	6026      	str	r6, [r4, #0]
 8006f72:	463e      	mov	r6, r7
 8006f74:	60a5      	str	r5, [r4, #8]
 8006f76:	42be      	cmp	r6, r7
 8006f78:	d900      	bls.n	8006f7c <__ssputs_r+0x86>
 8006f7a:	463e      	mov	r6, r7
 8006f7c:	4632      	mov	r2, r6
 8006f7e:	4641      	mov	r1, r8
 8006f80:	6820      	ldr	r0, [r4, #0]
 8006f82:	f7ff fe42 	bl	8006c0a <memmove>
 8006f86:	68a3      	ldr	r3, [r4, #8]
 8006f88:	2000      	movs	r0, #0
 8006f8a:	1b9b      	subs	r3, r3, r6
 8006f8c:	60a3      	str	r3, [r4, #8]
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	4433      	add	r3, r6
 8006f92:	6023      	str	r3, [r4, #0]
 8006f94:	e7db      	b.n	8006f4e <__ssputs_r+0x58>
 8006f96:	462a      	mov	r2, r5
 8006f98:	f7ff ff7e 	bl	8006e98 <_realloc_r>
 8006f9c:	4606      	mov	r6, r0
 8006f9e:	2800      	cmp	r0, #0
 8006fa0:	d1e1      	bne.n	8006f66 <__ssputs_r+0x70>
 8006fa2:	6921      	ldr	r1, [r4, #16]
 8006fa4:	4650      	mov	r0, sl
 8006fa6:	f7ff fe53 	bl	8006c50 <_free_r>
 8006faa:	e7c7      	b.n	8006f3c <__ssputs_r+0x46>

08006fac <_svfiprintf_r>:
 8006fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb0:	4698      	mov	r8, r3
 8006fb2:	898b      	ldrh	r3, [r1, #12]
 8006fb4:	b09d      	sub	sp, #116	; 0x74
 8006fb6:	4607      	mov	r7, r0
 8006fb8:	061b      	lsls	r3, r3, #24
 8006fba:	460d      	mov	r5, r1
 8006fbc:	4614      	mov	r4, r2
 8006fbe:	d50e      	bpl.n	8006fde <_svfiprintf_r+0x32>
 8006fc0:	690b      	ldr	r3, [r1, #16]
 8006fc2:	b963      	cbnz	r3, 8006fde <_svfiprintf_r+0x32>
 8006fc4:	2140      	movs	r1, #64	; 0x40
 8006fc6:	f7ff feaf 	bl	8006d28 <_malloc_r>
 8006fca:	6028      	str	r0, [r5, #0]
 8006fcc:	6128      	str	r0, [r5, #16]
 8006fce:	b920      	cbnz	r0, 8006fda <_svfiprintf_r+0x2e>
 8006fd0:	230c      	movs	r3, #12
 8006fd2:	603b      	str	r3, [r7, #0]
 8006fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd8:	e0d1      	b.n	800717e <_svfiprintf_r+0x1d2>
 8006fda:	2340      	movs	r3, #64	; 0x40
 8006fdc:	616b      	str	r3, [r5, #20]
 8006fde:	2300      	movs	r3, #0
 8006fe0:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fe4:	f04f 0901 	mov.w	r9, #1
 8006fe8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8007198 <_svfiprintf_r+0x1ec>
 8006fec:	9309      	str	r3, [sp, #36]	; 0x24
 8006fee:	2320      	movs	r3, #32
 8006ff0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ff4:	2330      	movs	r3, #48	; 0x30
 8006ff6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ffa:	4623      	mov	r3, r4
 8006ffc:	469a      	mov	sl, r3
 8006ffe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007002:	b10a      	cbz	r2, 8007008 <_svfiprintf_r+0x5c>
 8007004:	2a25      	cmp	r2, #37	; 0x25
 8007006:	d1f9      	bne.n	8006ffc <_svfiprintf_r+0x50>
 8007008:	ebba 0b04 	subs.w	fp, sl, r4
 800700c:	d00b      	beq.n	8007026 <_svfiprintf_r+0x7a>
 800700e:	465b      	mov	r3, fp
 8007010:	4622      	mov	r2, r4
 8007012:	4629      	mov	r1, r5
 8007014:	4638      	mov	r0, r7
 8007016:	f7ff ff6e 	bl	8006ef6 <__ssputs_r>
 800701a:	3001      	adds	r0, #1
 800701c:	f000 80aa 	beq.w	8007174 <_svfiprintf_r+0x1c8>
 8007020:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007022:	445a      	add	r2, fp
 8007024:	9209      	str	r2, [sp, #36]	; 0x24
 8007026:	f89a 3000 	ldrb.w	r3, [sl]
 800702a:	2b00      	cmp	r3, #0
 800702c:	f000 80a2 	beq.w	8007174 <_svfiprintf_r+0x1c8>
 8007030:	2300      	movs	r3, #0
 8007032:	f04f 32ff 	mov.w	r2, #4294967295
 8007036:	f10a 0a01 	add.w	sl, sl, #1
 800703a:	9304      	str	r3, [sp, #16]
 800703c:	9307      	str	r3, [sp, #28]
 800703e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007042:	931a      	str	r3, [sp, #104]	; 0x68
 8007044:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007048:	4654      	mov	r4, sl
 800704a:	2205      	movs	r2, #5
 800704c:	4852      	ldr	r0, [pc, #328]	; (8007198 <_svfiprintf_r+0x1ec>)
 800704e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007052:	f000 fa43 	bl	80074dc <memchr>
 8007056:	9a04      	ldr	r2, [sp, #16]
 8007058:	b9d8      	cbnz	r0, 8007092 <_svfiprintf_r+0xe6>
 800705a:	06d0      	lsls	r0, r2, #27
 800705c:	bf44      	itt	mi
 800705e:	2320      	movmi	r3, #32
 8007060:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007064:	0711      	lsls	r1, r2, #28
 8007066:	bf44      	itt	mi
 8007068:	232b      	movmi	r3, #43	; 0x2b
 800706a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800706e:	f89a 3000 	ldrb.w	r3, [sl]
 8007072:	2b2a      	cmp	r3, #42	; 0x2a
 8007074:	d015      	beq.n	80070a2 <_svfiprintf_r+0xf6>
 8007076:	9a07      	ldr	r2, [sp, #28]
 8007078:	4654      	mov	r4, sl
 800707a:	2000      	movs	r0, #0
 800707c:	f04f 0c0a 	mov.w	ip, #10
 8007080:	4621      	mov	r1, r4
 8007082:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007086:	3b30      	subs	r3, #48	; 0x30
 8007088:	2b09      	cmp	r3, #9
 800708a:	d94e      	bls.n	800712a <_svfiprintf_r+0x17e>
 800708c:	b1b0      	cbz	r0, 80070bc <_svfiprintf_r+0x110>
 800708e:	9207      	str	r2, [sp, #28]
 8007090:	e014      	b.n	80070bc <_svfiprintf_r+0x110>
 8007092:	eba0 0308 	sub.w	r3, r0, r8
 8007096:	46a2      	mov	sl, r4
 8007098:	fa09 f303 	lsl.w	r3, r9, r3
 800709c:	4313      	orrs	r3, r2
 800709e:	9304      	str	r3, [sp, #16]
 80070a0:	e7d2      	b.n	8007048 <_svfiprintf_r+0x9c>
 80070a2:	9b03      	ldr	r3, [sp, #12]
 80070a4:	1d19      	adds	r1, r3, #4
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	9103      	str	r1, [sp, #12]
 80070ac:	bfbb      	ittet	lt
 80070ae:	425b      	neglt	r3, r3
 80070b0:	f042 0202 	orrlt.w	r2, r2, #2
 80070b4:	9307      	strge	r3, [sp, #28]
 80070b6:	9307      	strlt	r3, [sp, #28]
 80070b8:	bfb8      	it	lt
 80070ba:	9204      	strlt	r2, [sp, #16]
 80070bc:	7823      	ldrb	r3, [r4, #0]
 80070be:	2b2e      	cmp	r3, #46	; 0x2e
 80070c0:	d10c      	bne.n	80070dc <_svfiprintf_r+0x130>
 80070c2:	7863      	ldrb	r3, [r4, #1]
 80070c4:	2b2a      	cmp	r3, #42	; 0x2a
 80070c6:	d135      	bne.n	8007134 <_svfiprintf_r+0x188>
 80070c8:	9b03      	ldr	r3, [sp, #12]
 80070ca:	3402      	adds	r4, #2
 80070cc:	1d1a      	adds	r2, r3, #4
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	9203      	str	r2, [sp, #12]
 80070d4:	bfb8      	it	lt
 80070d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80070da:	9305      	str	r3, [sp, #20]
 80070dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80071a8 <_svfiprintf_r+0x1fc>
 80070e0:	2203      	movs	r2, #3
 80070e2:	7821      	ldrb	r1, [r4, #0]
 80070e4:	4650      	mov	r0, sl
 80070e6:	f000 f9f9 	bl	80074dc <memchr>
 80070ea:	b140      	cbz	r0, 80070fe <_svfiprintf_r+0x152>
 80070ec:	2340      	movs	r3, #64	; 0x40
 80070ee:	eba0 000a 	sub.w	r0, r0, sl
 80070f2:	3401      	adds	r4, #1
 80070f4:	fa03 f000 	lsl.w	r0, r3, r0
 80070f8:	9b04      	ldr	r3, [sp, #16]
 80070fa:	4303      	orrs	r3, r0
 80070fc:	9304      	str	r3, [sp, #16]
 80070fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007102:	2206      	movs	r2, #6
 8007104:	4825      	ldr	r0, [pc, #148]	; (800719c <_svfiprintf_r+0x1f0>)
 8007106:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800710a:	f000 f9e7 	bl	80074dc <memchr>
 800710e:	2800      	cmp	r0, #0
 8007110:	d038      	beq.n	8007184 <_svfiprintf_r+0x1d8>
 8007112:	4b23      	ldr	r3, [pc, #140]	; (80071a0 <_svfiprintf_r+0x1f4>)
 8007114:	bb1b      	cbnz	r3, 800715e <_svfiprintf_r+0x1b2>
 8007116:	9b03      	ldr	r3, [sp, #12]
 8007118:	3307      	adds	r3, #7
 800711a:	f023 0307 	bic.w	r3, r3, #7
 800711e:	3308      	adds	r3, #8
 8007120:	9303      	str	r3, [sp, #12]
 8007122:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007124:	4433      	add	r3, r6
 8007126:	9309      	str	r3, [sp, #36]	; 0x24
 8007128:	e767      	b.n	8006ffa <_svfiprintf_r+0x4e>
 800712a:	fb0c 3202 	mla	r2, ip, r2, r3
 800712e:	460c      	mov	r4, r1
 8007130:	2001      	movs	r0, #1
 8007132:	e7a5      	b.n	8007080 <_svfiprintf_r+0xd4>
 8007134:	2300      	movs	r3, #0
 8007136:	3401      	adds	r4, #1
 8007138:	f04f 0c0a 	mov.w	ip, #10
 800713c:	4619      	mov	r1, r3
 800713e:	9305      	str	r3, [sp, #20]
 8007140:	4620      	mov	r0, r4
 8007142:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007146:	3a30      	subs	r2, #48	; 0x30
 8007148:	2a09      	cmp	r2, #9
 800714a:	d903      	bls.n	8007154 <_svfiprintf_r+0x1a8>
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0c5      	beq.n	80070dc <_svfiprintf_r+0x130>
 8007150:	9105      	str	r1, [sp, #20]
 8007152:	e7c3      	b.n	80070dc <_svfiprintf_r+0x130>
 8007154:	fb0c 2101 	mla	r1, ip, r1, r2
 8007158:	4604      	mov	r4, r0
 800715a:	2301      	movs	r3, #1
 800715c:	e7f0      	b.n	8007140 <_svfiprintf_r+0x194>
 800715e:	ab03      	add	r3, sp, #12
 8007160:	462a      	mov	r2, r5
 8007162:	a904      	add	r1, sp, #16
 8007164:	4638      	mov	r0, r7
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	4b0e      	ldr	r3, [pc, #56]	; (80071a4 <_svfiprintf_r+0x1f8>)
 800716a:	e000      	b.n	800716e <_svfiprintf_r+0x1c2>
 800716c:	bf00      	nop
 800716e:	1c42      	adds	r2, r0, #1
 8007170:	4606      	mov	r6, r0
 8007172:	d1d6      	bne.n	8007122 <_svfiprintf_r+0x176>
 8007174:	89ab      	ldrh	r3, [r5, #12]
 8007176:	065b      	lsls	r3, r3, #25
 8007178:	f53f af2c 	bmi.w	8006fd4 <_svfiprintf_r+0x28>
 800717c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800717e:	b01d      	add	sp, #116	; 0x74
 8007180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007184:	ab03      	add	r3, sp, #12
 8007186:	462a      	mov	r2, r5
 8007188:	a904      	add	r1, sp, #16
 800718a:	4638      	mov	r0, r7
 800718c:	9300      	str	r3, [sp, #0]
 800718e:	4b05      	ldr	r3, [pc, #20]	; (80071a4 <_svfiprintf_r+0x1f8>)
 8007190:	f000 f87c 	bl	800728c <_printf_i>
 8007194:	e7eb      	b.n	800716e <_svfiprintf_r+0x1c2>
 8007196:	bf00      	nop
 8007198:	0812b0c0 	.word	0x0812b0c0
 800719c:	0812b0ca 	.word	0x0812b0ca
 80071a0:	00000000 	.word	0x00000000
 80071a4:	08006ef7 	.word	0x08006ef7
 80071a8:	0812b0c6 	.word	0x0812b0c6

080071ac <_printf_common>:
 80071ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071b0:	4616      	mov	r6, r2
 80071b2:	4699      	mov	r9, r3
 80071b4:	688a      	ldr	r2, [r1, #8]
 80071b6:	4607      	mov	r7, r0
 80071b8:	690b      	ldr	r3, [r1, #16]
 80071ba:	460c      	mov	r4, r1
 80071bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071c0:	4293      	cmp	r3, r2
 80071c2:	bfb8      	it	lt
 80071c4:	4613      	movlt	r3, r2
 80071c6:	6033      	str	r3, [r6, #0]
 80071c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071cc:	b10a      	cbz	r2, 80071d2 <_printf_common+0x26>
 80071ce:	3301      	adds	r3, #1
 80071d0:	6033      	str	r3, [r6, #0]
 80071d2:	6823      	ldr	r3, [r4, #0]
 80071d4:	0699      	lsls	r1, r3, #26
 80071d6:	bf42      	ittt	mi
 80071d8:	6833      	ldrmi	r3, [r6, #0]
 80071da:	3302      	addmi	r3, #2
 80071dc:	6033      	strmi	r3, [r6, #0]
 80071de:	6825      	ldr	r5, [r4, #0]
 80071e0:	f015 0506 	ands.w	r5, r5, #6
 80071e4:	d106      	bne.n	80071f4 <_printf_common+0x48>
 80071e6:	f104 0a19 	add.w	sl, r4, #25
 80071ea:	68e3      	ldr	r3, [r4, #12]
 80071ec:	6832      	ldr	r2, [r6, #0]
 80071ee:	1a9b      	subs	r3, r3, r2
 80071f0:	42ab      	cmp	r3, r5
 80071f2:	dc29      	bgt.n	8007248 <_printf_common+0x9c>
 80071f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071f8:	1e13      	subs	r3, r2, #0
 80071fa:	6822      	ldr	r2, [r4, #0]
 80071fc:	bf18      	it	ne
 80071fe:	2301      	movne	r3, #1
 8007200:	0692      	lsls	r2, r2, #26
 8007202:	d42e      	bmi.n	8007262 <_printf_common+0xb6>
 8007204:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007208:	4649      	mov	r1, r9
 800720a:	4638      	mov	r0, r7
 800720c:	47c0      	blx	r8
 800720e:	3001      	adds	r0, #1
 8007210:	d021      	beq.n	8007256 <_printf_common+0xaa>
 8007212:	6823      	ldr	r3, [r4, #0]
 8007214:	341a      	adds	r4, #26
 8007216:	f854 5c0e 	ldr.w	r5, [r4, #-14]
 800721a:	f003 0306 	and.w	r3, r3, #6
 800721e:	6832      	ldr	r2, [r6, #0]
 8007220:	2600      	movs	r6, #0
 8007222:	2b04      	cmp	r3, #4
 8007224:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007228:	bf08      	it	eq
 800722a:	1aad      	subeq	r5, r5, r2
 800722c:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8007230:	bf14      	ite	ne
 8007232:	2500      	movne	r5, #0
 8007234:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007238:	4293      	cmp	r3, r2
 800723a:	bfc4      	itt	gt
 800723c:	1a9b      	subgt	r3, r3, r2
 800723e:	18ed      	addgt	r5, r5, r3
 8007240:	42b5      	cmp	r5, r6
 8007242:	d11a      	bne.n	800727a <_printf_common+0xce>
 8007244:	2000      	movs	r0, #0
 8007246:	e008      	b.n	800725a <_printf_common+0xae>
 8007248:	2301      	movs	r3, #1
 800724a:	4652      	mov	r2, sl
 800724c:	4649      	mov	r1, r9
 800724e:	4638      	mov	r0, r7
 8007250:	47c0      	blx	r8
 8007252:	3001      	adds	r0, #1
 8007254:	d103      	bne.n	800725e <_printf_common+0xb2>
 8007256:	f04f 30ff 	mov.w	r0, #4294967295
 800725a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800725e:	3501      	adds	r5, #1
 8007260:	e7c3      	b.n	80071ea <_printf_common+0x3e>
 8007262:	18e1      	adds	r1, r4, r3
 8007264:	1c5a      	adds	r2, r3, #1
 8007266:	2030      	movs	r0, #48	; 0x30
 8007268:	3302      	adds	r3, #2
 800726a:	4422      	add	r2, r4
 800726c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007270:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007274:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007278:	e7c4      	b.n	8007204 <_printf_common+0x58>
 800727a:	2301      	movs	r3, #1
 800727c:	4622      	mov	r2, r4
 800727e:	4649      	mov	r1, r9
 8007280:	4638      	mov	r0, r7
 8007282:	47c0      	blx	r8
 8007284:	3001      	adds	r0, #1
 8007286:	d0e6      	beq.n	8007256 <_printf_common+0xaa>
 8007288:	3601      	adds	r6, #1
 800728a:	e7d9      	b.n	8007240 <_printf_common+0x94>

0800728c <_printf_i>:
 800728c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007290:	7e0f      	ldrb	r7, [r1, #24]
 8007292:	4691      	mov	r9, r2
 8007294:	4680      	mov	r8, r0
 8007296:	460c      	mov	r4, r1
 8007298:	2f78      	cmp	r7, #120	; 0x78
 800729a:	469a      	mov	sl, r3
 800729c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800729e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80072a2:	d807      	bhi.n	80072b4 <_printf_i+0x28>
 80072a4:	2f62      	cmp	r7, #98	; 0x62
 80072a6:	d80a      	bhi.n	80072be <_printf_i+0x32>
 80072a8:	2f00      	cmp	r7, #0
 80072aa:	f000 80d8 	beq.w	800745e <_printf_i+0x1d2>
 80072ae:	2f58      	cmp	r7, #88	; 0x58
 80072b0:	f000 80a3 	beq.w	80073fa <_printf_i+0x16e>
 80072b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80072bc:	e03a      	b.n	8007334 <_printf_i+0xa8>
 80072be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072c2:	2b15      	cmp	r3, #21
 80072c4:	d8f6      	bhi.n	80072b4 <_printf_i+0x28>
 80072c6:	a101      	add	r1, pc, #4	; (adr r1, 80072cc <_printf_i+0x40>)
 80072c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072cc:	08007325 	.word	0x08007325
 80072d0:	08007339 	.word	0x08007339
 80072d4:	080072b5 	.word	0x080072b5
 80072d8:	080072b5 	.word	0x080072b5
 80072dc:	080072b5 	.word	0x080072b5
 80072e0:	080072b5 	.word	0x080072b5
 80072e4:	08007339 	.word	0x08007339
 80072e8:	080072b5 	.word	0x080072b5
 80072ec:	080072b5 	.word	0x080072b5
 80072f0:	080072b5 	.word	0x080072b5
 80072f4:	080072b5 	.word	0x080072b5
 80072f8:	08007445 	.word	0x08007445
 80072fc:	08007369 	.word	0x08007369
 8007300:	08007427 	.word	0x08007427
 8007304:	080072b5 	.word	0x080072b5
 8007308:	080072b5 	.word	0x080072b5
 800730c:	08007467 	.word	0x08007467
 8007310:	080072b5 	.word	0x080072b5
 8007314:	08007369 	.word	0x08007369
 8007318:	080072b5 	.word	0x080072b5
 800731c:	080072b5 	.word	0x080072b5
 8007320:	0800742f 	.word	0x0800742f
 8007324:	682b      	ldr	r3, [r5, #0]
 8007326:	1d1a      	adds	r2, r3, #4
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	602a      	str	r2, [r5, #0]
 800732c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007330:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007334:	2301      	movs	r3, #1
 8007336:	e0a3      	b.n	8007480 <_printf_i+0x1f4>
 8007338:	6820      	ldr	r0, [r4, #0]
 800733a:	6829      	ldr	r1, [r5, #0]
 800733c:	0606      	lsls	r6, r0, #24
 800733e:	f101 0304 	add.w	r3, r1, #4
 8007342:	d50a      	bpl.n	800735a <_printf_i+0xce>
 8007344:	680e      	ldr	r6, [r1, #0]
 8007346:	602b      	str	r3, [r5, #0]
 8007348:	2e00      	cmp	r6, #0
 800734a:	da03      	bge.n	8007354 <_printf_i+0xc8>
 800734c:	232d      	movs	r3, #45	; 0x2d
 800734e:	4276      	negs	r6, r6
 8007350:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007354:	485e      	ldr	r0, [pc, #376]	; (80074d0 <_printf_i+0x244>)
 8007356:	230a      	movs	r3, #10
 8007358:	e019      	b.n	800738e <_printf_i+0x102>
 800735a:	680e      	ldr	r6, [r1, #0]
 800735c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007360:	602b      	str	r3, [r5, #0]
 8007362:	bf18      	it	ne
 8007364:	b236      	sxthne	r6, r6
 8007366:	e7ef      	b.n	8007348 <_printf_i+0xbc>
 8007368:	682b      	ldr	r3, [r5, #0]
 800736a:	6820      	ldr	r0, [r4, #0]
 800736c:	1d19      	adds	r1, r3, #4
 800736e:	6029      	str	r1, [r5, #0]
 8007370:	0601      	lsls	r1, r0, #24
 8007372:	d501      	bpl.n	8007378 <_printf_i+0xec>
 8007374:	681e      	ldr	r6, [r3, #0]
 8007376:	e002      	b.n	800737e <_printf_i+0xf2>
 8007378:	0646      	lsls	r6, r0, #25
 800737a:	d5fb      	bpl.n	8007374 <_printf_i+0xe8>
 800737c:	881e      	ldrh	r6, [r3, #0]
 800737e:	2f6f      	cmp	r7, #111	; 0x6f
 8007380:	4853      	ldr	r0, [pc, #332]	; (80074d0 <_printf_i+0x244>)
 8007382:	bf0c      	ite	eq
 8007384:	2308      	moveq	r3, #8
 8007386:	230a      	movne	r3, #10
 8007388:	2100      	movs	r1, #0
 800738a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800738e:	6865      	ldr	r5, [r4, #4]
 8007390:	2d00      	cmp	r5, #0
 8007392:	60a5      	str	r5, [r4, #8]
 8007394:	bfa2      	ittt	ge
 8007396:	6821      	ldrge	r1, [r4, #0]
 8007398:	f021 0104 	bicge.w	r1, r1, #4
 800739c:	6021      	strge	r1, [r4, #0]
 800739e:	b90e      	cbnz	r6, 80073a4 <_printf_i+0x118>
 80073a0:	2d00      	cmp	r5, #0
 80073a2:	d04d      	beq.n	8007440 <_printf_i+0x1b4>
 80073a4:	4615      	mov	r5, r2
 80073a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80073aa:	fb03 6711 	mls	r7, r3, r1, r6
 80073ae:	5dc7      	ldrb	r7, [r0, r7]
 80073b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80073b4:	4637      	mov	r7, r6
 80073b6:	460e      	mov	r6, r1
 80073b8:	42bb      	cmp	r3, r7
 80073ba:	d9f4      	bls.n	80073a6 <_printf_i+0x11a>
 80073bc:	2b08      	cmp	r3, #8
 80073be:	d10b      	bne.n	80073d8 <_printf_i+0x14c>
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	07de      	lsls	r6, r3, #31
 80073c4:	d508      	bpl.n	80073d8 <_printf_i+0x14c>
 80073c6:	6923      	ldr	r3, [r4, #16]
 80073c8:	6861      	ldr	r1, [r4, #4]
 80073ca:	4299      	cmp	r1, r3
 80073cc:	bfde      	ittt	le
 80073ce:	2330      	movle	r3, #48	; 0x30
 80073d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80073d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80073d8:	1b52      	subs	r2, r2, r5
 80073da:	6122      	str	r2, [r4, #16]
 80073dc:	464b      	mov	r3, r9
 80073de:	aa03      	add	r2, sp, #12
 80073e0:	4621      	mov	r1, r4
 80073e2:	4640      	mov	r0, r8
 80073e4:	f8cd a000 	str.w	sl, [sp]
 80073e8:	f7ff fee0 	bl	80071ac <_printf_common>
 80073ec:	3001      	adds	r0, #1
 80073ee:	d14c      	bne.n	800748a <_printf_i+0x1fe>
 80073f0:	f04f 30ff 	mov.w	r0, #4294967295
 80073f4:	b004      	add	sp, #16
 80073f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073fa:	4835      	ldr	r0, [pc, #212]	; (80074d0 <_printf_i+0x244>)
 80073fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007400:	6829      	ldr	r1, [r5, #0]
 8007402:	6823      	ldr	r3, [r4, #0]
 8007404:	f851 6b04 	ldr.w	r6, [r1], #4
 8007408:	6029      	str	r1, [r5, #0]
 800740a:	061d      	lsls	r5, r3, #24
 800740c:	d514      	bpl.n	8007438 <_printf_i+0x1ac>
 800740e:	07df      	lsls	r7, r3, #31
 8007410:	bf44      	itt	mi
 8007412:	f043 0320 	orrmi.w	r3, r3, #32
 8007416:	6023      	strmi	r3, [r4, #0]
 8007418:	b91e      	cbnz	r6, 8007422 <_printf_i+0x196>
 800741a:	6823      	ldr	r3, [r4, #0]
 800741c:	f023 0320 	bic.w	r3, r3, #32
 8007420:	6023      	str	r3, [r4, #0]
 8007422:	2310      	movs	r3, #16
 8007424:	e7b0      	b.n	8007388 <_printf_i+0xfc>
 8007426:	6823      	ldr	r3, [r4, #0]
 8007428:	f043 0320 	orr.w	r3, r3, #32
 800742c:	6023      	str	r3, [r4, #0]
 800742e:	2378      	movs	r3, #120	; 0x78
 8007430:	4828      	ldr	r0, [pc, #160]	; (80074d4 <_printf_i+0x248>)
 8007432:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007436:	e7e3      	b.n	8007400 <_printf_i+0x174>
 8007438:	0659      	lsls	r1, r3, #25
 800743a:	bf48      	it	mi
 800743c:	b2b6      	uxthmi	r6, r6
 800743e:	e7e6      	b.n	800740e <_printf_i+0x182>
 8007440:	4615      	mov	r5, r2
 8007442:	e7bb      	b.n	80073bc <_printf_i+0x130>
 8007444:	682b      	ldr	r3, [r5, #0]
 8007446:	6826      	ldr	r6, [r4, #0]
 8007448:	1d18      	adds	r0, r3, #4
 800744a:	6961      	ldr	r1, [r4, #20]
 800744c:	6028      	str	r0, [r5, #0]
 800744e:	0635      	lsls	r5, r6, #24
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	d501      	bpl.n	8007458 <_printf_i+0x1cc>
 8007454:	6019      	str	r1, [r3, #0]
 8007456:	e002      	b.n	800745e <_printf_i+0x1d2>
 8007458:	0670      	lsls	r0, r6, #25
 800745a:	d5fb      	bpl.n	8007454 <_printf_i+0x1c8>
 800745c:	8019      	strh	r1, [r3, #0]
 800745e:	2300      	movs	r3, #0
 8007460:	4615      	mov	r5, r2
 8007462:	6123      	str	r3, [r4, #16]
 8007464:	e7ba      	b.n	80073dc <_printf_i+0x150>
 8007466:	682b      	ldr	r3, [r5, #0]
 8007468:	2100      	movs	r1, #0
 800746a:	1d1a      	adds	r2, r3, #4
 800746c:	602a      	str	r2, [r5, #0]
 800746e:	681d      	ldr	r5, [r3, #0]
 8007470:	6862      	ldr	r2, [r4, #4]
 8007472:	4628      	mov	r0, r5
 8007474:	f000 f832 	bl	80074dc <memchr>
 8007478:	b108      	cbz	r0, 800747e <_printf_i+0x1f2>
 800747a:	1b40      	subs	r0, r0, r5
 800747c:	6060      	str	r0, [r4, #4]
 800747e:	6863      	ldr	r3, [r4, #4]
 8007480:	6123      	str	r3, [r4, #16]
 8007482:	2300      	movs	r3, #0
 8007484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007488:	e7a8      	b.n	80073dc <_printf_i+0x150>
 800748a:	6923      	ldr	r3, [r4, #16]
 800748c:	462a      	mov	r2, r5
 800748e:	4649      	mov	r1, r9
 8007490:	4640      	mov	r0, r8
 8007492:	47d0      	blx	sl
 8007494:	3001      	adds	r0, #1
 8007496:	d0ab      	beq.n	80073f0 <_printf_i+0x164>
 8007498:	6823      	ldr	r3, [r4, #0]
 800749a:	079b      	lsls	r3, r3, #30
 800749c:	d413      	bmi.n	80074c6 <_printf_i+0x23a>
 800749e:	68e0      	ldr	r0, [r4, #12]
 80074a0:	9b03      	ldr	r3, [sp, #12]
 80074a2:	4298      	cmp	r0, r3
 80074a4:	bfb8      	it	lt
 80074a6:	4618      	movlt	r0, r3
 80074a8:	e7a4      	b.n	80073f4 <_printf_i+0x168>
 80074aa:	2301      	movs	r3, #1
 80074ac:	4632      	mov	r2, r6
 80074ae:	4649      	mov	r1, r9
 80074b0:	4640      	mov	r0, r8
 80074b2:	47d0      	blx	sl
 80074b4:	3001      	adds	r0, #1
 80074b6:	d09b      	beq.n	80073f0 <_printf_i+0x164>
 80074b8:	3501      	adds	r5, #1
 80074ba:	68e3      	ldr	r3, [r4, #12]
 80074bc:	9903      	ldr	r1, [sp, #12]
 80074be:	1a5b      	subs	r3, r3, r1
 80074c0:	42ab      	cmp	r3, r5
 80074c2:	dcf2      	bgt.n	80074aa <_printf_i+0x21e>
 80074c4:	e7eb      	b.n	800749e <_printf_i+0x212>
 80074c6:	2500      	movs	r5, #0
 80074c8:	f104 0619 	add.w	r6, r4, #25
 80074cc:	e7f5      	b.n	80074ba <_printf_i+0x22e>
 80074ce:	bf00      	nop
 80074d0:	0812b0d1 	.word	0x0812b0d1
 80074d4:	0812b0e2 	.word	0x0812b0e2

080074d8 <__retarget_lock_acquire_recursive>:
 80074d8:	4770      	bx	lr

080074da <__retarget_lock_release_recursive>:
 80074da:	4770      	bx	lr

080074dc <memchr>:
 80074dc:	b2c9      	uxtb	r1, r1
 80074de:	4402      	add	r2, r0
 80074e0:	b510      	push	{r4, lr}
 80074e2:	4290      	cmp	r0, r2
 80074e4:	4603      	mov	r3, r0
 80074e6:	d101      	bne.n	80074ec <memchr+0x10>
 80074e8:	2300      	movs	r3, #0
 80074ea:	e003      	b.n	80074f4 <memchr+0x18>
 80074ec:	781c      	ldrb	r4, [r3, #0]
 80074ee:	3001      	adds	r0, #1
 80074f0:	428c      	cmp	r4, r1
 80074f2:	d1f6      	bne.n	80074e2 <memchr+0x6>
 80074f4:	4618      	mov	r0, r3
 80074f6:	bd10      	pop	{r4, pc}

080074f8 <_malloc_usable_size_r>:
 80074f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074fc:	1f18      	subs	r0, r3, #4
 80074fe:	2b00      	cmp	r3, #0
 8007500:	bfbc      	itt	lt
 8007502:	580b      	ldrlt	r3, [r1, r0]
 8007504:	18c0      	addlt	r0, r0, r3
 8007506:	4770      	bx	lr

08007508 <expf>:
 8007508:	b508      	push	{r3, lr}
 800750a:	ed2d 8b02 	vpush	{d8}
 800750e:	eef0 8a40 	vmov.f32	s17, s0
 8007512:	f000 f82f 	bl	8007574 <__ieee754_expf>
 8007516:	eeb0 8a40 	vmov.f32	s16, s0
 800751a:	eeb0 0a68 	vmov.f32	s0, s17
 800751e:	f000 f919 	bl	8007754 <finitef>
 8007522:	b160      	cbz	r0, 800753e <expf+0x36>
 8007524:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8007564 <expf+0x5c>
 8007528:	eef4 8ae7 	vcmpe.f32	s17, s15
 800752c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007530:	dd0a      	ble.n	8007548 <expf+0x40>
 8007532:	f7ff fb33 	bl	8006b9c <__errno>
 8007536:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8007568 <expf+0x60>
 800753a:	2322      	movs	r3, #34	; 0x22
 800753c:	6003      	str	r3, [r0, #0]
 800753e:	eeb0 0a48 	vmov.f32	s0, s16
 8007542:	ecbd 8b02 	vpop	{d8}
 8007546:	bd08      	pop	{r3, pc}
 8007548:	eddf 7a08 	vldr	s15, [pc, #32]	; 800756c <expf+0x64>
 800754c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8007550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007554:	d5f3      	bpl.n	800753e <expf+0x36>
 8007556:	f7ff fb21 	bl	8006b9c <__errno>
 800755a:	2322      	movs	r3, #34	; 0x22
 800755c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8007570 <expf+0x68>
 8007560:	6003      	str	r3, [r0, #0]
 8007562:	e7ec      	b.n	800753e <expf+0x36>
 8007564:	42b17180 	.word	0x42b17180
 8007568:	7f800000 	.word	0x7f800000
 800756c:	c2cff1b5 	.word	0xc2cff1b5
 8007570:	00000000 	.word	0x00000000

08007574 <__ieee754_expf>:
 8007574:	ee10 2a10 	vmov	r2, s0
 8007578:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800757c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007580:	d902      	bls.n	8007588 <__ieee754_expf+0x14>
 8007582:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007586:	4770      	bx	lr
 8007588:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 800758c:	d105      	bne.n	800759a <__ieee754_expf+0x26>
 800758e:	2b00      	cmp	r3, #0
 8007590:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80076c8 <__ieee754_expf+0x154>
 8007594:	fe00 0a27 	vseleq.f32	s0, s0, s15
 8007598:	4770      	bx	lr
 800759a:	484c      	ldr	r0, [pc, #304]	; (80076cc <__ieee754_expf+0x158>)
 800759c:	4282      	cmp	r2, r0
 800759e:	dd02      	ble.n	80075a6 <__ieee754_expf+0x32>
 80075a0:	2000      	movs	r0, #0
 80075a2:	f000 b8d1 	b.w	8007748 <__math_oflowf>
 80075a6:	2a00      	cmp	r2, #0
 80075a8:	da05      	bge.n	80075b6 <__ieee754_expf+0x42>
 80075aa:	4a49      	ldr	r2, [pc, #292]	; (80076d0 <__ieee754_expf+0x15c>)
 80075ac:	4291      	cmp	r1, r2
 80075ae:	d902      	bls.n	80075b6 <__ieee754_expf+0x42>
 80075b0:	2000      	movs	r0, #0
 80075b2:	f000 b8c3 	b.w	800773c <__math_uflowf>
 80075b6:	4a47      	ldr	r2, [pc, #284]	; (80076d4 <__ieee754_expf+0x160>)
 80075b8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80075bc:	4291      	cmp	r1, r2
 80075be:	d952      	bls.n	8007666 <__ieee754_expf+0xf2>
 80075c0:	4a45      	ldr	r2, [pc, #276]	; (80076d8 <__ieee754_expf+0x164>)
 80075c2:	4291      	cmp	r1, r2
 80075c4:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80075c8:	d834      	bhi.n	8007634 <__ieee754_expf+0xc0>
 80075ca:	4944      	ldr	r1, [pc, #272]	; (80076dc <__ieee754_expf+0x168>)
 80075cc:	4411      	add	r1, r2
 80075ce:	ed91 7a00 	vldr	s14, [r1]
 80075d2:	4943      	ldr	r1, [pc, #268]	; (80076e0 <__ieee754_expf+0x16c>)
 80075d4:	ee30 7a47 	vsub.f32	s14, s0, s14
 80075d8:	440a      	add	r2, r1
 80075da:	edd2 7a00 	vldr	s15, [r2]
 80075de:	f1c3 0201 	rsb	r2, r3, #1
 80075e2:	1ad2      	subs	r2, r2, r3
 80075e4:	ee37 0a67 	vsub.f32	s0, s14, s15
 80075e8:	ee20 6a00 	vmul.f32	s12, s0, s0
 80075ec:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 80076e4 <__ieee754_expf+0x170>
 80075f0:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80076e8 <__ieee754_expf+0x174>
 80075f4:	eee6 6a05 	vfma.f32	s13, s12, s10
 80075f8:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 80076ec <__ieee754_expf+0x178>
 80075fc:	eea6 5a86 	vfma.f32	s10, s13, s12
 8007600:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80076f0 <__ieee754_expf+0x17c>
 8007604:	eee5 6a06 	vfma.f32	s13, s10, s12
 8007608:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80076f4 <__ieee754_expf+0x180>
 800760c:	eea6 5a86 	vfma.f32	s10, s13, s12
 8007610:	eef0 6a40 	vmov.f32	s13, s0
 8007614:	eee5 6a46 	vfms.f32	s13, s10, s12
 8007618:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800761c:	ee20 5a26 	vmul.f32	s10, s0, s13
 8007620:	bb92      	cbnz	r2, 8007688 <__ieee754_expf+0x114>
 8007622:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8007626:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800762a:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800762e:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8007632:	4770      	bx	lr
 8007634:	4b30      	ldr	r3, [pc, #192]	; (80076f8 <__ieee754_expf+0x184>)
 8007636:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80076fc <__ieee754_expf+0x188>
 800763a:	4413      	add	r3, r2
 800763c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8007700 <__ieee754_expf+0x18c>
 8007640:	edd3 7a00 	vldr	s15, [r3]
 8007644:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007648:	eeb0 7a40 	vmov.f32	s14, s0
 800764c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007650:	ee17 2a90 	vmov	r2, s15
 8007654:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007658:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800765c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8007704 <__ieee754_expf+0x190>
 8007660:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007664:	e7be      	b.n	80075e4 <__ieee754_expf+0x70>
 8007666:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 800766a:	d20b      	bcs.n	8007684 <__ieee754_expf+0x110>
 800766c:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007708 <__ieee754_expf+0x194>
 8007670:	ee70 6a26 	vadd.f32	s13, s0, s13
 8007674:	eef4 6ae5 	vcmpe.f32	s13, s11
 8007678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800767c:	dd02      	ble.n	8007684 <__ieee754_expf+0x110>
 800767e:	ee30 0a25 	vadd.f32	s0, s0, s11
 8007682:	4770      	bx	lr
 8007684:	2200      	movs	r2, #0
 8007686:	e7af      	b.n	80075e8 <__ieee754_expf+0x74>
 8007688:	ee76 6a66 	vsub.f32	s13, s12, s13
 800768c:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8007690:	bfb8      	it	lt
 8007692:	3264      	addlt	r2, #100	; 0x64
 8007694:	ee85 0a26 	vdiv.f32	s0, s10, s13
 8007698:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800769c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80076a0:	ee75 7ac0 	vsub.f32	s15, s11, s0
 80076a4:	ee17 3a90 	vmov	r3, s15
 80076a8:	bfb5      	itete	lt
 80076aa:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 800770c <__ieee754_expf+0x198>
 80076ae:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80076b2:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80076b6:	ee00 3a10 	vmovge	s0, r3
 80076ba:	bfbc      	itt	lt
 80076bc:	ee00 3a10 	vmovlt	s0, r3
 80076c0:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	00000000 	.word	0x00000000
 80076cc:	42b17217 	.word	0x42b17217
 80076d0:	42cff1b5 	.word	0x42cff1b5
 80076d4:	3eb17218 	.word	0x3eb17218
 80076d8:	3f851591 	.word	0x3f851591
 80076dc:	0812b0fc 	.word	0x0812b0fc
 80076e0:	0812b104 	.word	0x0812b104
 80076e4:	3331bb4c 	.word	0x3331bb4c
 80076e8:	b5ddea0e 	.word	0xb5ddea0e
 80076ec:	388ab355 	.word	0x388ab355
 80076f0:	bb360b61 	.word	0xbb360b61
 80076f4:	3e2aaaab 	.word	0x3e2aaaab
 80076f8:	0812b0f4 	.word	0x0812b0f4
 80076fc:	3fb8aa3b 	.word	0x3fb8aa3b
 8007700:	3f317180 	.word	0x3f317180
 8007704:	3717f7d1 	.word	0x3717f7d1
 8007708:	7149f2ca 	.word	0x7149f2ca
 800770c:	0d800000 	.word	0x0d800000

08007710 <with_errnof>:
 8007710:	b513      	push	{r0, r1, r4, lr}
 8007712:	4604      	mov	r4, r0
 8007714:	ed8d 0a01 	vstr	s0, [sp, #4]
 8007718:	f7ff fa40 	bl	8006b9c <__errno>
 800771c:	ed9d 0a01 	vldr	s0, [sp, #4]
 8007720:	6004      	str	r4, [r0, #0]
 8007722:	b002      	add	sp, #8
 8007724:	bd10      	pop	{r4, pc}

08007726 <xflowf>:
 8007726:	b130      	cbz	r0, 8007736 <xflowf+0x10>
 8007728:	eef1 7a40 	vneg.f32	s15, s0
 800772c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007730:	2022      	movs	r0, #34	; 0x22
 8007732:	f7ff bfed 	b.w	8007710 <with_errnof>
 8007736:	eef0 7a40 	vmov.f32	s15, s0
 800773a:	e7f7      	b.n	800772c <xflowf+0x6>

0800773c <__math_uflowf>:
 800773c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007744 <__math_uflowf+0x8>
 8007740:	f7ff bff1 	b.w	8007726 <xflowf>
 8007744:	10000000 	.word	0x10000000

08007748 <__math_oflowf>:
 8007748:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007750 <__math_oflowf+0x8>
 800774c:	f7ff bfeb 	b.w	8007726 <xflowf>
 8007750:	70000000 	.word	0x70000000

08007754 <finitef>:
 8007754:	b082      	sub	sp, #8
 8007756:	ed8d 0a01 	vstr	s0, [sp, #4]
 800775a:	9801      	ldr	r0, [sp, #4]
 800775c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007760:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8007764:	bfac      	ite	ge
 8007766:	2000      	movge	r0, #0
 8007768:	2001      	movlt	r0, #1
 800776a:	b002      	add	sp, #8
 800776c:	4770      	bx	lr
	...

08007770 <_init>:
 8007770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007772:	bf00      	nop
 8007774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007776:	bc08      	pop	{r3}
 8007778:	469e      	mov	lr, r3
 800777a:	4770      	bx	lr

0800777c <_fini>:
 800777c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800777e:	bf00      	nop
 8007780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007782:	bc08      	pop	{r3}
 8007784:	469e      	mov	lr, r3
 8007786:	4770      	bx	lr
