vhdl work ..\example_design\fifo\tri_mode_eth_mac_v5_5_tx_client_fifo.vhd
vhdl work ..\example_design\fifo\tri_mode_eth_mac_v5_5_rx_client_fifo.vhd
vhdl work ..\example_design\fifo\tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd
vhdl work ..\example_design\common\tri_mode_eth_mac_v5_5_reset_sync.vhd
vhdl work ..\example_design\common\tri_mode_eth_mac_v5_5_sync_block.vhd
vhdl work ..\example_design\pat_gen\tri_mode_eth_mac_v5_5_address_swap.vhd
vhdl work ..\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_mux.vhd
vhdl work ..\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_gen.vhd
vhdl work ..\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pat_check.vhd
vhdl work ..\example_design\pat_gen\tri_mode_eth_mac_v5_5_axi_pipe.vhd
vhdl work ..\example_design\pat_gen\tri_mode_eth_mac_v5_5_basic_pat_gen.vhd
vhdl work ..\example_design\statistics\tri_mode_eth_mac_v5_5_vector_decode.vhd
vhdl work ..\example_design\axi_lite\tri_mode_eth_mac_v5_5_axi_lite_sm.vhd
vhdl work ..\example_design\axi_ipif\tri_mode_eth_mac_v5_5_ipif_pkg.vhd
vhdl work ..\example_design\axi_ipif\tri_mode_eth_mac_v5_5_counter_f.vhd
vhdl work ..\example_design\axi_ipif\tri_mode_eth_mac_v5_5_pselect_f.vhd 

vhdl work ..\example_design\axi_ipif\tri_mode_eth_mac_v5_5_address_decoder.vhd
vhdl work ..\example_design\axi_ipif\tri_mode_eth_mac_v5_5_slave_attachment.vhd
vhdl work ..\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi_lite_ipif.vhd

vhdl work ..\example_design\axi_ipif\tri_mode_eth_mac_v5_5_axi4_lite_ipif_wrapper.vhd

vhdl work ..\example_design\tri_mode_eth_mac_v5_5_block.vhd
vhdl work ..\example_design\tri_mode_eth_mac_v5_5_fifo_block.vhd
vhdl work ..\example_design\tri_mode_eth_mac_v5_5_example_design.vhd
