-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rayTriangleIntersect is
generic (
    C_M_AXI_DIR_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_DIR_ID_WIDTH : INTEGER := 1;
    C_M_AXI_DIR_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DIR_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_DIR_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DIR_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DIR_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DIR_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P1_DRAM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_P1_DRAM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_P1_DRAM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P1_DRAM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_P1_DRAM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P1_DRAM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P1_DRAM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P1_DRAM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P2_DRAM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_P2_DRAM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_P2_DRAM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P2_DRAM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_P2_DRAM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P2_DRAM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P2_DRAM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P2_DRAM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P3_DRAM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_P3_DRAM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_P3_DRAM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P3_DRAM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_P3_DRAM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P3_DRAM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P3_DRAM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_P3_DRAM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_DIR_USER_VALUE : INTEGER := 0;
    C_M_AXI_DIR_PROT_VALUE : INTEGER := 0;
    C_M_AXI_DIR_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_P1_DRAM_USER_VALUE : INTEGER := 0;
    C_M_AXI_P1_DRAM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_P1_DRAM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_P2_DRAM_USER_VALUE : INTEGER := 0;
    C_M_AXI_P2_DRAM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_P2_DRAM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_P3_DRAM_USER_VALUE : INTEGER := 0;
    C_M_AXI_P3_DRAM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_P3_DRAM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_dir_AWVALID : OUT STD_LOGIC;
    m_axi_dir_AWREADY : IN STD_LOGIC;
    m_axi_dir_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_ADDR_WIDTH-1 downto 0);
    m_axi_dir_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_ID_WIDTH-1 downto 0);
    m_axi_dir_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dir_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dir_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dir_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dir_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dir_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dir_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dir_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dir_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_AWUSER_WIDTH-1 downto 0);
    m_axi_dir_WVALID : OUT STD_LOGIC;
    m_axi_dir_WREADY : IN STD_LOGIC;
    m_axi_dir_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_DATA_WIDTH-1 downto 0);
    m_axi_dir_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_DATA_WIDTH/8-1 downto 0);
    m_axi_dir_WLAST : OUT STD_LOGIC;
    m_axi_dir_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_ID_WIDTH-1 downto 0);
    m_axi_dir_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_WUSER_WIDTH-1 downto 0);
    m_axi_dir_ARVALID : OUT STD_LOGIC;
    m_axi_dir_ARREADY : IN STD_LOGIC;
    m_axi_dir_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_ADDR_WIDTH-1 downto 0);
    m_axi_dir_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_ID_WIDTH-1 downto 0);
    m_axi_dir_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_dir_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dir_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dir_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dir_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dir_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_dir_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dir_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_dir_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DIR_ARUSER_WIDTH-1 downto 0);
    m_axi_dir_RVALID : IN STD_LOGIC;
    m_axi_dir_RREADY : OUT STD_LOGIC;
    m_axi_dir_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DIR_DATA_WIDTH-1 downto 0);
    m_axi_dir_RLAST : IN STD_LOGIC;
    m_axi_dir_RID : IN STD_LOGIC_VECTOR (C_M_AXI_DIR_ID_WIDTH-1 downto 0);
    m_axi_dir_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DIR_RUSER_WIDTH-1 downto 0);
    m_axi_dir_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dir_BVALID : IN STD_LOGIC;
    m_axi_dir_BREADY : OUT STD_LOGIC;
    m_axi_dir_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_dir_BID : IN STD_LOGIC_VECTOR (C_M_AXI_DIR_ID_WIDTH-1 downto 0);
    m_axi_dir_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DIR_BUSER_WIDTH-1 downto 0);
    m_axi_P1_DRAM_AWVALID : OUT STD_LOGIC;
    m_axi_P1_DRAM_AWREADY : IN STD_LOGIC;
    m_axi_P1_DRAM_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_ADDR_WIDTH-1 downto 0);
    m_axi_P1_DRAM_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P1_DRAM_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_P1_DRAM_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P1_DRAM_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P1_DRAM_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P1_DRAM_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P1_DRAM_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P1_DRAM_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P1_DRAM_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P1_DRAM_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_AWUSER_WIDTH-1 downto 0);
    m_axi_P1_DRAM_WVALID : OUT STD_LOGIC;
    m_axi_P1_DRAM_WREADY : IN STD_LOGIC;
    m_axi_P1_DRAM_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_DATA_WIDTH-1 downto 0);
    m_axi_P1_DRAM_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_DATA_WIDTH/8-1 downto 0);
    m_axi_P1_DRAM_WLAST : OUT STD_LOGIC;
    m_axi_P1_DRAM_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P1_DRAM_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_WUSER_WIDTH-1 downto 0);
    m_axi_P1_DRAM_ARVALID : OUT STD_LOGIC;
    m_axi_P1_DRAM_ARREADY : IN STD_LOGIC;
    m_axi_P1_DRAM_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_ADDR_WIDTH-1 downto 0);
    m_axi_P1_DRAM_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P1_DRAM_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_P1_DRAM_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P1_DRAM_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P1_DRAM_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P1_DRAM_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P1_DRAM_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P1_DRAM_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P1_DRAM_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P1_DRAM_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_ARUSER_WIDTH-1 downto 0);
    m_axi_P1_DRAM_RVALID : IN STD_LOGIC;
    m_axi_P1_DRAM_RREADY : OUT STD_LOGIC;
    m_axi_P1_DRAM_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_DATA_WIDTH-1 downto 0);
    m_axi_P1_DRAM_RLAST : IN STD_LOGIC;
    m_axi_P1_DRAM_RID : IN STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P1_DRAM_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_RUSER_WIDTH-1 downto 0);
    m_axi_P1_DRAM_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P1_DRAM_BVALID : IN STD_LOGIC;
    m_axi_P1_DRAM_BREADY : OUT STD_LOGIC;
    m_axi_P1_DRAM_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P1_DRAM_BID : IN STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P1_DRAM_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_P1_DRAM_BUSER_WIDTH-1 downto 0);
    m_axi_P2_DRAM_AWVALID : OUT STD_LOGIC;
    m_axi_P2_DRAM_AWREADY : IN STD_LOGIC;
    m_axi_P2_DRAM_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_ADDR_WIDTH-1 downto 0);
    m_axi_P2_DRAM_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P2_DRAM_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_P2_DRAM_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P2_DRAM_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P2_DRAM_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P2_DRAM_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P2_DRAM_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P2_DRAM_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P2_DRAM_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P2_DRAM_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_AWUSER_WIDTH-1 downto 0);
    m_axi_P2_DRAM_WVALID : OUT STD_LOGIC;
    m_axi_P2_DRAM_WREADY : IN STD_LOGIC;
    m_axi_P2_DRAM_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_DATA_WIDTH-1 downto 0);
    m_axi_P2_DRAM_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_DATA_WIDTH/8-1 downto 0);
    m_axi_P2_DRAM_WLAST : OUT STD_LOGIC;
    m_axi_P2_DRAM_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P2_DRAM_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_WUSER_WIDTH-1 downto 0);
    m_axi_P2_DRAM_ARVALID : OUT STD_LOGIC;
    m_axi_P2_DRAM_ARREADY : IN STD_LOGIC;
    m_axi_P2_DRAM_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_ADDR_WIDTH-1 downto 0);
    m_axi_P2_DRAM_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P2_DRAM_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_P2_DRAM_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P2_DRAM_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P2_DRAM_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P2_DRAM_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P2_DRAM_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P2_DRAM_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P2_DRAM_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P2_DRAM_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_ARUSER_WIDTH-1 downto 0);
    m_axi_P2_DRAM_RVALID : IN STD_LOGIC;
    m_axi_P2_DRAM_RREADY : OUT STD_LOGIC;
    m_axi_P2_DRAM_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_DATA_WIDTH-1 downto 0);
    m_axi_P2_DRAM_RLAST : IN STD_LOGIC;
    m_axi_P2_DRAM_RID : IN STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P2_DRAM_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_RUSER_WIDTH-1 downto 0);
    m_axi_P2_DRAM_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P2_DRAM_BVALID : IN STD_LOGIC;
    m_axi_P2_DRAM_BREADY : OUT STD_LOGIC;
    m_axi_P2_DRAM_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P2_DRAM_BID : IN STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P2_DRAM_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_P2_DRAM_BUSER_WIDTH-1 downto 0);
    m_axi_P3_DRAM_AWVALID : OUT STD_LOGIC;
    m_axi_P3_DRAM_AWREADY : IN STD_LOGIC;
    m_axi_P3_DRAM_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_ADDR_WIDTH-1 downto 0);
    m_axi_P3_DRAM_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P3_DRAM_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_P3_DRAM_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P3_DRAM_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P3_DRAM_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P3_DRAM_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P3_DRAM_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P3_DRAM_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P3_DRAM_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P3_DRAM_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_AWUSER_WIDTH-1 downto 0);
    m_axi_P3_DRAM_WVALID : OUT STD_LOGIC;
    m_axi_P3_DRAM_WREADY : IN STD_LOGIC;
    m_axi_P3_DRAM_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_DATA_WIDTH-1 downto 0);
    m_axi_P3_DRAM_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_DATA_WIDTH/8-1 downto 0);
    m_axi_P3_DRAM_WLAST : OUT STD_LOGIC;
    m_axi_P3_DRAM_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P3_DRAM_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_WUSER_WIDTH-1 downto 0);
    m_axi_P3_DRAM_ARVALID : OUT STD_LOGIC;
    m_axi_P3_DRAM_ARREADY : IN STD_LOGIC;
    m_axi_P3_DRAM_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_ADDR_WIDTH-1 downto 0);
    m_axi_P3_DRAM_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P3_DRAM_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_P3_DRAM_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P3_DRAM_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P3_DRAM_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P3_DRAM_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P3_DRAM_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_P3_DRAM_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P3_DRAM_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_P3_DRAM_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_ARUSER_WIDTH-1 downto 0);
    m_axi_P3_DRAM_RVALID : IN STD_LOGIC;
    m_axi_P3_DRAM_RREADY : OUT STD_LOGIC;
    m_axi_P3_DRAM_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_DATA_WIDTH-1 downto 0);
    m_axi_P3_DRAM_RLAST : IN STD_LOGIC;
    m_axi_P3_DRAM_RID : IN STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P3_DRAM_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_RUSER_WIDTH-1 downto 0);
    m_axi_P3_DRAM_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P3_DRAM_BVALID : IN STD_LOGIC;
    m_axi_P3_DRAM_BREADY : OUT STD_LOGIC;
    m_axi_P3_DRAM_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_P3_DRAM_BID : IN STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_ID_WIDTH-1 downto 0);
    m_axi_P3_DRAM_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_P3_DRAM_BUSER_WIDTH-1 downto 0);
    intersectIndex : OUT STD_LOGIC_VECTOR (31 downto 0);
    intersectIndex_ap_vld : OUT STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of rayTriangleIntersect is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "rayTriangleIntersect_rayTriangleIntersect,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=25337,HLS_SYN_TPT=none,HLS_SYN_MEM=142,HLS_SYN_DSP=0,HLS_SYN_FF=8918,HLS_SYN_LUT=8482,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4A10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100101000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal dir_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal P1_DRAM_offset : STD_LOGIC_VECTOR (63 downto 0);
    signal P2_DRAM_offset : STD_LOGIC_VECTOR (63 downto 0);
    signal P3_DRAM_offset : STD_LOGIC_VECTOR (63 downto 0);
    signal dir_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal P1_DRAM_blk_n_AR : STD_LOGIC;
    signal P2_DRAM_blk_n_AR : STD_LOGIC;
    signal P3_DRAM_blk_n_AR : STD_LOGIC;
    signal trunc_ln_reg_364 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln1_reg_370 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln20_1_reg_376 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln20_2_reg_382 : STD_LOGIC_VECTOR (61 downto 0);
    signal P1_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P1_V_0_ce0 : STD_LOGIC;
    signal P1_V_0_we0 : STD_LOGIC;
    signal P1_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal P1_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P1_V_1_ce0 : STD_LOGIC;
    signal P1_V_1_we0 : STD_LOGIC;
    signal P1_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal P1_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P1_V_2_ce0 : STD_LOGIC;
    signal P1_V_2_we0 : STD_LOGIC;
    signal P1_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal P2_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P2_V_0_ce0 : STD_LOGIC;
    signal P2_V_0_we0 : STD_LOGIC;
    signal P2_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal P2_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P2_V_1_ce0 : STD_LOGIC;
    signal P2_V_1_we0 : STD_LOGIC;
    signal P2_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal P2_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P2_V_2_ce0 : STD_LOGIC;
    signal P2_V_2_we0 : STD_LOGIC;
    signal P2_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal P3_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P3_V_0_ce0 : STD_LOGIC;
    signal P3_V_0_we0 : STD_LOGIC;
    signal P3_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal P3_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P3_V_1_ce0 : STD_LOGIC;
    signal P3_V_1_we0 : STD_LOGIC;
    signal P3_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal P3_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal P3_V_2_ce0 : STD_LOGIC;
    signal P3_V_2_we0 : STD_LOGIC;
    signal P3_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_done : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_idle : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_ready : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WLAST : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_RREADY : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_BREADY : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out_ap_vld : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out_ap_vld : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out_ap_vld : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_done : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_idle : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_ready : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WLAST : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_RREADY : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_BREADY : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WLAST : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_RREADY : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_BREADY : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WLAST : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARVALID : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_RREADY : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_BREADY : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_we0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_idle : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_ready : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_ce0 : STD_LOGIC;
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out_ap_vld : STD_LOGIC;
    signal dir_AWREADY : STD_LOGIC;
    signal dir_WREADY : STD_LOGIC;
    signal dir_ARVALID : STD_LOGIC;
    signal dir_ARREADY : STD_LOGIC;
    signal dir_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dir_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dir_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dir_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dir_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dir_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dir_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dir_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dir_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dir_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dir_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dir_RVALID : STD_LOGIC;
    signal dir_RREADY : STD_LOGIC;
    signal dir_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal dir_RLAST : STD_LOGIC;
    signal dir_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal dir_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dir_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal dir_BVALID : STD_LOGIC;
    signal dir_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal dir_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal dir_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P1_DRAM_AWREADY : STD_LOGIC;
    signal P1_DRAM_WREADY : STD_LOGIC;
    signal P1_DRAM_ARVALID : STD_LOGIC;
    signal P1_DRAM_ARREADY : STD_LOGIC;
    signal P1_DRAM_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal P1_DRAM_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal P1_DRAM_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal P1_DRAM_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal P1_DRAM_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal P1_DRAM_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal P1_DRAM_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal P1_DRAM_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal P1_DRAM_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal P1_DRAM_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal P1_DRAM_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P1_DRAM_RVALID : STD_LOGIC;
    signal P1_DRAM_RREADY : STD_LOGIC;
    signal P1_DRAM_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal P1_DRAM_RLAST : STD_LOGIC;
    signal P1_DRAM_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal P1_DRAM_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P1_DRAM_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal P1_DRAM_BVALID : STD_LOGIC;
    signal P1_DRAM_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal P1_DRAM_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal P1_DRAM_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P2_DRAM_AWREADY : STD_LOGIC;
    signal P2_DRAM_WREADY : STD_LOGIC;
    signal P2_DRAM_ARVALID : STD_LOGIC;
    signal P2_DRAM_ARREADY : STD_LOGIC;
    signal P2_DRAM_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal P2_DRAM_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal P2_DRAM_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal P2_DRAM_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal P2_DRAM_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal P2_DRAM_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal P2_DRAM_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal P2_DRAM_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal P2_DRAM_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal P2_DRAM_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal P2_DRAM_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P2_DRAM_RVALID : STD_LOGIC;
    signal P2_DRAM_RREADY : STD_LOGIC;
    signal P2_DRAM_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal P2_DRAM_RLAST : STD_LOGIC;
    signal P2_DRAM_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal P2_DRAM_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P2_DRAM_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal P2_DRAM_BVALID : STD_LOGIC;
    signal P2_DRAM_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal P2_DRAM_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal P2_DRAM_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P3_DRAM_AWREADY : STD_LOGIC;
    signal P3_DRAM_WREADY : STD_LOGIC;
    signal P3_DRAM_ARVALID : STD_LOGIC;
    signal P3_DRAM_ARREADY : STD_LOGIC;
    signal P3_DRAM_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal P3_DRAM_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal P3_DRAM_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal P3_DRAM_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal P3_DRAM_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal P3_DRAM_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal P3_DRAM_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal P3_DRAM_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal P3_DRAM_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal P3_DRAM_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal P3_DRAM_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P3_DRAM_RVALID : STD_LOGIC;
    signal P3_DRAM_RREADY : STD_LOGIC;
    signal P3_DRAM_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal P3_DRAM_RLAST : STD_LOGIC;
    signal P3_DRAM_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal P3_DRAM_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal P3_DRAM_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal P3_DRAM_BVALID : STD_LOGIC;
    signal P3_DRAM_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal P3_DRAM_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal P3_DRAM_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg : STD_LOGIC := '0';
    signal grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal sext_ln15_fu_284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln20_fu_294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln20_1_fu_304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln20_2_fu_314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_dir_AWVALID : OUT STD_LOGIC;
        m_axi_dir_AWREADY : IN STD_LOGIC;
        m_axi_dir_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_dir_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dir_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dir_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dir_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dir_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dir_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dir_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dir_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dir_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_WVALID : OUT STD_LOGIC;
        m_axi_dir_WREADY : IN STD_LOGIC;
        m_axi_dir_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dir_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dir_WLAST : OUT STD_LOGIC;
        m_axi_dir_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_ARVALID : OUT STD_LOGIC;
        m_axi_dir_ARREADY : IN STD_LOGIC;
        m_axi_dir_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_dir_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dir_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dir_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dir_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dir_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dir_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_dir_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dir_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_dir_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_RVALID : IN STD_LOGIC;
        m_axi_dir_RREADY : OUT STD_LOGIC;
        m_axi_dir_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_dir_RLAST : IN STD_LOGIC;
        m_axi_dir_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dir_BVALID : IN STD_LOGIC;
        m_axi_dir_BREADY : OUT STD_LOGIC;
        m_axi_dir_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_dir_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_dir_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln15 : IN STD_LOGIC_VECTOR (61 downto 0);
        r_V_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        r_V_2_out_ap_vld : OUT STD_LOGIC;
        r_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        r_V_out_ap_vld : OUT STD_LOGIC;
        r_V_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        r_V_5_out_ap_vld : OUT STD_LOGIC );
    end component;


    component rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_P1_DRAM_AWVALID : OUT STD_LOGIC;
        m_axi_P1_DRAM_AWREADY : IN STD_LOGIC;
        m_axi_P1_DRAM_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_P1_DRAM_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P1_DRAM_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P1_DRAM_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P1_DRAM_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P1_DRAM_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P1_DRAM_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P1_DRAM_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P1_DRAM_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P1_DRAM_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_WVALID : OUT STD_LOGIC;
        m_axi_P1_DRAM_WREADY : IN STD_LOGIC;
        m_axi_P1_DRAM_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P1_DRAM_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P1_DRAM_WLAST : OUT STD_LOGIC;
        m_axi_P1_DRAM_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_ARVALID : OUT STD_LOGIC;
        m_axi_P1_DRAM_ARREADY : IN STD_LOGIC;
        m_axi_P1_DRAM_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_P1_DRAM_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P1_DRAM_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P1_DRAM_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P1_DRAM_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P1_DRAM_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P1_DRAM_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P1_DRAM_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P1_DRAM_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P1_DRAM_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_RVALID : IN STD_LOGIC;
        m_axi_P1_DRAM_RREADY : OUT STD_LOGIC;
        m_axi_P1_DRAM_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P1_DRAM_RLAST : IN STD_LOGIC;
        m_axi_P1_DRAM_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P1_DRAM_BVALID : IN STD_LOGIC;
        m_axi_P1_DRAM_BREADY : OUT STD_LOGIC;
        m_axi_P1_DRAM_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P1_DRAM_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P1_DRAM_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_AWVALID : OUT STD_LOGIC;
        m_axi_P2_DRAM_AWREADY : IN STD_LOGIC;
        m_axi_P2_DRAM_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_P2_DRAM_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P2_DRAM_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P2_DRAM_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P2_DRAM_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P2_DRAM_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P2_DRAM_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P2_DRAM_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P2_DRAM_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P2_DRAM_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_WVALID : OUT STD_LOGIC;
        m_axi_P2_DRAM_WREADY : IN STD_LOGIC;
        m_axi_P2_DRAM_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P2_DRAM_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P2_DRAM_WLAST : OUT STD_LOGIC;
        m_axi_P2_DRAM_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_ARVALID : OUT STD_LOGIC;
        m_axi_P2_DRAM_ARREADY : IN STD_LOGIC;
        m_axi_P2_DRAM_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_P2_DRAM_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P2_DRAM_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P2_DRAM_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P2_DRAM_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P2_DRAM_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P2_DRAM_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P2_DRAM_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P2_DRAM_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P2_DRAM_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_RVALID : IN STD_LOGIC;
        m_axi_P2_DRAM_RREADY : OUT STD_LOGIC;
        m_axi_P2_DRAM_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P2_DRAM_RLAST : IN STD_LOGIC;
        m_axi_P2_DRAM_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P2_DRAM_BVALID : IN STD_LOGIC;
        m_axi_P2_DRAM_BREADY : OUT STD_LOGIC;
        m_axi_P2_DRAM_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P2_DRAM_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P2_DRAM_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_AWVALID : OUT STD_LOGIC;
        m_axi_P3_DRAM_AWREADY : IN STD_LOGIC;
        m_axi_P3_DRAM_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_P3_DRAM_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P3_DRAM_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P3_DRAM_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P3_DRAM_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P3_DRAM_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P3_DRAM_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P3_DRAM_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P3_DRAM_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P3_DRAM_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_WVALID : OUT STD_LOGIC;
        m_axi_P3_DRAM_WREADY : IN STD_LOGIC;
        m_axi_P3_DRAM_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P3_DRAM_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P3_DRAM_WLAST : OUT STD_LOGIC;
        m_axi_P3_DRAM_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_ARVALID : OUT STD_LOGIC;
        m_axi_P3_DRAM_ARREADY : IN STD_LOGIC;
        m_axi_P3_DRAM_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_P3_DRAM_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P3_DRAM_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P3_DRAM_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P3_DRAM_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P3_DRAM_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P3_DRAM_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_P3_DRAM_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P3_DRAM_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_P3_DRAM_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_RVALID : IN STD_LOGIC;
        m_axi_P3_DRAM_RREADY : OUT STD_LOGIC;
        m_axi_P3_DRAM_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_P3_DRAM_RLAST : IN STD_LOGIC;
        m_axi_P3_DRAM_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P3_DRAM_BVALID : IN STD_LOGIC;
        m_axi_P3_DRAM_BREADY : OUT STD_LOGIC;
        m_axi_P3_DRAM_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_P3_DRAM_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_P3_DRAM_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln20_2 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln20_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        sext_ln20 : IN STD_LOGIC_VECTOR (61 downto 0);
        P1_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P1_V_0_ce0 : OUT STD_LOGIC;
        P1_V_0_we0 : OUT STD_LOGIC;
        P1_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        P2_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P2_V_0_ce0 : OUT STD_LOGIC;
        P2_V_0_we0 : OUT STD_LOGIC;
        P2_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        P3_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P3_V_0_ce0 : OUT STD_LOGIC;
        P3_V_0_we0 : OUT STD_LOGIC;
        P3_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        P1_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P1_V_1_ce0 : OUT STD_LOGIC;
        P1_V_1_we0 : OUT STD_LOGIC;
        P1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        P2_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P2_V_1_ce0 : OUT STD_LOGIC;
        P2_V_1_we0 : OUT STD_LOGIC;
        P2_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        P3_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P3_V_1_ce0 : OUT STD_LOGIC;
        P3_V_1_we0 : OUT STD_LOGIC;
        P3_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        P1_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P1_V_2_ce0 : OUT STD_LOGIC;
        P1_V_2_we0 : OUT STD_LOGIC;
        P1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        P2_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P2_V_2_ce0 : OUT STD_LOGIC;
        P2_V_2_we0 : OUT STD_LOGIC;
        P2_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        P3_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P3_V_2_ce0 : OUT STD_LOGIC;
        P3_V_2_we0 : OUT STD_LOGIC;
        P3_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln69 : IN STD_LOGIC_VECTOR (31 downto 0);
        dir_V_1_068_cast : IN STD_LOGIC_VECTOR (31 downto 0);
        dir_V_21_069_cast : IN STD_LOGIC_VECTOR (31 downto 0);
        P2_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P2_V_0_ce0 : OUT STD_LOGIC;
        P2_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        P1_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P1_V_0_ce0 : OUT STD_LOGIC;
        P1_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        P2_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P2_V_1_ce0 : OUT STD_LOGIC;
        P2_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        P1_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P1_V_1_ce0 : OUT STD_LOGIC;
        P1_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        P2_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P2_V_2_ce0 : OUT STD_LOGIC;
        P2_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        P1_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P1_V_2_ce0 : OUT STD_LOGIC;
        P1_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        P3_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P3_V_0_ce0 : OUT STD_LOGIC;
        P3_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        P3_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P3_V_1_ce0 : OUT STD_LOGIC;
        P3_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        P3_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        P3_V_2_ce0 : OUT STD_LOGIC;
        P3_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        intersectIndex_BRAM_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        intersectIndex_BRAM_out_ap_vld : OUT STD_LOGIC );
    end component;


    component rayTriangleIntersect_P1_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component rayTriangleIntersect_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        dir_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        P1_DRAM_offset : OUT STD_LOGIC_VECTOR (63 downto 0);
        P2_DRAM_offset : OUT STD_LOGIC_VECTOR (63 downto 0);
        P3_DRAM_offset : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component rayTriangleIntersect_dir_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component rayTriangleIntersect_P1_DRAM_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component rayTriangleIntersect_P2_DRAM_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component rayTriangleIntersect_P3_DRAM_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    P1_V_0_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P1_V_0_address0,
        ce0 => P1_V_0_ce0,
        we0 => P1_V_0_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_d0,
        q0 => P1_V_0_q0);

    P1_V_1_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P1_V_1_address0,
        ce0 => P1_V_1_ce0,
        we0 => P1_V_1_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_d0,
        q0 => P1_V_1_q0);

    P1_V_2_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P1_V_2_address0,
        ce0 => P1_V_2_ce0,
        we0 => P1_V_2_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_d0,
        q0 => P1_V_2_q0);

    P2_V_0_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P2_V_0_address0,
        ce0 => P2_V_0_ce0,
        we0 => P2_V_0_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_d0,
        q0 => P2_V_0_q0);

    P2_V_1_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P2_V_1_address0,
        ce0 => P2_V_1_ce0,
        we0 => P2_V_1_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_d0,
        q0 => P2_V_1_q0);

    P2_V_2_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P2_V_2_address0,
        ce0 => P2_V_2_ce0,
        we0 => P2_V_2_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_d0,
        q0 => P2_V_2_q0);

    P3_V_0_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P3_V_0_address0,
        ce0 => P3_V_0_ce0,
        we0 => P3_V_0_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_d0,
        q0 => P3_V_0_q0);

    P3_V_1_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P3_V_1_address0,
        ce0 => P3_V_1_ce0,
        we0 => P3_V_1_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_d0,
        q0 => P3_V_1_q0);

    P3_V_2_U : component rayTriangleIntersect_P1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 6320,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => P3_V_2_address0,
        ce0 => P3_V_2_ce0,
        we0 => P3_V_2_we0,
        d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_d0,
        q0 => P3_V_2_q0);

    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195 : component rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start,
        ap_done => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_done,
        ap_idle => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_idle,
        ap_ready => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_ready,
        m_axi_dir_AWVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWVALID,
        m_axi_dir_AWREADY => ap_const_logic_0,
        m_axi_dir_AWADDR => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWADDR,
        m_axi_dir_AWID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWID,
        m_axi_dir_AWLEN => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWLEN,
        m_axi_dir_AWSIZE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWSIZE,
        m_axi_dir_AWBURST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWBURST,
        m_axi_dir_AWLOCK => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWLOCK,
        m_axi_dir_AWCACHE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWCACHE,
        m_axi_dir_AWPROT => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWPROT,
        m_axi_dir_AWQOS => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWQOS,
        m_axi_dir_AWREGION => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWREGION,
        m_axi_dir_AWUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_AWUSER,
        m_axi_dir_WVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WVALID,
        m_axi_dir_WREADY => ap_const_logic_0,
        m_axi_dir_WDATA => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WDATA,
        m_axi_dir_WSTRB => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WSTRB,
        m_axi_dir_WLAST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WLAST,
        m_axi_dir_WID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WID,
        m_axi_dir_WUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_WUSER,
        m_axi_dir_ARVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARVALID,
        m_axi_dir_ARREADY => dir_ARREADY,
        m_axi_dir_ARADDR => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARADDR,
        m_axi_dir_ARID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARID,
        m_axi_dir_ARLEN => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLEN,
        m_axi_dir_ARSIZE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARSIZE,
        m_axi_dir_ARBURST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARBURST,
        m_axi_dir_ARLOCK => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLOCK,
        m_axi_dir_ARCACHE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARCACHE,
        m_axi_dir_ARPROT => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARPROT,
        m_axi_dir_ARQOS => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARQOS,
        m_axi_dir_ARREGION => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARREGION,
        m_axi_dir_ARUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARUSER,
        m_axi_dir_RVALID => dir_RVALID,
        m_axi_dir_RREADY => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_RREADY,
        m_axi_dir_RDATA => dir_RDATA,
        m_axi_dir_RLAST => dir_RLAST,
        m_axi_dir_RID => dir_RID,
        m_axi_dir_RUSER => dir_RUSER,
        m_axi_dir_RRESP => dir_RRESP,
        m_axi_dir_BVALID => ap_const_logic_0,
        m_axi_dir_BREADY => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_BREADY,
        m_axi_dir_BRESP => ap_const_lv2_0,
        m_axi_dir_BID => ap_const_lv1_0,
        m_axi_dir_BUSER => ap_const_lv1_0,
        sext_ln15 => trunc_ln_reg_364,
        r_V_2_out => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out,
        r_V_2_out_ap_vld => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out_ap_vld,
        r_V_out => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out,
        r_V_out_ap_vld => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out_ap_vld,
        r_V_5_out => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out,
        r_V_5_out_ap_vld => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out_ap_vld);

    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205 : component rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start,
        ap_done => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_done,
        ap_idle => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_idle,
        ap_ready => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_ready,
        m_axi_P1_DRAM_AWVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWVALID,
        m_axi_P1_DRAM_AWREADY => ap_const_logic_0,
        m_axi_P1_DRAM_AWADDR => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWADDR,
        m_axi_P1_DRAM_AWID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWID,
        m_axi_P1_DRAM_AWLEN => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWLEN,
        m_axi_P1_DRAM_AWSIZE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWSIZE,
        m_axi_P1_DRAM_AWBURST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWBURST,
        m_axi_P1_DRAM_AWLOCK => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWLOCK,
        m_axi_P1_DRAM_AWCACHE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWCACHE,
        m_axi_P1_DRAM_AWPROT => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWPROT,
        m_axi_P1_DRAM_AWQOS => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWQOS,
        m_axi_P1_DRAM_AWREGION => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWREGION,
        m_axi_P1_DRAM_AWUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_AWUSER,
        m_axi_P1_DRAM_WVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WVALID,
        m_axi_P1_DRAM_WREADY => ap_const_logic_0,
        m_axi_P1_DRAM_WDATA => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WDATA,
        m_axi_P1_DRAM_WSTRB => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WSTRB,
        m_axi_P1_DRAM_WLAST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WLAST,
        m_axi_P1_DRAM_WID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WID,
        m_axi_P1_DRAM_WUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_WUSER,
        m_axi_P1_DRAM_ARVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARVALID,
        m_axi_P1_DRAM_ARREADY => P1_DRAM_ARREADY,
        m_axi_P1_DRAM_ARADDR => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARADDR,
        m_axi_P1_DRAM_ARID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARID,
        m_axi_P1_DRAM_ARLEN => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLEN,
        m_axi_P1_DRAM_ARSIZE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARSIZE,
        m_axi_P1_DRAM_ARBURST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARBURST,
        m_axi_P1_DRAM_ARLOCK => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLOCK,
        m_axi_P1_DRAM_ARCACHE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARCACHE,
        m_axi_P1_DRAM_ARPROT => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARPROT,
        m_axi_P1_DRAM_ARQOS => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARQOS,
        m_axi_P1_DRAM_ARREGION => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARREGION,
        m_axi_P1_DRAM_ARUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARUSER,
        m_axi_P1_DRAM_RVALID => P1_DRAM_RVALID,
        m_axi_P1_DRAM_RREADY => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_RREADY,
        m_axi_P1_DRAM_RDATA => P1_DRAM_RDATA,
        m_axi_P1_DRAM_RLAST => P1_DRAM_RLAST,
        m_axi_P1_DRAM_RID => P1_DRAM_RID,
        m_axi_P1_DRAM_RUSER => P1_DRAM_RUSER,
        m_axi_P1_DRAM_RRESP => P1_DRAM_RRESP,
        m_axi_P1_DRAM_BVALID => ap_const_logic_0,
        m_axi_P1_DRAM_BREADY => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_BREADY,
        m_axi_P1_DRAM_BRESP => ap_const_lv2_0,
        m_axi_P1_DRAM_BID => ap_const_lv1_0,
        m_axi_P1_DRAM_BUSER => ap_const_lv1_0,
        m_axi_P2_DRAM_AWVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWVALID,
        m_axi_P2_DRAM_AWREADY => ap_const_logic_0,
        m_axi_P2_DRAM_AWADDR => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWADDR,
        m_axi_P2_DRAM_AWID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWID,
        m_axi_P2_DRAM_AWLEN => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWLEN,
        m_axi_P2_DRAM_AWSIZE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWSIZE,
        m_axi_P2_DRAM_AWBURST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWBURST,
        m_axi_P2_DRAM_AWLOCK => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWLOCK,
        m_axi_P2_DRAM_AWCACHE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWCACHE,
        m_axi_P2_DRAM_AWPROT => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWPROT,
        m_axi_P2_DRAM_AWQOS => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWQOS,
        m_axi_P2_DRAM_AWREGION => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWREGION,
        m_axi_P2_DRAM_AWUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_AWUSER,
        m_axi_P2_DRAM_WVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WVALID,
        m_axi_P2_DRAM_WREADY => ap_const_logic_0,
        m_axi_P2_DRAM_WDATA => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WDATA,
        m_axi_P2_DRAM_WSTRB => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WSTRB,
        m_axi_P2_DRAM_WLAST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WLAST,
        m_axi_P2_DRAM_WID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WID,
        m_axi_P2_DRAM_WUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_WUSER,
        m_axi_P2_DRAM_ARVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARVALID,
        m_axi_P2_DRAM_ARREADY => P2_DRAM_ARREADY,
        m_axi_P2_DRAM_ARADDR => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARADDR,
        m_axi_P2_DRAM_ARID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARID,
        m_axi_P2_DRAM_ARLEN => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLEN,
        m_axi_P2_DRAM_ARSIZE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARSIZE,
        m_axi_P2_DRAM_ARBURST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARBURST,
        m_axi_P2_DRAM_ARLOCK => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLOCK,
        m_axi_P2_DRAM_ARCACHE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARCACHE,
        m_axi_P2_DRAM_ARPROT => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARPROT,
        m_axi_P2_DRAM_ARQOS => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARQOS,
        m_axi_P2_DRAM_ARREGION => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARREGION,
        m_axi_P2_DRAM_ARUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARUSER,
        m_axi_P2_DRAM_RVALID => P2_DRAM_RVALID,
        m_axi_P2_DRAM_RREADY => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_RREADY,
        m_axi_P2_DRAM_RDATA => P2_DRAM_RDATA,
        m_axi_P2_DRAM_RLAST => P2_DRAM_RLAST,
        m_axi_P2_DRAM_RID => P2_DRAM_RID,
        m_axi_P2_DRAM_RUSER => P2_DRAM_RUSER,
        m_axi_P2_DRAM_RRESP => P2_DRAM_RRESP,
        m_axi_P2_DRAM_BVALID => ap_const_logic_0,
        m_axi_P2_DRAM_BREADY => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_BREADY,
        m_axi_P2_DRAM_BRESP => ap_const_lv2_0,
        m_axi_P2_DRAM_BID => ap_const_lv1_0,
        m_axi_P2_DRAM_BUSER => ap_const_lv1_0,
        m_axi_P3_DRAM_AWVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWVALID,
        m_axi_P3_DRAM_AWREADY => ap_const_logic_0,
        m_axi_P3_DRAM_AWADDR => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWADDR,
        m_axi_P3_DRAM_AWID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWID,
        m_axi_P3_DRAM_AWLEN => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWLEN,
        m_axi_P3_DRAM_AWSIZE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWSIZE,
        m_axi_P3_DRAM_AWBURST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWBURST,
        m_axi_P3_DRAM_AWLOCK => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWLOCK,
        m_axi_P3_DRAM_AWCACHE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWCACHE,
        m_axi_P3_DRAM_AWPROT => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWPROT,
        m_axi_P3_DRAM_AWQOS => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWQOS,
        m_axi_P3_DRAM_AWREGION => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWREGION,
        m_axi_P3_DRAM_AWUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_AWUSER,
        m_axi_P3_DRAM_WVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WVALID,
        m_axi_P3_DRAM_WREADY => ap_const_logic_0,
        m_axi_P3_DRAM_WDATA => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WDATA,
        m_axi_P3_DRAM_WSTRB => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WSTRB,
        m_axi_P3_DRAM_WLAST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WLAST,
        m_axi_P3_DRAM_WID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WID,
        m_axi_P3_DRAM_WUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_WUSER,
        m_axi_P3_DRAM_ARVALID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARVALID,
        m_axi_P3_DRAM_ARREADY => P3_DRAM_ARREADY,
        m_axi_P3_DRAM_ARADDR => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARADDR,
        m_axi_P3_DRAM_ARID => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARID,
        m_axi_P3_DRAM_ARLEN => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLEN,
        m_axi_P3_DRAM_ARSIZE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARSIZE,
        m_axi_P3_DRAM_ARBURST => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARBURST,
        m_axi_P3_DRAM_ARLOCK => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLOCK,
        m_axi_P3_DRAM_ARCACHE => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARCACHE,
        m_axi_P3_DRAM_ARPROT => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARPROT,
        m_axi_P3_DRAM_ARQOS => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARQOS,
        m_axi_P3_DRAM_ARREGION => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARREGION,
        m_axi_P3_DRAM_ARUSER => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARUSER,
        m_axi_P3_DRAM_RVALID => P3_DRAM_RVALID,
        m_axi_P3_DRAM_RREADY => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_RREADY,
        m_axi_P3_DRAM_RDATA => P3_DRAM_RDATA,
        m_axi_P3_DRAM_RLAST => P3_DRAM_RLAST,
        m_axi_P3_DRAM_RID => P3_DRAM_RID,
        m_axi_P3_DRAM_RUSER => P3_DRAM_RUSER,
        m_axi_P3_DRAM_RRESP => P3_DRAM_RRESP,
        m_axi_P3_DRAM_BVALID => ap_const_logic_0,
        m_axi_P3_DRAM_BREADY => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_BREADY,
        m_axi_P3_DRAM_BRESP => ap_const_lv2_0,
        m_axi_P3_DRAM_BID => ap_const_lv1_0,
        m_axi_P3_DRAM_BUSER => ap_const_lv1_0,
        sext_ln20_2 => trunc_ln20_2_reg_382,
        sext_ln20_1 => trunc_ln20_1_reg_376,
        sext_ln20 => trunc_ln1_reg_370,
        P1_V_0_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_address0,
        P1_V_0_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_ce0,
        P1_V_0_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_we0,
        P1_V_0_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_d0,
        P2_V_0_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_address0,
        P2_V_0_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_ce0,
        P2_V_0_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_we0,
        P2_V_0_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_d0,
        P3_V_0_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_address0,
        P3_V_0_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_ce0,
        P3_V_0_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_we0,
        P3_V_0_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_d0,
        P1_V_1_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_address0,
        P1_V_1_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_ce0,
        P1_V_1_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_we0,
        P1_V_1_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_d0,
        P2_V_1_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_address0,
        P2_V_1_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_ce0,
        P2_V_1_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_we0,
        P2_V_1_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_d0,
        P3_V_1_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_address0,
        P3_V_1_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_ce0,
        P3_V_1_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_we0,
        P3_V_1_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_d0,
        P1_V_2_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_address0,
        P1_V_2_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_ce0,
        P1_V_2_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_we0,
        P1_V_2_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_d0,
        P2_V_2_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_address0,
        P2_V_2_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_ce0,
        P2_V_2_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_we0,
        P2_V_2_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_d0,
        P3_V_2_address0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_address0,
        P3_V_2_ce0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_ce0,
        P3_V_2_we0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_we0,
        P3_V_2_d0 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_d0);

    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227 : component rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start,
        ap_done => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done,
        ap_idle => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_idle,
        ap_ready => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_ready,
        sext_ln69 => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_5_out,
        dir_V_1_068_cast => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_out,
        dir_V_21_069_cast => grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_r_V_2_out,
        P2_V_0_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_address0,
        P2_V_0_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_ce0,
        P2_V_0_q0 => P2_V_0_q0,
        P1_V_0_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_address0,
        P1_V_0_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_ce0,
        P1_V_0_q0 => P1_V_0_q0,
        P2_V_1_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_address0,
        P2_V_1_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_ce0,
        P2_V_1_q0 => P2_V_1_q0,
        P1_V_1_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_address0,
        P1_V_1_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_ce0,
        P1_V_1_q0 => P1_V_1_q0,
        P2_V_2_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_address0,
        P2_V_2_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_ce0,
        P2_V_2_q0 => P2_V_2_q0,
        P1_V_2_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_address0,
        P1_V_2_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_ce0,
        P1_V_2_q0 => P1_V_2_q0,
        P3_V_0_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_address0,
        P3_V_0_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_ce0,
        P3_V_0_q0 => P3_V_0_q0,
        P3_V_1_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_address0,
        P3_V_1_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_ce0,
        P3_V_1_q0 => P3_V_1_q0,
        P3_V_2_address0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_address0,
        P3_V_2_ce0 => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_ce0,
        P3_V_2_q0 => P3_V_2_q0,
        intersectIndex_BRAM_out => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out,
        intersectIndex_BRAM_out_ap_vld => grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out_ap_vld);

    control_s_axi_U : component rayTriangleIntersect_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        dir_DRAM => dir_DRAM,
        P1_DRAM_offset => P1_DRAM_offset,
        P2_DRAM_offset => P2_DRAM_offset,
        P3_DRAM_offset => P3_DRAM_offset,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    dir_m_axi_U : component rayTriangleIntersect_dir_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_DIR_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_DIR_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_DIR_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_DIR_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_DIR_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_DIR_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_DIR_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_DIR_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_DIR_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_DIR_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_DIR_CACHE_VALUE)
    port map (
        AWVALID => m_axi_dir_AWVALID,
        AWREADY => m_axi_dir_AWREADY,
        AWADDR => m_axi_dir_AWADDR,
        AWID => m_axi_dir_AWID,
        AWLEN => m_axi_dir_AWLEN,
        AWSIZE => m_axi_dir_AWSIZE,
        AWBURST => m_axi_dir_AWBURST,
        AWLOCK => m_axi_dir_AWLOCK,
        AWCACHE => m_axi_dir_AWCACHE,
        AWPROT => m_axi_dir_AWPROT,
        AWQOS => m_axi_dir_AWQOS,
        AWREGION => m_axi_dir_AWREGION,
        AWUSER => m_axi_dir_AWUSER,
        WVALID => m_axi_dir_WVALID,
        WREADY => m_axi_dir_WREADY,
        WDATA => m_axi_dir_WDATA,
        WSTRB => m_axi_dir_WSTRB,
        WLAST => m_axi_dir_WLAST,
        WID => m_axi_dir_WID,
        WUSER => m_axi_dir_WUSER,
        ARVALID => m_axi_dir_ARVALID,
        ARREADY => m_axi_dir_ARREADY,
        ARADDR => m_axi_dir_ARADDR,
        ARID => m_axi_dir_ARID,
        ARLEN => m_axi_dir_ARLEN,
        ARSIZE => m_axi_dir_ARSIZE,
        ARBURST => m_axi_dir_ARBURST,
        ARLOCK => m_axi_dir_ARLOCK,
        ARCACHE => m_axi_dir_ARCACHE,
        ARPROT => m_axi_dir_ARPROT,
        ARQOS => m_axi_dir_ARQOS,
        ARREGION => m_axi_dir_ARREGION,
        ARUSER => m_axi_dir_ARUSER,
        RVALID => m_axi_dir_RVALID,
        RREADY => m_axi_dir_RREADY,
        RDATA => m_axi_dir_RDATA,
        RLAST => m_axi_dir_RLAST,
        RID => m_axi_dir_RID,
        RUSER => m_axi_dir_RUSER,
        RRESP => m_axi_dir_RRESP,
        BVALID => m_axi_dir_BVALID,
        BREADY => m_axi_dir_BREADY,
        BRESP => m_axi_dir_BRESP,
        BID => m_axi_dir_BID,
        BUSER => m_axi_dir_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => dir_ARVALID,
        I_ARREADY => dir_ARREADY,
        I_ARADDR => dir_ARADDR,
        I_ARID => dir_ARID,
        I_ARLEN => dir_ARLEN,
        I_ARSIZE => dir_ARSIZE,
        I_ARLOCK => dir_ARLOCK,
        I_ARCACHE => dir_ARCACHE,
        I_ARQOS => dir_ARQOS,
        I_ARPROT => dir_ARPROT,
        I_ARUSER => dir_ARUSER,
        I_ARBURST => dir_ARBURST,
        I_ARREGION => dir_ARREGION,
        I_RVALID => dir_RVALID,
        I_RREADY => dir_RREADY,
        I_RDATA => dir_RDATA,
        I_RID => dir_RID,
        I_RUSER => dir_RUSER,
        I_RRESP => dir_RRESP,
        I_RLAST => dir_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => dir_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => dir_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => dir_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => dir_BRESP,
        I_BID => dir_BID,
        I_BUSER => dir_BUSER);

    P1_DRAM_m_axi_U : component rayTriangleIntersect_P1_DRAM_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_P1_DRAM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_P1_DRAM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_P1_DRAM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_P1_DRAM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_P1_DRAM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_P1_DRAM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_P1_DRAM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_P1_DRAM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_P1_DRAM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_P1_DRAM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_P1_DRAM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_P1_DRAM_AWVALID,
        AWREADY => m_axi_P1_DRAM_AWREADY,
        AWADDR => m_axi_P1_DRAM_AWADDR,
        AWID => m_axi_P1_DRAM_AWID,
        AWLEN => m_axi_P1_DRAM_AWLEN,
        AWSIZE => m_axi_P1_DRAM_AWSIZE,
        AWBURST => m_axi_P1_DRAM_AWBURST,
        AWLOCK => m_axi_P1_DRAM_AWLOCK,
        AWCACHE => m_axi_P1_DRAM_AWCACHE,
        AWPROT => m_axi_P1_DRAM_AWPROT,
        AWQOS => m_axi_P1_DRAM_AWQOS,
        AWREGION => m_axi_P1_DRAM_AWREGION,
        AWUSER => m_axi_P1_DRAM_AWUSER,
        WVALID => m_axi_P1_DRAM_WVALID,
        WREADY => m_axi_P1_DRAM_WREADY,
        WDATA => m_axi_P1_DRAM_WDATA,
        WSTRB => m_axi_P1_DRAM_WSTRB,
        WLAST => m_axi_P1_DRAM_WLAST,
        WID => m_axi_P1_DRAM_WID,
        WUSER => m_axi_P1_DRAM_WUSER,
        ARVALID => m_axi_P1_DRAM_ARVALID,
        ARREADY => m_axi_P1_DRAM_ARREADY,
        ARADDR => m_axi_P1_DRAM_ARADDR,
        ARID => m_axi_P1_DRAM_ARID,
        ARLEN => m_axi_P1_DRAM_ARLEN,
        ARSIZE => m_axi_P1_DRAM_ARSIZE,
        ARBURST => m_axi_P1_DRAM_ARBURST,
        ARLOCK => m_axi_P1_DRAM_ARLOCK,
        ARCACHE => m_axi_P1_DRAM_ARCACHE,
        ARPROT => m_axi_P1_DRAM_ARPROT,
        ARQOS => m_axi_P1_DRAM_ARQOS,
        ARREGION => m_axi_P1_DRAM_ARREGION,
        ARUSER => m_axi_P1_DRAM_ARUSER,
        RVALID => m_axi_P1_DRAM_RVALID,
        RREADY => m_axi_P1_DRAM_RREADY,
        RDATA => m_axi_P1_DRAM_RDATA,
        RLAST => m_axi_P1_DRAM_RLAST,
        RID => m_axi_P1_DRAM_RID,
        RUSER => m_axi_P1_DRAM_RUSER,
        RRESP => m_axi_P1_DRAM_RRESP,
        BVALID => m_axi_P1_DRAM_BVALID,
        BREADY => m_axi_P1_DRAM_BREADY,
        BRESP => m_axi_P1_DRAM_BRESP,
        BID => m_axi_P1_DRAM_BID,
        BUSER => m_axi_P1_DRAM_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => P1_DRAM_ARVALID,
        I_ARREADY => P1_DRAM_ARREADY,
        I_ARADDR => P1_DRAM_ARADDR,
        I_ARID => P1_DRAM_ARID,
        I_ARLEN => P1_DRAM_ARLEN,
        I_ARSIZE => P1_DRAM_ARSIZE,
        I_ARLOCK => P1_DRAM_ARLOCK,
        I_ARCACHE => P1_DRAM_ARCACHE,
        I_ARQOS => P1_DRAM_ARQOS,
        I_ARPROT => P1_DRAM_ARPROT,
        I_ARUSER => P1_DRAM_ARUSER,
        I_ARBURST => P1_DRAM_ARBURST,
        I_ARREGION => P1_DRAM_ARREGION,
        I_RVALID => P1_DRAM_RVALID,
        I_RREADY => P1_DRAM_RREADY,
        I_RDATA => P1_DRAM_RDATA,
        I_RID => P1_DRAM_RID,
        I_RUSER => P1_DRAM_RUSER,
        I_RRESP => P1_DRAM_RRESP,
        I_RLAST => P1_DRAM_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => P1_DRAM_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => P1_DRAM_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => P1_DRAM_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => P1_DRAM_BRESP,
        I_BID => P1_DRAM_BID,
        I_BUSER => P1_DRAM_BUSER);

    P2_DRAM_m_axi_U : component rayTriangleIntersect_P2_DRAM_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_P2_DRAM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_P2_DRAM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_P2_DRAM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_P2_DRAM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_P2_DRAM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_P2_DRAM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_P2_DRAM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_P2_DRAM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_P2_DRAM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_P2_DRAM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_P2_DRAM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_P2_DRAM_AWVALID,
        AWREADY => m_axi_P2_DRAM_AWREADY,
        AWADDR => m_axi_P2_DRAM_AWADDR,
        AWID => m_axi_P2_DRAM_AWID,
        AWLEN => m_axi_P2_DRAM_AWLEN,
        AWSIZE => m_axi_P2_DRAM_AWSIZE,
        AWBURST => m_axi_P2_DRAM_AWBURST,
        AWLOCK => m_axi_P2_DRAM_AWLOCK,
        AWCACHE => m_axi_P2_DRAM_AWCACHE,
        AWPROT => m_axi_P2_DRAM_AWPROT,
        AWQOS => m_axi_P2_DRAM_AWQOS,
        AWREGION => m_axi_P2_DRAM_AWREGION,
        AWUSER => m_axi_P2_DRAM_AWUSER,
        WVALID => m_axi_P2_DRAM_WVALID,
        WREADY => m_axi_P2_DRAM_WREADY,
        WDATA => m_axi_P2_DRAM_WDATA,
        WSTRB => m_axi_P2_DRAM_WSTRB,
        WLAST => m_axi_P2_DRAM_WLAST,
        WID => m_axi_P2_DRAM_WID,
        WUSER => m_axi_P2_DRAM_WUSER,
        ARVALID => m_axi_P2_DRAM_ARVALID,
        ARREADY => m_axi_P2_DRAM_ARREADY,
        ARADDR => m_axi_P2_DRAM_ARADDR,
        ARID => m_axi_P2_DRAM_ARID,
        ARLEN => m_axi_P2_DRAM_ARLEN,
        ARSIZE => m_axi_P2_DRAM_ARSIZE,
        ARBURST => m_axi_P2_DRAM_ARBURST,
        ARLOCK => m_axi_P2_DRAM_ARLOCK,
        ARCACHE => m_axi_P2_DRAM_ARCACHE,
        ARPROT => m_axi_P2_DRAM_ARPROT,
        ARQOS => m_axi_P2_DRAM_ARQOS,
        ARREGION => m_axi_P2_DRAM_ARREGION,
        ARUSER => m_axi_P2_DRAM_ARUSER,
        RVALID => m_axi_P2_DRAM_RVALID,
        RREADY => m_axi_P2_DRAM_RREADY,
        RDATA => m_axi_P2_DRAM_RDATA,
        RLAST => m_axi_P2_DRAM_RLAST,
        RID => m_axi_P2_DRAM_RID,
        RUSER => m_axi_P2_DRAM_RUSER,
        RRESP => m_axi_P2_DRAM_RRESP,
        BVALID => m_axi_P2_DRAM_BVALID,
        BREADY => m_axi_P2_DRAM_BREADY,
        BRESP => m_axi_P2_DRAM_BRESP,
        BID => m_axi_P2_DRAM_BID,
        BUSER => m_axi_P2_DRAM_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => P2_DRAM_ARVALID,
        I_ARREADY => P2_DRAM_ARREADY,
        I_ARADDR => P2_DRAM_ARADDR,
        I_ARID => P2_DRAM_ARID,
        I_ARLEN => P2_DRAM_ARLEN,
        I_ARSIZE => P2_DRAM_ARSIZE,
        I_ARLOCK => P2_DRAM_ARLOCK,
        I_ARCACHE => P2_DRAM_ARCACHE,
        I_ARQOS => P2_DRAM_ARQOS,
        I_ARPROT => P2_DRAM_ARPROT,
        I_ARUSER => P2_DRAM_ARUSER,
        I_ARBURST => P2_DRAM_ARBURST,
        I_ARREGION => P2_DRAM_ARREGION,
        I_RVALID => P2_DRAM_RVALID,
        I_RREADY => P2_DRAM_RREADY,
        I_RDATA => P2_DRAM_RDATA,
        I_RID => P2_DRAM_RID,
        I_RUSER => P2_DRAM_RUSER,
        I_RRESP => P2_DRAM_RRESP,
        I_RLAST => P2_DRAM_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => P2_DRAM_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => P2_DRAM_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => P2_DRAM_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => P2_DRAM_BRESP,
        I_BID => P2_DRAM_BID,
        I_BUSER => P2_DRAM_BUSER);

    P3_DRAM_m_axi_U : component rayTriangleIntersect_P3_DRAM_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_P3_DRAM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_P3_DRAM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_P3_DRAM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_P3_DRAM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_P3_DRAM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_P3_DRAM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_P3_DRAM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_P3_DRAM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_P3_DRAM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_P3_DRAM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_P3_DRAM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_P3_DRAM_AWVALID,
        AWREADY => m_axi_P3_DRAM_AWREADY,
        AWADDR => m_axi_P3_DRAM_AWADDR,
        AWID => m_axi_P3_DRAM_AWID,
        AWLEN => m_axi_P3_DRAM_AWLEN,
        AWSIZE => m_axi_P3_DRAM_AWSIZE,
        AWBURST => m_axi_P3_DRAM_AWBURST,
        AWLOCK => m_axi_P3_DRAM_AWLOCK,
        AWCACHE => m_axi_P3_DRAM_AWCACHE,
        AWPROT => m_axi_P3_DRAM_AWPROT,
        AWQOS => m_axi_P3_DRAM_AWQOS,
        AWREGION => m_axi_P3_DRAM_AWREGION,
        AWUSER => m_axi_P3_DRAM_AWUSER,
        WVALID => m_axi_P3_DRAM_WVALID,
        WREADY => m_axi_P3_DRAM_WREADY,
        WDATA => m_axi_P3_DRAM_WDATA,
        WSTRB => m_axi_P3_DRAM_WSTRB,
        WLAST => m_axi_P3_DRAM_WLAST,
        WID => m_axi_P3_DRAM_WID,
        WUSER => m_axi_P3_DRAM_WUSER,
        ARVALID => m_axi_P3_DRAM_ARVALID,
        ARREADY => m_axi_P3_DRAM_ARREADY,
        ARADDR => m_axi_P3_DRAM_ARADDR,
        ARID => m_axi_P3_DRAM_ARID,
        ARLEN => m_axi_P3_DRAM_ARLEN,
        ARSIZE => m_axi_P3_DRAM_ARSIZE,
        ARBURST => m_axi_P3_DRAM_ARBURST,
        ARLOCK => m_axi_P3_DRAM_ARLOCK,
        ARCACHE => m_axi_P3_DRAM_ARCACHE,
        ARPROT => m_axi_P3_DRAM_ARPROT,
        ARQOS => m_axi_P3_DRAM_ARQOS,
        ARREGION => m_axi_P3_DRAM_ARREGION,
        ARUSER => m_axi_P3_DRAM_ARUSER,
        RVALID => m_axi_P3_DRAM_RVALID,
        RREADY => m_axi_P3_DRAM_RREADY,
        RDATA => m_axi_P3_DRAM_RDATA,
        RLAST => m_axi_P3_DRAM_RLAST,
        RID => m_axi_P3_DRAM_RID,
        RUSER => m_axi_P3_DRAM_RUSER,
        RRESP => m_axi_P3_DRAM_RRESP,
        BVALID => m_axi_P3_DRAM_BVALID,
        BREADY => m_axi_P3_DRAM_BREADY,
        BRESP => m_axi_P3_DRAM_BRESP,
        BID => m_axi_P3_DRAM_BID,
        BUSER => m_axi_P3_DRAM_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => P3_DRAM_ARVALID,
        I_ARREADY => P3_DRAM_ARREADY,
        I_ARADDR => P3_DRAM_ARADDR,
        I_ARID => P3_DRAM_ARID,
        I_ARLEN => P3_DRAM_ARLEN,
        I_ARSIZE => P3_DRAM_ARSIZE,
        I_ARLOCK => P3_DRAM_ARLOCK,
        I_ARCACHE => P3_DRAM_ARCACHE,
        I_ARQOS => P3_DRAM_ARQOS,
        I_ARPROT => P3_DRAM_ARPROT,
        I_ARUSER => P3_DRAM_ARUSER,
        I_ARBURST => P3_DRAM_ARBURST,
        I_ARREGION => P3_DRAM_ARREGION,
        I_RVALID => P3_DRAM_RVALID,
        I_RREADY => P3_DRAM_RREADY,
        I_RDATA => P3_DRAM_RDATA,
        I_RID => P3_DRAM_RID,
        I_RUSER => P3_DRAM_RUSER,
        I_RRESP => P3_DRAM_RRESP,
        I_RLAST => P3_DRAM_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => P3_DRAM_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => P3_DRAM_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => P3_DRAM_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => P3_DRAM_BRESP,
        I_BID => P3_DRAM_BID,
        I_BUSER => P3_DRAM_BUSER);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_ready = ap_const_logic_1)) then 
                    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_ready = ap_const_logic_1)) then 
                    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_ready = ap_const_logic_1)) then 
                    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln1_reg_370 <= P1_DRAM_offset(63 downto 2);
                trunc_ln20_1_reg_376 <= P2_DRAM_offset(63 downto 2);
                trunc_ln20_2_reg_382 <= P3_DRAM_offset(63 downto 2);
                trunc_ln_reg_364 <= dir_DRAM(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_block_state2_io, ap_block_state10_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;

    P1_DRAM_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARADDR, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln20_fu_294_p1, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P1_DRAM_ARADDR <= sext_ln20_fu_294_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARADDR <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARADDR;
        else 
            P1_DRAM_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    P1_DRAM_ARBURST_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARBURST, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARBURST <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARBURST;
        else 
            P1_DRAM_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    P1_DRAM_ARCACHE_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARCACHE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARCACHE <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARCACHE;
        else 
            P1_DRAM_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    P1_DRAM_ARID_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARID, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARID <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARID;
        else 
            P1_DRAM_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    P1_DRAM_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLEN, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P1_DRAM_ARLEN <= ap_const_lv32_4A10;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARLEN <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLEN;
        else 
            P1_DRAM_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    P1_DRAM_ARLOCK_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLOCK, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARLOCK <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARLOCK;
        else 
            P1_DRAM_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    P1_DRAM_ARPROT_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARPROT, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARPROT <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARPROT;
        else 
            P1_DRAM_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    P1_DRAM_ARQOS_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARQOS, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARQOS <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARQOS;
        else 
            P1_DRAM_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    P1_DRAM_ARREGION_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARREGION, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARREGION <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARREGION;
        else 
            P1_DRAM_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    P1_DRAM_ARSIZE_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARSIZE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARSIZE <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARSIZE;
        else 
            P1_DRAM_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    P1_DRAM_ARUSER_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARUSER, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARUSER <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARUSER;
        else 
            P1_DRAM_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    P1_DRAM_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARVALID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P1_DRAM_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_ARVALID <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_ARVALID;
        else 
            P1_DRAM_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    P1_DRAM_RREADY_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P1_DRAM_RREADY <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P1_DRAM_RREADY;
        else 
            P1_DRAM_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    P1_DRAM_blk_n_AR_assign_proc : process(m_axi_P1_DRAM_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            P1_DRAM_blk_n_AR <= m_axi_P1_DRAM_ARREADY;
        else 
            P1_DRAM_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    P1_V_0_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P1_V_0_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_0_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_address0;
        else 
            P1_V_0_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P1_V_0_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P1_V_0_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_0_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_ce0;
        else 
            P1_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P1_V_0_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_0_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_0_we0;
        else 
            P1_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P1_V_1_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P1_V_1_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_1_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_address0;
        else 
            P1_V_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P1_V_1_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P1_V_1_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_1_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_ce0;
        else 
            P1_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P1_V_1_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_1_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_1_we0;
        else 
            P1_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P1_V_2_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P1_V_2_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_2_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_address0;
        else 
            P1_V_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P1_V_2_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P1_V_2_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P1_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_2_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_ce0;
        else 
            P1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P1_V_2_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P1_V_2_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P1_V_2_we0;
        else 
            P1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P2_DRAM_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARADDR, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln20_1_fu_304_p1, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P2_DRAM_ARADDR <= sext_ln20_1_fu_304_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARADDR <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARADDR;
        else 
            P2_DRAM_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    P2_DRAM_ARBURST_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARBURST, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARBURST <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARBURST;
        else 
            P2_DRAM_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    P2_DRAM_ARCACHE_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARCACHE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARCACHE <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARCACHE;
        else 
            P2_DRAM_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    P2_DRAM_ARID_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARID, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARID <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARID;
        else 
            P2_DRAM_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    P2_DRAM_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLEN, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P2_DRAM_ARLEN <= ap_const_lv32_4A10;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARLEN <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLEN;
        else 
            P2_DRAM_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    P2_DRAM_ARLOCK_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLOCK, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARLOCK <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARLOCK;
        else 
            P2_DRAM_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    P2_DRAM_ARPROT_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARPROT, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARPROT <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARPROT;
        else 
            P2_DRAM_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    P2_DRAM_ARQOS_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARQOS, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARQOS <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARQOS;
        else 
            P2_DRAM_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    P2_DRAM_ARREGION_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARREGION, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARREGION <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARREGION;
        else 
            P2_DRAM_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    P2_DRAM_ARSIZE_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARSIZE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARSIZE <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARSIZE;
        else 
            P2_DRAM_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    P2_DRAM_ARUSER_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARUSER, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARUSER <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARUSER;
        else 
            P2_DRAM_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    P2_DRAM_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARVALID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P2_DRAM_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_ARVALID <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_ARVALID;
        else 
            P2_DRAM_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    P2_DRAM_RREADY_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P2_DRAM_RREADY <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P2_DRAM_RREADY;
        else 
            P2_DRAM_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    P2_DRAM_blk_n_AR_assign_proc : process(m_axi_P2_DRAM_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            P2_DRAM_blk_n_AR <= m_axi_P2_DRAM_ARREADY;
        else 
            P2_DRAM_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    P2_V_0_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P2_V_0_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_0_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_address0;
        else 
            P2_V_0_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P2_V_0_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P2_V_0_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_0_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_ce0;
        else 
            P2_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P2_V_0_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_0_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_0_we0;
        else 
            P2_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P2_V_1_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P2_V_1_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_1_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_address0;
        else 
            P2_V_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P2_V_1_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P2_V_1_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_1_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_ce0;
        else 
            P2_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P2_V_1_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_1_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_1_we0;
        else 
            P2_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P2_V_2_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P2_V_2_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_2_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_address0;
        else 
            P2_V_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P2_V_2_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P2_V_2_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P2_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_2_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_ce0;
        else 
            P2_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P2_V_2_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P2_V_2_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P2_V_2_we0;
        else 
            P2_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P3_DRAM_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARADDR, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln20_2_fu_314_p1, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P3_DRAM_ARADDR <= sext_ln20_2_fu_314_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARADDR <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARADDR;
        else 
            P3_DRAM_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    P3_DRAM_ARBURST_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARBURST, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARBURST <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARBURST;
        else 
            P3_DRAM_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    P3_DRAM_ARCACHE_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARCACHE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARCACHE <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARCACHE;
        else 
            P3_DRAM_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    P3_DRAM_ARID_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARID, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARID <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARID;
        else 
            P3_DRAM_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    P3_DRAM_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLEN, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P3_DRAM_ARLEN <= ap_const_lv32_4A10;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARLEN <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLEN;
        else 
            P3_DRAM_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    P3_DRAM_ARLOCK_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLOCK, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARLOCK <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARLOCK;
        else 
            P3_DRAM_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    P3_DRAM_ARPROT_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARPROT, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARPROT <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARPROT;
        else 
            P3_DRAM_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    P3_DRAM_ARQOS_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARQOS, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARQOS <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARQOS;
        else 
            P3_DRAM_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    P3_DRAM_ARREGION_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARREGION, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARREGION <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARREGION;
        else 
            P3_DRAM_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    P3_DRAM_ARSIZE_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARSIZE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARSIZE <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARSIZE;
        else 
            P3_DRAM_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    P3_DRAM_ARUSER_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARUSER, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARUSER <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARUSER;
        else 
            P3_DRAM_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    P3_DRAM_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARVALID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            P3_DRAM_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_ARVALID <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_ARVALID;
        else 
            P3_DRAM_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    P3_DRAM_RREADY_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            P3_DRAM_RREADY <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_m_axi_P3_DRAM_RREADY;
        else 
            P3_DRAM_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    P3_DRAM_blk_n_AR_assign_proc : process(m_axi_P3_DRAM_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            P3_DRAM_blk_n_AR <= m_axi_P3_DRAM_ARREADY;
        else 
            P3_DRAM_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    P3_V_0_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P3_V_0_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_0_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_address0;
        else 
            P3_V_0_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P3_V_0_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P3_V_0_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_0_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_ce0;
        else 
            P3_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P3_V_0_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_0_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_0_we0;
        else 
            P3_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P3_V_1_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P3_V_1_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_1_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_address0;
        else 
            P3_V_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P3_V_1_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P3_V_1_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_1_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_ce0;
        else 
            P3_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P3_V_1_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_1_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_1_we0;
        else 
            P3_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    P3_V_2_address0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_address0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P3_V_2_address0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_2_address0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_address0;
        else 
            P3_V_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    P3_V_2_ce0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_ce0, grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            P3_V_2_ce0 <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_P3_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_2_ce0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_ce0;
        else 
            P3_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P3_V_2_we0_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P3_V_2_we0 <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_P3_V_2_we0;
        else 
            P3_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done)
    begin
        if ((grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_io)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_done, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_done = ap_const_logic_0) or (grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_io_assign_proc : process(dir_ARREADY, P1_DRAM_ARREADY, P2_DRAM_ARREADY, P3_DRAM_ARREADY)
    begin
                ap_block_state2_io <= ((dir_ARREADY = ap_const_logic_0) or (ap_const_logic_0 = P3_DRAM_ARREADY) or (ap_const_logic_0 = P2_DRAM_ARREADY) or (ap_const_logic_0 = P1_DRAM_ARREADY));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    dir_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARADDR, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln15_fu_284_p1, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dir_ARADDR <= sext_ln15_fu_284_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARADDR <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARADDR;
        else 
            dir_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dir_ARBURST_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARBURST, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARBURST <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARBURST;
        else 
            dir_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    dir_ARCACHE_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARCACHE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARCACHE <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARCACHE;
        else 
            dir_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    dir_ARID_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARID, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARID <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARID;
        else 
            dir_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    dir_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLEN, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dir_ARLEN <= ap_const_lv32_3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARLEN <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLEN;
        else 
            dir_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dir_ARLOCK_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLOCK, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARLOCK <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARLOCK;
        else 
            dir_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    dir_ARPROT_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARPROT, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARPROT <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARPROT;
        else 
            dir_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    dir_ARQOS_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARQOS, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARQOS <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARQOS;
        else 
            dir_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    dir_ARREGION_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARREGION, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARREGION <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARREGION;
        else 
            dir_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    dir_ARSIZE_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARSIZE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARSIZE <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARSIZE;
        else 
            dir_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    dir_ARUSER_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARUSER, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARUSER <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARUSER;
        else 
            dir_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    dir_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARVALID, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_block_state2_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dir_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_ARVALID <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_ARVALID;
        else 
            dir_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    dir_RREADY_assign_proc : process(grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            dir_RREADY <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_m_axi_dir_RREADY;
        else 
            dir_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    dir_blk_n_AR_assign_proc : process(m_axi_dir_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dir_blk_n_AR <= m_axi_dir_ARREADY;
        else 
            dir_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_ap_start_reg;
    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_195_ap_start_reg;
    grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start <= grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_205_ap_start_reg;
    intersectIndex <= grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_227_intersectIndex_BRAM_out;

    intersectIndex_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            intersectIndex_ap_vld <= ap_const_logic_1;
        else 
            intersectIndex_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln15_fu_284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_364),64));

        sext_ln20_1_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln20_1_reg_376),64));

        sext_ln20_2_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln20_2_reg_382),64));

        sext_ln20_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_370),64));

end behav;
