// Seed: 1793497292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  inout wire id_42;
  inout wire id_41;
  output wire id_40;
  output wire id_39;
  inout wire id_38;
  output wire id_37;
  inout wire id_36;
  output wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_43 = 'b0;
  assign id_39 = id_30;
  assign id_7  = -1;
  for (id_44 = id_21; 1; id_40.id_13 = id_20) wire id_45;
  wire id_46, id_47, id_48;
  id_49(
      1'h0, 1, -1 && id_23, id_12, id_12.id_3, id_20
  );
  always_latch id_50;
  wire id_51, id_52;
  assign id_43 = -1'b0;
  assign id_33 = 1'b0;
  wire id_53;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45
);
  input wire id_45;
  output wire id_44;
  inout wire id_43;
  output wire id_42;
  input wire id_41;
  input wire id_40;
  inout wire id_39;
  inout wire id_38;
  input wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_46;
  parameter id_47 = id_1;
  wire id_48, id_49 = id_30[1'b0];
  module_0 modCall_1 (
      id_36,
      id_14,
      id_29,
      id_49,
      id_25,
      id_49,
      id_48,
      id_41,
      id_12,
      id_45,
      id_16,
      id_43,
      id_46,
      id_14,
      id_17,
      id_46,
      id_40,
      id_32,
      id_25,
      id_24,
      id_27,
      id_36,
      id_25,
      id_27,
      id_31,
      id_35,
      id_14,
      id_6,
      id_14,
      id_5,
      id_39,
      id_3,
      id_10,
      id_19,
      id_10,
      id_35,
      id_13,
      id_49,
      id_28,
      id_20,
      id_48,
      id_28
  );
  wire id_50;
endmodule
