TimeQuest Timing Analyzer report for lab3
Wed May 25 21:23:05 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width
 11. Clock to Output Times
 12. Minimum Clock to Output Times
 13. Slow 1200mV 0C Model Fmax Summary
 14. Slow 1200mV 0C Model Setup Summary
 15. Slow 1200mV 0C Model Hold Summary
 16. Slow 1200mV 0C Model Recovery Summary
 17. Slow 1200mV 0C Model Removal Summary
 18. Slow 1200mV 0C Model Minimum Pulse Width
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast 1200mV 0C Model Setup Summary
 22. Fast 1200mV 0C Model Hold Summary
 23. Fast 1200mV 0C Model Recovery Summary
 24. Fast 1200mV 0C Model Removal Summary
 25. Fast 1200mV 0C Model Minimum Pulse Width
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Multicorner Timing Analysis Summary
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Board Trace Model Assignments
 32. Input Transition Times
 33. Slow Corner Signal Integrity Metrics
 34. Fast Corner Signal Integrity Metrics
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name      ; lab3                                             ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C40Q240C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                         ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 1018.33 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.018 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.499 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width                                                                          ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock ; Clock Edge ; Target                    ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate        ; CLK   ; Rise       ; CLK                       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst                      ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst1                     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst2                     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst3                     ;
; 0.253  ; 0.364        ; 0.220          ; 0.109 ; High Pulse Width ; CLK   ; Rise       ; inst                      ;
; 0.253  ; 0.364        ; 0.220          ; 0.109 ; High Pulse Width ; CLK   ; Rise       ; inst1                     ;
; 0.253  ; 0.364        ; 0.220          ; 0.109 ; High Pulse Width ; CLK   ; Rise       ; inst2                     ;
; 0.253  ; 0.364        ; 0.220          ; 0.109 ; High Pulse Width ; CLK   ; Rise       ; inst3                     ;
; 0.337  ; 0.416        ; 0.188          ; 0.109 ; Low Pulse Width  ; CLK   ; Rise       ; inst                      ;
; 0.337  ; 0.416        ; 0.188          ; 0.109 ; Low Pulse Width  ; CLK   ; Rise       ; inst1                     ;
; 0.337  ; 0.416        ; 0.188          ; 0.109 ; Low Pulse Width  ; CLK   ; Rise       ; inst2                     ;
; 0.337  ; 0.416        ; 0.188          ; 0.109 ; Low Pulse Width  ; CLK   ; Rise       ; inst3                     ;
; 0.462  ; 0.462        ; 0.000          ; 0.000 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o               ;
; 0.472  ; 0.465        ; 0.000          ; 0.007 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0] ;
; 0.472  ; 0.465        ; 0.000          ; 0.007 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk   ;
; 0.477  ; 0.416        ; 0.000          ; 0.061 ; Low Pulse Width  ; CLK   ; Rise       ; inst1|clk                 ;
; 0.477  ; 0.416        ; 0.000          ; 0.061 ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clk                 ;
; 0.477  ; 0.416        ; 0.000          ; 0.061 ; Low Pulse Width  ; CLK   ; Rise       ; inst3|clk                 ;
; 0.477  ; 0.416        ; 0.000          ; 0.061 ; Low Pulse Width  ; CLK   ; Rise       ; inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; 0.000 ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; 0.000 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i               ;
; 0.522  ; 0.461        ; 0.000          ; 0.061 ; High Pulse Width ; CLK   ; Rise       ; inst1|clk                 ;
; 0.522  ; 0.461        ; 0.000          ; 0.061 ; High Pulse Width ; CLK   ; Rise       ; inst2|clk                 ;
; 0.522  ; 0.461        ; 0.000          ; 0.061 ; High Pulse Width ; CLK   ; Rise       ; inst3|clk                 ;
; 0.522  ; 0.461        ; 0.000          ; 0.061 ; High Pulse Width ; CLK   ; Rise       ; inst|clk                  ;
; 0.527  ; 0.520        ; 0.000          ; 0.007 ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0] ;
; 0.527  ; 0.520        ; 0.000          ; 0.007 ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk   ;
; 0.538  ; 0.538        ; 0.000          ; 0.000 ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o               ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; T1        ; CLK        ; 6.566 ; 6.688 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.874 ; 6.109 ; Rise       ; CLK             ;
; T3        ; CLK        ; 8.148 ; 8.168 ; Rise       ; CLK             ;
; T4        ; CLK        ; 7.068 ; 6.890 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.874 ; 6.109 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; T1        ; CLK        ; 6.428 ; 6.548 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.841 ; 6.071 ; Rise       ; CLK             ;
; T3        ; CLK        ; 8.008 ; 8.029 ; Rise       ; CLK             ;
; T4        ; CLK        ; 6.913 ; 6.739 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.841 ; 6.071 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-------------+-----------------+------------+---------------------------------------------------------------+
; 1126.13 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.112 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.468 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width                                                                           ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock ; Clock Edge ; Target                    ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate        ; CLK   ; Rise       ; CLK                       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst                      ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst1                     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst2                     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst3                     ;
; 0.263  ; 0.383        ; 0.216          ; 0.096 ; High Pulse Width ; CLK   ; Rise       ; inst                      ;
; 0.263  ; 0.383        ; 0.216          ; 0.096 ; High Pulse Width ; CLK   ; Rise       ; inst1                     ;
; 0.263  ; 0.383        ; 0.216          ; 0.096 ; High Pulse Width ; CLK   ; Rise       ; inst2                     ;
; 0.263  ; 0.383        ; 0.216          ; 0.096 ; High Pulse Width ; CLK   ; Rise       ; inst3                     ;
; 0.335  ; 0.423        ; 0.184          ; 0.096 ; Low Pulse Width  ; CLK   ; Rise       ; inst                      ;
; 0.335  ; 0.423        ; 0.184          ; 0.096 ; Low Pulse Width  ; CLK   ; Rise       ; inst1                     ;
; 0.335  ; 0.423        ; 0.184          ; 0.096 ; Low Pulse Width  ; CLK   ; Rise       ; inst2                     ;
; 0.335  ; 0.423        ; 0.184          ; 0.096 ; Low Pulse Width  ; CLK   ; Rise       ; inst3                     ;
; 0.462  ; 0.462        ; 0.000          ; 0.000 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o               ;
; 0.465  ; 0.458        ; 0.000          ; 0.007 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0] ;
; 0.465  ; 0.458        ; 0.000          ; 0.007 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk   ;
; 0.467  ; 0.413        ; 0.000          ; 0.054 ; Low Pulse Width  ; CLK   ; Rise       ; inst1|clk                 ;
; 0.467  ; 0.413        ; 0.000          ; 0.054 ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clk                 ;
; 0.467  ; 0.413        ; 0.000          ; 0.054 ; Low Pulse Width  ; CLK   ; Rise       ; inst3|clk                 ;
; 0.467  ; 0.413        ; 0.000          ; 0.054 ; Low Pulse Width  ; CLK   ; Rise       ; inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; 0.000 ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; 0.000 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i               ;
; 0.532  ; 0.478        ; 0.000          ; 0.054 ; High Pulse Width ; CLK   ; Rise       ; inst1|clk                 ;
; 0.532  ; 0.478        ; 0.000          ; 0.054 ; High Pulse Width ; CLK   ; Rise       ; inst2|clk                 ;
; 0.532  ; 0.478        ; 0.000          ; 0.054 ; High Pulse Width ; CLK   ; Rise       ; inst3|clk                 ;
; 0.532  ; 0.478        ; 0.000          ; 0.054 ; High Pulse Width ; CLK   ; Rise       ; inst|clk                  ;
; 0.535  ; 0.528        ; 0.000          ; 0.007 ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0] ;
; 0.535  ; 0.528        ; 0.000          ; 0.007 ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk   ;
; 0.538  ; 0.538        ; 0.000          ; 0.000 ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o               ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; T1        ; CLK        ; 6.229 ; 6.403 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.787 ; 6.089 ; Rise       ; CLK             ;
; T3        ; CLK        ; 7.862 ; 7.829 ; Rise       ; CLK             ;
; T4        ; CLK        ; 6.763 ; 6.518 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.787 ; 6.089 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; T1        ; CLK        ; 6.107 ; 6.277 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.757 ; 6.051 ; Rise       ; CLK             ;
; T3        ; CLK        ; 7.736 ; 7.707 ; Rise       ; CLK             ;
; T4        ; CLK        ; 6.623 ; 6.385 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.757 ; 6.051 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.585 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.192 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width                                                                           ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock ; Clock Edge ; Target                    ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate        ; CLK   ; Rise       ; CLK                       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst                      ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst1                     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst2                     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period       ; CLK   ; Rise       ; inst3                     ;
; -0.055 ; 0.076        ; 0.184          ; 0.053 ; Low Pulse Width  ; CLK   ; Rise       ; inst                      ;
; -0.055 ; 0.076        ; 0.184          ; 0.053 ; Low Pulse Width  ; CLK   ; Rise       ; inst1                     ;
; -0.055 ; 0.076        ; 0.184          ; 0.053 ; Low Pulse Width  ; CLK   ; Rise       ; inst2                     ;
; -0.055 ; 0.076        ; 0.184          ; 0.053 ; Low Pulse Width  ; CLK   ; Rise       ; inst3                     ;
; 0.118  ; 0.118        ; 0.000          ; 0.000 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o               ;
; 0.124  ; 0.094        ; 0.000          ; 0.030 ; Low Pulse Width  ; CLK   ; Rise       ; inst1|clk                 ;
; 0.124  ; 0.094        ; 0.000          ; 0.030 ; Low Pulse Width  ; CLK   ; Rise       ; inst2|clk                 ;
; 0.124  ; 0.094        ; 0.000          ; 0.030 ; Low Pulse Width  ; CLK   ; Rise       ; inst3|clk                 ;
; 0.124  ; 0.094        ; 0.000          ; 0.030 ; Low Pulse Width  ; CLK   ; Rise       ; inst|clk                  ;
; 0.132  ; 0.129        ; 0.000          ; 0.003 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0] ;
; 0.132  ; 0.129        ; 0.000          ; 0.003 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; 0.000 ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; 0.000 ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i               ;
; 0.654  ; 0.817        ; 0.216          ; 0.053 ; High Pulse Width ; CLK   ; Rise       ; inst                      ;
; 0.654  ; 0.817        ; 0.216          ; 0.053 ; High Pulse Width ; CLK   ; Rise       ; inst1                     ;
; 0.654  ; 0.817        ; 0.216          ; 0.053 ; High Pulse Width ; CLK   ; Rise       ; inst2                     ;
; 0.654  ; 0.817        ; 0.216          ; 0.053 ; High Pulse Width ; CLK   ; Rise       ; inst3                     ;
; 0.867  ; 0.864        ; 0.000          ; 0.003 ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0] ;
; 0.867  ; 0.864        ; 0.000          ; 0.003 ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk   ;
; 0.875  ; 0.845        ; 0.000          ; 0.030 ; High Pulse Width ; CLK   ; Rise       ; inst1|clk                 ;
; 0.875  ; 0.845        ; 0.000          ; 0.030 ; High Pulse Width ; CLK   ; Rise       ; inst2|clk                 ;
; 0.875  ; 0.845        ; 0.000          ; 0.030 ; High Pulse Width ; CLK   ; Rise       ; inst3|clk                 ;
; 0.875  ; 0.845        ; 0.000          ; 0.030 ; High Pulse Width ; CLK   ; Rise       ; inst|clk                  ;
; 0.882  ; 0.882        ; 0.000          ; 0.000 ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o               ;
+--------+--------------+----------------+-------+------------------+-------+------------+---------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; T1        ; CLK        ; 3.244 ; 3.215 ; Rise       ; CLK             ;
; T2        ; CLK        ; 3.162 ; 3.653 ; Rise       ; CLK             ;
; T3        ; CLK        ; 4.153 ; 4.282 ; Rise       ; CLK             ;
; T4        ; CLK        ; 3.363 ; 3.404 ; Rise       ; CLK             ;
; T2        ; CLK        ; 3.162 ; 3.653 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; T1        ; CLK        ; 3.179 ; 3.151 ; Rise       ; CLK             ;
; T2        ; CLK        ; 3.145 ; 3.636 ; Rise       ; CLK             ;
; T3        ; CLK        ; 4.089 ; 4.217 ; Rise       ; CLK             ;
; T4        ; CLK        ; 3.294 ; 3.333 ; Rise       ; CLK             ;
; T2        ; CLK        ; 3.145 ; 3.636 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; -3.000              ;
;  CLK             ; 0.018 ; 0.192 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; N/A                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; T1        ; CLK        ; 6.566 ; 6.688 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.874 ; 6.109 ; Rise       ; CLK             ;
; T3        ; CLK        ; 8.148 ; 8.168 ; Rise       ; CLK             ;
; T4        ; CLK        ; 7.068 ; 6.890 ; Rise       ; CLK             ;
; T2        ; CLK        ; 5.874 ; 6.109 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; T1        ; CLK        ; 3.179 ; 3.151 ; Rise       ; CLK             ;
; T2        ; CLK        ; 3.145 ; 3.636 ; Rise       ; CLK             ;
; T3        ; CLK        ; 4.089 ; 4.217 ; Rise       ; CLK             ;
; T4        ; CLK        ; 3.294 ; 3.333 ; Rise       ; CLK             ;
; T2        ; CLK        ; 3.145 ; 3.636 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; T1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; T2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; T3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; T4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00108 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00108 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00829 V          ; 0.106 V                              ; 0.016 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00829 V         ; 0.106 V                             ; 0.016 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0032 V           ; 0.118 V                              ; 0.017 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0032 V          ; 0.118 V                             ; 0.017 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0746 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0746 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.048 V                              ; 4.85e-010 s                 ; 6.74e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.048 V                             ; 4.85e-010 s                ; 6.74e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 4        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 4        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed May 25 21:23:03 2022
Info: Command: quartus_sta lab3 -c lab3
Info: qsta_default_script.tcl version: #3
Warning: Ignored assignments for entity "lab3" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name OPTIMIZE_SSN OFF -entity lab3 -family "Cyclone III" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity lab3 -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab3 -section_id "Root Region" is ignored
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLK CLK
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 0.018
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.018         0.000 CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 CLK 
Info: No recovery paths to report
Info: No removal paths to report
Critical Warning: Timing requirements not met
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Worst-case setup slack is 0.112
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.112         0.000 CLK 
Info: Worst-case hold slack is 0.468
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.468         0.000 CLK 
Info: No recovery paths to report
Info: No removal paths to report
Critical Warning: Timing requirements not met
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Worst-case setup slack is 0.585
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.585         0.000 CLK 
Info: Worst-case hold slack is 0.192
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.192         0.000 CLK 
Info: No recovery paths to report
Info: No removal paths to report
Critical Warning: Timing requirements not met
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 286 megabytes
    Info: Processing ended: Wed May 25 21:23:05 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


