                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : FreeWare ANSI-C Compiler
                              3 ; Version 2.1.9Ga Sun Jan 16 17:31:23 2000
                              4 
                              5 ;--------------------------------------------------------
                              6 	.module _divulong
                              7 ;--------------------------------------------------------
                              8 ; publics variables in this module
                              9 ;--------------------------------------------------------
                             10 	.globl __divulong_PARM_2
                             11 	.globl __divulong
                             12 ;--------------------------------------------------------
                             13 ; special function registers
                             14 ;--------------------------------------------------------
                             15 ;--------------------------------------------------------
                             16 ; special function bits 
                             17 ;--------------------------------------------------------
                             18 ;--------------------------------------------------------
                             19 ; internal ram data
                             20 ;--------------------------------------------------------
                             21 	.area	DSEG    (DATA)
   0000                      22 __divulong_sloc0_1_0:
   0000                      23 	.ds	0x0004
   0004                      24 __divulong_sloc1_1_0:
   0004                      25 	.ds	0x0004
                             26 ;--------------------------------------------------------
                             27 ; overlayable items in internal ram 
                             28 ;--------------------------------------------------------
                             29 	.area	OSEG	(OVR,DATA)
                             30 ;--------------------------------------------------------
                             31 ; indirectly addressable internal ram data
                             32 ;--------------------------------------------------------
                             33 	.area	ISEG    (DATA)
                             34 ;--------------------------------------------------------
                             35 ; bit data
                             36 ;--------------------------------------------------------
                             37 	.area	BSEG    (BIT)
                             38 ;--------------------------------------------------------
                             39 ; external ram data
                             40 ;--------------------------------------------------------
                             41 	.area	XSEG    (XDATA)
   0000                      42 __divulong_PARM_2:
   0000                      43 	.ds	0x0004
   0004                      44 __divulong_a_1_1:
   0004                      45 	.ds	0x0004
   0008                      46 __divulong_reste_1_1:
   0008                      47 	.ds	0x0004
   000C                      48 __divulong_count_1_1:
   000C                      49 	.ds	0x0001
                             50 ;--------------------------------------------------------
                             51 ; global & static initialisations
                             52 ;--------------------------------------------------------
                             53 	.area GSINIT (CODE)
                             54 ;--------------------------------------------------------
                             55 ; code
                             56 ;--------------------------------------------------------
                             57 	.area CSEG (CODE)
                    0000     58 	G$_divulong$0$0 ==.
                             59 ;	_divulong.c 27
                             60 ;	-----------------------------------------
                             61 ;	 function _divulong
                             62 ;	-----------------------------------------
   0000                      63 __divulong:
                    0002     64 	ar2 = 0x02
                    0003     65 	ar3 = 0x03
                    0004     66 	ar4 = 0x04
                    0005     67 	ar5 = 0x05
                    0006     68 	ar6 = 0x06
                    0007     69 	ar7 = 0x07
                    0000     70 	ar0 = 0x00
                    0001     71 	ar1 = 0x01
                             72 ;	_divulong.c 48
   0000 C0 E0                73 	push	acc
   0002 C0 F0                74 	push	b
   0004 C0 83                75 	push	dph
   0006 C0 82                76 	push	dpl
   0008 90s00r04             77 	mov	dptr,#__divulong_a_1_1
   000B D0 E0                78 	pop	acc
   000D F0                   79 	movx	@dptr,a
   000E D0 E0                80 	pop	acc
   0010 A3                   81 	inc	dptr
   0011 F0                   82 	movx	@dptr,a
   0012 D0 E0                83 	pop	acc
   0014 A3                   84 	inc	dptr
   0015 F0                   85 	movx	@dptr,a
   0016 D0 E0                86 	pop	acc
   0018 A3                   87 	inc	dptr
   0019 F0                   88 	movx	@dptr,a
                             89 ;	_divulong.c 29
   001A 90s00r08             90 	mov	dptr,#__divulong_reste_1_1
   001D E4                   91 	clr	a
   001E A3                   92 	inc	dptr
   001F A3                   93 	inc	dptr
   0020 A3                   94 	inc	dptr
   0021 F0                   95 	movx	@dptr,a
   0022 12s00r00             96 	lcall	__decdptr
   0025 F0                   97 	movx	@dptr,a
   0026 12s00r00             98 	lcall	__decdptr
   0029 F0                   99 	movx	@dptr,a
   002A 12s00r00            100 	lcall	__decdptr
   002D F0                  101 	movx	@dptr,a
                            102 ;	_divulong.c 30
   002E 90s00r0C            103 	mov	dptr,#__divulong_count_1_1
   0031 74 20               104 	mov	a,#0x20
   0033 F0                  105 	movx	@dptr,a
                            106 ;	_divulong.c 33
   0034 90s00r00            107 	mov	dptr,#__divulong_PARM_2
   0037 E0                  108 	movx	a,@dptr
   0038 F5*00               109 	mov	__divulong_sloc0_1_0,a
   003A A3                  110 	inc	dptr
   003B E0                  111 	movx	a,@dptr
   003C F5*01               112 	mov	(__divulong_sloc0_1_0 + 1),a
   003E A3                  113 	inc	dptr
   003F E0                  114 	movx	a,@dptr
   0040 F5*02               115 	mov	(__divulong_sloc0_1_0 + 2),a
   0042 A3                  116 	inc	dptr
   0043 E0                  117 	movx	a,@dptr
   0044 F5*03               118 	mov	(__divulong_sloc0_1_0 + 3),a
   0046                     119 00105$:
                            120 ;	_divulong.c 35
   0046 90s00r04            121 	mov	dptr,#__divulong_a_1_1
   0049 E0                  122 	movx	a,@dptr
   004A FE                  123 	mov	r6,a
   004B A3                  124 	inc	dptr
   004C E0                  125 	movx	a,@dptr
   004D FF                  126 	mov	r7,a
   004E A3                  127 	inc	dptr
   004F E0                  128 	movx	a,@dptr
   0050 F8                  129 	mov	r0,a
   0051 A3                  130 	inc	dptr
   0052 E0                  131 	movx	a,@dptr
                            132 ; Peephole 105   removed redundant mov
   0053 F9                  133 	mov  r1,a
   0054 23                  134 	rl	a
   0055 54 01               135 	anl	a,#0x01
   0057 FA                  136 	mov	r2,a
                            137 ;	_divulong.c 36
   0058 EE                  138 	mov	a,r6
   0059 25 E0               139 	add	a,acc
   005B FE                  140 	mov	r6,a
   005C EF                  141 	mov	a,r7
   005D 33                  142 	rlc	a
   005E FC                  143 	mov	r4,a
   005F E8                  144 	mov	a,r0
   0060 33                  145 	rlc	a
   0061 FD                  146 	mov	r5,a
   0062 E9                  147 	mov	a,r1
   0063 33                  148 	rlc	a
   0064 FB                  149 	mov	r3,a
   0065 90s00r04            150 	mov	dptr,#__divulong_a_1_1
   0068 EE                  151 	mov	a,r6
   0069 F0                  152 	movx	@dptr,a
   006A A3                  153 	inc	dptr
   006B EC                  154 	mov	a,r4
   006C F0                  155 	movx	@dptr,a
   006D A3                  156 	inc	dptr
   006E ED                  157 	mov	a,r5
   006F F0                  158 	movx	@dptr,a
   0070 A3                  159 	inc	dptr
   0071 EB                  160 	mov	a,r3
   0072 F0                  161 	movx	@dptr,a
                            162 ;	_divulong.c 37
   0073 C0 06               163 	push	ar6
   0075 C0 04               164 	push	ar4
   0077 C0 05               165 	push	ar5
   0079 C0 03               166 	push	ar3
   007B 90s00r08            167 	mov	dptr,#__divulong_reste_1_1
   007E E0                  168 	movx	a,@dptr
   007F FF                  169 	mov	r7,a
   0080 A3                  170 	inc	dptr
   0081 E0                  171 	movx	a,@dptr
   0082 F8                  172 	mov	r0,a
   0083 A3                  173 	inc	dptr
   0084 E0                  174 	movx	a,@dptr
   0085 F9                  175 	mov	r1,a
   0086 A3                  176 	inc	dptr
   0087 E0                  177 	movx	a,@dptr
   0088 FB                  178 	mov	r3,a
   0089 EF                  179 	mov	a,r7
   008A 25 E0               180 	add	a,acc
   008C F5*04               181 	mov	__divulong_sloc1_1_0,a
   008E E8                  182 	mov	a,r0
   008F 33                  183 	rlc	a
   0090 F5*05               184 	mov	(__divulong_sloc1_1_0 + 1),a
   0092 E9                  185 	mov	a,r1
   0093 33                  186 	rlc	a
   0094 F5*06               187 	mov	(__divulong_sloc1_1_0 + 2),a
   0096 EB                  188 	mov	a,r3
   0097 33                  189 	rlc	a
   0098 F5*07               190 	mov	(__divulong_sloc1_1_0 + 3),a
   009A 90s00r08            191 	mov	dptr,#__divulong_reste_1_1
   009D E5*04               192 	mov	a,__divulong_sloc1_1_0
   009F F0                  193 	movx	@dptr,a
   00A0 A3                  194 	inc	dptr
   00A1 E5*05               195 	mov	a,(__divulong_sloc1_1_0 + 1)
   00A3 F0                  196 	movx	@dptr,a
   00A4 A3                  197 	inc	dptr
   00A5 E5*06               198 	mov	a,(__divulong_sloc1_1_0 + 2)
   00A7 F0                  199 	movx	@dptr,a
   00A8 A3                  200 	inc	dptr
   00A9 E5*07               201 	mov	a,(__divulong_sloc1_1_0 + 3)
   00AB F0                  202 	movx	@dptr,a
                            203 ;	_divulong.c 38
   00AC D0 03               204 	pop	ar3
   00AE D0 05               205 	pop	ar5
   00B0 D0 04               206 	pop	ar4
   00B2 D0 06               207 	pop	ar6
   00B4 EA                  208 	mov	a,r2
                            209 ; Peephole 110   removed ljmp by inverse jump logic
   00B5 60 14               210 	jz  00102$
   00B7                     211 00114$:
                            212 ;	_divulong.c 39
   00B7 90s00r08            213 	mov	dptr,#__divulong_reste_1_1
   00BA 74 01               214 	mov	a,#0x01
   00BC 45*04               215 	orl	a,__divulong_sloc1_1_0
   00BE F0                  216 	movx	@dptr,a
   00BF A3                  217 	inc	dptr
   00C0 E5*05               218 	mov	a,(__divulong_sloc1_1_0 + 1)
   00C2 F0                  219 	movx	@dptr,a
   00C3 A3                  220 	inc	dptr
   00C4 E5*06               221 	mov	a,(__divulong_sloc1_1_0 + 2)
   00C6 F0                  222 	movx	@dptr,a
   00C7 A3                  223 	inc	dptr
   00C8 E5*07               224 	mov	a,(__divulong_sloc1_1_0 + 3)
   00CA F0                  225 	movx	@dptr,a
   00CB                     226 00102$:
                            227 ;	_divulong.c 41
   00CB 90s00r08            228 	mov	dptr,#__divulong_reste_1_1
   00CE E0                  229 	movx	a,@dptr
   00CF FA                  230 	mov	r2,a
   00D0 A3                  231 	inc	dptr
   00D1 E0                  232 	movx	a,@dptr
   00D2 FF                  233 	mov	r7,a
   00D3 A3                  234 	inc	dptr
   00D4 E0                  235 	movx	a,@dptr
   00D5 F8                  236 	mov	r0,a
   00D6 A3                  237 	inc	dptr
   00D7 E0                  238 	movx	a,@dptr
   00D8 F9                  239 	mov	r1,a
   00D9 C3                  240 	clr	c
   00DA EA                  241 	mov	a,r2
   00DB 95*00               242 	subb	a,__divulong_sloc0_1_0
   00DD EF                  243 	mov	a,r7
   00DE 95*01               244 	subb	a,(__divulong_sloc0_1_0 + 1)
   00E0 E8                  245 	mov	a,r0
   00E1 95*02               246 	subb	a,(__divulong_sloc0_1_0 + 2)
   00E3 E9                  247 	mov	a,r1
   00E4 95*03               248 	subb	a,(__divulong_sloc0_1_0 + 3)
                            249 ; Peephole 132   changed ljmp to sjmp
                            250 ; Peephole 160   removed sjmp by inverse jump logic
   00E6 40 27               251 	jc   00106$
   00E8                     252 00115$:
                            253 ;	_divulong.c 42
   00E8 90s00r08            254 	mov	dptr,#__divulong_reste_1_1
   00EB C3                  255 	clr	c
   00EC EA                  256 	mov	a,r2
   00ED 95*00               257 	subb	a,__divulong_sloc0_1_0
   00EF F0                  258 	movx	@dptr,a
   00F0 EF                  259 	mov	a,r7
   00F1 95*01               260 	subb	a,(__divulong_sloc0_1_0 + 1)
   00F3 A3                  261 	inc	dptr
   00F4 F0                  262 	movx	@dptr,a
   00F5 E8                  263 	mov	a,r0
   00F6 95*02               264 	subb	a,(__divulong_sloc0_1_0 + 2)
   00F8 A3                  265 	inc	dptr
   00F9 F0                  266 	movx	@dptr,a
   00FA E9                  267 	mov	a,r1
   00FB 95*03               268 	subb	a,(__divulong_sloc0_1_0 + 3)
   00FD A3                  269 	inc	dptr
   00FE F0                  270 	movx	@dptr,a
                            271 ;	_divulong.c 44
   00FF 90s00r04            272 	mov	dptr,#__divulong_a_1_1
   0102 74 01               273 	mov	a,#0x01
   0104 4E                  274 	orl	a,r6
   0105 F0                  275 	movx	@dptr,a
   0106 A3                  276 	inc	dptr
   0107 EC                  277 	mov	a,r4
   0108 F0                  278 	movx	@dptr,a
   0109 A3                  279 	inc	dptr
   010A ED                  280 	mov	a,r5
   010B F0                  281 	movx	@dptr,a
   010C A3                  282 	inc	dptr
   010D EB                  283 	mov	a,r3
   010E F0                  284 	movx	@dptr,a
   010F                     285 00106$:
                            286 ;	_divulong.c 46
   010F 90s00r0C            287 	mov	dptr,#__divulong_count_1_1
   0112 E0                  288 	movx	a,@dptr
   0113 24 FF               289 	add	a,#0xff
                            290 ; Peephole 100   removed redundant mov
   0115 FA                  291 	mov  r2,a
   0116 90s00r0C            292 	mov  dptr,#__divulong_count_1_1
   0119 F0                  293 	movx @dptr,a
   011A EA                  294 	mov	a,r2
   011B 60 03               295 	jz	00116$
   011D 02s00r46            296 	ljmp	00105$
   0120                     297 00116$:
                            298 ;	_divulong.c 48
   0120 90s00r04            299 	mov	dptr,#__divulong_a_1_1
   0123 E0                  300 	movx	a,@dptr
   0124 FA                  301 	mov	r2,a
   0125 A3                  302 	inc	dptr
   0126 E0                  303 	movx	a,@dptr
   0127 FB                  304 	mov	r3,a
   0128 A3                  305 	inc	dptr
   0129 E0                  306 	movx	a,@dptr
   012A FC                  307 	mov	r4,a
   012B A3                  308 	inc	dptr
   012C E0                  309 	movx	a,@dptr
                            310 ; Peephole 191   removed redundant mov
   012D FD                  311 	mov  r5,a
   012E 8A 82               312 	mov  dpl,r2
   0130 8B 83               313 	mov  dph,r3
   0132 8C F0               314 	mov  b,r4
   0134                     315 00108$:
                    0134    316 	C$_divulong.c$49$1$1 ==.
                    0134    317 	XG$_divulong$0$0 ==.
   0134 22                  318 	ret
                            319 	.area	CSEG    (CODE)
