`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineer: lauchinyuan
// Email: lauchinyuan@yeah.net
// Create Date: 2023/09/20 21:43:45
// Module Name: ddr_interface
// Description: DDR3é¡¶å±‚æ¨¡å—, å°†MIG IPæ ¸ä¸axi_ddr_ctrlæ¨¡å—å°è£…èµ·æ¥
// å…¶ä¸­axi_ddr_ctrlæ¨¡å—åŒ…å«AXIä¸»æœº, è¯»FIFOã€å†™FIFOåŠAXIè¯»å†™æ§åˆ¶å™¨axi_ctrl
// å¤–æ¥DDR3å­˜å‚¨å™?,å³å¯å®ç°å¯¹DDR3å­˜å‚¨å™¨çš„FIFOå¼è¯»å†?
//////////////////////////////////////////////////////////////////////////////////


module ddr_interface
    #(parameter FIFO_WR_WIDTH = 'd256    ,  //ç”¨æˆ·ç«¯FIFOè¯»å†™ä½å®½
                FIFO_RD_WIDTH = 'd256    ,
                AXI_WIDTH     = 'd256    ,  //AXIæ€»çº¿è¯»å†™æ•°æ®ä½å®½
                AXI_AXSIZE    = 3'b101     //AXIæ€»çº¿çš„axi_awsize, éœ?è¦ä¸AXI_WIDTHå¯¹åº”
                )
        (
        input   wire                        clk                 , //DDR3æ—¶é’Ÿ, ä¹Ÿå°±æ˜¯DDR3 MIG IPæ ¸å‚è€ƒæ—¶é’?
        input   wire                        rst_n               , 
        input   wire                        pingpang            ,//ä¹’ä¹“æ“ä½œ                      
        input   wire                        rd_load_1       , // RD FIFOåŠ è½½ä¿¡å·
        input   wire                        rd_load_2       , // RD FIFOåŠ è½½ä¿¡å·
        input   wire                        wr_load_1           ,  // WR FIFOåŠ è½½ä¿¡å· 
        input   wire                        wr_load_2           ,  // WR FIFOåŠ è½½ä¿¡å· 
        input                               datain_valid_1      ,  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
        input        [15:0]                 datain_1            ,  //æœ‰æ•ˆæ•°æ®
        // RGB æ•°æ®è¾“å…¥2                                        
        input                               datain_valid_2      ,  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
        input        [15:0]                 datain_2            ,  //æœ‰æ•ˆæ•°æ®
        //ç”¨æˆ·ç«?                       
        input   wire [12:0]                 h_disp              ,
        input   wire                        wr_clk_1          , //å†™FIFOå†™æ—¶é’¿
        input   wire                        wr_rst_1          , //å†™å¤ä½¿,æ¨¡å—ä¸­æ˜¯åŒæ­¥å¤ä½
        input   wire                        wr_clk_2          , //å†™FIFOå†™æ—¶é’¿
        input   wire                        wr_rst_2          , //å†™å¤ä½¿,æ¨¡å—ä¸­æ˜¯åŒæ­¥å¤ä½
        input   wire [28:0]                 wr_beg_addr_1       , //å†™èµ·å§‹åœ°å?
        input   wire [28:0]                 wr_end_addr_1       , //å†™ç»ˆæ­¢åœ°å?
        input   wire [28:0]                 wr_beg_addr_2       , //å†™èµ·å§‹åœ°å?
        input   wire [28:0]                 wr_end_addr_2       , //å†™ç»ˆæ­¢åœ°å?
        input   wire [7:0]                  wr_burst_len        , //å†™çªå‘é•¿åº?
        input   wire                        wr_en               , //å†™FIFOå†™è¯·æ±?
        input   wire [FIFO_WR_WIDTH-1:0]    wr_data             , //å†™FIFOå†™æ•°æ? 
        input   wire                        rd_clk_1          , //è¯»FIFOè¯»æ—¶é’¿
        input   wire                        rd_rst_1          , //è¯»å¤ä½¿
        input   wire                        rd_clk_2          , //è¯»FIFOè¯»æ—¶é’¿
        input   wire                        rd_rst_2          , //è¯»å¤ä½¿
        input   wire                        rd_mem_enable       , //è¯»å­˜å‚¨å™¨ä½¿èƒ½,é˜²æ­¢å­˜å‚¨å™¨æœªå†™å…ˆè¯?
        input   wire [28:0]                 rd_beg_addr_1       , //è¯»èµ·å§‹åœ°å?
        input   wire [28:0]                 rd_end_addr_1       , //è¯»ç»ˆæ­¢åœ°å?
        input   wire [28:0]                 rd_beg_addr_2       , //è¯»èµ·å§‹åœ°å?
        input   wire [28:0]                 rd_end_addr_2       , //è¯»ç»ˆæ­¢åœ°å?
        input   wire [7:0]                  rd_burst_len        , //è¯»çªå‘é•¿åº?
        input   wire                        rd_en               , //è¯»FIFOè¯»è¯·æ±?
        //output  wire [FIFO_RD_WIDTH-1:0]    rd_data             , //è¯»FIFOè¯»æ•°æ?
        output  wire                        rd_valid            , //è¯»FIFOæœ‰æ•ˆæ ‡å¿—,é«˜ç”µå¹³ä»£è¡¨å½“å‰å¤„ç†çš„æ•°æ®æœ‰æ•ˆ
        output  wire                        ui_clk              , //MIG IPæ ¸è¾“å‡ºçš„ç”¨æˆ·æ—¶é’Ÿ, ç”¨ä½œAXIæ§åˆ¶å™¨æ—¶é’?
        output  wire                        ui_rst              , //MIG IPæ ¸è¾“å‡ºçš„å¤ä½ä¿¡å·, é«˜ç”µå¹³æœ‰æ•?
        output  wire                        calib_done          , //DDR3åˆå§‹åŒ–å®Œæˆ?
        output       [15:0]                 pic_data            ,    //æœ‰æ•ˆæ•°æ®
        
        //DDR3æ¥å£                              
        output  wire [14:0]                 ddr3_addr           ,  
        output  wire [2:0]                  ddr3_ba             ,
        output  wire                        ddr3_cas_n          ,
        output  wire                        ddr3_ck_n           ,
        output  wire                        ddr3_ck_p           ,
        output  wire                        ddr3_cke            ,
        output  wire                        ddr3_ras_n          ,
        output  wire                        ddr3_reset_n        ,
        output  wire                        ddr3_we_n           ,
        inout   wire [31:0]                 ddr3_dq             ,
        inout   wire [3:0]                  ddr3_dqs_n          ,
        inout   wire [3:0]                  ddr3_dqs_p          ,
        output  wire                        ddr3_cs_n           ,
        output  wire [3:0]                  ddr3_dm             ,
        output  wire                        ddr3_odt            
        
    );
    
    localparam AXI_WSTRB_W   = AXI_WIDTH >> 3   ; //axi_wstrbçš„ä½å®?, AXI_WIDTH/8
    
    //AXIè¿çº¿
    //AXI4å†™åœ°å?é€šé“
    wire [3:0]              axi_awid      ; 
    wire [28:0]             axi_awaddr    ;
    wire [7:0]              axi_awlen     ; //çªå‘ä¼ è¾“é•¿åº¦
    wire [2:0]              axi_awsize    ; //çªå‘ä¼ è¾“å¤§å°(Byte)
    wire [1:0]              axi_awburst   ; //çªå‘ç±»å‹
    wire                    axi_awlock    ; 
    wire [3:0]              axi_awcache   ; 
    wire [2:0]              axi_awprot    ;
    wire [3:0]              axi_awqos     ;
    wire                    axi_awvalid   ; //å†™åœ°å?valid
    wire                    axi_awready   ; //ä»æœºå‘å‡ºçš„å†™åœ°å€ready
    
    //å†™æ•°æ®é?šé“
    wire [AXI_WIDTH-1:0]    axi_wdata     ; //å†™æ•°æ?
    wire [AXI_WSTRB_W-1:0]  axi_wstrb     ; //å†™æ•°æ®æœ‰æ•ˆå­—èŠ‚çº¿
    wire                    axi_wlast     ; //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
    wire                    axi_wvalid    ; //å†™æ•°æ®æœ‰æ•ˆæ ‡å¿?
    wire                    axi_wready    ; //ä»æœºå‘å‡ºçš„å†™æ•°æ®ready
                
    //å†™å“åº”é?šé“         
    wire [3:0]              axi_bid       ;
    wire [1:0]              axi_bresp     ; //å“åº”ä¿¡å·,è¡¨å¾å†™ä¼ è¾“æ˜¯å¦æˆåŠ?
    wire                    axi_bvalid    ; //å“åº”ä¿¡å·validæ ‡å¿—
    wire                    axi_bready    ; //ä¸»æœºå“åº”readyä¿¡å·
    
    //è¯»åœ°å?é€šé“
    wire [3:0]              axi_arid      ; 
    wire [28:0]             axi_araddr    ; 
    wire [7:0]              axi_arlen     ; //çªå‘ä¼ è¾“é•¿åº¦
    wire [2:0]              axi_arsize    ; //çªå‘ä¼ è¾“å¤§å°(Byte)
    wire [1:0]              axi_arburst   ; //çªå‘ç±»å‹
    wire                    axi_arlock    ; 
    wire [3:0]              axi_arcache   ; 
    wire [2:0]              axi_arprot    ;
    wire [3:0]              axi_arqos     ;
    wire                    axi_arvalid   ; //è¯»åœ°å?valid
    wire                    axi_arready   ; //ä»æœºå‡†å¤‡æ¥æ”¶è¯»åœ°å?
    
    //è¯»æ•°æ®é?šé“
    wire [AXI_WIDTH-1:0]    axi_rdata     ; //è¯»æ•°æ?
    wire [1:0]              axi_rresp     ; //æ”¶åˆ°çš„è¯»å“åº”
    wire                    axi_rlast     ; //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
    wire                    axi_rvalid    ; //è¯»æ•°æ®æœ‰æ•ˆæ ‡å¿?
    wire                    axi_rready    ; //ä¸»æœºå‘å‡ºçš„è¯»æ•°æ®ready
    
    //è¾“å…¥ç³»ç»Ÿæ—¶é’Ÿå¼‚æ­¥å¤ä½ã€åŒæ­¥é‡Šæ”¾å¤„ç?
    reg                     rst_n_d1      ;
    reg                     rst_n_sync    ;
    
    //rst_n_d1ã€rst_n_sync
    always@(posedge clk or negedge rst_n) begin
        if(~rst_n) begin  //å¼‚æ­¥å¤ä½
            rst_n_d1    <= 1'b0;
            rst_n_sync  <= 1'b0;
        end else begin   //åŒæ­¥é‡Šæ”¾
            rst_n_d1    <= 1'b1;
            rst_n_sync  <= rst_n_d1;
        end
    end
    
   
    
    
    // axi_ddr_ctrlæ¨¡å—
    axi_ddr_ctrl 
        #(.FIFO_WR_WIDTH(FIFO_WR_WIDTH),  
          .FIFO_RD_WIDTH(FIFO_RD_WIDTH),
          .AXI_WIDTH    (AXI_WIDTH    ),
          .AXI_AXSIZE   (AXI_AXSIZE   ),
          .AXI_WSTRB_W  (AXI_WSTRB_W  ) 
          
          )
          axi_ddr_ctrl_inst
         (
        .clk             (ui_clk             ), //AXIè¯»å†™ä¸»æœºæ—¶é’Ÿ
        .rst_n           (~ui_rst            ), 
        .pingpang        (pingpang           ),
        .clk_100         (ui_clk             ),
        .datain_valid_1  (datain_valid_1     ),
        .datain_valid_2  (datain_valid_2     ),
        .rd_load_1         (rd_load_1         ),
        .rd_load_2         (rd_load_2         ),
        .wr_load_1       (wr_load_1            ),
        .wr_load_2       (wr_load_2            ),
        .datain_1        (datain_1           ),
        .datain_2        (datain_2           ),
        .pic_data        (pic_data           ),
                        
        //ç”¨æˆ·ç«?    
        .wr_clk_1          (wr_clk_1          ), //å†™FIFOå†™æ—¶é’¿                  
        .wr_rst_1          (wr_rst_1          ), //å†™å¤ä½¿
        .wr_clk_2          (wr_clk_2          ), //å†™FIFOå†™æ—¶é’¿                  
        .wr_rst_2          (wr_rst_2          ), //å†™å¤ä½¿
        .wr_beg_addr_1   (wr_beg_addr_1      ), //å†™èµ·å§‹åœ°å?
        .wr_end_addr_1   (wr_end_addr_1      ), //å†™ç»ˆæ­¢åœ°å?
        .wr_beg_addr_2   (wr_beg_addr_2      ), //å†™èµ·å§‹åœ°å?
        .wr_end_addr_2   (wr_end_addr_2      ), //å†™ç»ˆæ­¢åœ°å?
        .wr_burst_len    (wr_burst_len       ), //å†™çªå‘é•¿åº?
         
        .h_disp          (h_disp           ), 
        .rd_clk_1          (rd_clk_1          ), //è¯»FIFOè¯»æ—¶é’¿1
        .rd_rst_1          (rd_rst_1          ), //è¯»å¤ä½¿
        .rd_clk_2          (rd_clk_2          ), //è¯»FIFOè¯»æ—¶é’¿1
        .rd_rst_2          (rd_rst_2          ), //è¯»å¤ä½¿  
        .rd_mem_enable   (rd_mem_enable    ), //è¯»å­˜å‚¨å™¨ä½¿èƒ½,é˜²æ­¢å­˜å‚¨å™¨æœªå†™å…ˆè¯?
        .rd_beg_addr_1   (rd_beg_addr_1      ), //è¯»èµ·å§‹åœ°å?
        .rd_end_addr_1   (rd_end_addr_1      ), //è¯»ç»ˆæ­¢åœ°å?
        .rd_beg_addr_2   (rd_beg_addr_2      ), //è¯»èµ·å§‹åœ°å?
        .rd_end_addr_2   (rd_end_addr_2     ), //è¯»ç»ˆæ­¢åœ°å?
        .rd_burst_len    (rd_burst_len     ), //è¯»çªå‘é•¿åº?
        .rd_en           (rd_en            ), //è¯»FIFOè¯»è¯·æ±?
        //.rd_data         (rd_data          ), //è¯»FIFOè¯»æ•°æ?
        .rd_valid        (rd_valid         ), //è¯»FIFOå¯è¯»æ ‡å¿—,è¡¨ç¤ºè¯»FIFOä¸­æœ‰æ•°æ®å¯ä»¥å¯¹å¤–è¾“å‡º
        
        //AXIæ€»çº¿
        //AXI4å†™åœ°å?é€šé“
        .m_axi_awid      (axi_awid         ), 
        .m_axi_awaddr    (axi_awaddr       ),
        .m_axi_awlen     (axi_awlen        ), //çªå‘ä¼ è¾“é•¿åº¦
        .m_axi_awsize    (axi_awsize       ), //çªå‘ä¼ è¾“å¤§å°(Byte)
        .m_axi_awburst   (axi_awburst      ), //çªå‘ç±»å‹
        .m_axi_awlock    (axi_awlock       ), 
        .m_axi_awcache   (axi_awcache      ), 
        .m_axi_awprot    (axi_awprot       ),
        .m_axi_awqos     (axi_awqos        ),
        .m_axi_awvalid   (axi_awvalid      ), //å†™åœ°å?valid
        .m_axi_awready   (axi_awready      ), //ä»æœºå‘å‡ºçš„å†™åœ°å€ready
        
        //å†™æ•°æ®é?šé“
        .m_axi_wdata     (axi_wdata        ), //å†™æ•°æ?
        .m_axi_wstrb     (axi_wstrb        ), //å†™æ•°æ®æœ‰æ•ˆå­—èŠ‚çº¿
        .m_axi_wlast     (axi_wlast        ), //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
        .m_axi_wvalid    (axi_wvalid       ), //å†™æ•°æ®æœ‰æ•ˆæ ‡å¿?
        .m_axi_wready    (axi_wready       ), //ä»æœºå‘å‡ºçš„å†™æ•°æ®ready
        
        //å†™å“åº”é?šé“
        .m_axi_bid       (axi_bid          ),
        .m_axi_bresp     (axi_bresp        ), //å“åº”ä¿¡å·,è¡¨å¾å†™ä¼ è¾“æ˜¯å¦æˆåŠ?
        .m_axi_bvalid    (axi_bvalid       ), //å“åº”ä¿¡å·validæ ‡å¿—
        .m_axi_bready    (axi_bready       ), //ä¸»æœºå“åº”readyä¿¡å·
        
        //AXI4è¯»åœ°å?é€šé“
        .m_axi_arid      (axi_arid         ), 
        .m_axi_araddr    (axi_araddr       ),
        .m_axi_arlen     (axi_arlen        ), //çªå‘ä¼ è¾“é•¿åº¦
        .m_axi_arsize    (axi_arsize       ), //çªå‘ä¼ è¾“å¤§å°(Byte)
        .m_axi_arburst   (axi_arburst      ), //çªå‘ç±»å‹
        .m_axi_arlock    (axi_arlock       ), 
        .m_axi_arcache   (axi_arcache      ), 
        .m_axi_arprot    (axi_arprot       ),
        .m_axi_arqos     (axi_arqos        ),
        .m_axi_arvalid   (axi_arvalid      ), //è¯»åœ°å?valid
        .m_axi_arready   (axi_arready      ), //ä»æœºå‡†å¤‡æ¥æ”¶è¯»åœ°å?
        
        //è¯»æ•°æ®é?šé“
        .m_axi_rdata     (axi_rdata        ), //è¯»æ•°æ?
        .m_axi_rresp     (axi_rresp        ), //æ”¶åˆ°çš„è¯»å“åº”
        .m_axi_rlast     (axi_rlast        ), //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
        .m_axi_rvalid    (axi_rvalid       ), //è¯»æ•°æ®æœ‰æ•ˆæ ‡å¿?
        .m_axi_rready    (axi_rready       )  //ä¸»æœºå‘å‡ºçš„è¯»æ•°æ®ready
    );
    
    
    // Vivado MIG IPæ ?
      mig_7series_0 axi_ddr3_mig_inst (
        // DDR3å­˜å‚¨å™¨æ¥å?
        .ddr3_addr              (ddr3_addr          ),  // output [14:0]    ddr3_addr
        .ddr3_ba                (ddr3_ba            ),  // output [2:0]     ddr3_ba
        .ddr3_cas_n             (ddr3_cas_n         ),  // output           ddr3_cas_n
        .ddr3_ck_n              (ddr3_ck_n          ),  // output [0:0]     ddr3_ck_n
        .ddr3_ck_p              (ddr3_ck_p          ),  // output [0:0]     ddr3_ck_p
        .ddr3_cke               (ddr3_cke           ),  // output [0:0]     ddr3_cke
        .ddr3_ras_n             (ddr3_ras_n         ),  // output           ddr3_ras_n
        .ddr3_reset_n           (ddr3_reset_n       ),  // output           ddr3_reset_n
        .ddr3_we_n              (ddr3_we_n          ),  // output           ddr3_we_n
        .ddr3_dq                (ddr3_dq            ),  // inout [31:0]     ddr3_dq
        .ddr3_dqs_n             (ddr3_dqs_n         ),  // inout [3:0]      ddr3_dqs_n
        .ddr3_dqs_p             (ddr3_dqs_p         ),  // inout [3:0]      ddr3_dqs_p
        .init_calib_complete    (calib_done         ),  // output           init_calib_complete
        .ddr3_cs_n              (ddr3_cs_n          ),  // output [0:0]     ddr3_cs_n
        .ddr3_dm                (ddr3_dm            ),  // output [3:0]     ddr3_dm
        .ddr3_odt               (ddr3_odt           ),  // output [0:0]     ddr3_odt
        
        // ç”¨æˆ·æ¥å£
        .ui_clk                 (ui_clk             ),  // output           ui_clk
        .ui_clk_sync_rst        (ui_rst             ),  // output           ui_clk_sync_rst
        .mmcm_locked            (                   ),  // output           mmcm_locked
        .aresetn                (rst_n_sync         ),  // input            aresetn
        .app_sr_req             (1'b0               ),  // input            app_sr_req
        .app_ref_req            (1'b0               ),  // input            app_ref_req
        .app_zq_req             (1'b0               ),  // input            app_zq_req
        .app_sr_active          (                   ),  // output           app_sr_active
        .app_ref_ack            (                   ),  // output           app_ref_ack
        .app_zq_ack             (                   ),  // output           app_zq_ack
        
        // AXIå†™åœ°å?é€šé“
        .s_axi_awid             (axi_awid           ),  // input [3:0]      s_axi_awid
        .s_axi_awaddr           (axi_awaddr         ),  // input [29:0]     s_axi_awaddr
        .s_axi_awlen            (axi_awlen          ),  // input [7:0]      s_axi_awlen
        .s_axi_awsize           (axi_awsize         ),  // input [2:0]      s_axi_awsize
        .s_axi_awburst          (axi_awburst        ),  // input [1:0]      s_axi_awburst
        .s_axi_awlock           (axi_awlock         ),  // input [0:0]      s_axi_awlock
        .s_axi_awcache          (axi_awcache        ),  // input [3:0]      s_axi_awcache
        .s_axi_awprot           (axi_awprot         ),  // input [2:0]      s_axi_awprot
        .s_axi_awqos            (axi_awqos          ),  // input [3:0]      s_axi_awqos
        .s_axi_awvalid          (axi_awvalid        ),  // input            s_axi_awvalid
        .s_axi_awready          (axi_awready        ),  // output           s_axi_awready
    
        // AXIå†™æ•°æ®é?šé“
        .s_axi_wdata            (axi_wdata          ),  // input [AXI_WIDTH-1:0]     s_axi_wdata
        .s_axi_wstrb            (axi_wstrb          ),  // input [AXI_WSTRB_W-1:0]   s_axi_wstrb
        .s_axi_wlast            (axi_wlast          ),  // input                     s_axi_wlast
        .s_axi_wvalid           (axi_wvalid         ),  // input                     s_axi_wvalid
        .s_axi_wready           (axi_wready         ),  // output                    s_axi_wready
                   
        // AXIå†™å“åº”é?šé“        
        .s_axi_bid              (axi_bid            ),  // output [3:0]              s_axi_bid
        .s_axi_bresp            (axi_bresp          ),  // output [1:0]              s_axi_bresp
        .s_axi_bvalid           (axi_bvalid         ),  // output                    s_axi_bvalid
        .s_axi_bready           (axi_bready         ),  // input                     s_axi_bready
                   
        // AXIè¯»åœ°å?é€šé“        
        .s_axi_arid             (axi_arid           ),  // input [3:0]               s_axi_arid
        .s_axi_araddr           (axi_araddr         ),  // input [29:0]              s_axi_araddr
        .s_axi_arlen            (axi_arlen          ),  // input [7:0]               s_axi_arlen
        .s_axi_arsize           (axi_arsize         ),  // input [2:0]               s_axi_arsize
        .s_axi_arburst          (axi_arburst        ),  // input [1:0]               s_axi_arburst
        .s_axi_arlock           (axi_arlock         ),  // input [0:0]               s_axi_arlock
        .s_axi_arcache          (axi_arcache        ),  // input [3:0]               s_axi_arcache
        .s_axi_arprot           (axi_arprot         ),  // input [2:0]               s_axi_arprot
        .s_axi_arqos            (axi_arqos          ),  // input [3:0]               s_axi_arqos
        .s_axi_arvalid          (axi_arvalid        ),  // input                     s_axi_arvalid
        .s_axi_arready          (axi_arready        ),  // output                    s_axi_arready
        
        // AXIè¯»æ•°æ®é?šé“
        .s_axi_rid              (axi_rid            ),  // output [3:0]              s_axi_rid
        .s_axi_rdata            (axi_rdata          ),  // output [AXI_WIDTH-1:0]    s_axi_rdata
        .s_axi_rresp            (axi_rresp          ),  // output [1:0]              s_axi_rresp
        .s_axi_rlast            (axi_rlast          ),  // output                    s_axi_rlast
        .s_axi_rvalid           (axi_rvalid         ),  // output                    s_axi_rvalid
        .s_axi_rready           (axi_rready         ),  // input                     s_axi_rready
        
        // AXIä»æœºç³»ç»Ÿæ—¶é’Ÿ
        .sys_clk_i              (clk                ),
        // å‚è?ƒæ—¶é’?
        .clk_ref_i              (clk                ),
        .sys_rst                (rst_n_sync         )   // input            sys_rst
    );
    
    
    
    
    
endmodule
