$comment
	File created using the following command:
		vcd file sete_seg_test.msim.vcd -direction
$end
$date
	Sun Jan 26 10:13:49 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module sete_seg_test_vhd_vec_tst $end
$var wire 1 ! add_sig $end
$var wire 1 " out_sig $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var wire 1 & devoe $end
$var wire 1 ' devclrn $end
$var wire 1 ( devpor $end
$var wire 1 ) ww_devoe $end
$var wire 1 * ww_devclrn $end
$var wire 1 + ww_devpor $end
$var wire 1 , ww_add_sig $end
$var wire 1 - ww_out_sig $end
$var wire 1 . \out_sig~output_o\ $end
$var wire 1 / \add_sig~input_o\ $end
$var wire 1 0 \s_temp[0]~1_combout\ $end
$var wire 1 1 \s_temp[1]~0_combout\ $end
$var wire 1 2 s_temp [1] $end
$var wire 1 3 s_temp [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
x%
1&
1'
1(
1)
1*
1+
0,
0-
0.
0/
10
01
02
03
$end
#40000
1!
1,
1/
13
00
11
#200000
0!
0,
0/
#320000
1!
1,
1/
03
12
1.
10
1-
1"
#480000
0!
0,
0/
#1000000
