{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1555543943024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555543943024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab13 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Lab13\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555543943035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555543943080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555543943080 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555543943477 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555543943544 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555543943747 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555543943760 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "194 274 " "No exact pin location assignment(s) for 194 pins of 274 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1555543944010 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "LEDR\[0\] Series 50 Ohm without Calibration B0L " "I/O pin LEDR\[0\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B0L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "LEDR\[1\] Series 50 Ohm without Calibration B0L " "I/O pin LEDR\[1\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B0L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "LEDR\[2\] Series 50 Ohm without Calibration B0L " "I/O pin LEDR\[2\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B0L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "LEDR\[3\] Series 50 Ohm without Calibration B0L " "I/O pin LEDR\[3\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B0L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "LEDR\[4\] Series 50 Ohm without Calibration B0L " "I/O pin LEDR\[4\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B0L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "LEDR\[5\] Series 50 Ohm without Calibration B0L " "I/O pin LEDR\[5\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B0L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "LEDR\[6\] Series 50 Ohm without Calibration B0L " "I/O pin LEDR\[6\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B0L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "LEDR\[7\] Series 50 Ohm without Calibration B0L " "I/O pin LEDR\[7\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B0L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "HEX5\[4\] Series 50 Ohm without Calibration B1L " "I/O pin HEX5\[4\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B1L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Error" "EFIOMGR_IOBANK_DOESNT_SUPPORT_OCT" "HEX5\[5\] Series 50 Ohm without Calibration B1L " "I/O pin HEX5\[5\] with Termination logic option setting Series 50 Ohm without Calibration cannot be placed inside I/O Bank B1L because the I/O bank does not support the requested Termination setting" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "computer.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/computer.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Louis/Desktop/EELE 367/Module 13_copy/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169033 "I/O pin %1!s! with Termination logic option setting %2!s! cannot be placed inside I/O Bank %3!s! because the I/O bank does not support the requested Termination setting" 0 0 "Fitter" 0 -1 1555543944013 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555543944015 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1555543944313 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1555543944328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 11 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 11 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "911 " "Peak virtual memory: 911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555543944448 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 17 17:32:24 2019 " "Processing ended: Wed Apr 17 17:32:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555543944448 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555543944448 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555543944448 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555543944448 ""}
