// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_export_output_buffer_c1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_i2_AWVALID,
        m_axi_i2_AWREADY,
        m_axi_i2_AWADDR,
        m_axi_i2_AWID,
        m_axi_i2_AWLEN,
        m_axi_i2_AWSIZE,
        m_axi_i2_AWBURST,
        m_axi_i2_AWLOCK,
        m_axi_i2_AWCACHE,
        m_axi_i2_AWPROT,
        m_axi_i2_AWQOS,
        m_axi_i2_AWREGION,
        m_axi_i2_AWUSER,
        m_axi_i2_WVALID,
        m_axi_i2_WREADY,
        m_axi_i2_WDATA,
        m_axi_i2_WSTRB,
        m_axi_i2_WLAST,
        m_axi_i2_WID,
        m_axi_i2_WUSER,
        m_axi_i2_ARVALID,
        m_axi_i2_ARREADY,
        m_axi_i2_ARADDR,
        m_axi_i2_ARID,
        m_axi_i2_ARLEN,
        m_axi_i2_ARSIZE,
        m_axi_i2_ARBURST,
        m_axi_i2_ARLOCK,
        m_axi_i2_ARCACHE,
        m_axi_i2_ARPROT,
        m_axi_i2_ARQOS,
        m_axi_i2_ARREGION,
        m_axi_i2_ARUSER,
        m_axi_i2_RVALID,
        m_axi_i2_RREADY,
        m_axi_i2_RDATA,
        m_axi_i2_RLAST,
        m_axi_i2_RID,
        m_axi_i2_RFIFONUM,
        m_axi_i2_RUSER,
        m_axi_i2_RRESP,
        m_axi_i2_BVALID,
        m_axi_i2_BREADY,
        m_axi_i2_BRESP,
        m_axi_i2_BID,
        m_axi_i2_BUSER,
        output_ftmap,
        conv1_biases_address0,
        conv1_biases_ce0,
        conv1_biases_q0,
        out_r,
        h,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1,
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_i2_AWVALID;
input   m_axi_i2_AWREADY;
output  [63:0] m_axi_i2_AWADDR;
output  [0:0] m_axi_i2_AWID;
output  [31:0] m_axi_i2_AWLEN;
output  [2:0] m_axi_i2_AWSIZE;
output  [1:0] m_axi_i2_AWBURST;
output  [1:0] m_axi_i2_AWLOCK;
output  [3:0] m_axi_i2_AWCACHE;
output  [2:0] m_axi_i2_AWPROT;
output  [3:0] m_axi_i2_AWQOS;
output  [3:0] m_axi_i2_AWREGION;
output  [0:0] m_axi_i2_AWUSER;
output   m_axi_i2_WVALID;
input   m_axi_i2_WREADY;
output  [31:0] m_axi_i2_WDATA;
output  [3:0] m_axi_i2_WSTRB;
output   m_axi_i2_WLAST;
output  [0:0] m_axi_i2_WID;
output  [0:0] m_axi_i2_WUSER;
output   m_axi_i2_ARVALID;
input   m_axi_i2_ARREADY;
output  [63:0] m_axi_i2_ARADDR;
output  [0:0] m_axi_i2_ARID;
output  [31:0] m_axi_i2_ARLEN;
output  [2:0] m_axi_i2_ARSIZE;
output  [1:0] m_axi_i2_ARBURST;
output  [1:0] m_axi_i2_ARLOCK;
output  [3:0] m_axi_i2_ARCACHE;
output  [2:0] m_axi_i2_ARPROT;
output  [3:0] m_axi_i2_ARQOS;
output  [3:0] m_axi_i2_ARREGION;
output  [0:0] m_axi_i2_ARUSER;
input   m_axi_i2_RVALID;
output   m_axi_i2_RREADY;
input  [31:0] m_axi_i2_RDATA;
input   m_axi_i2_RLAST;
input  [0:0] m_axi_i2_RID;
input  [12:0] m_axi_i2_RFIFONUM;
input  [0:0] m_axi_i2_RUSER;
input  [1:0] m_axi_i2_RRESP;
input   m_axi_i2_BVALID;
output   m_axi_i2_BREADY;
input  [1:0] m_axi_i2_BRESP;
input  [0:0] m_axi_i2_BID;
input  [0:0] m_axi_i2_BUSER;
input  [63:0] output_ftmap;
output  [5:0] conv1_biases_address0;
output   conv1_biases_ce0;
input  [31:0] conv1_biases_q0;
input  [5:0] out_r;
input  [7:0] h;
output  [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
output  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0;
output  [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1;
output  [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
output  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0;
output  [13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
output   conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
input  [31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_i2_AWVALID;
reg[63:0] m_axi_i2_AWADDR;
reg[0:0] m_axi_i2_AWID;
reg[31:0] m_axi_i2_AWLEN;
reg[2:0] m_axi_i2_AWSIZE;
reg[1:0] m_axi_i2_AWBURST;
reg[1:0] m_axi_i2_AWLOCK;
reg[3:0] m_axi_i2_AWCACHE;
reg[2:0] m_axi_i2_AWPROT;
reg[3:0] m_axi_i2_AWQOS;
reg[3:0] m_axi_i2_AWREGION;
reg[0:0] m_axi_i2_AWUSER;
reg m_axi_i2_WVALID;
reg[31:0] m_axi_i2_WDATA;
reg[3:0] m_axi_i2_WSTRB;
reg m_axi_i2_WLAST;
reg[0:0] m_axi_i2_WID;
reg[0:0] m_axi_i2_WUSER;
reg m_axi_i2_BREADY;
reg conv1_biases_ce0;
reg[13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
reg[31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
reg[13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
reg[13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
reg[31:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
reg[13:0] conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
reg conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    i2_blk_n_AW;
wire    ap_CS_fsm_state5;
reg    i2_blk_n_B;
wire    ap_CS_fsm_state12;
reg   [0:0] icmp_ln134_reg_726;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire   [8:0] zext_ln133_fu_251_p1;
reg   [8:0] zext_ln133_reg_666;
wire   [6:0] out_cast_fu_255_p1;
reg   [6:0] out_cast_reg_671;
wire   [8:0] zext_ln137_1_fu_265_p1;
reg   [8:0] zext_ln137_1_reg_676;
wire   [3:0] add_ln133_fu_283_p2;
reg   [3:0] add_ln133_reg_687;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln133_fu_277_p2;
wire   [63:0] add_ln137_fu_330_p2;
reg   [63:0] add_ln137_reg_697;
wire   [8:0] sub_ln140_fu_354_p2;
reg   [8:0] sub_ln140_reg_710;
wire    ap_CS_fsm_state3;
wire   [31:0] empty_319_fu_360_p1;
reg   [31:0] empty_319_reg_715;
wire   [6:0] trunc_ln140_fu_364_p1;
reg   [6:0] trunc_ln140_reg_721;
wire   [0:0] icmp_ln134_fu_368_p2;
wire    ap_CS_fsm_state4;
wire   [6:0] add_ln134_1_fu_378_p2;
reg   [6:0] add_ln134_1_reg_730;
reg   [61:0] trunc_ln3_reg_736;
wire   [63:0] add_ln137_4_fu_481_p2;
reg   [63:0] add_ln137_4_reg_742;
wire   [6:0] trunc_ln140_1_fu_486_p1;
reg   [6:0] trunc_ln140_1_reg_747;
wire   [6:0] add_ln134_2_fu_513_p2;
reg   [6:0] add_ln134_2_reg_757;
reg   [61:0] trunc_ln147_1_reg_766;
wire   [0:0] icmp_ln134_1_fu_519_p2;
wire   [4:0] add_ln134_fu_534_p2;
reg   [4:0] add_ln134_reg_772;
wire   [3:0] add_ln70_fu_563_p2;
reg   [3:0] add_ln70_reg_785;
wire    ap_CS_fsm_state21;
wire   [8:0] sub_ln75_fu_585_p2;
reg   [8:0] sub_ln75_reg_790;
wire   [0:0] icmp_ln70_fu_557_p2;
wire   [6:0] trunc_ln75_fu_591_p1;
reg   [6:0] trunc_ln75_reg_795;
wire   [0:0] icmp_ln71_fu_595_p2;
reg   [0:0] icmp_ln71_reg_800;
wire    ap_CS_fsm_state22;
wire   [6:0] add_ln71_1_fu_605_p2;
reg   [6:0] add_ln71_1_reg_804;
wire   [6:0] trunc_ln75_1_fu_611_p1;
reg   [6:0] trunc_ln75_1_reg_809;
wire   [6:0] add_ln71_2_fu_628_p2;
reg   [6:0] add_ln71_2_reg_814;
wire    ap_CS_fsm_state23;
wire   [4:0] add_ln71_fu_639_p2;
reg   [4:0] add_ln71_reg_822;
wire   [0:0] icmp_ln71_1_fu_633_p2;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_ready;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_din0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_din1;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_opcode;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_ce;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_din0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_din1;
wire   [4:0] grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_opcode;
wire    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_ce;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_ready;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWVALID;
wire   [63:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWADDR;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWLEN;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWSIZE;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWBURST;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWLOCK;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWCACHE;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWPROT;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWQOS;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWREGION;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWUSER;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WVALID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WDATA;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WSTRB;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WLAST;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WID;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WUSER;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARVALID;
wire   [63:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARADDR;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARLEN;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARSIZE;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARBURST;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARLOCK;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARCACHE;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARPROT;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARQOS;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARREGION;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARUSER;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_RREADY;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_BREADY;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_ready;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_din0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_din1;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_opcode;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_ce;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_din0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_din1;
wire   [4:0] grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_opcode;
wire    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_ce;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_ready;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWVALID;
wire   [63:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWADDR;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWLEN;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWSIZE;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWBURST;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWLOCK;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWCACHE;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWPROT;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWQOS;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWREGION;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWUSER;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WVALID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WDATA;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WSTRB;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WLAST;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WID;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WUSER;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARVALID;
wire   [63:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARADDR;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARID;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARLEN;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARSIZE;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARBURST;
wire   [1:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARLOCK;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARCACHE;
wire   [2:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARPROT;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARQOS;
wire   [3:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARREGION;
wire   [0:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARUSER;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_RREADY;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_BREADY;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_ready;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_done;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_idle;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_ready;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
wire   [13:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
wire    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
wire   [31:0] grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
reg   [4:0] bh_reg_165;
reg   [4:0] h_1_reg_177;
wire    ap_CS_fsm_state25;
reg    grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start_reg;
reg    grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start_reg;
reg    ap_block_state12_ignore_call0;
reg    grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start_reg;
reg    grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start_reg;
wire    ap_CS_fsm_state24;
wire   [63:0] p_cast10_fu_315_p1;
wire  signed [63:0] sext_ln147_fu_489_p1;
wire  signed [63:0] sext_ln147_1_fu_544_p1;
reg    ap_block_state12;
reg   [3:0] bout_fu_110;
reg   [3:0] o_fu_114;
reg    ap_block_state23_on_subcall_done;
wire   [7:0] add_ln137_5_fu_259_p2;
wire   [2:0] empty_fu_293_p1;
wire   [6:0] zext_ln133_1_fu_289_p1;
wire   [6:0] empty_317_fu_301_p2;
wire   [5:0] bout_cast_cast_fu_297_p1;
wire   [5:0] empty_318_fu_310_p2;
wire   [6:0] mul_ln137_fu_320_p0;
wire   [18:0] mul_ln137_fu_320_p1;
wire   [24:0] mul_ln137_fu_320_p2;
wire   [63:0] zext_ln137_fu_326_p1;
wire   [7:0] tmp_8_fu_343_p3;
wire   [8:0] zext_ln140_1_fu_350_p1;
wire   [8:0] zext_ln140_fu_340_p1;
wire   [6:0] zext_ln140_2_fu_374_p1;
wire   [8:0] zext_ln134_fu_384_p1;
wire   [8:0] add_ln137_1_fu_388_p2;
wire   [18:0] shl_ln_fu_393_p3;
wire   [10:0] shl_ln137_1_fu_405_p3;
wire   [19:0] zext_ln137_2_fu_401_p1;
wire   [19:0] zext_ln137_3_fu_413_p1;
wire   [19:0] sub_ln137_fu_417_p2;
wire  signed [63:0] sext_ln137_fu_423_p1;
wire   [63:0] add_ln137_2_fu_427_p2;
wire   [8:0] add_ln137_3_fu_442_p2;
wire   [18:0] shl_ln137_2_fu_447_p3;
wire   [10:0] shl_ln137_3_fu_459_p3;
wire   [19:0] zext_ln137_4_fu_455_p1;
wire   [19:0] zext_ln137_5_fu_467_p1;
wire   [19:0] sub_ln137_1_fu_471_p2;
wire  signed [63:0] sext_ln137_1_fu_477_p1;
wire   [3:0] trunc_ln134_fu_499_p1;
wire   [3:0] or_ln134_fu_503_p2;
wire   [6:0] zext_ln140_3_fu_509_p1;
wire   [7:0] tmp_9_fu_573_p3;
wire   [8:0] zext_ln75_1_fu_581_p1;
wire   [8:0] zext_ln75_fu_569_p1;
wire   [6:0] zext_ln75_2_fu_601_p1;
wire   [3:0] trunc_ln71_fu_614_p1;
wire   [3:0] or_ln71_fu_618_p2;
wire   [6:0] zext_ln75_3_fu_624_p1;
wire   [31:0] grp_fu_827_p2;
reg   [31:0] grp_fu_827_p0;
reg   [31:0] grp_fu_827_p1;
reg    grp_fu_827_ce;
wire   [0:0] grp_fu_831_p2;
reg   [31:0] grp_fu_831_p0;
reg   [31:0] grp_fu_831_p1;
reg    grp_fu_831_ce;
reg   [4:0] grp_fu_831_opcode;
reg   [24:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire   [24:0] mul_ln137_fu_320_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start_reg = 1'b0;
#0 grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start_reg = 1'b0;
end

srcnn_export_output_buffer_c1_Pipeline_RELU grp_export_output_buffer_c1_Pipeline_RELU_fu_189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_ready),
    .tmp_10(add_ln134_1_reg_730),
    .empty(empty_319_reg_715),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1),
    .grp_fu_827_p_din0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_din0),
    .grp_fu_827_p_din1(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_din1),
    .grp_fu_827_p_opcode(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_opcode),
    .grp_fu_827_p_dout0(grp_fu_827_p2),
    .grp_fu_827_p_ce(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_ce),
    .grp_fu_831_p_din0(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_din0),
    .grp_fu_831_p_din1(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_din1),
    .grp_fu_831_p_opcode(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_opcode),
    .grp_fu_831_p_dout0(grp_fu_831_p2),
    .grp_fu_831_p_ce(grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_ce)
);

srcnn_export_output_buffer_c1_Pipeline_2 grp_export_output_buffer_c1_Pipeline_2_fu_199(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_ready),
    .m_axi_i2_AWVALID(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWVALID),
    .m_axi_i2_AWREADY(m_axi_i2_AWREADY),
    .m_axi_i2_AWADDR(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWADDR),
    .m_axi_i2_AWID(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWID),
    .m_axi_i2_AWLEN(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWLEN),
    .m_axi_i2_AWSIZE(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWSIZE),
    .m_axi_i2_AWBURST(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWBURST),
    .m_axi_i2_AWLOCK(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWLOCK),
    .m_axi_i2_AWCACHE(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWCACHE),
    .m_axi_i2_AWPROT(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWPROT),
    .m_axi_i2_AWQOS(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWQOS),
    .m_axi_i2_AWREGION(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWREGION),
    .m_axi_i2_AWUSER(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWUSER),
    .m_axi_i2_WVALID(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WVALID),
    .m_axi_i2_WREADY(m_axi_i2_WREADY),
    .m_axi_i2_WDATA(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WDATA),
    .m_axi_i2_WSTRB(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WSTRB),
    .m_axi_i2_WLAST(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WLAST),
    .m_axi_i2_WID(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WID),
    .m_axi_i2_WUSER(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WUSER),
    .m_axi_i2_ARVALID(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARVALID),
    .m_axi_i2_ARREADY(1'b0),
    .m_axi_i2_ARADDR(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARADDR),
    .m_axi_i2_ARID(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARID),
    .m_axi_i2_ARLEN(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARLEN),
    .m_axi_i2_ARSIZE(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARSIZE),
    .m_axi_i2_ARBURST(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARBURST),
    .m_axi_i2_ARLOCK(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARLOCK),
    .m_axi_i2_ARCACHE(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARCACHE),
    .m_axi_i2_ARPROT(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARPROT),
    .m_axi_i2_ARQOS(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARQOS),
    .m_axi_i2_ARREGION(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARREGION),
    .m_axi_i2_ARUSER(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_ARUSER),
    .m_axi_i2_RVALID(1'b0),
    .m_axi_i2_RREADY(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_RREADY),
    .m_axi_i2_RDATA(32'd0),
    .m_axi_i2_RLAST(1'b0),
    .m_axi_i2_RID(1'd0),
    .m_axi_i2_RFIFONUM(13'd0),
    .m_axi_i2_RUSER(1'd0),
    .m_axi_i2_RRESP(2'd0),
    .m_axi_i2_BVALID(m_axi_i2_BVALID),
    .m_axi_i2_BREADY(grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_BREADY),
    .m_axi_i2_BRESP(m_axi_i2_BRESP),
    .m_axi_i2_BID(m_axi_i2_BID),
    .m_axi_i2_BUSER(m_axi_i2_BUSER),
    .sext_ln147(trunc_ln3_reg_736),
    .tmp_10(add_ln134_1_reg_730),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0)
);

srcnn_export_output_buffer_c1_Pipeline_RELU1 grp_export_output_buffer_c1_Pipeline_RELU1_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_ready),
    .tmp_15(add_ln134_2_reg_757),
    .empty(empty_319_reg_715),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q1),
    .grp_fu_827_p_din0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_din0),
    .grp_fu_827_p_din1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_din1),
    .grp_fu_827_p_opcode(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_opcode),
    .grp_fu_827_p_dout0(grp_fu_827_p2),
    .grp_fu_827_p_ce(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_ce),
    .grp_fu_831_p_din0(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_din0),
    .grp_fu_831_p_din1(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_din1),
    .grp_fu_831_p_opcode(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_opcode),
    .grp_fu_831_p_dout0(grp_fu_831_p2),
    .grp_fu_831_p_ce(grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_ce)
);

srcnn_export_output_buffer_c1_Pipeline_4 grp_export_output_buffer_c1_Pipeline_4_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_ready),
    .m_axi_i2_AWVALID(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWVALID),
    .m_axi_i2_AWREADY(m_axi_i2_AWREADY),
    .m_axi_i2_AWADDR(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWADDR),
    .m_axi_i2_AWID(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWID),
    .m_axi_i2_AWLEN(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWLEN),
    .m_axi_i2_AWSIZE(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWSIZE),
    .m_axi_i2_AWBURST(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWBURST),
    .m_axi_i2_AWLOCK(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWLOCK),
    .m_axi_i2_AWCACHE(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWCACHE),
    .m_axi_i2_AWPROT(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWPROT),
    .m_axi_i2_AWQOS(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWQOS),
    .m_axi_i2_AWREGION(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWREGION),
    .m_axi_i2_AWUSER(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWUSER),
    .m_axi_i2_WVALID(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WVALID),
    .m_axi_i2_WREADY(m_axi_i2_WREADY),
    .m_axi_i2_WDATA(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WDATA),
    .m_axi_i2_WSTRB(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WSTRB),
    .m_axi_i2_WLAST(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WLAST),
    .m_axi_i2_WID(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WID),
    .m_axi_i2_WUSER(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WUSER),
    .m_axi_i2_ARVALID(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARVALID),
    .m_axi_i2_ARREADY(1'b0),
    .m_axi_i2_ARADDR(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARADDR),
    .m_axi_i2_ARID(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARID),
    .m_axi_i2_ARLEN(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARLEN),
    .m_axi_i2_ARSIZE(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARSIZE),
    .m_axi_i2_ARBURST(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARBURST),
    .m_axi_i2_ARLOCK(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARLOCK),
    .m_axi_i2_ARCACHE(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARCACHE),
    .m_axi_i2_ARPROT(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARPROT),
    .m_axi_i2_ARQOS(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARQOS),
    .m_axi_i2_ARREGION(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARREGION),
    .m_axi_i2_ARUSER(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_ARUSER),
    .m_axi_i2_RVALID(1'b0),
    .m_axi_i2_RREADY(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_RREADY),
    .m_axi_i2_RDATA(32'd0),
    .m_axi_i2_RLAST(1'b0),
    .m_axi_i2_RID(1'd0),
    .m_axi_i2_RFIFONUM(13'd0),
    .m_axi_i2_RUSER(1'd0),
    .m_axi_i2_RRESP(2'd0),
    .m_axi_i2_BVALID(m_axi_i2_BVALID),
    .m_axi_i2_BREADY(grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_BREADY),
    .m_axi_i2_BRESP(m_axi_i2_BRESP),
    .m_axi_i2_BID(m_axi_i2_BID),
    .m_axi_i2_BUSER(m_axi_i2_BUSER),
    .sext_ln147_1(trunc_ln147_1_reg_766),
    .tmp_15(add_ln134_2_reg_757),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0(conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0)
);

srcnn_export_output_buffer_c1_Pipeline_BW grp_export_output_buffer_c1_Pipeline_BW_fu_233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_ready),
    .tmp_11(add_ln71_1_reg_804),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0)
);

srcnn_export_output_buffer_c1_Pipeline_BW2 grp_export_output_buffer_c1_Pipeline_BW2_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start),
    .ap_done(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_done),
    .ap_idle(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_idle),
    .ap_ready(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_ready),
    .tmp_13(add_ln71_2_reg_814),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0),
    .conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0(grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0)
);

srcnn_mul_7ns_19ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 25 ))
mul_7ns_19ns_25_1_1_U129(
    .din0(mul_ln137_fu_320_p0),
    .din1(mul_ln137_fu_320_p1),
    .dout(mul_ln137_fu_320_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_827_p0),
    .din1(grp_fu_827_p1),
    .ce(grp_fu_827_ce),
    .dout(grp_fu_827_p2)
);

srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_831_p0),
    .din1(grp_fu_831_p1),
    .ce(grp_fu_831_ce),
    .opcode(grp_fu_831_opcode),
    .dout(grp_fu_831_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln71_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
            grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if ((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln134_reg_726 == 1'd1)) & (icmp_ln134_1_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln134_reg_726 == 1'd1))) begin
            grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln134_fu_368_p2 == 1'd1))) begin
            grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start_reg <= 1'b1;
        end else if ((grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_ready == 1'b1)) begin
            grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bh_reg_165 <= 5'd0;
    end else if (((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        bh_reg_165 <= add_ln134_reg_772;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        bout_fu_110 <= 4'd0;
    end else if ((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln134_reg_726 == 1'd1)) & (1'b1 == ap_CS_fsm_state12) & ((icmp_ln134_1_fu_519_p2 == 1'd1) | (icmp_ln134_reg_726 == 1'd0)))) begin
        bout_fu_110 <= add_ln133_reg_687;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        h_1_reg_177 <= 5'd0;
    end else if (((grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        h_1_reg_177 <= add_ln71_reg_822;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln133_fu_277_p2 == 1'd1))) begin
        o_fu_114 <= 4'd0;
    end else if (((1'b0 == ap_block_state23_on_subcall_done) & (1'b1 == ap_CS_fsm_state23) & ((icmp_ln71_1_fu_633_p2 == 1'd1) | (icmp_ln71_reg_800 == 1'd0)))) begin
        o_fu_114 <= add_ln70_reg_785;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln133_reg_687 <= add_ln133_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln134_fu_368_p2 == 1'd1))) begin
        add_ln134_1_reg_730 <= add_ln134_1_fu_378_p2;
        add_ln137_4_reg_742 <= add_ln137_4_fu_481_p2;
        trunc_ln140_1_reg_747 <= trunc_ln140_1_fu_486_p1;
        trunc_ln3_reg_736 <= {{add_ln137_2_fu_427_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln134_reg_726 == 1'd1))) begin
        add_ln134_2_reg_757 <= add_ln134_2_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_1_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln134_reg_726 == 1'd1))) begin
        add_ln134_reg_772 <= add_ln134_fu_534_p2;
        trunc_ln147_1_reg_766 <= {{add_ln137_4_reg_742[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln133_fu_277_p2 == 1'd0))) begin
        add_ln137_reg_697 <= add_ln137_fu_330_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln70_reg_785 <= add_ln70_fu_563_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        add_ln71_1_reg_804 <= add_ln71_1_fu_605_p2;
        trunc_ln75_1_reg_809 <= trunc_ln75_1_fu_611_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        add_ln71_2_reg_814 <= add_ln71_2_fu_628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_1_fu_633_p2 == 1'd0) & (icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        add_ln71_reg_822 <= add_ln71_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_319_reg_715 <= empty_319_fu_360_p1;
        sub_ln140_reg_710 <= sub_ln140_fu_354_p2;
        trunc_ln140_reg_721 <= trunc_ln140_fu_364_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln134_reg_726 <= icmp_ln134_fu_368_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        icmp_ln71_reg_800 <= icmp_ln71_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        out_cast_reg_671[5 : 0] <= out_cast_fu_255_p1[5 : 0];
        zext_ln133_reg_666[7 : 0] <= zext_ln133_fu_251_p1[7 : 0];
        zext_ln137_1_reg_676[7 : 0] <= zext_ln137_1_fu_265_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        sub_ln75_reg_790 <= sub_ln75_fu_585_p2;
        trunc_ln75_reg_795 <= trunc_ln75_fu_591_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if (((m_axi_i2_BVALID == 1'b0) & (icmp_ln134_reg_726 == 1'd1))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_done == 1'b0))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_i2_BVALID == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state23_on_subcall_done)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_done == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln70_fu_557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_fu_557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv1_biases_ce0 = 1'b1;
    end else begin
        conv1_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_4_fu_221_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_2_fu_199_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if (((icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_BW_fu_233_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0;
    end else begin
        conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_827_ce = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_827_ce = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_ce;
    end else begin
        grp_fu_827_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_827_p0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_827_p0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_din0;
    end else begin
        grp_fu_827_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_827_p1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_827_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_827_p1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_827_p_din1;
    end else begin
        grp_fu_827_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_831_ce = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_831_ce = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_ce;
    end else begin
        grp_fu_831_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_831_opcode = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_831_opcode = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_opcode;
    end else begin
        grp_fu_831_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_831_p0 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_831_p0 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_din0;
    end else begin
        grp_fu_831_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_831_p1 = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_grp_fu_831_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_831_p1 = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_grp_fu_831_p_din1;
    end else begin
        grp_fu_831_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state5))) begin
        i2_blk_n_AW = m_axi_i2_AWREADY;
    end else begin
        i2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln134_reg_726 == 1'd1)))) begin
        i2_blk_n_B = m_axi_i2_BVALID;
    end else begin
        i2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_i2_AWADDR = sext_ln147_1_fu_544_p1;
    end else if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_i2_AWADDR = sext_ln147_fu_489_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWADDR = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWADDR = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWADDR;
    end else begin
        m_axi_i2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWBURST = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWBURST = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWBURST;
    end else begin
        m_axi_i2_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWCACHE = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWCACHE = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWCACHE;
    end else begin
        m_axi_i2_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWID = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWID = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWID;
    end else begin
        m_axi_i2_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | (~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        m_axi_i2_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWLEN = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWLEN = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWLEN;
    end else begin
        m_axi_i2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWLOCK = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWLOCK = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWLOCK;
    end else begin
        m_axi_i2_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWPROT = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWPROT = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWPROT;
    end else begin
        m_axi_i2_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWQOS = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWQOS = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWQOS;
    end else begin
        m_axi_i2_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWREGION = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWREGION = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWREGION;
    end else begin
        m_axi_i2_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWSIZE = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWSIZE = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWSIZE;
    end else begin
        m_axi_i2_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWUSER = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWUSER = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWUSER;
    end else begin
        m_axi_i2_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | (~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        m_axi_i2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_AWVALID = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_AWVALID = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_AWVALID;
    end else begin
        m_axi_i2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln134_reg_726 == 1'd1)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln134_reg_726 == 1'd1)) | ((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        m_axi_i2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_BREADY = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_BREADY = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_BREADY;
    end else begin
        m_axi_i2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WDATA = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WDATA = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WDATA;
    end else begin
        m_axi_i2_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WID = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WID = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WID;
    end else begin
        m_axi_i2_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WLAST = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WLAST = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WLAST;
    end else begin
        m_axi_i2_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WSTRB = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WSTRB = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WSTRB;
    end else begin
        m_axi_i2_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WUSER = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WUSER = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WUSER;
    end else begin
        m_axi_i2_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_i2_WVALID = grp_export_output_buffer_c1_Pipeline_4_fu_221_m_axi_i2_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_i2_WVALID = grp_export_output_buffer_c1_Pipeline_2_fu_199_m_axi_i2_WVALID;
    end else begin
        m_axi_i2_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln133_fu_277_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln134_fu_368_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if ((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln134_reg_726 == 1'd1)) & (1'b1 == ap_CS_fsm_state12) & ((icmp_ln134_1_fu_519_p2 == 1'd1) | (icmp_ln134_reg_726 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((m_axi_i2_BVALID == 1'b0) & (icmp_ln134_reg_726 == 1'd1)) & (icmp_ln134_1_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln134_reg_726 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((m_axi_i2_AWREADY == 1'b0) | (grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((m_axi_i2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln70_fu_557_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b0 == ap_block_state23_on_subcall_done) & (1'b1 == ap_CS_fsm_state23) & ((icmp_ln71_1_fu_633_p2 == 1'd1) | (icmp_ln71_reg_800 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b0 == ap_block_state23_on_subcall_done) & (icmp_ln71_1_fu_633_p2 == 1'd0) & (icmp_ln71_reg_800 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln133_fu_283_p2 = (bout_fu_110 + 4'd1);

assign add_ln134_1_fu_378_p2 = (trunc_ln140_reg_721 + zext_ln140_2_fu_374_p1);

assign add_ln134_2_fu_513_p2 = (trunc_ln140_1_reg_747 + zext_ln140_3_fu_509_p1);

assign add_ln134_fu_534_p2 = (bh_reg_165 + 5'd2);

assign add_ln137_1_fu_388_p2 = (zext_ln134_fu_384_p1 + zext_ln133_reg_666);

assign add_ln137_2_fu_427_p2 = ($signed(sext_ln137_fu_423_p1) + $signed(add_ln137_reg_697));

assign add_ln137_3_fu_442_p2 = (zext_ln137_1_reg_676 + zext_ln134_fu_384_p1);

assign add_ln137_4_fu_481_p2 = ($signed(sext_ln137_1_fu_477_p1) + $signed(add_ln137_reg_697));

assign add_ln137_5_fu_259_p2 = (h + 8'd1);

assign add_ln137_fu_330_p2 = (zext_ln137_fu_326_p1 + output_ftmap);

assign add_ln70_fu_563_p2 = (o_fu_114 + 4'd1);

assign add_ln71_1_fu_605_p2 = (trunc_ln75_reg_795 + zext_ln75_2_fu_601_p1);

assign add_ln71_2_fu_628_p2 = (trunc_ln75_1_reg_809 + zext_ln75_3_fu_624_p1);

assign add_ln71_fu_639_p2 = (h_1_reg_177 + 5'd2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state12 = ((m_axi_i2_BVALID == 1'b0) & (icmp_ln134_reg_726 == 1'd1));
end

always @ (*) begin
    ap_block_state12_ignore_call0 = ((m_axi_i2_BVALID == 1'b0) & (icmp_ln134_reg_726 == 1'd1));
end

always @ (*) begin
    ap_block_state23_on_subcall_done = ((grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_done == 1'b0) & (icmp_ln71_reg_800 == 1'd1));
end

assign bout_cast_cast_fu_297_p1 = empty_fu_293_p1;

assign conv1_biases_address0 = p_cast10_fu_315_p1;

assign empty_317_fu_301_p2 = (zext_ln133_1_fu_289_p1 + out_cast_reg_671);

assign empty_318_fu_310_p2 = (bout_cast_cast_fu_297_p1 + out_r);

assign empty_319_fu_360_p1 = conv1_biases_q0;

assign empty_fu_293_p1 = bout_fu_110[2:0];

assign grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start = grp_export_output_buffer_c1_Pipeline_2_fu_199_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start = grp_export_output_buffer_c1_Pipeline_4_fu_221_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start = grp_export_output_buffer_c1_Pipeline_BW2_fu_242_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start = grp_export_output_buffer_c1_Pipeline_BW_fu_233_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start = grp_export_output_buffer_c1_Pipeline_RELU1_fu_211_ap_start_reg;

assign grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start = grp_export_output_buffer_c1_Pipeline_RELU_fu_189_ap_start_reg;

assign icmp_ln133_fu_277_p2 = ((bout_fu_110 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln134_1_fu_519_p2 = ((or_ln134_fu_503_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_368_p2 = ((bh_reg_165 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_557_p2 = ((o_fu_114 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_633_p2 = ((or_ln71_fu_618_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_595_p2 = ((h_1_reg_177 < 5'd15) ? 1'b1 : 1'b0);

assign m_axi_i2_ARADDR = 64'd0;

assign m_axi_i2_ARBURST = 2'd0;

assign m_axi_i2_ARCACHE = 4'd0;

assign m_axi_i2_ARID = 1'd0;

assign m_axi_i2_ARLEN = 32'd0;

assign m_axi_i2_ARLOCK = 2'd0;

assign m_axi_i2_ARPROT = 3'd0;

assign m_axi_i2_ARQOS = 4'd0;

assign m_axi_i2_ARREGION = 4'd0;

assign m_axi_i2_ARSIZE = 3'd0;

assign m_axi_i2_ARUSER = 1'd0;

assign m_axi_i2_ARVALID = 1'b0;

assign m_axi_i2_RREADY = 1'b0;

assign mul_ln137_fu_320_p0 = mul_ln137_fu_320_p00;

assign mul_ln137_fu_320_p00 = empty_317_fu_301_p2;

assign mul_ln137_fu_320_p1 = 25'd260100;

assign or_ln134_fu_503_p2 = (trunc_ln134_fu_499_p1 | 4'd1);

assign or_ln71_fu_618_p2 = (trunc_ln71_fu_614_p1 | 4'd1);

assign out_cast_fu_255_p1 = out_r;

assign p_cast10_fu_315_p1 = empty_318_fu_310_p2;

assign sext_ln137_1_fu_477_p1 = $signed(sub_ln137_1_fu_471_p2);

assign sext_ln137_fu_423_p1 = $signed(sub_ln137_fu_417_p2);

assign sext_ln147_1_fu_544_p1 = $signed(trunc_ln147_1_reg_766);

assign sext_ln147_fu_489_p1 = $signed(trunc_ln3_reg_736);

assign shl_ln137_1_fu_405_p3 = {{add_ln137_1_fu_388_p2}, {2'd0}};

assign shl_ln137_2_fu_447_p3 = {{add_ln137_3_fu_442_p2}, {10'd0}};

assign shl_ln137_3_fu_459_p3 = {{add_ln137_3_fu_442_p2}, {2'd0}};

assign shl_ln_fu_393_p3 = {{add_ln137_1_fu_388_p2}, {10'd0}};

assign sub_ln137_1_fu_471_p2 = (zext_ln137_4_fu_455_p1 - zext_ln137_5_fu_467_p1);

assign sub_ln137_fu_417_p2 = (zext_ln137_2_fu_401_p1 - zext_ln137_3_fu_413_p1);

assign sub_ln140_fu_354_p2 = (zext_ln140_1_fu_350_p1 - zext_ln140_fu_340_p1);

assign sub_ln75_fu_585_p2 = (zext_ln75_1_fu_581_p1 - zext_ln75_fu_569_p1);

assign tmp_8_fu_343_p3 = {{bout_fu_110}, {4'd0}};

assign tmp_9_fu_573_p3 = {{o_fu_114}, {4'd0}};

assign trunc_ln134_fu_499_p1 = bh_reg_165[3:0];

assign trunc_ln140_1_fu_486_p1 = sub_ln140_reg_710[6:0];

assign trunc_ln140_fu_364_p1 = sub_ln140_fu_354_p2[6:0];

assign trunc_ln71_fu_614_p1 = h_1_reg_177[3:0];

assign trunc_ln75_1_fu_611_p1 = sub_ln75_reg_790[6:0];

assign trunc_ln75_fu_591_p1 = sub_ln75_fu_585_p2[6:0];

assign zext_ln133_1_fu_289_p1 = bout_fu_110;

assign zext_ln133_fu_251_p1 = h;

assign zext_ln134_fu_384_p1 = bh_reg_165;

assign zext_ln137_1_fu_265_p1 = add_ln137_5_fu_259_p2;

assign zext_ln137_2_fu_401_p1 = shl_ln_fu_393_p3;

assign zext_ln137_3_fu_413_p1 = shl_ln137_1_fu_405_p3;

assign zext_ln137_4_fu_455_p1 = shl_ln137_2_fu_447_p3;

assign zext_ln137_5_fu_467_p1 = shl_ln137_3_fu_459_p3;

assign zext_ln137_fu_326_p1 = mul_ln137_fu_320_p2;

assign zext_ln140_1_fu_350_p1 = tmp_8_fu_343_p3;

assign zext_ln140_2_fu_374_p1 = bh_reg_165;

assign zext_ln140_3_fu_509_p1 = or_ln134_fu_503_p2;

assign zext_ln140_fu_340_p1 = bout_fu_110;

assign zext_ln75_1_fu_581_p1 = tmp_9_fu_573_p3;

assign zext_ln75_2_fu_601_p1 = h_1_reg_177;

assign zext_ln75_3_fu_624_p1 = or_ln71_fu_618_p2;

assign zext_ln75_fu_569_p1 = o_fu_114;

always @ (posedge ap_clk) begin
    zext_ln133_reg_666[8] <= 1'b0;
    out_cast_reg_671[6] <= 1'b0;
    zext_ln137_1_reg_676[8] <= 1'b0;
end

endmodule //srcnn_export_output_buffer_c1
