#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 14 18:35:28 2016
# Process ID: 19239
# Current directory: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3884 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_1/design_1_rst_processing_system7_0_100M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_1/design_1_rst_processing_system7_0_100M_1_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_1/design_1_rst_processing_system7_0_100M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_1/design_1_rst_processing_system7_0_100M_1.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1379.594 ; gain = 414.805 ; free physical = 3588 ; free virtual = 26299
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1443.625 ; gain = 64.023 ; free physical = 3588 ; free virtual = 26299
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1f94fb55b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1819da8cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1862.117 ; gain = 0.000 ; free physical = 3230 ; free virtual = 25941

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-10] Eliminated 745 cells.
Phase 2 Constant Propagation | Checksum: 15526004d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1862.117 ; gain = 0.000 ; free physical = 3228 ; free virtual = 25940

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 13867 unconnected nets.
INFO: [Opt 31-11] Eliminated 721 unconnected cells.
Phase 3 Sweep | Checksum: e12da454

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1862.117 ; gain = 0.000 ; free physical = 3228 ; free virtual = 25940

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1862.117 ; gain = 0.000 ; free physical = 3228 ; free virtual = 25940
Ending Logic Optimization Task | Checksum: e12da454

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1862.117 ; gain = 0.000 ; free physical = 3228 ; free virtual = 25940

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 260 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 520
Ending PowerOpt Patch Enables Task | Checksum: 1566d819a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2431.539 ; gain = 0.000 ; free physical = 2679 ; free virtual = 25390
Ending Power Optimization Task | Checksum: 1566d819a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2431.539 ; gain = 569.422 ; free physical = 2679 ; free virtual = 25390
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 2431.539 ; gain = 1051.938 ; free physical = 2679 ; free virtual = 25390
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2431.539 ; gain = 0.000 ; free physical = 2677 ; free virtual = 25391
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2432.535 ; gain = 0.000 ; free physical = 2670 ; free virtual = 25389
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2432.535 ; gain = 0.000 ; free physical = 2669 ; free virtual = 25388

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2432.535 ; gain = 0.000 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2432.535 ; gain = 0.000 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.4 IOBufferPlacementChecker

Phase 1.1.1.5 ClockRegionPlacementChecker

Phase 1.1.1.6 DSPChecker
Phase 1.1.1.6 DSPChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.4 IOBufferPlacementChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388
Phase 1.1.1.12 DisallowedInsts | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.5 ClockRegionPlacementChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 98566580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 98566580

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 98566580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 15cdf3a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101417dea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 3316e69b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2669 ; free virtual = 25388

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 3316e69b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2668 ; free virtual = 25387
Phase 1.2.1 Place Init Design | Checksum: 123adf1fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2665 ; free virtual = 25384
Phase 1.2 Build Placer Netlist Model | Checksum: 123adf1fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2665 ; free virtual = 25384

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 123adf1fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2665 ; free virtual = 25384
Phase 1 Placer Initialization | Checksum: 123adf1fa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2448.543 ; gain = 16.008 ; free physical = 2665 ; free virtual = 25384

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14a8abeef

Time (s): cpu = 00:01:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a8abeef

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 102b55c3d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1448c474b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1448c474b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1135d4945

Time (s): cpu = 00:01:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1135d4945

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2660 ; free virtual = 25379

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: aef615eb

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 5e56cce9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 5e56cce9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2661 ; free virtual = 25380

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 5e56cce9

Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2660 ; free virtual = 25379
Phase 3 Detail Placement | Checksum: 5e56cce9

Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2660 ; free virtual = 25379

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: a5324476

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25379

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.022. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 2014dd2d6

Time (s): cpu = 00:02:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378
Phase 4.1 Post Commit Optimization | Checksum: 2014dd2d6

Time (s): cpu = 00:02:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2014dd2d6

Time (s): cpu = 00:02:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 2014dd2d6

Time (s): cpu = 00:02:02 ; elapsed = 00:00:51 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 2014dd2d6

Time (s): cpu = 00:02:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 2014dd2d6

Time (s): cpu = 00:02:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 108a4074c

Time (s): cpu = 00:02:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 108a4074c

Time (s): cpu = 00:02:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378
Ending Placer Task | Checksum: 987e28d3

Time (s): cpu = 00:02:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:05 ; elapsed = 00:00:53 . Memory (MB): peak = 2488.562 ; gain = 56.027 ; free physical = 2659 ; free virtual = 25378
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2616 ; free virtual = 25380
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2647 ; free virtual = 25377
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2646 ; free virtual = 25376
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25375
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9678a90d ConstDB: 0 ShapeSum: 2057fc6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6968b970

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6968b970

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6968b970

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6968b970

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 135641397

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.147  | TNS=0.000  | WHS=-0.221 | THS=-266.729|

Phase 2 Router Initialization | Checksum: 1641f96b9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2646 ; free virtual = 25376

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12577443f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2646 ; free virtual = 25376

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2160
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b799c0dc

Time (s): cpu = 00:06:29 ; elapsed = 00:01:15 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.076  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b3026ffe

Time (s): cpu = 00:06:29 ; elapsed = 00:01:15 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 19cfc58f8

Time (s): cpu = 00:06:35 ; elapsed = 00:01:16 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.076  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 243a17e4c

Time (s): cpu = 00:06:36 ; elapsed = 00:01:17 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
Phase 4 Rip-up And Reroute | Checksum: 243a17e4c

Time (s): cpu = 00:06:36 ; elapsed = 00:01:17 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e23a202

Time (s): cpu = 00:06:38 ; elapsed = 00:01:17 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17e23a202

Time (s): cpu = 00:06:38 ; elapsed = 00:01:17 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e23a202

Time (s): cpu = 00:06:38 ; elapsed = 00:01:18 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
Phase 5 Delay and Skew Optimization | Checksum: 17e23a202

Time (s): cpu = 00:06:38 ; elapsed = 00:01:18 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2212e7174

Time (s): cpu = 00:06:41 ; elapsed = 00:01:19 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24a8895b2

Time (s): cpu = 00:06:41 ; elapsed = 00:01:19 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
Phase 6 Post Hold Fix | Checksum: 24a8895b2

Time (s): cpu = 00:06:41 ; elapsed = 00:01:19 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.0808 %
  Global Horizontal Routing Utilization  = 12.783 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 214a2505b

Time (s): cpu = 00:06:42 ; elapsed = 00:01:19 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 214a2505b

Time (s): cpu = 00:06:42 ; elapsed = 00:01:19 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 281adaf30

Time (s): cpu = 00:06:44 ; elapsed = 00:01:20 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.090  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 281adaf30

Time (s): cpu = 00:06:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:44 ; elapsed = 00:01:21 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2645 ; free virtual = 25376

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2644 ; free virtual = 25375
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2589 ; free virtual = 25375
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.562 ; gain = 0.000 ; free physical = 2633 ; free virtual = 25378
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 18:38:57 2016...
#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 14 18:39:46 2016
# Process ID: 23882
# Current directory: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 962.766 ; gain = 0.000 ; free physical = 3868 ; free virtual = 26624
INFO: [Netlist 29-17] Analyzing 3676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/.Xil/Vivado-23882-insujang-CALab-Linux/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/.Xil/Vivado-23882-insujang-CALab-Linux/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/.Xil/Vivado-23882-insujang-CALab-Linux/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/.Xil/Vivado-23882-insujang-CALab-Linux/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1359.633 ; gain = 48.070 ; free physical = 3447 ; free virtual = 26263
Restored from archive | CPU: 1.400000 secs | Memory: 38.712479 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1359.633 ; gain = 48.070 ; free physical = 3447 ; free virtual = 26263
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.633 ; gain = 396.867 ; free physical = 3506 ; free virtual = 26262
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/insujang/cs710/xilinx_workspace/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov 14 18:40:17 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 1837.730 ; gain = 478.098 ; free physical = 3075 ; free virtual = 25835
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 18:40:17 2016...
