{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489194789605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489194789620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 20:13:09 2017 " "Processing started: Fri Mar 10 20:13:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489194789620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194789620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194789620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489194794675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1489194794690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(397) " "Verilog HDL warning at processor.v(397): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(398) " "Verilog HDL warning at processor.v(398): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(409) " "Verilog HDL warning at processor.v(409): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(410) " "Verilog HDL warning at processor.v(410): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(416) " "Verilog HDL warning at processor.v(416): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 416 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(417) " "Verilog HDL warning at processor.v(417): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(423) " "Verilog HDL warning at processor.v(423): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 423 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(424) " "Verilog HDL warning at processor.v(424): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 424 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(430) " "Verilog HDL warning at processor.v(430): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 430 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(431) " "Verilog HDL warning at processor.v(431): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(437) " "Verilog HDL warning at processor.v(437): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 437 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(438) " "Verilog HDL warning at processor.v(438): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 438 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(443) " "Verilog HDL warning at processor.v(443): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 443 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(444) " "Verilog HDL warning at processor.v(444): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 444 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(449) " "Verilog HDL warning at processor.v(449): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 449 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(450) " "Verilog HDL warning at processor.v(450): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(455) " "Verilog HDL warning at processor.v(455): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 455 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(456) " "Verilog HDL warning at processor.v(456): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 456 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(461) " "Verilog HDL warning at processor.v(461): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 461 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(462) " "Verilog HDL warning at processor.v(462): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(467) " "Verilog HDL warning at processor.v(467): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(468) " "Verilog HDL warning at processor.v(468): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 468 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(473) " "Verilog HDL warning at processor.v(473): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 473 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(474) " "Verilog HDL warning at processor.v(474): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 474 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(479) " "Verilog HDL warning at processor.v(479): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 479 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(480) " "Verilog HDL warning at processor.v(480): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 480 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(485) " "Verilog HDL warning at processor.v(485): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 485 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(486) " "Verilog HDL warning at processor.v(486): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 486 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(491) " "Verilog HDL warning at processor.v(491): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 491 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(492) " "Verilog HDL warning at processor.v(492): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 492 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(497) " "Verilog HDL warning at processor.v(497): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 497 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(498) " "Verilog HDL warning at processor.v(498): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(503) " "Verilog HDL warning at processor.v(503): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 503 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(504) " "Verilog HDL warning at processor.v(504): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 504 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(509) " "Verilog HDL warning at processor.v(509): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 509 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(510) " "Verilog HDL warning at processor.v(510): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 510 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(515) " "Verilog HDL warning at processor.v(515): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 515 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(516) " "Verilog HDL warning at processor.v(516): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 516 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(521) " "Verilog HDL warning at processor.v(521): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 521 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(522) " "Verilog HDL warning at processor.v(522): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 522 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(527) " "Verilog HDL warning at processor.v(527): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 527 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(528) " "Verilog HDL warning at processor.v(528): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 528 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(533) " "Verilog HDL warning at processor.v(533): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 533 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(534) " "Verilog HDL warning at processor.v(534): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 534 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(539) " "Verilog HDL warning at processor.v(539): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 539 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(540) " "Verilog HDL warning at processor.v(540): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 540 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(545) " "Verilog HDL warning at processor.v(545): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 545 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(546) " "Verilog HDL warning at processor.v(546): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 546 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(551) " "Verilog HDL warning at processor.v(551): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 551 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(552) " "Verilog HDL warning at processor.v(552): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 552 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(557) " "Verilog HDL warning at processor.v(557): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 557 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(558) " "Verilog HDL warning at processor.v(558): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 558 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(563) " "Verilog HDL warning at processor.v(563): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 563 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(564) " "Verilog HDL warning at processor.v(564): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 564 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(569) " "Verilog HDL warning at processor.v(569): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 569 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(570) " "Verilog HDL warning at processor.v(570): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 570 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(575) " "Verilog HDL warning at processor.v(575): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(576) " "Verilog HDL warning at processor.v(576): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(583) " "Verilog HDL warning at processor.v(583): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 583 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(584) " "Verilog HDL warning at processor.v(584): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 584 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(589) " "Verilog HDL warning at processor.v(589): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 589 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(590) " "Verilog HDL warning at processor.v(590): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 590 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(594) " "Verilog HDL warning at processor.v(594): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 594 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(595) " "Verilog HDL warning at processor.v(595): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 595 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1489194828308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 46 46 " "Found 46 design units, including 46 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_register_FD " "Found entity 2: pipeline_register_FD" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipeline_register_DX " "Found entity 3: pipeline_register_DX" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_register_XM " "Found entity 4: pipeline_register_XM" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeline_register_MW " "Found entity 5: pipeline_register_MW" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "6 instruction_decoder " "Found entity 6: instruction_decoder" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu_32b " "Found entity 7: alu_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "8 regfile_32b " "Found entity 8: regfile_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "9 register_32b " "Found entity 9: register_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "10 register_64b " "Found entity 10: register_64b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "11 mult_div_32b " "Found entity 11: mult_div_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "12 multiplier_32b " "Found entity 12: multiplier_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 665 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "13 divider_32b " "Found entity 13: divider_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "14 counter32 " "Found entity 14: counter32" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 802 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "15 carry_select_adder_32b " "Found entity 15: carry_select_adder_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "16 carry_select_adder_64b " "Found entity 16: carry_select_adder_64b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "17 full_adder_1b " "Found entity 17: full_adder_1b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 953 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "18 slow_adder_8b " "Found entity 18: slow_adder_8b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 966 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "19 carry_select_subtracter_32b " "Found entity 19: carry_select_subtracter_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "20 inverter_32b " "Found entity 20: inverter_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "21 inverter_64b " "Found entity 21: inverter_64b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1031 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "22 and_32b " "Found entity 22: and_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "23 or_32b " "Found entity 23: or_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "24 sll_32b " "Found entity 24: sll_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "25 sra_32b " "Found entity 25: sra_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1095 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "26 left_shift_1b " "Found entity 26: left_shift_1b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "27 left_shift_2b " "Found entity 27: left_shift_2b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "28 left_shift_4b " "Found entity 28: left_shift_4b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "29 left_shift_8b " "Found entity 29: left_shift_8b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "30 left_shift_16b " "Found entity 30: left_shift_16b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "31 right_shift_1b " "Found entity 31: right_shift_1b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "32 right_shift_2b " "Found entity 32: right_shift_2b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "33 right_shift_4b " "Found entity 33: right_shift_4b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "34 right_shift_8b " "Found entity 34: right_shift_8b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "35 right_shift_16b " "Found entity 35: right_shift_16b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "36 equal_to_checker_32b " "Found entity 36: equal_to_checker_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "37 equal_to_checker_6b " "Found entity 37: equal_to_checker_6b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "38 equal_to_checker_5b " "Found entity 38: equal_to_checker_5b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "39 rshift1_64b " "Found entity 39: rshift1_64b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "40 mux_4_32b " "Found entity 40: mux_4_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "41 mux_4_5b " "Found entity 41: mux_4_5b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "42 mux_8_32b " "Found entity 42: mux_8_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "43 mux_8_1b " "Found entity 43: mux_8_1b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "44 decoder_32b " "Found entity 44: decoder_32b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "45 decoder_8b " "Found entity 45: decoder_8b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""} { "Info" "ISGN_ENTITY_NAME" "46 decoder_4b " "Found entity 46: decoder_4b" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194828511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(54) " "Verilog HDL Implicit Net warning at skeleton.v(54): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_out_player1 skeleton.v(60) " "Verilog HDL Implicit Net warning at skeleton.v(60): created implicit net for \"dmem_out_player1\"" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_out_player2 skeleton.v(61) " "Verilog HDL Implicit Net warning at skeleton.v(61): created implicit net for \"dmem_out_player2\"" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(126) " "Verilog HDL Implicit Net warning at skeleton.v(126): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(127) " "Verilog HDL Implicit Net warning at skeleton.v(127): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(127) " "Verilog HDL Implicit Net warning at skeleton.v(127): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_XS_eq_rd_WS processor.v(72) " "Verilog HDL Implicit Net warning at processor.v(72): created implicit net for \"rd_XS_eq_rd_WS\"" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(119) " "Verilog HDL Instantiation warning at skeleton.v(119): instance has no name" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(120) " "Verilog HDL Instantiation warning at skeleton.v(120): instance has no name" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1489194828511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489194829728 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dmem_data_out_player1 skeleton.v(38) " "Output port \"dmem_data_out_player1\" at skeleton.v(38) has no driver" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489194829743 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dmem_data_out_player2 skeleton.v(38) " "Output port \"dmem_data_out_player2\" at skeleton.v(38) has no driver" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489194829743 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(23) " "Output port \"VGA_SYNC\" at skeleton.v(23) has no driver" {  } { { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1489194829743 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194829821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194830165 ""}  } { { "pll.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489194830165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194830414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194830414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:player1_processor " "Elaborating entity \"processor\" for hierarchy \"processor:player1_processor\"" {  } { { "skeleton.v" "player1_processor" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_data processor.v(64) " "Verilog HDL or VHDL warning at processor.v(64): object \"debug_data\" assigned a value but never read" {  } { { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1489194830445 "|skeleton|processor:player1_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_5b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker " "Elaborating entity \"equal_to_checker_5b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\"" {  } { { "processor.v" "rs_XS_eq_rd_MS_checker" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_subtracter_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0 " "Elaborating entity \"carry_select_subtracter_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\"" {  } { { "processor.v" "subtracter0" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter " "Elaborating entity \"inverter_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\"" {  } { { "processor.v" "b_inverter" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_32b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0 " "Elaborating entity \"carry_select_adder_32b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\"" {  } { { "processor.v" "adder0" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_adder_8b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder " "Elaborating entity \"slow_adder_8b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\"" {  } { { "processor.v" "first_8b_adder" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1b processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\|full_adder_1b:loop1\[0\].a_full_adder " "Elaborating entity \"full_adder_1b\" for hierarchy \"processor:player1_processor\|equal_to_checker_5b:rs_XS_eq_rd_MS_checker\|carry_select_subtracter_32b:subtracter0\|inverter_32b:b_inverter\|carry_select_adder_32b:adder0\|slow_adder_8b:first_8b_adder\|full_adder_1b:loop1\[0\].a_full_adder\"" {  } { { "processor.v" "loop1\[0\].a_full_adder" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194830477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder processor:player1_processor\|instruction_decoder:instruction_decoder_FS " "Elaborating entity \"instruction_decoder\" for hierarchy \"processor:player1_processor\|instruction_decoder:instruction_decoder_FS\"" {  } { { "processor.v" "instruction_decoder_FS" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194831756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32b processor:player1_processor\|register_32b:program_counter_register " "Elaborating entity \"register_32b\" for hierarchy \"processor:player1_processor\|register_32b:program_counter_register\"" {  } { { "processor.v" "program_counter_register" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194831756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:player1_processor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:player1_processor\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194831771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194832068 ""}  } { { "imem.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489194832068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194832364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194832364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:player1_processor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832364 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/imem.v" 84 0 0 } } { "processor.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 91 0 0 } } { "skeleton.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 60 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1489194832411 "|skeleton|processor:player1_processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_FD processor:player1_processor\|pipeline_register_FD:my_pipeline_register_FD " "Elaborating entity \"pipeline_register_FD\" for hierarchy \"processor:player1_processor\|pipeline_register_FD:my_pipeline_register_FD\"" {  } { { "processor.v" "my_pipeline_register_FD" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_32b processor:player1_processor\|regfile_32b:my_regfile " "Elaborating entity \"regfile_32b\" for hierarchy \"processor:player1_processor\|regfile_32b:my_regfile\"" {  } { { "processor.v" "my_regfile" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32b processor:player1_processor\|regfile_32b:my_regfile\|decoder_32b:writeDecoder " "Elaborating entity \"decoder_32b\" for hierarchy \"processor:player1_processor\|regfile_32b:my_regfile\|decoder_32b:writeDecoder\"" {  } { { "processor.v" "writeDecoder" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_5b processor:player1_processor\|mux_4_5b:regfile_S2_mux " "Elaborating entity \"mux_4_5b\" for hierarchy \"processor:player1_processor\|mux_4_5b:regfile_S2_mux\"" {  } { { "processor.v" "regfile_S2_mux" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_DX processor:player1_processor\|pipeline_register_DX:my_pipeline_register_DX " "Elaborating entity \"pipeline_register_DX\" for hierarchy \"processor:player1_processor\|pipeline_register_DX:my_pipeline_register_DX\"" {  } { { "processor.v" "my_pipeline_register_DX" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32b processor:player1_processor\|alu_32b:my_ALU " "Elaborating entity \"alu_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\"" {  } { { "processor.v" "my_ALU" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32b processor:player1_processor\|alu_32b:my_ALU\|and_32b:and0 " "Elaborating entity \"and_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|and_32b:and0\"" {  } { { "processor.v" "and0" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32b processor:player1_processor\|alu_32b:my_ALU\|or_32b:or0 " "Elaborating entity \"or_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|or_32b:or0\"" {  } { { "processor.v" "or0" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_32b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0 " "Elaborating entity \"sll_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\"" {  } { { "processor.v" "sll0" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_16b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_16b:shifter16 " "Elaborating entity \"left_shift_16b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_16b:shifter16\"" {  } { { "processor.v" "shifter16" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_8b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_8b:shifter8 " "Elaborating entity \"left_shift_8b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_8b:shifter8\"" {  } { { "processor.v" "shifter8" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_4b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_4b:shifter4 " "Elaborating entity \"left_shift_4b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_4b:shifter4\"" {  } { { "processor.v" "shifter4" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_2b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_2b:shifter2 " "Elaborating entity \"left_shift_2b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_2b:shifter2\"" {  } { { "processor.v" "shifter2" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_1b processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_1b:shifter1 " "Elaborating entity \"left_shift_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sll_32b:sll0\|left_shift_1b:shifter1\"" {  } { { "processor.v" "shifter1" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_32b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0 " "Elaborating entity \"sra_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\"" {  } { { "processor.v" "sra0" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_16b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_16b:shifter16 " "Elaborating entity \"right_shift_16b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_16b:shifter16\"" {  } { { "processor.v" "shifter16" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_8b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_8b:shifter8 " "Elaborating entity \"right_shift_8b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_8b:shifter8\"" {  } { { "processor.v" "shifter8" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_4b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_4b:shifter4 " "Elaborating entity \"right_shift_4b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_4b:shifter4\"" {  } { { "processor.v" "shifter4" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194832988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_2b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_2b:shifter2 " "Elaborating entity \"right_shift_2b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_2b:shifter2\"" {  } { { "processor.v" "shifter2" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_1b processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_1b:shifter1 " "Elaborating entity \"right_shift_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|sra_32b:sra0\|right_shift_1b:shifter1\"" {  } { { "processor.v" "shifter1" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_div_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div " "Elaborating entity \"mult_div_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\"" {  } { { "processor.v" "my_mult_div" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier " "Elaborating entity \"multiplier_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\"" {  } { { "processor.v" "my_multiplier" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32 processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|counter32:counter " "Elaborating entity \"counter32\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|counter32:counter\"" {  } { { "processor.v" "counter" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|register_64b:product_register " "Elaborating entity \"register_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|register_64b:product_register\"" {  } { { "processor.v" "product_register" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rshift1_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|rshift1_64b:right_shifter " "Elaborating entity \"rshift1_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|rshift1_64b:right_shifter\"" {  } { { "processor.v" "right_shifter" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_6b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|equal_to_checker_6b:is_initial " "Elaborating entity \"equal_to_checker_6b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|equal_to_checker_6b:is_initial\"" {  } { { "processor.v" "is_initial" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter " "Elaborating entity \"inverter_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\"" {  } { { "processor.v" "product_inverter" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_64b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\|carry_select_adder_64b:adder0 " "Elaborating entity \"carry_select_adder_64b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|multiplier_32b:my_multiplier\|inverter_64b:product_inverter\|carry_select_adder_64b:adder0\"" {  } { { "processor.v" "adder0" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider " "Elaborating entity \"divider_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\"" {  } { { "processor.v" "my_divider" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194833862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal_to_checker_32b processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\|equal_to_checker_32b:divide_by_zero_checker " "Elaborating entity \"equal_to_checker_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mult_div_32b:my_mult_div\|divider_32b:my_divider\|equal_to_checker_32b:divide_by_zero_checker\"" {  } { { "processor.v" "divide_by_zero_checker" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194834345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_32b processor:player1_processor\|alu_32b:my_ALU\|mux_8_32b:data_result_mux " "Elaborating entity \"mux_8_32b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mux_8_32b:data_result_mux\"" {  } { { "processor.v" "data_result_mux" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194834642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1b processor:player1_processor\|alu_32b:my_ALU\|mux_8_1b:overflow_mux " "Elaborating entity \"mux_8_1b\" for hierarchy \"processor:player1_processor\|alu_32b:my_ALU\|mux_8_1b:overflow_mux\"" {  } { { "processor.v" "overflow_mux" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194834642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_XM processor:player1_processor\|pipeline_register_XM:my_pipeline_register_XM " "Elaborating entity \"pipeline_register_XM\" for hierarchy \"processor:player1_processor\|pipeline_register_XM:my_pipeline_register_XM\"" {  } { { "processor.v" "my_pipeline_register_XM" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194834720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:player1_processor\|dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"processor:player1_processor\|dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194834751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194834845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194834845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1489194834845 ""}  } { { "dmem.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1489194834845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489194835235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194835235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:player1_processor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194835235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_register_MW processor:player1_processor\|pipeline_register_MW:my_pipeline_register_MW " "Elaborating entity \"pipeline_register_MW\" for hierarchy \"processor:player1_processor\|pipeline_register_MW:my_pipeline_register_MW\"" {  } { { "processor.v" "my_pipeline_register_MW" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194835250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_32b processor:player1_processor\|mux_4_32b:regfile_DW_WS_mux " "Elaborating entity \"mux_4_32b\" for hierarchy \"processor:player1_processor\|mux_4_32b:regfile_DW_WS_mux\"" {  } { { "processor.v" "regfile_DW_WS_mux" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/processor.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194835266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194837840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194837840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194837855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194837855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/skeleton.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489194837871 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"seg3_encoder\";  expecting \"<=\", or \"=\" binary_to_seven_segment_converter.v(55) " "Verilog HDL syntax error at binary_to_seven_segment_converter.v(55) near text: \"seg3_encoder\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "binary_to_seven_segment_converter.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/binary_to_seven_segment_converter.v" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1489194838136 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"seg2_encoder\";  expecting \"<=\", or \"=\" binary_to_seven_segment_converter.v(56) " "Verilog HDL syntax error at binary_to_seven_segment_converter.v(56) near text: \"seg2_encoder\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "binary_to_seven_segment_converter.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/binary_to_seven_segment_converter.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1489194838136 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"seg1_encoder\";  expecting \"<=\", or \"=\" binary_to_seven_segment_converter.v(57) " "Verilog HDL syntax error at binary_to_seven_segment_converter.v(57) near text: \"seg1_encoder\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "binary_to_seven_segment_converter.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/binary_to_seven_segment_converter.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1489194838136 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "binary_to_seven_segment_converter binary_to_seven_segment_converter.v(1) " "Ignored design unit \"binary_to_seven_segment_converter\" at binary_to_seven_segment_converter.v(1) due to previous errors" {  } { { "binary_to_seven_segment_converter.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/binary_to_seven_segment_converter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1489194838136 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "numToSegment binary_to_seven_segment_converter.v(62) " "Ignored design unit \"numToSegment\" at binary_to_seven_segment_converter.v(62) due to previous errors" {  } { { "binary_to_seven_segment_converter.v" "" { Text "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/binary_to_seven_segment_converter.v" 62 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1489194838136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/output_files/skeleton.map.smsg " "Generated suppressed messages file Z:/Addison/Documents/SCHOOL/Duke-Junior/ECE350/350FinalProject/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194838776 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489194841007 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 10 20:14:01 2017 " "Processing ended: Fri Mar 10 20:14:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489194841007 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489194841007 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489194841007 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194841007 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489194842177 ""}
