$comment
	File created using the following command:
		vcd file Proyect5.msim.vcd -direction
$end
$date
	Fri Jun 21 22:11:42 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module decod_vhd_vec_tst $end
$var wire 1 ! azul $end
$var wire 1 " azul_out [5] $end
$var wire 1 # azul_out [4] $end
$var wire 1 $ azul_out [3] $end
$var wire 1 % azul_out [2] $end
$var wire 1 & azul_out [1] $end
$var wire 1 ' azul_out [0] $end
$var wire 1 ( clk $end
$var wire 1 ) rojo $end
$var wire 1 * rojo_out [5] $end
$var wire 1 + rojo_out [4] $end
$var wire 1 , rojo_out [3] $end
$var wire 1 - rojo_out [2] $end
$var wire 1 . rojo_out [1] $end
$var wire 1 / rojo_out [0] $end
$var wire 1 0 verde $end
$var wire 1 1 verde_out [5] $end
$var wire 1 2 verde_out [4] $end
$var wire 1 3 verde_out [3] $end
$var wire 1 4 verde_out [2] $end
$var wire 1 5 verde_out [1] $end
$var wire 1 6 verde_out [0] $end

$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var wire 1 : devoe $end
$var wire 1 ; devclrn $end
$var wire 1 < devpor $end
$var wire 1 = ww_devoe $end
$var wire 1 > ww_devclrn $end
$var wire 1 ? ww_devpor $end
$var wire 1 @ ww_clk $end
$var wire 1 A ww_rojo $end
$var wire 1 B ww_verde $end
$var wire 1 C ww_azul $end
$var wire 1 D ww_rojo_out [5] $end
$var wire 1 E ww_rojo_out [4] $end
$var wire 1 F ww_rojo_out [3] $end
$var wire 1 G ww_rojo_out [2] $end
$var wire 1 H ww_rojo_out [1] $end
$var wire 1 I ww_rojo_out [0] $end
$var wire 1 J ww_verde_out [5] $end
$var wire 1 K ww_verde_out [4] $end
$var wire 1 L ww_verde_out [3] $end
$var wire 1 M ww_verde_out [2] $end
$var wire 1 N ww_verde_out [1] $end
$var wire 1 O ww_verde_out [0] $end
$var wire 1 P ww_azul_out [5] $end
$var wire 1 Q ww_azul_out [4] $end
$var wire 1 R ww_azul_out [3] $end
$var wire 1 S ww_azul_out [2] $end
$var wire 1 T ww_azul_out [1] $end
$var wire 1 U ww_azul_out [0] $end
$var wire 1 V \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 W \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 X \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 Y \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 Z \rojo_out[0]~output_o\ $end
$var wire 1 [ \rojo_out[1]~output_o\ $end
$var wire 1 \ \rojo_out[2]~output_o\ $end
$var wire 1 ] \rojo_out[3]~output_o\ $end
$var wire 1 ^ \rojo_out[4]~output_o\ $end
$var wire 1 _ \rojo_out[5]~output_o\ $end
$var wire 1 ` \verde_out[0]~output_o\ $end
$var wire 1 a \verde_out[1]~output_o\ $end
$var wire 1 b \verde_out[2]~output_o\ $end
$var wire 1 c \verde_out[3]~output_o\ $end
$var wire 1 d \verde_out[4]~output_o\ $end
$var wire 1 e \verde_out[5]~output_o\ $end
$var wire 1 f \azul_out[0]~output_o\ $end
$var wire 1 g \azul_out[1]~output_o\ $end
$var wire 1 h \azul_out[2]~output_o\ $end
$var wire 1 i \azul_out[3]~output_o\ $end
$var wire 1 j \azul_out[4]~output_o\ $end
$var wire 1 k \azul_out[5]~output_o\ $end
$var wire 1 l \clk~input_o\ $end
$var wire 1 m \clk~inputclkctrl_outclk\ $end
$var wire 1 n \rojo~input_o\ $end
$var wire 1 o \rojo_out[0]~reg0_q\ $end
$var wire 1 p \rojo_out[1]~reg0_q\ $end
$var wire 1 q \rojo_out[2]~reg0_q\ $end
$var wire 1 r \rojo_out[3]~reg0_q\ $end
$var wire 1 s \rojo_out[4]~reg0_q\ $end
$var wire 1 t \rojo_out[5]~reg0_q\ $end
$var wire 1 u \verde~input_o\ $end
$var wire 1 v \verde_out~0_combout\ $end
$var wire 1 w \verde_out[0]~reg0_q\ $end
$var wire 1 x \verde_out[1]~reg0feeder_combout\ $end
$var wire 1 y \verde_out[1]~reg0_q\ $end
$var wire 1 z \verde_out[2]~reg0feeder_combout\ $end
$var wire 1 { \verde_out[2]~reg0_q\ $end
$var wire 1 | \verde_out[3]~reg0feeder_combout\ $end
$var wire 1 } \verde_out[3]~reg0_q\ $end
$var wire 1 ~ \verde_out[4]~reg0feeder_combout\ $end
$var wire 1 !! \verde_out[4]~reg0_q\ $end
$var wire 1 "! \verde_out[5]~reg0feeder_combout\ $end
$var wire 1 #! \verde_out[5]~reg0_q\ $end
$var wire 1 $! \azul~input_o\ $end
$var wire 1 %! \azul_out~0_combout\ $end
$var wire 1 &! \azul_out[0]~reg0feeder_combout\ $end
$var wire 1 '! \azul_out[0]~reg0_q\ $end
$var wire 1 (! \azul_out[1]~reg0feeder_combout\ $end
$var wire 1 )! \azul_out[1]~reg0_q\ $end
$var wire 1 *! \azul_out[2]~reg0feeder_combout\ $end
$var wire 1 +! \azul_out[2]~reg0_q\ $end
$var wire 1 ,! \azul_out[3]~reg0feeder_combout\ $end
$var wire 1 -! \azul_out[3]~reg0_q\ $end
$var wire 1 .! \azul_out[4]~reg0feeder_combout\ $end
$var wire 1 /! \azul_out[4]~reg0_q\ $end
$var wire 1 0! \azul_out[5]~reg0feeder_combout\ $end
$var wire 1 1! \azul_out[5]~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0(
0)
00
07
18
x9
1:
1;
1<
1=
1>
1?
0@
0A
0B
0C
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
1V
1W
1X
0Y
0"
0#
0$
0%
0&
0'
0*
0+
0,
0-
0.
0/
01
02
03
04
05
06
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
$end
#5000
1(
1@
1l
1Y
1m
#10000
0(
1!
0@
1C
1$!
0l
0Y
1%!
1&!
1(!
1*!
1,!
1.!
10!
0m
#15000
1(
1@
1l
1Y
1m
1'!
1)!
1+!
1-!
1/!
11!
1k
1j
1i
1h
1g
1f
1P
1Q
1R
1S
1T
1U
1'
1&
1%
1$
1#
1"
#20000
0(
0@
0l
0Y
0m
#25000
1(
1@
1l
1Y
1m
#30000
0(
0@
0l
0Y
0m
#35000
1(
1@
1l
1Y
1m
#40000
0(
0@
0l
0Y
0m
#45000
1(
1@
1l
1Y
1m
#50000
0(
0@
0l
0Y
0m
#55000
1(
1@
1l
1Y
1m
#60000
0(
0@
0l
0Y
0m
#65000
1(
1@
1l
1Y
1m
#70000
0(
1)
10
0@
1A
1B
1u
1n
0l
0Y
0%!
0&!
0(!
0*!
0,!
0.!
00!
0m
#75000
1(
1@
1l
1Y
1m
1o
1p
1q
1r
1s
1t
0'!
0)!
0+!
0-!
0/!
01!
0k
0j
0i
0h
0g
0f
1_
1^
1]
1\
1[
1Z
0P
0Q
0R
0S
0T
0U
1D
1E
1F
1G
1H
1I
0'
0&
0%
0$
0#
0"
1/
1.
1-
1,
1+
1*
#80000
0(
0@
0l
0Y
0m
#85000
1(
1@
1l
1Y
1m
#90000
0(
0@
0l
0Y
0m
#95000
1(
1@
1l
1Y
1m
#100000
0(
0@
0l
0Y
0m
#105000
1(
1@
1l
1Y
1m
#110000
0(
0!
0@
0C
0$!
0l
0Y
0m
#115000
1(
1@
1l
1Y
1m
#120000
0(
0@
0l
0Y
0m
#125000
1(
1@
1l
1Y
1m
#130000
0(
0@
0l
0Y
0m
#135000
1(
1@
1l
1Y
1m
#140000
0(
0@
0l
0Y
0m
#145000
1(
1@
1l
1Y
1m
#150000
0(
0@
0l
0Y
0m
#155000
1(
1@
1l
1Y
1m
#160000
0(
0@
0l
0Y
0m
#165000
1(
1@
1l
1Y
1m
#170000
0(
0)
00
0@
0A
0B
0u
0n
0l
0Y
0m
#175000
1(
1@
1l
1Y
1m
0o
0p
0q
0r
0s
0t
0_
0^
0]
0\
0[
0Z
0D
0E
0F
0G
0H
0I
0/
0.
0-
0,
0+
0*
#180000
0(
0@
0l
0Y
0m
#185000
1(
1@
1l
1Y
1m
#190000
0(
0@
0l
0Y
0m
#195000
1(
1@
1l
1Y
1m
#200000
0(
0@
0l
0Y
0m
#205000
1(
1@
1l
1Y
1m
#210000
0(
10
0@
1B
1u
0l
0Y
1v
1x
1z
1|
1~
1"!
0m
#215000
1(
1@
1l
1Y
1m
1w
1y
1{
1}
1!!
1#!
1e
1d
1c
1b
1a
1`
1J
1K
1L
1M
1N
1O
16
15
14
13
12
11
#220000
0(
0@
0l
0Y
0m
#225000
1(
1@
1l
1Y
1m
#230000
0(
0@
0l
0Y
0m
#235000
1(
1@
1l
1Y
1m
#240000
0(
0@
0l
0Y
0m
#245000
1(
1@
1l
1Y
1m
#250000
0(
0@
0l
0Y
0m
#255000
1(
1@
1l
1Y
1m
#260000
0(
0@
0l
0Y
0m
#265000
1(
1@
1l
1Y
1m
#270000
0(
0@
0l
0Y
0m
#275000
1(
1@
1l
1Y
1m
#280000
0(
00
0@
0B
0u
0l
0Y
0v
0x
0z
0|
0~
0"!
0m
#285000
1(
1@
1l
1Y
1m
0w
0y
0{
0}
0!!
0#!
0e
0d
0c
0b
0a
0`
0J
0K
0L
0M
0N
0O
06
05
04
03
02
01
#290000
0(
0@
0l
0Y
0m
#295000
1(
1@
1l
1Y
1m
#300000
0(
0@
0l
0Y
0m
#305000
1(
1@
1l
1Y
1m
#310000
0(
0@
0l
0Y
0m
#315000
1(
1@
1l
1Y
1m
#320000
0(
0@
0l
0Y
0m
#325000
1(
1@
1l
1Y
1m
#330000
0(
0@
0l
0Y
0m
#335000
1(
1@
1l
1Y
1m
#340000
0(
0@
0l
0Y
0m
#345000
1(
1@
1l
1Y
1m
#350000
0(
0@
0l
0Y
0m
#355000
1(
1@
1l
1Y
1m
#360000
0(
0@
0l
0Y
0m
#365000
1(
1@
1l
1Y
1m
#370000
0(
0@
0l
0Y
0m
#375000
1(
1@
1l
1Y
1m
#380000
0(
0@
0l
0Y
0m
#385000
1(
1@
1l
1Y
1m
#390000
0(
0@
0l
0Y
0m
#395000
1(
1@
1l
1Y
1m
#400000
0(
0@
0l
0Y
0m
#405000
1(
1@
1l
1Y
1m
#410000
0(
0@
0l
0Y
0m
#415000
1(
1@
1l
1Y
1m
#420000
0(
0@
0l
0Y
0m
#425000
1(
1@
1l
1Y
1m
#430000
0(
0@
0l
0Y
0m
#435000
1(
1@
1l
1Y
1m
#440000
0(
0@
0l
0Y
0m
#445000
1(
1@
1l
1Y
1m
#450000
0(
0@
0l
0Y
0m
#455000
1(
1@
1l
1Y
1m
#460000
0(
0@
0l
0Y
0m
#465000
1(
1@
1l
1Y
1m
#470000
0(
0@
0l
0Y
0m
#475000
1(
1@
1l
1Y
1m
#480000
0(
0@
0l
0Y
0m
#485000
1(
1@
1l
1Y
1m
#490000
0(
0@
0l
0Y
0m
#495000
1(
1@
1l
1Y
1m
#500000
0(
0@
0l
0Y
0m
#505000
1(
1@
1l
1Y
1m
#510000
0(
0@
0l
0Y
0m
#515000
1(
1@
1l
1Y
1m
#520000
0(
0@
0l
0Y
0m
#525000
1(
1@
1l
1Y
1m
#530000
0(
0@
0l
0Y
0m
#535000
1(
1@
1l
1Y
1m
#540000
0(
0@
0l
0Y
0m
#545000
1(
1@
1l
1Y
1m
#550000
0(
0@
0l
0Y
0m
#555000
1(
1@
1l
1Y
1m
#560000
0(
0@
0l
0Y
0m
#565000
1(
1@
1l
1Y
1m
#570000
0(
0@
0l
0Y
0m
#575000
1(
1@
1l
1Y
1m
#580000
0(
0@
0l
0Y
0m
#585000
1(
1@
1l
1Y
1m
#590000
0(
0@
0l
0Y
0m
#595000
1(
1@
1l
1Y
1m
#600000
0(
0@
0l
0Y
0m
#605000
1(
1@
1l
1Y
1m
#610000
0(
0@
0l
0Y
0m
#615000
1(
1@
1l
1Y
1m
#620000
0(
0@
0l
0Y
0m
#625000
1(
1@
1l
1Y
1m
#630000
0(
0@
0l
0Y
0m
#635000
1(
1@
1l
1Y
1m
#640000
0(
0@
0l
0Y
0m
#645000
1(
1@
1l
1Y
1m
#650000
0(
0@
0l
0Y
0m
#655000
1(
1@
1l
1Y
1m
#660000
0(
0@
0l
0Y
0m
#665000
1(
1@
1l
1Y
1m
#670000
0(
0@
0l
0Y
0m
#675000
1(
1@
1l
1Y
1m
#680000
0(
0@
0l
0Y
0m
#685000
1(
1@
1l
1Y
1m
#690000
0(
0@
0l
0Y
0m
#695000
1(
1@
1l
1Y
1m
#700000
0(
0@
0l
0Y
0m
#705000
1(
1@
1l
1Y
1m
#710000
0(
0@
0l
0Y
0m
#715000
1(
1@
1l
1Y
1m
#720000
0(
0@
0l
0Y
0m
#725000
1(
1@
1l
1Y
1m
#730000
0(
0@
0l
0Y
0m
#735000
1(
1@
1l
1Y
1m
#740000
0(
0@
0l
0Y
0m
#745000
1(
1@
1l
1Y
1m
#750000
0(
0@
0l
0Y
0m
#755000
1(
1@
1l
1Y
1m
#760000
0(
0@
0l
0Y
0m
#765000
1(
1@
1l
1Y
1m
#770000
0(
0@
0l
0Y
0m
#775000
1(
1@
1l
1Y
1m
#780000
0(
0@
0l
0Y
0m
#785000
1(
1@
1l
1Y
1m
#790000
0(
0@
0l
0Y
0m
#795000
1(
1@
1l
1Y
1m
#800000
0(
0@
0l
0Y
0m
#805000
1(
1@
1l
1Y
1m
#810000
0(
0@
0l
0Y
0m
#815000
1(
1@
1l
1Y
1m
#820000
0(
0@
0l
0Y
0m
#825000
1(
1@
1l
1Y
1m
#830000
0(
0@
0l
0Y
0m
#835000
1(
1@
1l
1Y
1m
#840000
0(
0@
0l
0Y
0m
#845000
1(
1@
1l
1Y
1m
#850000
0(
0@
0l
0Y
0m
#855000
1(
1@
1l
1Y
1m
#860000
0(
0@
0l
0Y
0m
#865000
1(
1@
1l
1Y
1m
#870000
0(
0@
0l
0Y
0m
#875000
1(
1@
1l
1Y
1m
#880000
0(
0@
0l
0Y
0m
#885000
1(
1@
1l
1Y
1m
#890000
0(
0@
0l
0Y
0m
#895000
1(
1@
1l
1Y
1m
#900000
0(
0@
0l
0Y
0m
#905000
1(
1@
1l
1Y
1m
#910000
0(
0@
0l
0Y
0m
#915000
1(
1@
1l
1Y
1m
#920000
0(
0@
0l
0Y
0m
#925000
1(
1@
1l
1Y
1m
#930000
0(
0@
0l
0Y
0m
#935000
1(
1@
1l
1Y
1m
#940000
0(
0@
0l
0Y
0m
#945000
1(
1@
1l
1Y
1m
#950000
0(
0@
0l
0Y
0m
#955000
1(
1@
1l
1Y
1m
#960000
0(
0@
0l
0Y
0m
#965000
1(
1@
1l
1Y
1m
#970000
0(
0@
0l
0Y
0m
#975000
1(
1@
1l
1Y
1m
#980000
0(
0@
0l
0Y
0m
#985000
1(
1@
1l
1Y
1m
#990000
0(
0@
0l
0Y
0m
#995000
1(
1@
1l
1Y
1m
#1000000
