// Seed: 889908153
module module_0;
  tri0 id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = -1;
  assign module_1.id_6 = 0;
  assign id_1 = -1 - id_1;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    input supply1 id_6
);
  localparam id_8 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge 1, negedge id_6 or posedge -1 == id_7);
endmodule
