

================================================================
== Vivado HLS Report for 'QIO_accel'
================================================================
* Date:           Thu Jan 28 22:02:57 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  387495573|  387496573| 3.875 sec | 3.875 sec |  387495573|  387496573|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                               |                    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |            Instance           |       Module       |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +-------------------------------+--------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_QIO_accel_hw_int_s_fu_492  |QIO_accel_hw_int_s  |  387429517|  387430517| 3.874 sec | 3.874 sec |  387429517|  387430517|   none  |
        +-------------------------------+--------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- axis2type_loop1                  |      256|      256|         1|          1|          1|    256|    yes   |
        |- axis2type_loop2_axis2type_loop3  |    65536|    65536|         1|          1|          1|  65536|    yes   |
        |- type2axis_loop1                  |      257|      257|         3|          1|          1|    256|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    203|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       33|     72|   28419|  34474|    0|
|Memory           |      130|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    818|    -|
|Register         |        -|      -|     100|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      163|     72|   28519|  35495|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       58|     32|      26|     66|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |QIO_accel_AXILiteS_s_axi_U     |QIO_accel_AXILiteS_s_axi  |        0|      0|     74|    104|    0|
    |grp_QIO_accel_hw_int_s_fu_492  |QIO_accel_hw_int_s        |       33|     72|  28345|  34370|    0|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |Total                          |                          |       33|     72|  28419|  34474|    0|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |coef_list_0_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_1_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_2_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_3_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_4_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_5_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_6_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_7_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_8_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_9_U   |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_10_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_11_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_12_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_13_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_14_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |coef_list_15_U  |QIO_accel_coef_liCeG  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |init_val_U      |QIO_accel_hw_int_rcU  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |final_val_U     |QIO_accel_hw_int_rcU  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |      130|  0|   0|    0| 66048|  576|    18|      2113536|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln54_fu_548_p2         |     +    |      0|  0|  24|          17|           1|
    |add_ln60_fu_632_p2         |     +    |      0|  0|  17|          13|          13|
    |i_4_fu_554_p2              |     +    |      0|  0|  15|           1|           9|
    |i_5_fu_670_p2              |     +    |      0|  0|  15|           9|           1|
    |i_fu_531_p2                |     +    |      0|  0|  15|           9|           1|
    |j_fu_658_p2                |     +    |      0|  0|  15|           9|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln48_fu_525_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln54_fu_542_p2        |   icmp   |      0|  0|  18|          17|          18|
    |icmp_ln56_fu_560_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln72_fu_664_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln75_fu_676_p2        |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp2_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |select_ln60_1_fu_574_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln60_fu_566_p3      |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 203|         121|         100|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |coef_list_0_address0     |  15|          3|   12|         36|
    |coef_list_0_ce0          |  15|          3|    1|          3|
    |coef_list_0_ce1          |   9|          2|    1|          2|
    |coef_list_10_address0    |  15|          3|   12|         36|
    |coef_list_10_ce0         |  15|          3|    1|          3|
    |coef_list_10_ce1         |   9|          2|    1|          2|
    |coef_list_11_address0    |  15|          3|   12|         36|
    |coef_list_11_ce0         |  15|          3|    1|          3|
    |coef_list_11_ce1         |   9|          2|    1|          2|
    |coef_list_12_address0    |  15|          3|   12|         36|
    |coef_list_12_ce0         |  15|          3|    1|          3|
    |coef_list_12_ce1         |   9|          2|    1|          2|
    |coef_list_13_address0    |  15|          3|   12|         36|
    |coef_list_13_ce0         |  15|          3|    1|          3|
    |coef_list_13_ce1         |   9|          2|    1|          2|
    |coef_list_14_address0    |  15|          3|   12|         36|
    |coef_list_14_ce0         |  15|          3|    1|          3|
    |coef_list_14_ce1         |   9|          2|    1|          2|
    |coef_list_15_address0    |  15|          3|   12|         36|
    |coef_list_15_ce0         |  15|          3|    1|          3|
    |coef_list_15_ce1         |   9|          2|    1|          2|
    |coef_list_1_address0     |  15|          3|   12|         36|
    |coef_list_1_ce0          |  15|          3|    1|          3|
    |coef_list_1_ce1          |   9|          2|    1|          2|
    |coef_list_2_address0     |  15|          3|   12|         36|
    |coef_list_2_ce0          |  15|          3|    1|          3|
    |coef_list_2_ce1          |   9|          2|    1|          2|
    |coef_list_3_address0     |  15|          3|   12|         36|
    |coef_list_3_ce0          |  15|          3|    1|          3|
    |coef_list_3_ce1          |   9|          2|    1|          2|
    |coef_list_4_address0     |  15|          3|   12|         36|
    |coef_list_4_ce0          |  15|          3|    1|          3|
    |coef_list_4_ce1          |   9|          2|    1|          2|
    |coef_list_5_address0     |  15|          3|   12|         36|
    |coef_list_5_ce0          |  15|          3|    1|          3|
    |coef_list_5_ce1          |   9|          2|    1|          2|
    |coef_list_6_address0     |  15|          3|   12|         36|
    |coef_list_6_ce0          |  15|          3|    1|          3|
    |coef_list_6_ce1          |   9|          2|    1|          2|
    |coef_list_7_address0     |  15|          3|   12|         36|
    |coef_list_7_ce0          |  15|          3|    1|          3|
    |coef_list_7_ce1          |   9|          2|    1|          2|
    |coef_list_8_address0     |  15|          3|   12|         36|
    |coef_list_8_ce0          |  15|          3|    1|          3|
    |coef_list_8_ce1          |   9|          2|    1|          2|
    |coef_list_9_address0     |  15|          3|   12|         36|
    |coef_list_9_ce0          |  15|          3|    1|          3|
    |coef_list_9_ce1          |   9|          2|    1|          2|
    |final_val_address0       |  15|          3|    8|         24|
    |final_val_ce0            |  15|          3|    1|          3|
    |final_val_we0            |   9|          2|    1|          2|
    |i1_0_i_reg_459           |   9|          2|    9|         18|
    |i_0_i1_reg_481           |   9|          2|    9|         18|
    |i_0_i_reg_437            |   9|          2|    9|         18|
    |indvar_flatten_reg_448   |   9|          2|   17|         34|
    |init_val_address0        |  15|          3|    8|         24|
    |init_val_ce0             |  15|          3|    1|          3|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |j_0_i_reg_470            |   9|          2|    9|         18|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 818|        169|  301|        835|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   8|   0|    8|          0|
    |ap_enable_reg_pp2_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                     |   1|   0|    1|          0|
    |grp_QIO_accel_hw_int_s_fu_492_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_459                              |   9|   0|    9|          0|
    |i_0_i1_reg_481                              |   9|   0|    9|          0|
    |i_0_i_reg_437                               |   9|   0|    9|          0|
    |icmp_ln72_reg_721                           |   1|   0|    1|          0|
    |icmp_ln72_reg_721_pp2_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln75_reg_730                           |   1|   0|    1|          0|
    |indvar_flatten_reg_448                      |  17|   0|   17|          0|
    |j_0_i_reg_470                               |   9|   0|    9|          0|
    |seed_read_reg_716                           |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 100|   0|  100|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   QIO_accel   | return value |
|input_r_TDATA           |  in |   32|    axis    |  input_data_V |    pointer   |
|input_r_TVALID          |  in |    1|    axis    |  input_last_V |    pointer   |
|input_r_TREADY          | out |    1|    axis    |  input_last_V |    pointer   |
|input_r_TLAST           |  in |    1|    axis    |  input_last_V |    pointer   |
|output_r_TDATA          | out |   32|    axis    | output_data_V |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_last_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_last_V |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_last_V |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

