

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_125'
================================================================
* Date:           Tue Dec  6 19:10:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i7 %rk_offset_read"   --->   Operation 11 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast" [clefia.c:121]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 0" [clefia.c:121]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 14 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 15 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_addr_36 = getelementptr i8 %src, i64 0, i64 1" [clefia.c:121]   --->   Operation 16 'getelementptr' 'src_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%src_load_36 = load i4 %src_addr_36" [clefia.c:124]   --->   Operation 17 'load' 'src_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 18 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 19 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 20 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln121 = add i7 %rk_offset_read, i7 1" [clefia.c:121]   --->   Operation 21 'add' 'add_ln121' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i7 %add_ln121" [clefia.c:121]   --->   Operation 22 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%rk_addr_31 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 23 'getelementptr' 'rk_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%src_load_36 = load i4 %src_addr_36" [clefia.c:124]   --->   Operation 24 'load' 'src_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_31" [clefia.c:124]   --->   Operation 25 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%src_addr_37 = getelementptr i8 %src, i64 0, i64 2" [clefia.c:121]   --->   Operation 26 'getelementptr' 'src_addr_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%src_load_37 = load i4 %src_addr_37" [clefia.c:124]   --->   Operation 27 'load' 'src_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%src_addr_38 = getelementptr i8 %src, i64 0, i64 3" [clefia.c:121]   --->   Operation 28 'getelementptr' 'src_addr_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%src_load_38 = load i4 %src_addr_38" [clefia.c:124]   --->   Operation 29 'load' 'src_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 0" [clefia.c:114]   --->   Operation 30 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 31 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%dst_addr_36 = getelementptr i8 %dst, i64 0, i64 1" [clefia.c:114]   --->   Operation 32 'getelementptr' 'dst_addr_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_36, i4 %dst_addr_36" [clefia.c:117]   --->   Operation 33 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%rk_load_16 = load i8 %rk_addr_31" [clefia.c:124]   --->   Operation 34 'load' 'rk_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_16, i8 %src_load_36" [clefia.c:124]   --->   Operation 35 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln121_67 = add i7 %rk_offset_read, i7 2" [clefia.c:121]   --->   Operation 36 'add' 'add_ln121_67' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln121_102 = zext i7 %add_ln121_67" [clefia.c:121]   --->   Operation 37 'zext' 'zext_ln121_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%rk_addr_32 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_102" [clefia.c:121]   --->   Operation 38 'getelementptr' 'rk_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%src_load_37 = load i4 %src_addr_37" [clefia.c:124]   --->   Operation 39 'load' 'src_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_32" [clefia.c:124]   --->   Operation 40 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 41 [1/2] (2.32ns)   --->   "%src_load_38 = load i4 %src_addr_38" [clefia.c:124]   --->   Operation 41 'load' 'src_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 42 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 43 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 44 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr_37 = getelementptr i8 %dst, i64 0, i64 2" [clefia.c:114]   --->   Operation 45 'getelementptr' 'dst_addr_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_37, i4 %dst_addr_37" [clefia.c:117]   --->   Operation 46 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%dst_addr_38 = getelementptr i8 %dst, i64 0, i64 3" [clefia.c:114]   --->   Operation 47 'getelementptr' 'dst_addr_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_38, i4 %dst_addr_38" [clefia.c:117]   --->   Operation 48 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 49 [1/2] (3.25ns)   --->   "%rk_load_17 = load i8 %rk_addr_32" [clefia.c:124]   --->   Operation 49 'load' 'rk_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_4 : Operation 50 [1/1] (0.99ns)   --->   "%xor_ln124_2 = xor i8 %rk_load_17, i8 %src_load_37" [clefia.c:124]   --->   Operation 50 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.87ns)   --->   "%add_ln121_68 = add i7 %rk_offset_read, i7 3" [clefia.c:121]   --->   Operation 51 'add' 'add_ln121_68' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln121_103 = zext i7 %add_ln121_68" [clefia.c:121]   --->   Operation 52 'zext' 'zext_ln121_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rk_addr_33 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_103" [clefia.c:121]   --->   Operation 53 'getelementptr' 'rk_addr_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_33" [clefia.c:124]   --->   Operation 54 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 55 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_1" [clefia.c:151]   --->   Operation 56 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 57 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 58 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 59 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%xor_ln132_56 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 60 'xor' 'xor_ln132_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_56 = select i1 %tmp_124, i8 %xor_ln132_56, i8 %z" [clefia.c:131]   --->   Operation 61 'select' 'select_ln131_56' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln134_56 = trunc i8 %select_ln131_56" [clefia.c:134]   --->   Operation 62 'trunc' 'trunc_ln134_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 7" [clefia.c:134]   --->   Operation 63 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%x_assign_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_56, i1 %tmp_125" [clefia.c:134]   --->   Operation 64 'bitconcatenate' 'x_assign_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 6" [clefia.c:131]   --->   Operation 65 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%xor_ln132_57 = xor i8 %x_assign_25, i8 14" [clefia.c:132]   --->   Operation 66 'xor' 'xor_ln132_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_57 = select i1 %tmp_126, i8 %xor_ln132_57, i8 %x_assign_25" [clefia.c:131]   --->   Operation 67 'select' 'select_ln131_57' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln134_57 = trunc i8 %select_ln131_57" [clefia.c:134]   --->   Operation 68 'trunc' 'trunc_ln134_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 7" [clefia.c:134]   --->   Operation 69 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%rk_load_18 = load i8 %rk_addr_33" [clefia.c:124]   --->   Operation 70 'load' 'rk_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_5 : Operation 71 [1/1] (0.99ns)   --->   "%xor_ln124_34 = xor i8 %rk_load_18, i8 %src_load_38" [clefia.c:124]   --->   Operation 71 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 72 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_2" [clefia.c:152]   --->   Operation 73 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 74 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 75 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_16, i32 7" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_16, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_16" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_115" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%xor_ln132_58 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_58 = select i1 %tmp_128, i8 %xor_ln132_58, i8 %x_assign_s" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_58' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_58 = trunc i8 %select_ln131_58" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_58, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 87 [1/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 87 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_34" [clefia.c:153]   --->   Operation 88 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 89 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 90 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_17, i32 7" [clefia.c:131]   --->   Operation 91 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%xor_ln132_52 = xor i8 %z_17, i8 14" [clefia.c:132]   --->   Operation 92 'xor' 'xor_ln132_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_52 = select i1 %tmp_116, i8 %xor_ln132_52, i8 %z_17" [clefia.c:131]   --->   Operation 93 'select' 'select_ln131_52' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln134_52 = trunc i8 %select_ln131_52" [clefia.c:134]   --->   Operation 94 'trunc' 'trunc_ln134_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 7" [clefia.c:134]   --->   Operation 95 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%x_assign_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_52, i1 %tmp_117" [clefia.c:134]   --->   Operation 96 'bitconcatenate' 'x_assign_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 6" [clefia.c:131]   --->   Operation 97 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%xor_ln132_53 = xor i8 %x_assign_23, i8 14" [clefia.c:132]   --->   Operation 98 'xor' 'xor_ln132_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_53 = select i1 %tmp_118, i8 %xor_ln132_53, i8 %x_assign_23" [clefia.c:131]   --->   Operation 99 'select' 'select_ln131_53' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln134_53 = trunc i8 %select_ln131_53" [clefia.c:134]   --->   Operation 100 'trunc' 'trunc_ln134_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_53, i32 7" [clefia.c:134]   --->   Operation 101 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.75>
ST_7 : Operation 102 [1/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 102 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_18, i32 7" [clefia.c:131]   --->   Operation 103 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%xor_ln132_54 = xor i8 %z_18, i8 14" [clefia.c:132]   --->   Operation 104 'xor' 'xor_ln132_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_54 = select i1 %tmp_120, i8 %xor_ln132_54, i8 %z_18" [clefia.c:131]   --->   Operation 105 'select' 'select_ln131_54' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln134_54 = trunc i8 %select_ln131_54" [clefia.c:134]   --->   Operation 106 'trunc' 'trunc_ln134_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 7" [clefia.c:134]   --->   Operation 107 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%x_assign_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_54, i1 %tmp_121" [clefia.c:134]   --->   Operation 108 'bitconcatenate' 'x_assign_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 6" [clefia.c:131]   --->   Operation 109 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%xor_ln132_55 = xor i8 %x_assign_24, i8 14" [clefia.c:132]   --->   Operation 110 'xor' 'xor_ln132_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_55 = select i1 %tmp_122, i8 %xor_ln132_55, i8 %x_assign_24" [clefia.c:131]   --->   Operation 111 'select' 'select_ln131_55' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln134_55 = trunc i8 %select_ln131_55" [clefia.c:134]   --->   Operation 112 'trunc' 'trunc_ln134_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 7" [clefia.c:134]   --->   Operation 113 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%src_addr_39 = getelementptr i8 %src, i64 0, i64 4" [clefia.c:121]   --->   Operation 114 'getelementptr' 'src_addr_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (2.32ns)   --->   "%src_load_39 = load i4 %src_addr_39" [clefia.c:124]   --->   Operation 115 'load' 'src_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%src_addr_40 = getelementptr i8 %src, i64 0, i64 5" [clefia.c:121]   --->   Operation 116 'getelementptr' 'src_addr_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (2.32ns)   --->   "%src_load_40 = load i4 %src_addr_40" [clefia.c:124]   --->   Operation 117 'load' 'src_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_53, i1 %tmp_119" [clefia.c:134]   --->   Operation 118 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln134_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_55, i1 %tmp_123" [clefia.c:134]   --->   Operation 119 'bitconcatenate' 'or_ln134_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%dst_addr_39 = getelementptr i8 %dst, i64 0, i64 4" [clefia.c:121]   --->   Operation 120 'getelementptr' 'dst_addr_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/2] (2.32ns)   --->   "%src_load_39 = load i4 %src_addr_39" [clefia.c:124]   --->   Operation 121 'load' 'src_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_56)   --->   "%xor_ln124_108 = xor i8 %src_load_39, i8 %x_assign_s" [clefia.c:124]   --->   Operation 122 'xor' 'xor_ln124_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_56)   --->   "%xor_ln124_109 = xor i8 %xor_ln124_108, i8 %z" [clefia.c:124]   --->   Operation 123 'xor' 'xor_ln124_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_56)   --->   "%xor_ln124_110 = xor i8 %x_assign_24, i8 %or_ln134_3" [clefia.c:124]   --->   Operation 124 'xor' 'xor_ln124_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_56)   --->   "%xor_ln124_111 = xor i8 %xor_ln124_110, i8 %or_ln134_s" [clefia.c:124]   --->   Operation 125 'xor' 'xor_ln124_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_56 = xor i8 %xor_ln124_111, i8 %xor_ln124_109" [clefia.c:124]   --->   Operation 126 'xor' 'xor_ln124_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_56, i4 %dst_addr_39" [clefia.c:124]   --->   Operation 127 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%dst_addr_40 = getelementptr i8 %dst, i64 0, i64 5" [clefia.c:121]   --->   Operation 128 'getelementptr' 'dst_addr_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/2] (2.32ns)   --->   "%src_load_40 = load i4 %src_addr_40" [clefia.c:124]   --->   Operation 129 'load' 'src_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%xor_ln124_112 = xor i8 %src_load_40, i8 %x_assign_25" [clefia.c:124]   --->   Operation 130 'xor' 'xor_ln124_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%xor_ln124_113 = xor i8 %xor_ln124_112, i8 %z_16" [clefia.c:124]   --->   Operation 131 'xor' 'xor_ln124_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%xor_ln124_114 = xor i8 %or_ln134_s, i8 %or_ln134_3" [clefia.c:124]   --->   Operation 132 'xor' 'xor_ln124_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_57)   --->   "%xor_ln124_115 = xor i8 %xor_ln124_114, i8 %x_assign_23" [clefia.c:124]   --->   Operation 133 'xor' 'xor_ln124_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_57 = xor i8 %xor_ln124_115, i8 %xor_ln124_113" [clefia.c:124]   --->   Operation 134 'xor' 'xor_ln124_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_57, i4 %dst_addr_40" [clefia.c:124]   --->   Operation 135 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%src_addr_41 = getelementptr i8 %src, i64 0, i64 6" [clefia.c:121]   --->   Operation 136 'getelementptr' 'src_addr_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (2.32ns)   --->   "%src_load_41 = load i4 %src_addr_41" [clefia.c:124]   --->   Operation 137 'load' 'src_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%src_addr_42 = getelementptr i8 %src, i64 0, i64 7" [clefia.c:121]   --->   Operation 138 'getelementptr' 'src_addr_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (2.32ns)   --->   "%src_load_42 = load i4 %src_addr_42" [clefia.c:124]   --->   Operation 139 'load' 'src_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_57, i1 %tmp_127" [clefia.c:134]   --->   Operation 140 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_58, i1 %tmp_129" [clefia.c:134]   --->   Operation 141 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%dst_addr_41 = getelementptr i8 %dst, i64 0, i64 6" [clefia.c:121]   --->   Operation 142 'getelementptr' 'dst_addr_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/2] (2.32ns)   --->   "%src_load_41 = load i4 %src_addr_41" [clefia.c:124]   --->   Operation 143 'load' 'src_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%xor_ln124_116 = xor i8 %src_load_41, i8 %x_assign_s" [clefia.c:124]   --->   Operation 144 'xor' 'xor_ln124_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%xor_ln124_117 = xor i8 %xor_ln124_116, i8 %z_17" [clefia.c:124]   --->   Operation 145 'xor' 'xor_ln124_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%xor_ln124_118 = xor i8 %or_ln, i8 %x_assign_24" [clefia.c:124]   --->   Operation 146 'xor' 'xor_ln124_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_58)   --->   "%xor_ln124_119 = xor i8 %xor_ln124_118, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 147 'xor' 'xor_ln124_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_58 = xor i8 %xor_ln124_119, i8 %xor_ln124_117" [clefia.c:124]   --->   Operation 148 'xor' 'xor_ln124_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_58, i4 %dst_addr_41" [clefia.c:124]   --->   Operation 149 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%dst_addr_42 = getelementptr i8 %dst, i64 0, i64 7" [clefia.c:121]   --->   Operation 150 'getelementptr' 'dst_addr_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (2.32ns)   --->   "%src_load_42 = load i4 %src_addr_42" [clefia.c:124]   --->   Operation 151 'load' 'src_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_59)   --->   "%xor_ln124_120 = xor i8 %src_load_42, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 152 'xor' 'xor_ln124_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_59)   --->   "%xor_ln124_121 = xor i8 %xor_ln124_120, i8 %z_18" [clefia.c:124]   --->   Operation 153 'xor' 'xor_ln124_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_59)   --->   "%xor_ln124_122 = xor i8 %or_ln, i8 %x_assign_23" [clefia.c:124]   --->   Operation 154 'xor' 'xor_ln124_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_59)   --->   "%xor_ln124_123 = xor i8 %xor_ln124_122, i8 %x_assign_25" [clefia.c:124]   --->   Operation 155 'xor' 'xor_ln124_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_59 = xor i8 %xor_ln124_123, i8 %xor_ln124_121" [clefia.c:124]   --->   Operation 156 'xor' 'xor_ln124_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_59, i4 %dst_addr_42" [clefia.c:124]   --->   Operation 157 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [clefia.c:163]   --->   Operation 158 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0011100000]
rk_offset_cast   (zext          ) [ 0000000000]
rk_addr          (getelementptr ) [ 0010000000]
src_addr         (getelementptr ) [ 0010000000]
src_addr_36      (getelementptr ) [ 0010000000]
src_load         (load          ) [ 0000000000]
rk_load          (load          ) [ 0000000000]
xor_ln124        (xor           ) [ 0001000000]
add_ln121        (add           ) [ 0000000000]
zext_ln121       (zext          ) [ 0000000000]
rk_addr_31       (getelementptr ) [ 0001000000]
src_load_36      (load          ) [ 0001000000]
src_addr_37      (getelementptr ) [ 0001000000]
src_addr_38      (getelementptr ) [ 0001000000]
dst_addr         (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
dst_addr_36      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
rk_load_16       (load          ) [ 0000000000]
xor_ln124_1      (xor           ) [ 0000100000]
add_ln121_67     (add           ) [ 0000000000]
zext_ln121_102   (zext          ) [ 0000000000]
rk_addr_32       (getelementptr ) [ 0000100000]
src_load_37      (load          ) [ 0000100000]
src_load_38      (load          ) [ 0100110000]
zext_ln150       (zext          ) [ 0000000000]
clefia_s0_addr   (getelementptr ) [ 0000100000]
dst_addr_37      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
dst_addr_38      (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
rk_load_17       (load          ) [ 0000000000]
xor_ln124_2      (xor           ) [ 0100010000]
add_ln121_68     (add           ) [ 0000000000]
zext_ln121_103   (zext          ) [ 0000000000]
rk_addr_33       (getelementptr ) [ 0100010000]
z                (load          ) [ 0111111110]
zext_ln151       (zext          ) [ 0000000000]
clefia_s1_addr   (getelementptr ) [ 0100010000]
tmp_124          (bitselect     ) [ 0000000000]
xor_ln132_56     (xor           ) [ 0000000000]
select_ln131_56  (select        ) [ 0000000000]
trunc_ln134_56   (trunc         ) [ 0000000000]
tmp_125          (bitselect     ) [ 0000000000]
x_assign_25      (bitconcatenate) [ 0111111111]
tmp_126          (bitselect     ) [ 0000000000]
xor_ln132_57     (xor           ) [ 0000000000]
select_ln131_57  (select        ) [ 0000000000]
trunc_ln134_57   (trunc         ) [ 0111111111]
tmp_127          (bitselect     ) [ 0111111111]
rk_load_18       (load          ) [ 0000000000]
xor_ln124_34     (xor           ) [ 0010001000]
z_16             (load          ) [ 0011101110]
zext_ln152       (zext          ) [ 0000000000]
clefia_s0_addr_2 (getelementptr ) [ 0010001000]
tmp              (bitselect     ) [ 0000000000]
xor_ln132        (xor           ) [ 0000000000]
select_ln131     (select        ) [ 0000000000]
trunc_ln134      (trunc         ) [ 0000000000]
tmp_115          (bitselect     ) [ 0000000000]
x_assign_s       (bitconcatenate) [ 0111101111]
tmp_128          (bitselect     ) [ 0000000000]
xor_ln132_58     (xor           ) [ 0000000000]
select_ln131_58  (select        ) [ 0000000000]
trunc_ln134_58   (trunc         ) [ 0111101111]
tmp_129          (bitselect     ) [ 0111101111]
z_17             (load          ) [ 0101100111]
zext_ln153       (zext          ) [ 0000000000]
clefia_s1_addr_2 (getelementptr ) [ 0001000100]
tmp_116          (bitselect     ) [ 0000000000]
xor_ln132_52     (xor           ) [ 0000000000]
select_ln131_52  (select        ) [ 0000000000]
trunc_ln134_52   (trunc         ) [ 0000000000]
tmp_117          (bitselect     ) [ 0000000000]
x_assign_23      (bitconcatenate) [ 0101100111]
tmp_118          (bitselect     ) [ 0000000000]
xor_ln132_53     (xor           ) [ 0000000000]
select_ln131_53  (select        ) [ 0000000000]
trunc_ln134_53   (trunc         ) [ 0001100110]
tmp_119          (bitselect     ) [ 0001100110]
z_18             (load          ) [ 0100100011]
tmp_120          (bitselect     ) [ 0000000000]
xor_ln132_54     (xor           ) [ 0000000000]
select_ln131_54  (select        ) [ 0000000000]
trunc_ln134_54   (trunc         ) [ 0000000000]
tmp_121          (bitselect     ) [ 0000000000]
x_assign_24      (bitconcatenate) [ 0100100011]
tmp_122          (bitselect     ) [ 0000000000]
xor_ln132_55     (xor           ) [ 0000000000]
select_ln131_55  (select        ) [ 0000000000]
trunc_ln134_55   (trunc         ) [ 0000100010]
tmp_123          (bitselect     ) [ 0000100010]
src_addr_39      (getelementptr ) [ 0000100010]
src_addr_40      (getelementptr ) [ 0000100010]
or_ln134_s       (bitconcatenate) [ 0000000000]
or_ln134_3       (bitconcatenate) [ 0000000000]
dst_addr_39      (getelementptr ) [ 0000000000]
src_load_39      (load          ) [ 0000000000]
xor_ln124_108    (xor           ) [ 0000000000]
xor_ln124_109    (xor           ) [ 0000000000]
xor_ln124_110    (xor           ) [ 0000000000]
xor_ln124_111    (xor           ) [ 0000000000]
xor_ln124_56     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
dst_addr_40      (getelementptr ) [ 0000000000]
src_load_40      (load          ) [ 0000000000]
xor_ln124_112    (xor           ) [ 0000000000]
xor_ln124_113    (xor           ) [ 0000000000]
xor_ln124_114    (xor           ) [ 0000000000]
xor_ln124_115    (xor           ) [ 0000000000]
xor_ln124_57     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
src_addr_41      (getelementptr ) [ 0100000001]
src_addr_42      (getelementptr ) [ 0100000001]
or_ln134_4       (bitconcatenate) [ 0000000000]
or_ln            (bitconcatenate) [ 0000000000]
dst_addr_41      (getelementptr ) [ 0000000000]
src_load_41      (load          ) [ 0000000000]
xor_ln124_116    (xor           ) [ 0000000000]
xor_ln124_117    (xor           ) [ 0000000000]
xor_ln124_118    (xor           ) [ 0000000000]
xor_ln124_119    (xor           ) [ 0000000000]
xor_ln124_58     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
dst_addr_42      (getelementptr ) [ 0000000000]
src_load_42      (load          ) [ 0000000000]
xor_ln124_120    (xor           ) [ 0000000000]
xor_ln124_121    (xor           ) [ 0000000000]
xor_ln124_122    (xor           ) [ 0000000000]
xor_ln124_123    (xor           ) [ 0000000000]
xor_ln124_59     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
ret_ln163        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rk_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="clefia_s0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="clefia_s1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="rk_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="7" slack="0"/>
<pin id="48" dir="0" index="1" bw="7" slack="0"/>
<pin id="49" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="rk_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="src_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="1" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
<pin id="75" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_36/1 src_load_37/2 src_load_38/2 src_load_39/7 src_load_40/7 src_load_41/8 src_load_42/8 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_16/2 rk_load_17/3 rk_load_18/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="src_addr_36_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_36/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="rk_addr_31_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_31/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_addr_37_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_37/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="src_addr_38_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_38/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="dst_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="4" slack="0"/>
<pin id="132" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="134" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/2 store_ln117/3 store_ln117/3 store_ln124/8 store_ln124/8 store_ln124/9 store_ln124/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="dst_addr_36_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_36/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="rk_addr_32_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_32/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="clefia_s0_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_17/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="dst_addr_37_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_37/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="dst_addr_38_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_38/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="rk_addr_33_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_33/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="clefia_s1_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_16/4 z_18/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="clefia_s0_addr_2_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_2/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="clefia_s1_addr_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_2/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="src_addr_39_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_39/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="src_addr_40_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_40/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="dst_addr_39_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_39/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="dst_addr_40_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_40/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="src_addr_41_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_41/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="src_addr_42_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_42/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="dst_addr_41_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_41/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="dst_addr_42_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_42/9 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_load_36 src_load_37 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="1"/>
<pin id="303" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_1/3 xor_ln124_2/4 "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_1 xor_ln124_2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="rk_offset_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xor_ln124_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln121_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln121_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln121_67_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="2"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_67/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln121_102_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_102/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln150_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln121_68_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="3"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_68/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln121_103_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_103/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln151_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_124_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_124/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="xor_ln132_56_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_56/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln131_56_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_56/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln134_56_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_56/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_125_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_125/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="x_assign_25_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_25/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_126_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_126/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln132_57_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_57/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln131_57_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_57/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln134_57_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_57/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_127_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_127/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="xor_ln124_34_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="2"/>
<pin id="439" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_34/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln152_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="xor_ln132_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln131_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln134_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_115_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_115/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="x_assign_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="7" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_128_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_128/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln132_58_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_58/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln131_58_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_58/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln134_58_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_58/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_129_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_129/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln153_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_116_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="0" index="2" bw="4" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_116/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="xor_ln132_52_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="0"/>
<pin id="537" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_52/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln131_52_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_52/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln134_52_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_52/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_117_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_117/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="x_assign_23_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_23/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_118_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_118/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln132_53_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_53/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln131_53_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="0" index="2" bw="8" slack="0"/>
<pin id="586" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_53/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln134_53_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_53/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_119_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="0" index="2" bw="4" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_119/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_120_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="0" index="2" bw="4" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_120/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="xor_ln132_54_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_54/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="select_ln131_54_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_54/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln134_54_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_54/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_121_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="0" index="2" bw="4" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_121/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="x_assign_24_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="7" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_24/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_122_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="0" index="2" bw="4" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_122/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="xor_ln132_55_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="5" slack="0"/>
<pin id="655" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_55/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln131_55_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="0" index="2" bw="8" slack="0"/>
<pin id="662" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_55/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln134_55_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_55/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_123_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="0" index="2" bw="4" slack="0"/>
<pin id="674" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_123/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="or_ln134_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="7" slack="2"/>
<pin id="681" dir="0" index="2" bw="1" slack="2"/>
<pin id="682" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_s/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="or_ln134_3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="7" slack="1"/>
<pin id="687" dir="0" index="2" bw="1" slack="1"/>
<pin id="688" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_3/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="xor_ln124_108_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="3"/>
<pin id="693" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_108/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="xor_ln124_109_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="4"/>
<pin id="698" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_109/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="xor_ln124_110_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_110/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="xor_ln124_111_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_111/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="xor_ln124_56_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_56/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="xor_ln124_112_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="4"/>
<pin id="721" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_112/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="xor_ln124_113_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="3"/>
<pin id="726" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_113/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="xor_ln124_114_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_114/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="xor_ln124_115_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="2"/>
<pin id="737" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_115/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="xor_ln124_57_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_57/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln134_4_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="0" index="1" bw="7" slack="5"/>
<pin id="749" dir="0" index="2" bw="1" slack="5"/>
<pin id="750" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_4/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="or_ln_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="7" slack="4"/>
<pin id="755" dir="0" index="2" bw="1" slack="4"/>
<pin id="756" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="xor_ln124_116_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="4"/>
<pin id="761" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_116/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="xor_ln124_117_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="3"/>
<pin id="766" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_117/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="xor_ln124_118_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="2"/>
<pin id="771" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_118/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="xor_ln124_119_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_119/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="xor_ln124_58_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="0"/>
<pin id="782" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_58/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="xor_ln124_120_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_120/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="xor_ln124_121_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="2"/>
<pin id="795" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_121/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="xor_ln124_122_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="8" slack="3"/>
<pin id="800" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_122/9 "/>
</bind>
</comp>

<comp id="802" class="1004" name="xor_ln124_123_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="5"/>
<pin id="805" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_123/9 "/>
</bind>
</comp>

<comp id="807" class="1004" name="xor_ln124_59_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_59/9 "/>
</bind>
</comp>

<comp id="814" class="1005" name="rk_offset_read_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="1"/>
<pin id="816" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="rk_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="1"/>
<pin id="823" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="src_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="1"/>
<pin id="828" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="src_addr_36_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_36 "/>
</bind>
</comp>

<comp id="836" class="1005" name="xor_ln124_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="1"/>
<pin id="838" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="841" class="1005" name="rk_addr_31_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="1"/>
<pin id="843" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_31 "/>
</bind>
</comp>

<comp id="846" class="1005" name="src_addr_37_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="1"/>
<pin id="848" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_37 "/>
</bind>
</comp>

<comp id="851" class="1005" name="src_addr_38_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="4" slack="1"/>
<pin id="853" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_38 "/>
</bind>
</comp>

<comp id="856" class="1005" name="rk_addr_32_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_32 "/>
</bind>
</comp>

<comp id="861" class="1005" name="src_load_38_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="2"/>
<pin id="863" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_load_38 "/>
</bind>
</comp>

<comp id="866" class="1005" name="clefia_s0_addr_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="871" class="1005" name="rk_addr_33_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="1"/>
<pin id="873" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_33 "/>
</bind>
</comp>

<comp id="876" class="1005" name="z_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="4"/>
<pin id="878" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="881" class="1005" name="clefia_s1_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="1"/>
<pin id="883" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="x_assign_25_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="4"/>
<pin id="888" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_25 "/>
</bind>
</comp>

<comp id="892" class="1005" name="trunc_ln134_57_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="7" slack="5"/>
<pin id="894" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln134_57 "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_127_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="5"/>
<pin id="899" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="902" class="1005" name="xor_ln124_34_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_34 "/>
</bind>
</comp>

<comp id="907" class="1005" name="z_16_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="3"/>
<pin id="909" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_16 "/>
</bind>
</comp>

<comp id="912" class="1005" name="clefia_s0_addr_2_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="1"/>
<pin id="914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_2 "/>
</bind>
</comp>

<comp id="917" class="1005" name="x_assign_s_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="3"/>
<pin id="919" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_s "/>
</bind>
</comp>

<comp id="923" class="1005" name="trunc_ln134_58_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="4"/>
<pin id="925" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln134_58 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_129_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="4"/>
<pin id="930" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="933" class="1005" name="z_17_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="3"/>
<pin id="935" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_17 "/>
</bind>
</comp>

<comp id="938" class="1005" name="clefia_s1_addr_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="1"/>
<pin id="940" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="x_assign_23_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="2"/>
<pin id="945" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_23 "/>
</bind>
</comp>

<comp id="949" class="1005" name="trunc_ln134_53_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="7" slack="2"/>
<pin id="951" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln134_53 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_119_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="2"/>
<pin id="956" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="959" class="1005" name="z_18_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="2"/>
<pin id="961" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_18 "/>
</bind>
</comp>

<comp id="964" class="1005" name="x_assign_24_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_24 "/>
</bind>
</comp>

<comp id="970" class="1005" name="trunc_ln134_55_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="7" slack="1"/>
<pin id="972" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_55 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_123_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_123 "/>
</bind>
</comp>

<comp id="980" class="1005" name="src_addr_39_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="1"/>
<pin id="982" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_39 "/>
</bind>
</comp>

<comp id="985" class="1005" name="src_addr_40_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="4" slack="1"/>
<pin id="987" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_40 "/>
</bind>
</comp>

<comp id="990" class="1005" name="src_addr_41_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="4" slack="1"/>
<pin id="992" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_41 "/>
</bind>
</comp>

<comp id="995" class="1005" name="src_addr_42_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="4" slack="1"/>
<pin id="997" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_42 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="76"><net_src comp="59" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="52" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="91"><net_src comp="83" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="135"><net_src comp="67" pin="7"/><net_sink comp="126" pin=4"/></net>

<net id="136"><net_src comp="118" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="67" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="146"><net_src comp="137" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="177" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="223" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="240"><net_src comp="232" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="264"><net_src comp="2" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="259" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="276"><net_src comp="268" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="298"><net_src comp="67" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="67" pin="7"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="77" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="46" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="319"><net_src comp="77" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="67" pin="7"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="358"><net_src comp="306" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="162" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="162" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="360" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="162" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="374" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="382" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="386" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="374" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="394" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="402" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="394" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="416" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="30" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="77" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="306" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="451"><net_src comp="28" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="201" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="30" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="201" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="446" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="201" pin="3"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="460" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="30" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="468" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="472" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="28" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="460" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="36" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="480" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="32" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="488" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="480" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="28" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="502" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="30" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="522" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="531"><net_src comp="28" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="162" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="30" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="162" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="32" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="526" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="162" pin="3"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="28" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="540" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="30" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="565"><net_src comp="34" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="548" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="552" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="540" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="560" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="32" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="568" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="560" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="28" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="582" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="28" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="201" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="30" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="614"><net_src comp="201" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="32" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="602" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="201" pin="3"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="28" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="616" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="30" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="34" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="624" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="628" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="28" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="616" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="36" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="636" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="32" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="644" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="636" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="28" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="658" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="30" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="683"><net_src comp="34" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="689"><net_src comp="34" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="67" pin="7"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="684" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="678" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="695" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="717"><net_src comp="711" pin="2"/><net_sink comp="126" pin=4"/></net>

<net id="722"><net_src comp="67" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="718" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="678" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="684" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="723" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="739" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="751"><net_src comp="34" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="757"><net_src comp="34" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="762"><net_src comp="67" pin="7"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="752" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="746" pin="3"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="763" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="785"><net_src comp="779" pin="2"/><net_sink comp="126" pin=4"/></net>

<net id="790"><net_src comp="67" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="746" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="752" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="792" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="813"><net_src comp="807" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="817"><net_src comp="46" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="824"><net_src comp="52" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="829"><net_src comp="59" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="834"><net_src comp="83" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="839"><net_src comp="315" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="844"><net_src comp="92" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="849"><net_src comp="100" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="854"><net_src comp="109" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="859"><net_src comp="147" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="864"><net_src comp="67" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="869"><net_src comp="155" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="874"><net_src comp="186" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="879"><net_src comp="162" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="884"><net_src comp="194" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="889"><net_src comp="394" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="895"><net_src comp="424" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="900"><net_src comp="428" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="905"><net_src comp="436" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="910"><net_src comp="201" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="915"><net_src comp="207" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="920"><net_src comp="480" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="926"><net_src comp="510" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="931"><net_src comp="514" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="752" pin=2"/></net>

<net id="936"><net_src comp="162" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="941"><net_src comp="215" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="946"><net_src comp="560" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="952"><net_src comp="590" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="957"><net_src comp="594" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="962"><net_src comp="201" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="967"><net_src comp="636" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="973"><net_src comp="666" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="978"><net_src comp="670" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="983"><net_src comp="223" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="988"><net_src comp="232" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="993"><net_src comp="259" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="998"><net_src comp="268" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 8 9 }
 - Input state : 
	Port: ClefiaF0Xor.125 : src | {1 2 3 7 8 9 }
	Port: ClefiaF0Xor.125 : rk | {1 2 3 4 5 }
	Port: ClefiaF0Xor.125 : rk_offset | {1 }
	Port: ClefiaF0Xor.125 : clefia_s0 | {3 4 5 6 }
	Port: ClefiaF0Xor.125 : clefia_s1 | {4 5 6 7 }
  - Chain level:
	State 1
		rk_addr : 1
		src_load : 1
		rk_load : 2
		src_load_36 : 1
	State 2
		xor_ln124 : 1
		zext_ln121 : 1
		rk_addr_31 : 2
		rk_load_16 : 3
		src_load_37 : 1
		src_load_38 : 1
		store_ln117 : 1
		store_ln117 : 1
	State 3
		xor_ln124_1 : 1
		zext_ln121_102 : 1
		rk_addr_32 : 2
		rk_load_17 : 3
		clefia_s0_addr : 1
		z : 2
		store_ln117 : 1
		store_ln117 : 1
	State 4
		xor_ln124_2 : 1
		zext_ln121_103 : 1
		rk_addr_33 : 2
		rk_load_18 : 3
		clefia_s1_addr : 1
		z_16 : 2
		tmp_124 : 1
		xor_ln132_56 : 1
		select_ln131_56 : 1
		trunc_ln134_56 : 2
		tmp_125 : 2
		x_assign_25 : 3
		tmp_126 : 2
		xor_ln132_57 : 4
		select_ln131_57 : 4
		trunc_ln134_57 : 5
		tmp_127 : 5
	State 5
		xor_ln124_34 : 1
		clefia_s0_addr_2 : 1
		z_17 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_115 : 2
		x_assign_s : 3
		tmp_128 : 2
		xor_ln132_58 : 4
		select_ln131_58 : 4
		trunc_ln134_58 : 5
		tmp_129 : 5
	State 6
		clefia_s1_addr_2 : 1
		z_18 : 2
		tmp_116 : 1
		xor_ln132_52 : 1
		select_ln131_52 : 1
		trunc_ln134_52 : 2
		tmp_117 : 2
		x_assign_23 : 3
		tmp_118 : 2
		xor_ln132_53 : 4
		select_ln131_53 : 4
		trunc_ln134_53 : 5
		tmp_119 : 5
	State 7
		tmp_120 : 1
		xor_ln132_54 : 1
		select_ln131_54 : 1
		trunc_ln134_54 : 2
		tmp_121 : 2
		x_assign_24 : 3
		tmp_122 : 2
		xor_ln132_55 : 4
		select_ln131_55 : 4
		trunc_ln134_55 : 5
		tmp_123 : 5
		src_load_39 : 1
		src_load_40 : 1
	State 8
		xor_ln124_108 : 1
		xor_ln124_109 : 1
		xor_ln124_110 : 1
		xor_ln124_111 : 1
		xor_ln124_56 : 1
		store_ln124 : 1
		xor_ln124_112 : 1
		xor_ln124_113 : 1
		xor_ln124_114 : 1
		xor_ln124_115 : 1
		xor_ln124_57 : 1
		store_ln124 : 1
		src_load_41 : 1
		src_load_42 : 1
	State 9
		xor_ln124_116 : 1
		xor_ln124_117 : 1
		xor_ln124_118 : 1
		xor_ln124_119 : 1
		xor_ln124_58 : 1
		store_ln124 : 1
		xor_ln124_120 : 1
		xor_ln124_121 : 1
		xor_ln124_122 : 1
		xor_ln124_123 : 1
		xor_ln124_59 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_300        |    0    |    8    |
|          |      xor_ln124_fu_315     |    0    |    8    |
|          |    xor_ln132_56_fu_368    |    0    |    8    |
|          |    xor_ln132_57_fu_410    |    0    |    8    |
|          |    xor_ln124_34_fu_436    |    0    |    8    |
|          |      xor_ln132_fu_454     |    0    |    8    |
|          |    xor_ln132_58_fu_496    |    0    |    8    |
|          |    xor_ln132_52_fu_534    |    0    |    8    |
|          |    xor_ln132_53_fu_576    |    0    |    8    |
|          |    xor_ln132_54_fu_610    |    0    |    8    |
|          |    xor_ln132_55_fu_652    |    0    |    8    |
|          |    xor_ln124_108_fu_690   |    0    |    8    |
|          |    xor_ln124_109_fu_695   |    0    |    8    |
|          |    xor_ln124_110_fu_700   |    0    |    8    |
|          |    xor_ln124_111_fu_705   |    0    |    8    |
|    xor   |    xor_ln124_56_fu_711    |    0    |    8    |
|          |    xor_ln124_112_fu_718   |    0    |    8    |
|          |    xor_ln124_113_fu_723   |    0    |    8    |
|          |    xor_ln124_114_fu_728   |    0    |    8    |
|          |    xor_ln124_115_fu_734   |    0    |    8    |
|          |    xor_ln124_57_fu_739    |    0    |    8    |
|          |    xor_ln124_116_fu_758   |    0    |    8    |
|          |    xor_ln124_117_fu_763   |    0    |    8    |
|          |    xor_ln124_118_fu_768   |    0    |    8    |
|          |    xor_ln124_119_fu_773   |    0    |    8    |
|          |    xor_ln124_58_fu_779    |    0    |    8    |
|          |    xor_ln124_120_fu_786   |    0    |    8    |
|          |    xor_ln124_121_fu_792   |    0    |    8    |
|          |    xor_ln124_122_fu_797   |    0    |    8    |
|          |    xor_ln124_123_fu_802   |    0    |    8    |
|          |    xor_ln124_59_fu_807    |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |   select_ln131_56_fu_374  |    0    |    8    |
|          |   select_ln131_57_fu_416  |    0    |    8    |
|          |    select_ln131_fu_460    |    0    |    8    |
|  select  |   select_ln131_58_fu_502  |    0    |    8    |
|          |   select_ln131_52_fu_540  |    0    |    8    |
|          |   select_ln131_53_fu_582  |    0    |    8    |
|          |   select_ln131_54_fu_616  |    0    |    8    |
|          |   select_ln131_55_fu_658  |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      add_ln121_fu_321     |    0    |    14   |
|    add   |    add_ln121_67_fu_331    |    0    |    14   |
|          |    add_ln121_68_fu_345    |    0    |    14   |
|----------|---------------------------|---------|---------|
|   read   | rk_offset_read_read_fu_46 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   rk_offset_cast_fu_310   |    0    |    0    |
|          |     zext_ln121_fu_326     |    0    |    0    |
|          |   zext_ln121_102_fu_336   |    0    |    0    |
|   zext   |     zext_ln150_fu_341     |    0    |    0    |
|          |   zext_ln121_103_fu_350   |    0    |    0    |
|          |     zext_ln151_fu_355     |    0    |    0    |
|          |     zext_ln152_fu_441     |    0    |    0    |
|          |     zext_ln153_fu_522     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_124_fu_360      |    0    |    0    |
|          |       tmp_125_fu_386      |    0    |    0    |
|          |       tmp_126_fu_402      |    0    |    0    |
|          |       tmp_127_fu_428      |    0    |    0    |
|          |         tmp_fu_446        |    0    |    0    |
|          |       tmp_115_fu_472      |    0    |    0    |
|          |       tmp_128_fu_488      |    0    |    0    |
| bitselect|       tmp_129_fu_514      |    0    |    0    |
|          |       tmp_116_fu_526      |    0    |    0    |
|          |       tmp_117_fu_552      |    0    |    0    |
|          |       tmp_118_fu_568      |    0    |    0    |
|          |       tmp_119_fu_594      |    0    |    0    |
|          |       tmp_120_fu_602      |    0    |    0    |
|          |       tmp_121_fu_628      |    0    |    0    |
|          |       tmp_122_fu_644      |    0    |    0    |
|          |       tmp_123_fu_670      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   trunc_ln134_56_fu_382   |    0    |    0    |
|          |   trunc_ln134_57_fu_424   |    0    |    0    |
|          |     trunc_ln134_fu_468    |    0    |    0    |
|   trunc  |   trunc_ln134_58_fu_510   |    0    |    0    |
|          |   trunc_ln134_52_fu_548   |    0    |    0    |
|          |   trunc_ln134_53_fu_590   |    0    |    0    |
|          |   trunc_ln134_54_fu_624   |    0    |    0    |
|          |   trunc_ln134_55_fu_666   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     x_assign_25_fu_394    |    0    |    0    |
|          |     x_assign_s_fu_480     |    0    |    0    |
|          |     x_assign_23_fu_560    |    0    |    0    |
|bitconcatenate|     x_assign_24_fu_636    |    0    |    0    |
|          |     or_ln134_s_fu_678     |    0    |    0    |
|          |     or_ln134_3_fu_684     |    0    |    0    |
|          |     or_ln134_4_fu_746     |    0    |    0    |
|          |        or_ln_fu_752       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   354   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|clefia_s0_addr_2_reg_912|    8   |
| clefia_s0_addr_reg_866 |    8   |
|clefia_s1_addr_2_reg_938|    8   |
| clefia_s1_addr_reg_881 |    8   |
|         reg_295        |    8   |
|         reg_306        |    8   |
|   rk_addr_31_reg_841   |    8   |
|   rk_addr_32_reg_856   |    8   |
|   rk_addr_33_reg_871   |    8   |
|     rk_addr_reg_821    |    8   |
| rk_offset_read_reg_814 |    7   |
|   src_addr_36_reg_831  |    4   |
|   src_addr_37_reg_846  |    4   |
|   src_addr_38_reg_851  |    4   |
|   src_addr_39_reg_980  |    4   |
|   src_addr_40_reg_985  |    4   |
|   src_addr_41_reg_990  |    4   |
|   src_addr_42_reg_995  |    4   |
|    src_addr_reg_826    |    4   |
|   src_load_38_reg_861  |    8   |
|     tmp_119_reg_954    |    1   |
|     tmp_123_reg_975    |    1   |
|     tmp_127_reg_897    |    1   |
|     tmp_129_reg_928    |    1   |
| trunc_ln134_53_reg_949 |    7   |
| trunc_ln134_55_reg_970 |    7   |
| trunc_ln134_57_reg_892 |    7   |
| trunc_ln134_58_reg_923 |    7   |
|   x_assign_23_reg_943  |    8   |
|   x_assign_24_reg_964  |    8   |
|   x_assign_25_reg_886  |    8   |
|   x_assign_s_reg_917   |    8   |
|  xor_ln124_34_reg_902  |    8   |
|    xor_ln124_reg_836   |    8   |
|      z_16_reg_907      |    8   |
|      z_17_reg_933      |    8   |
|      z_18_reg_959      |    8   |
|        z_reg_876       |    8   |
+------------------------+--------+
|          Total         |   239  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67 |  p0  |   8  |   4  |   32   ||    42   |
|  grp_access_fu_67 |  p2  |   8  |   0  |    0   ||    42   |
|  grp_access_fu_77 |  p0  |   8  |   8  |   64   ||    42   |
| grp_access_fu_126 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_126 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_126 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_126 |  p4  |   3  |   4  |   12   ||    14   |
| grp_access_fu_162 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_201 |  p0  |   4  |   8  |   32   ||    20   |
|      reg_295      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  || 19.2204 ||   243   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   354  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   243  |
|  Register |    -   |   239  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   239  |   597  |
+-----------+--------+--------+--------+
