[2025-09-18 00:59:08] START suite=cs trace=classification_phase1_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4286070 heartbeat IPC: 2.333 cumulative IPC: 2.333 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6428498 heartbeat IPC: 4.668 cumulative IPC: 3.111 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6428498 cumulative IPC: 3.111 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6428498 cumulative IPC: 3.111 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 18904020 heartbeat IPC: 0.8016 cumulative IPC: 0.8016 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 32244683 heartbeat IPC: 0.7496 cumulative IPC: 0.7747 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 46032929 heartbeat IPC: 0.7253 cumulative IPC: 0.7575 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 61097486 heartbeat IPC: 0.6638 cumulative IPC: 0.7317 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 76710982 heartbeat IPC: 0.6405 cumulative IPC: 0.7114 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 92458479 heartbeat IPC: 0.635 cumulative IPC: 0.6974 (Simulation time: 00 hr 09 min 48 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 104069980 heartbeat IPC: 0.8612 cumulative IPC: 0.7169 (Simulation time: 00 hr 11 min 01 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 120099411 heartbeat IPC: 0.6239 cumulative IPC: 0.7038 (Simulation time: 00 hr 12 min 29 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 136830230 heartbeat IPC: 0.5977 cumulative IPC: 0.6902 (Simulation time: 00 hr 14 min 05 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 147050648 cumulative IPC: 0.68 (Simulation time: 00 hr 15 min 35 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 147050648 cumulative IPC: 0.68 (Simulation time: 00 hr 15 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.68 instructions: 100000004 cycles: 147050648
CPU 0 Branch Prediction Accuracy: 99.86% MPKI: 0.00404 Average ROB Occupancy at Mispredict: 6.813e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00177
BRANCH_INDIRECT: 0.00139
BRANCH_CONDITIONAL: 0.00088
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2345041
LQ_STALL: 10528
SQ_STALL: 108546


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 145.93146
REPLAY_LOAD: 82.83418
NON_REPLAY_LOAD: 22.33975

== Total ==
ADDR_TRANS: 662091
REPLAY_LOAD: 827762
NON_REPLAY_LOAD: 855188

== Counts ==
ADDR_TRANS: 4537
REPLAY_LOAD: 9993
NON_REPLAY_LOAD: 38281

cpu0->cpu0_STLB TOTAL        ACCESS:     665429 HIT:     476534 MISS:     188895 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     665429 HIT:     476534 MISS:     188895 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 226.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1508142 HIT:     512303 MISS:     995839 MSHR_MERGE:      30694
cpu0->cpu0_L2C LOAD         ACCESS:     715756 HIT:     199889 MISS:     515867 MSHR_MERGE:       1512
cpu0->cpu0_L2C RFO          ACCESS:      61498 HIT:      46176 MISS:      15322 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     223061 HIT:      89278 MISS:     133783 MSHR_MERGE:      29182
cpu0->cpu0_L2C WRITE        ACCESS:      93544 HIT:      93240 MISS:        304 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     414283 HIT:      83720 MISS:     330563 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     160827 ISSUED:     160827 USEFUL:      47484 USELESS:      21590
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6551188 HIT:    6538198 MISS:      12990 MSHR_MERGE:       4497
cpu0->cpu0_L1I LOAD         ACCESS:    6551188 HIT:    6538198 MISS:      12990 MSHR_MERGE:       4497
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 76.03 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11711392 HIT:   10121623 MISS:    1589769 MSHR_MERGE:     344483
cpu0->cpu0_L1D LOAD         ACCESS:    9326923 HIT:    8393876 MISS:     933047 MSHR_MERGE:     225784
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     255344 HIT:     176782 MISS:      78562 MSHR_MERGE:      16326
cpu0->cpu0_L1D WRITE        ACCESS:    1691252 HIT:    1527975 MISS:     163277 MSHR_MERGE:     101773
cpu0->cpu0_L1D TRANSLATION  ACCESS:     437873 HIT:      22990 MISS:     414883 MSHR_MERGE:        600
cpu0->cpu0_L1D PREFETCH REQUESTED:     272443 ISSUED:     255344 USEFUL:      38102 USELESS:      22882
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5288591 HIT:    5285097 MISS:       3494 MSHR_MERGE:       2089
cpu0->cpu0_ITLB LOAD         ACCESS:    5288591 HIT:    5285097 MISS:       3494 MSHR_MERGE:       2089
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 167.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10958865 HIT:   10066681 MISS:     892184 MSHR_MERGE:     228160
cpu0->cpu0_DTLB LOAD         ACCESS:   10958865 HIT:   10066681 MISS:     892184 MSHR_MERGE:     228160
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 68.35 cycles
cpu0->LLC TOTAL        ACCESS:     996930 HIT:     217172 MISS:     779758 MSHR_MERGE:        526
cpu0->LLC LOAD         ACCESS:     514355 HIT:      82732 MISS:     431623 MSHR_MERGE:        221
cpu0->LLC RFO          ACCESS:      15322 HIT:        248 MISS:      15074 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     104601 HIT:      19406 MISS:      85195 MSHR_MERGE:        305
cpu0->LLC WRITE        ACCESS:      32090 HIT:      31952 MISS:        138 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     330562 HIT:      82834 MISS:     247728 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.48 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      31110
  ROW_BUFFER_MISS:     747984
  AVG DBUS CONGESTED CYCLE: 5.827
Channel 0 WQ ROW_BUFFER_HIT:       7339
  ROW_BUFFER_MISS:      21208
  FULL:          0
Channel 0 REFRESHES ISSUED:      12254

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       423162        53877        33179        89027
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1106         6476         5209        37957
  STLB miss resolved @ L2C                0         2527        22569         9952       103223
  STLB miss resolved @ LLC                0         2055        15752        11354        88720
  STLB miss resolved @ MEM                0         1284        15805        55805       238823

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               1289           59          681           31          351
---------------------------------------------------------------
  STLB miss resolved @ L1D               13            2            1            4          127
  STLB miss resolved @ L2C                0            0            1            5           32
  STLB miss resolved @ LLC                8            0            0           13           39
  STLB miss resolved @ MEM               99            7            8           37          936
[2025-09-18 01:14:43] END   suite=cs trace=classification_phase1_core0 (rc=0)
