digraph "0_linux_234f3ce485d54017f15cf5e0699cff4100121601_8@pointer" {
"1001160" [label="(Call,r->end == 0)"];
"1001149" [label="(Call,r->end != 0)"];
"1001159" [label="(Call,r->end == 0 || r->end != r->pos)"];
"1001147" [label="(Call,(r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&\n\t\t\t    (r->end == 0 || r->end != r->pos))"];
"1001165" [label="(Call,r->end != r->pos)"];
"1001176" [label="(Identifier,ctxt)"];
"1001160" [label="(Call,r->end == 0)"];
"1001146" [label="(ControlStructure,if ((r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&\n\t\t\t    (r->end == 0 || r->end != r->pos)))"];
"1001166" [label="(Call,r->end)"];
"1001156" [label="(Identifier,ctxt)"];
"1001153" [label="(Literal,0)"];
"1001164" [label="(Literal,0)"];
"1001147" [label="(Call,(r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&\n\t\t\t    (r->end == 0 || r->end != r->pos))"];
"1001159" [label="(Call,r->end == 0 || r->end != r->pos)"];
"1001480" [label="(MethodReturn,int)"];
"1001165" [label="(Call,r->end != r->pos)"];
"1001184" [label="(ControlStructure,goto done;)"];
"1001150" [label="(Call,r->end)"];
"1001169" [label="(Call,r->pos)"];
"1001148" [label="(Call,r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff)"];
"1001149" [label="(Call,r->end != 0)"];
"1001167" [label="(Identifier,r)"];
"1001161" [label="(Call,r->end)"];
"1001160" -> "1001159"  [label="AST: "];
"1001160" -> "1001164"  [label="CFG: "];
"1001161" -> "1001160"  [label="AST: "];
"1001164" -> "1001160"  [label="AST: "];
"1001167" -> "1001160"  [label="CFG: "];
"1001159" -> "1001160"  [label="CFG: "];
"1001160" -> "1001480"  [label="DDG: r->end"];
"1001160" -> "1001159"  [label="DDG: r->end"];
"1001160" -> "1001159"  [label="DDG: 0"];
"1001149" -> "1001160"  [label="DDG: r->end"];
"1001160" -> "1001165"  [label="DDG: r->end"];
"1001149" -> "1001148"  [label="AST: "];
"1001149" -> "1001153"  [label="CFG: "];
"1001150" -> "1001149"  [label="AST: "];
"1001153" -> "1001149"  [label="AST: "];
"1001156" -> "1001149"  [label="CFG: "];
"1001148" -> "1001149"  [label="CFG: "];
"1001149" -> "1001480"  [label="DDG: r->end"];
"1001149" -> "1001148"  [label="DDG: r->end"];
"1001149" -> "1001148"  [label="DDG: 0"];
"1001159" -> "1001147"  [label="AST: "];
"1001159" -> "1001165"  [label="CFG: "];
"1001165" -> "1001159"  [label="AST: "];
"1001147" -> "1001159"  [label="CFG: "];
"1001159" -> "1001480"  [label="DDG: r->end != r->pos"];
"1001159" -> "1001480"  [label="DDG: r->end == 0"];
"1001159" -> "1001147"  [label="DDG: r->end == 0"];
"1001159" -> "1001147"  [label="DDG: r->end != r->pos"];
"1001165" -> "1001159"  [label="DDG: r->end"];
"1001165" -> "1001159"  [label="DDG: r->pos"];
"1001147" -> "1001146"  [label="AST: "];
"1001147" -> "1001148"  [label="CFG: "];
"1001148" -> "1001147"  [label="AST: "];
"1001176" -> "1001147"  [label="CFG: "];
"1001184" -> "1001147"  [label="CFG: "];
"1001147" -> "1001480"  [label="DDG: r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff"];
"1001147" -> "1001480"  [label="DDG: r->end == 0 || r->end != r->pos"];
"1001147" -> "1001480"  [label="DDG: (r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) &&\n\t\t\t    (r->end == 0 || r->end != r->pos)"];
"1001148" -> "1001147"  [label="DDG: r->end != 0"];
"1001148" -> "1001147"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff"];
"1001165" -> "1001169"  [label="CFG: "];
"1001166" -> "1001165"  [label="AST: "];
"1001169" -> "1001165"  [label="AST: "];
"1001165" -> "1001480"  [label="DDG: r->end"];
"1001165" -> "1001480"  [label="DDG: r->pos"];
}
