#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep  3 15:47:24 2022
# Process ID: 2224
# Current directory: D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.runs/synth_1
# Command line: vivado.exe -log cpu_project.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_project.tcl
# Log file: D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.runs/synth_1/cpu_project.vds
# Journal file: D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_project.tcl -notrace
Command: synth_design -top cpu_project -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2604 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 350.500 ; gain = 99.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu_project' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mux1_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux1_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mux1_8' (1#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux1_8.vhd:44]
INFO: [Synth 8-638] synthesizing module 'map_rom' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/map_rom.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'map_rom' (2#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/map_rom.vhd:41]
INFO: [Synth 8-638] synthesizing module 'mux_6' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_6.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_6.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_6' (3#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_6.vhd:43]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/counter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'mov_decoder' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mov_decoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mov_decoder' (5#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mov_decoder.vhd:42]
INFO: [Synth 8-638] synthesizing module 'uop_rom' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/uop_rom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'uop_rom' (6#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/uop_rom.vhd:39]
INFO: [Synth 8-638] synthesizing module 'S4P' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Reg' (7#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/Reg.vhd:45]
INFO: [Synth 8-638] synthesizing module 'flp' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/flp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'flp' (8#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/flp.vhd:44]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'alu' (9#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/alu.vhd:49]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux' (10#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux.vhd:43]
INFO: [Synth 8-638] synthesizing module 'mux_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_8.vhd:17]
INFO: [Synth 8-226] default block is never used [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_8.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mux_8' (11#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/mux_8.vhd:17]
INFO: [Synth 8-638] synthesizing module 'mux_idb' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux_idb.vhd:53]
INFO: [Synth 8-226] default block is never used [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux_idb.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'mux_idb' (12#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/mux_idb.vhd:53]
INFO: [Synth 8-638] synthesizing module 'pc_cnt' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/pc_cnt.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'pc_cnt' (13#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/pc_cnt.vhd:48]
INFO: [Synth 8-638] synthesizing module 'cmp' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/cmp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'cmp' (14#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/cmp.vhd:44]
INFO: [Synth 8-638] synthesizing module 'buf_8' [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/buf_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'buf_8' (15#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/buf_8.vhd:44]
WARNING: [Synth 8-3848] Net AS1 in module/entity S4P does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:58]
WARNING: [Synth 8-3848] Net AS0 in module/entity S4P does not have driver. [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'S4P' (16#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/new/S4P.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'cpu_project' (17#1) [D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.srcs/sources_1/imports/EEE3163-S4P/cpu_project.vhd:18]
WARNING: [Synth 8-3331] design pc_cnt has unconnected port PH[3]
WARNING: [Synth 8-3331] design pc_cnt has unconnected port PH[2]
WARNING: [Synth 8-3331] design pc_cnt has unconnected port PH[1]
WARNING: [Synth 8-3331] design pc_cnt has unconnected port PH[0]
WARNING: [Synth 8-3331] design S4P has unconnected port AS1
WARNING: [Synth 8-3331] design S4P has unconnected port AS0
WARNING: [Synth 8-3331] design S4P has unconnected port Z_sel
WARNING: [Synth 8-3331] design counter has unconnected port inc
WARNING: [Synth 8-3331] design mux1_8 has unconnected port m_in[7]
WARNING: [Synth 8-3331] design mux1_8 has unconnected port m_in[6]
WARNING: [Synth 8-3331] design mux1_8 has unconnected port m_in[5]
WARNING: [Synth 8-3331] design mux1_8 has unconnected port m_in[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.992 ; gain = 154.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.992 ; gain = 154.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.992 ; gain = 154.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: [Synth 8-5544] ROM "mov_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 405.992 ; gain = 154.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 19    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_project 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module mux1_8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module mov_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module pc_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S4p_comp/B/r_reg[0] )
INFO: [Synth 8-3886] merging instance 'S4p_comp/B/r_reg[1]' (FDE) to 'S4p_comp/B/r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S4p_comp/B/r_reg[2] )
INFO: [Synth 8-3886] merging instance 'S4p_comp/B/r_reg[3]' (FDE) to 'S4p_comp/B/r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S4p_comp/B/r_reg[0] )
WARNING: [Synth 8-3332] Sequential element (S4p_comp/B/r_reg[2]) is unused and will be removed from module cpu_project.
WARNING: [Synth 8-3332] Sequential element (S4p_comp/B/r_reg[0]) is unused and will be removed from module cpu_project.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 556.988 ; gain = 305.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 556.988 ; gain = 305.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 559.875 ; gain = 308.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     8|
|4     |LUT3  |    11|
|5     |LUT4  |    15|
|6     |LUT5  |    29|
|7     |LUT6  |    42|
|8     |FDRE  |    42|
|9     |IBUF  |     1|
|10    |IOBUF |     4|
|11    |OBUF  |     2|
|12    |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+-------------+--------+------+
|      |Instance     |Module  |Cells |
+------+-------------+--------+------+
|1     |top          |        |   165|
|2     |  CAR        |counter |    66|
|3     |  S4p_comp   |S4P     |    83|
|4     |    A        |Reg     |    11|
|5     |    AR_0     |Reg_0   |    12|
|6     |    AR_1     |Reg_1   |     6|
|7     |    C        |flp     |     2|
|8     |    H        |Reg_2   |     4|
|9     |    IR       |Reg_3   |    10|
|10    |    L        |Reg_4   |    12|
|11    |    Z        |flp_5   |     2|
|12    |    pc_cnt_1 |pc_cnt  |    24|
+------+-------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.875 ; gain = 308.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 646.566 ; gain = 408.324
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/winfolders/Documents/GitHub/EEE3163-S4P/project_cpu/project_cpu.runs/synth_1/cpu_project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_project_utilization_synth.rpt -pb cpu_project_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 646.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep  3 15:47:40 2022...
