// Seed: 3303996486
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  tri1 id_2,
    output tri  id_3,
    input  tri0 id_4,
    input  tri  id_5
);
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd95
) (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri id_4,
    output supply0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply0 _id_8,
    input supply1 id_9,
    input supply1 id_10
    , id_17,
    input wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input uwire id_15
);
  wire [id_8 : 1 'h0] id_18, id_19;
  nor primCall (id_12, id_10, id_6, id_18, id_1, id_19, id_14, id_11, id_9, id_0, id_15, id_7);
  module_0 modCall_1 (
      id_3,
      id_11,
      id_0,
      id_3,
      id_13,
      id_13
  );
endmodule
