// Seed: 147710579
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    input  wor  id_2,
    output tri1 id_3,
    output tri  id_4,
    output wor  id_5
);
  wire id_7 = id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd25,
    parameter id_6 = 32'd97
) (
    output supply1 id_0,
    input wand id_1,
    input wor id_2,
    input tri id_3,
    input supply0 _id_4,
    input supply1 id_5,
    input wand _id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11
);
  wire id_13;
  wire  [  id_4  ==  1  :  id_6  ]  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_1,
      id_11,
      id_0,
      id_11
  );
  assign id_7 = id_24;
endmodule
