0.7
2020.1
May 27 2020
20:09:33
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.sim/sim_1/synth/timing/xsim/test_time_synth.v,1679802097,verilog,,,,behavioral;completeAssembly;glbl,,,,,,,,
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.srcs/sim_1/new/test.vhd,1679802054,vhdl,,,,test,,,,,,,,
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.srcs/sources_1/new/dataFlow.vhd,1679285852,vhdl,,,,dataflow,,,,,,,,
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.srcs/sources_1/new/gateNand2.vhd,1678934923,vhdl,,,,gatenand2,,,,,,,,
D:/University/7/Electronica Digital I/Laboratorio/Practica2/vivadoProject/Practica1-2/Practica1-2.srcs/sources_1/new/structural.vhd,1678933109,vhdl,,,,structural,,,,,,,,
