Classic Timing Analyzer report for modeloLSD
Mon Dec 02 20:04:11 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock_50Mhz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                        ; To                                                                                                      ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.920 ns                         ; SW[15]                      ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; --          ; clock_50Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.894 ns                        ; registo_2b:inst22|Q[0]      ; LEDR[1]                                                                                                 ; clock_50Mhz ; --          ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.997 ns                         ; h                           ; registo_2b:inst22|Q[1]                                                                                  ; --          ; clock_50Mhz ; 0            ;
; Clock Setup: 'clock_50Mhz'   ; N/A   ; None          ; 74.19 MHz ( period = 13.479 ns ) ; clk_div:inst8|clock_1Hz_int ; clk_div:inst8|clock_1Hz                                                                                 ; clock_50Mhz ; clock_50Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                             ;                                                                                                         ;             ;             ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50Mhz     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50Mhz'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                    ; To                                                                                                      ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 74.19 MHz ( period = 13.479 ns )               ; clk_div:inst8|clock_1Hz_int                                                                             ; clk_div:inst8|clock_1Hz                                                                                 ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 321.03 MHz ( period = 3.115 ns )               ; clk_div:inst8|count_1Khz[2]                                                                             ; clk_div:inst8|clock_1Khz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 324.25 MHz ( period = 3.084 ns )               ; clk_div:inst8|count_1Khz[0]                                                                             ; clk_div:inst8|clock_1Khz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; 342.35 MHz ( period = 2.921 ns )               ; clk_div:inst8|count_100hz[0]                                                                            ; clk_div:inst8|clock_100hz_int                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; clk_div:inst8|count_100hz[1]                                                                            ; clk_div:inst8|clock_100hz_int                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 356.00 MHz ( period = 2.809 ns )               ; clk_div:inst8|count_1Khz[1]                                                                             ; clk_div:inst8|clock_1Khz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; 383.14 MHz ( period = 2.610 ns )               ; clk_div:inst8|count_100hz[2]                                                                            ; clk_div:inst8|clock_100hz_int                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 2.224 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 2.224 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 2.224 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 2.224 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[0]                                                                           ; clk_div:inst8|clock_100Khz_int                                                                          ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[1]                                                                           ; clk_div:inst8|clock_100Khz_int                                                                          ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 2.007 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registo_2b:inst22|Q[0]                                                                                  ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registo_2b:inst22|Q[0]                                                                                  ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[2]                                                                             ; clk_div:inst8|count_1Mhz[3]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[2]                                                                             ; clk_div:inst8|count_1Mhz[4]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[2]                                                                             ; clk_div:inst8|count_1Mhz[5]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[2]                                                                             ; clk_div:inst8|count_1Mhz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[2]                                                                             ; clk_div:inst8|count_1Mhz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[2]                                                                             ; clk_div:inst8|count_1Mhz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[1]                                                                             ; clk_div:inst8|count_1Mhz[3]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[1]                                                                             ; clk_div:inst8|count_1Mhz[4]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[1]                                                                             ; clk_div:inst8|count_1Mhz[5]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[1]                                                                             ; clk_div:inst8|count_1Mhz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[1]                                                                             ; clk_div:inst8|count_1Mhz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[1]                                                                             ; clk_div:inst8|count_1Mhz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[2]                                                                           ; clk_div:inst8|clock_100Khz_int                                                                          ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[1]                                                                             ; clk_div:inst8|clock_10Hz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[0]                                                                            ; clk_div:inst8|clock_10Khz_int                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[0]                                                                             ; clk_div:inst8|count_1Mhz[3]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[0]                                                                             ; clk_div:inst8|count_1Mhz[4]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[0]                                                                             ; clk_div:inst8|count_1Mhz[5]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[0]                                                                             ; clk_div:inst8|count_1Mhz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[0]                                                                             ; clk_div:inst8|count_1Mhz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[0]                                                                             ; clk_div:inst8|count_1Mhz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[0]                                                                             ; clk_div:inst8|clock_10Hz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[1]                                                                            ; clk_div:inst8|clock_10Khz_int                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registo_2b:inst22|Q[1]                                                                                  ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.681 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; registo_2b:inst22|Q[1]                                                                                  ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[3]                                                                             ; clk_div:inst8|count_1Mhz[3]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[3]                                                                             ; clk_div:inst8|count_1Mhz[4]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[3]                                                                             ; clk_div:inst8|count_1Mhz[5]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[3]                                                                             ; clk_div:inst8|count_1Mhz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[3]                                                                             ; clk_div:inst8|count_1Mhz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[3]                                                                             ; clk_div:inst8|count_1Mhz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.525 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.523 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.522 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[5]                                                                             ; clk_div:inst8|count_1Mhz[3]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[5]                                                                             ; clk_div:inst8|count_1Mhz[4]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[5]                                                                             ; clk_div:inst8|count_1Mhz[5]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[5]                                                                             ; clk_div:inst8|count_1Mhz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[5]                                                                             ; clk_div:inst8|count_1Mhz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[5]                                                                             ; clk_div:inst8|count_1Mhz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[2]                                                                             ; clk_div:inst8|clock_10Hz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[2]                                                                            ; clk_div:inst8|clock_10Khz_int                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[4]                                                                             ; clk_div:inst8|count_1Mhz[3]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[4]                                                                             ; clk_div:inst8|count_1Mhz[4]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[4]                                                                             ; clk_div:inst8|count_1Mhz[5]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[4]                                                                             ; clk_div:inst8|count_1Mhz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[4]                                                                             ; clk_div:inst8|count_1Mhz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[4]                                                                             ; clk_div:inst8|count_1Mhz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100hz[1]                                                                            ; clk_div:inst8|count_100hz[2]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[3]                                                                             ; clk_div:inst8|clock_1Mhz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[1]                                                                           ; clk_div:inst8|count_100Khz[2]                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[1]                                                                           ; clk_div:inst8|count_100Khz[0]                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[0]                                                                             ; clk_div:inst8|count_10hz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[0]                                                                             ; clk_div:inst8|count_10hz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[1]                                                                            ; clk_div:inst8|count_10Khz[0]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[1]                                                                            ; clk_div:inst8|count_10Khz[2]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Khz[0]                                                                             ; clk_div:inst8|count_1Khz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Khz[0]                                                                             ; clk_div:inst8|count_1Khz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.034 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[0]                                                                            ; clk_div:inst8|count_10Khz[2]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.004 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[1]                                                                             ; clk_div:inst8|count_10hz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.002 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[1]                                                                             ; clk_div:inst8|count_10hz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.002 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[0]                                                                            ; clk_div:inst8|count_10Khz[1]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.002 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100hz[2]                                                                            ; clk_div:inst8|count_100hz[0]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 1.000 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100hz[0]                                                                            ; clk_div:inst8|count_100hz[1]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.999 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100hz[1]                                                                            ; clk_div:inst8|count_100hz[0]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[2]                                                                           ; clk_div:inst8|count_100Khz[0]                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.972 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Khz[2]                                                                             ; clk_div:inst8|count_1Khz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.964 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100hz[0]                                                                            ; clk_div:inst8|count_100hz[2]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[2]                                                                            ; clk_div:inst8|count_10Khz[0]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.942 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[0]                                                                              ; clk_div:inst8|clock_1Hz_int                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.864 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[0]                                                                              ; clk_div:inst8|count_1hz[2]                                                                              ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[2]                                                                              ; clk_div:inst8|count_1hz[0]                                                                              ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[4]                                                                             ; clk_div:inst8|clock_1Mhz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[1]                                                                              ; clk_div:inst8|clock_1Hz_int                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[0]                                                                           ; clk_div:inst8|count_100Khz[2]                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[0]                                                                           ; clk_div:inst8|count_100Khz[1]                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Khz[1]                                                                             ; clk_div:inst8|count_1Khz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Khz[1]                                                                             ; clk_div:inst8|count_1Khz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.732 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Mhz[5]                                                                             ; clk_div:inst8|clock_1Mhz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[0]                                                                              ; clk_div:inst8|count_1hz[1]                                                                              ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[2]                                                                              ; clk_div:inst8|clock_1Hz_int                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[1]                                                                              ; clk_div:inst8|count_1hz[0]                                                                              ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[1]                                                                              ; clk_div:inst8|count_1hz[2]                                                                              ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[2]                                                                             ; clk_div:inst8|count_10hz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|clock_1Hz_int                                                                             ; clk_div:inst8|clock_1Hz_int                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|clock_10Hz_int                                                                            ; clk_div:inst8|clock_10Hz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[0]                                                                              ; clk_div:inst8|count_1hz[0]                                                                              ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[1]                                                                              ; clk_div:inst8|count_1hz[1]                                                                              ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1hz[2]                                                                              ; clk_div:inst8|count_1hz[2]                                                                              ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|clock_100hz_int                                                                           ; clk_div:inst8|clock_100hz_int                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|clock_1Khz_int                                                                            ; clk_div:inst8|clock_1Khz_int                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[1]                                                                             ; clk_div:inst8|count_10hz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[0]                                                                             ; clk_div:inst8|count_10hz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10hz[2]                                                                             ; clk_div:inst8|count_10hz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|clock_10Khz_int                                                                           ; clk_div:inst8|clock_10Khz_int                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100hz[0]                                                                            ; clk_div:inst8|count_100hz[0]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100hz[1]                                                                            ; clk_div:inst8|count_100hz[1]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100hz[2]                                                                            ; clk_div:inst8|count_100hz[2]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|clock_100Khz_int                                                                          ; clk_div:inst8|clock_100Khz_int                                                                          ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Khz[2]                                                                             ; clk_div:inst8|count_1Khz[2]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Khz[0]                                                                             ; clk_div:inst8|count_1Khz[0]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_1Khz[1]                                                                             ; clk_div:inst8|count_1Khz[1]                                                                             ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[0]                                                                            ; clk_div:inst8|count_10Khz[0]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[1]                                                                            ; clk_div:inst8|count_10Khz[1]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_10Khz[2]                                                                            ; clk_div:inst8|count_10Khz[2]                                                                            ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[0]                                                                           ; clk_div:inst8|count_100Khz[0]                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[1]                                                                           ; clk_div:inst8|count_100Khz[1]                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clk_div:inst8|count_100Khz[2]                                                                           ; clk_div:inst8|count_100Khz[2]                                                                           ; clock_50Mhz ; clock_50Mhz ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                      ; To Clock    ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------+-------------+
; N/A   ; None         ; 1.920 ns   ; SW[15] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ;
; N/A   ; None         ; 1.920 ns   ; SW[15] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ;
; N/A   ; None         ; 1.920 ns   ; SW[15] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ;
; N/A   ; None         ; 1.920 ns   ; SW[15] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ;
; N/A   ; None         ; 1.883 ns   ; SW[14] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ;
; N/A   ; None         ; 1.883 ns   ; SW[14] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ;
; N/A   ; None         ; 1.883 ns   ; SW[14] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ;
; N/A   ; None         ; 1.883 ns   ; SW[14] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ;
; N/A   ; None         ; 1.830 ns   ; SW[17] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ;
; N/A   ; None         ; 1.830 ns   ; SW[17] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ;
; N/A   ; None         ; 1.830 ns   ; SW[17] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ;
; N/A   ; None         ; 1.830 ns   ; SW[17] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ;
; N/A   ; None         ; 1.710 ns   ; SW[16] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ;
; N/A   ; None         ; 1.710 ns   ; SW[16] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ;
; N/A   ; None         ; 1.710 ns   ; SW[16] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ;
; N/A   ; None         ; 1.710 ns   ; SW[16] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ;
; N/A   ; None         ; 1.703 ns   ; SW[15] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; 1.666 ns   ; SW[14] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; 1.526 ns   ; SW[15] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; 1.489 ns   ; SW[14] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; 1.438 ns   ; SW[17] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; 1.437 ns   ; SW[17] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; 1.318 ns   ; SW[16] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; 1.317 ns   ; SW[16] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; -1.405 ns  ; c      ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; -1.434 ns  ; c      ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; -1.588 ns  ; a      ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; -1.723 ns  ; a      ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; -1.757 ns  ; h      ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A   ; None         ; -1.767 ns  ; h      ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
+-------+--------------+------------+--------+---------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                   ; To        ; From Clock  ;
+-------+--------------+------------+------------------------+-----------+-------------+
; N/A   ; None         ; 13.894 ns  ; registo_2b:inst22|Q[0] ; LEDR[1]   ; clock_50Mhz ;
; N/A   ; None         ; 13.792 ns  ; registo_2b:inst22|Q[1] ; LEDR[2]   ; clock_50Mhz ;
; N/A   ; None         ; 13.787 ns  ; registo_2b:inst22|Q[1] ; LEDG[0]   ; clock_50Mhz ;
; N/A   ; None         ; 13.677 ns  ; registo_2b:inst22|Q[0] ; LEDG[0]   ; clock_50Mhz ;
; N/A   ; None         ; 13.650 ns  ; registo_2b:inst22|Q[1] ; LEDR[1]   ; clock_50Mhz ;
; N/A   ; None         ; 13.647 ns  ; registo_2b:inst22|Q[0] ; LEDR[2]   ; clock_50Mhz ;
; N/A   ; None         ; 12.871 ns  ; registo_2b:inst22|Q[1] ; segment_a ; clock_50Mhz ;
; N/A   ; None         ; 12.760 ns  ; registo_2b:inst22|Q[0] ; segment_a ; clock_50Mhz ;
; N/A   ; None         ; 12.652 ns  ; registo_2b:inst22|Q[1] ; segment_c ; clock_50Mhz ;
; N/A   ; None         ; 12.624 ns  ; registo_2b:inst22|Q[1] ; segment_d ; clock_50Mhz ;
; N/A   ; None         ; 12.604 ns  ; registo_2b:inst22|Q[1] ; segment_f ; clock_50Mhz ;
; N/A   ; None         ; 12.585 ns  ; registo_2b:inst22|Q[0] ; LEDR[0]   ; clock_50Mhz ;
; N/A   ; None         ; 12.513 ns  ; registo_2b:inst22|Q[0] ; segment_d ; clock_50Mhz ;
; N/A   ; None         ; 12.513 ns  ; registo_2b:inst22|Q[0] ; segment_c ; clock_50Mhz ;
; N/A   ; None         ; 12.494 ns  ; registo_2b:inst22|Q[0] ; segment_f ; clock_50Mhz ;
; N/A   ; None         ; 12.285 ns  ; registo_2b:inst22|Q[1] ; LEDR[0]   ; clock_50Mhz ;
; N/A   ; None         ; 11.678 ns  ; registo_2b:inst22|Q[1] ; segment_g ; clock_50Mhz ;
; N/A   ; None         ; 11.672 ns  ; registo_2b:inst22|Q[0] ; segment_e ; clock_50Mhz ;
+-------+--------------+------------+------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                       ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                      ; To Clock    ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------+-------------+
; N/A           ; None        ; 1.997 ns  ; h      ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; 1.987 ns  ; h      ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; 1.953 ns  ; a      ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; 1.818 ns  ; a      ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; 1.664 ns  ; c      ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; 1.635 ns  ; c      ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.087 ns ; SW[16] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.088 ns ; SW[16] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.207 ns ; SW[17] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.208 ns ; SW[17] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.259 ns ; SW[14] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.296 ns ; SW[15] ; registo_2b:inst22|Q[0]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.436 ns ; SW[14] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.473 ns ; SW[15] ; registo_2b:inst22|Q[1]                                                                                  ; clock_50Mhz ;
; N/A           ; None        ; -1.480 ns ; SW[16] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ;
; N/A           ; None        ; -1.480 ns ; SW[16] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ;
; N/A           ; None        ; -1.480 ns ; SW[16] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ;
; N/A           ; None        ; -1.480 ns ; SW[16] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ;
; N/A           ; None        ; -1.600 ns ; SW[17] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ;
; N/A           ; None        ; -1.600 ns ; SW[17] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ;
; N/A           ; None        ; -1.600 ns ; SW[17] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ;
; N/A           ; None        ; -1.600 ns ; SW[17] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ;
; N/A           ; None        ; -1.653 ns ; SW[14] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ;
; N/A           ; None        ; -1.653 ns ; SW[14] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ;
; N/A           ; None        ; -1.653 ns ; SW[14] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ;
; N/A           ; None        ; -1.653 ns ; SW[14] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ;
; N/A           ; None        ; -1.690 ns ; SW[15] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2] ; clock_50Mhz ;
; N/A           ; None        ; -1.690 ns ; SW[15] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[1] ; clock_50Mhz ;
; N/A           ; None        ; -1.690 ns ; SW[15] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[0] ; clock_50Mhz ;
; N/A           ; None        ; -1.690 ns ; SW[15] ; processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[3] ; clock_50Mhz ;
+---------------+-------------+-----------+--------+---------------------------------------------------------------------------------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 02 20:04:11 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off modeloLSD -c modeloLSD --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50Mhz" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst8|clock_1Mhz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_100Khz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_10Khz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_1Khz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_100hz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_10Hz_int" as buffer
    Info: Detected ripple clock "clk_div:inst8|clock_1Hz" as buffer
Info: Clock "clock_50Mhz" has Internal fmax of 74.19 MHz between source register "clk_div:inst8|clock_1Hz_int" and destination register "clk_div:inst8|clock_1Hz" (period= 13.479 ns)
    Info: + Longest register to register delay is 0.715 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N1; Fanout = 2; REG Node = 'clk_div:inst8|clock_1Hz_int'
        Info: 2: + IC(0.482 ns) + CELL(0.149 ns) = 0.631 ns; Loc. = LCCOMB_X27_Y18_N14; Fanout = 1; COMB Node = 'clk_div:inst8|clock_1Hz~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.715 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
        Info: Total cell delay = 0.233 ns ( 32.59 % )
        Info: Total interconnect delay = 0.482 ns ( 67.41 % )
    Info: - Smallest clock skew is -12.550 ns
        Info: + Shortest clock path from clock "clock_50Mhz" to destination register is 2.560 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'
            Info: 2: + IC(1.024 ns) + CELL(0.537 ns) = 2.560 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
            Info: Total cell delay = 1.536 ns ( 60.00 % )
            Info: Total interconnect delay = 1.024 ns ( 40.00 % )
        Info: - Longest clock path from clock "clock_50Mhz" to source register is 15.110 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'
            Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N29; Fanout = 2; REG Node = 'clk_div:inst8|clock_1Mhz_int'
            Info: 3: + IC(1.560 ns) + CELL(0.787 ns) = 5.157 ns; Loc. = LCFF_X33_Y26_N5; Fanout = 3; REG Node = 'clk_div:inst8|clock_100Khz_int'
            Info: 4: + IC(1.307 ns) + CELL(0.787 ns) = 7.251 ns; Loc. = LCFF_X36_Y21_N17; Fanout = 3; REG Node = 'clk_div:inst8|clock_10Khz_int'
            Info: 5: + IC(0.693 ns) + CELL(0.787 ns) = 8.731 ns; Loc. = LCFF_X37_Y20_N21; Fanout = 3; REG Node = 'clk_div:inst8|clock_1Khz_int'
            Info: 6: + IC(0.794 ns) + CELL(0.787 ns) = 10.312 ns; Loc. = LCFF_X36_Y16_N21; Fanout = 3; REG Node = 'clk_div:inst8|clock_100hz_int'
            Info: 7: + IC(1.382 ns) + CELL(0.787 ns) = 12.481 ns; Loc. = LCFF_X36_Y4_N17; Fanout = 2; REG Node = 'clk_div:inst8|clock_10Hz_int'
            Info: 8: + IC(1.046 ns) + CELL(0.000 ns) = 13.527 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'clk_div:inst8|clock_10Hz_int~clkctrl'
            Info: 9: + IC(1.046 ns) + CELL(0.537 ns) = 15.110 ns; Loc. = LCFF_X27_Y17_N1; Fanout = 2; REG Node = 'clk_div:inst8|clock_1Hz_int'
            Info: Total cell delay = 6.258 ns ( 41.42 % )
            Info: Total interconnect delay = 8.852 ns ( 58.58 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2]" (data pin = "SW[15]", clock pin = "clock_50Mhz") is 1.920 ns
    Info: + Longest pin to register delay is 7.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'SW[15]'
        Info: 2: + IC(5.182 ns) + CELL(0.438 ns) = 6.452 ns; Loc. = LCCOMB_X7_Y10_N20; Fanout = 3; COMB Node = 'processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]~1'
        Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 7.000 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 4; COMB Node = 'processor:inst25|lpm_compare2:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.229 ns) + CELL(0.659 ns) = 7.888 ns; Loc. = LCFF_X7_Y10_N15; Fanout = 3; REG Node = 'processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2]'
        Info: Total cell delay = 2.204 ns ( 27.94 % )
        Info: Total interconnect delay = 5.684 ns ( 72.06 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50Mhz" to destination register is 5.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'
        Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
        Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8|clock_1Hz~clkctrl'
        Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N15; Fanout = 3; REG Node = 'processor:inst25|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_c3i:auto_generated|safe_q[2]'
        Info: Total cell delay = 2.323 ns ( 39.16 % )
        Info: Total interconnect delay = 3.609 ns ( 60.84 % )
Info: tco from clock "clock_50Mhz" to destination pin "LEDR[1]" through register "registo_2b:inst22|Q[0]" is 13.894 ns
    Info: + Longest clock path from clock "clock_50Mhz" to source register is 5.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'
        Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
        Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8|clock_1Hz~clkctrl'
        Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N19; Fanout = 9; REG Node = 'registo_2b:inst22|Q[0]'
        Info: Total cell delay = 2.323 ns ( 39.16 % )
        Info: Total interconnect delay = 3.609 ns ( 60.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N19; Fanout = 9; REG Node = 'registo_2b:inst22|Q[0]'
        Info: 2: + IC(0.337 ns) + CELL(0.371 ns) = 0.708 ns; Loc. = LCCOMB_X7_Y10_N28; Fanout = 4; COMB Node = 'comb_modelo:inst|ledr1~1'
        Info: 3: + IC(4.186 ns) + CELL(2.818 ns) = 7.712 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'LEDR[1]'
        Info: Total cell delay = 3.189 ns ( 41.35 % )
        Info: Total interconnect delay = 4.523 ns ( 58.65 % )
Info: th for register "registo_2b:inst22|Q[1]" (data pin = "h", clock pin = "clock_50Mhz") is 1.997 ns
    Info: + Longest clock path from clock "clock_50Mhz" to destination register is 5.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock_50Mhz'
        Info: 2: + IC(1.024 ns) + CELL(0.787 ns) = 2.810 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 1; REG Node = 'clk_div:inst8|clock_1Hz'
        Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.399 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'clk_div:inst8|clock_1Hz~clkctrl'
        Info: 4: + IC(0.996 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 9; REG Node = 'registo_2b:inst22|Q[1]'
        Info: Total cell delay = 2.323 ns ( 39.16 % )
        Info: Total interconnect delay = 3.609 ns ( 60.84 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; PIN Node = 'h'
        Info: 2: + IC(2.471 ns) + CELL(0.150 ns) = 3.620 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'comb_modelo:inst|n1~0'
        Info: 3: + IC(0.252 ns) + CELL(0.245 ns) = 4.117 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 1; COMB Node = 'comb_modelo:inst|n1~2'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.201 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 9; REG Node = 'registo_2b:inst22|Q[1]'
        Info: Total cell delay = 1.478 ns ( 35.18 % )
        Info: Total interconnect delay = 2.723 ns ( 64.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Mon Dec 02 20:04:11 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


