{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@490:497@HdlStmAssign", "assign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_wr_data = mem_data_buffer[31:0];\nassign mem_tag_req = {current_wfid, mem_rd_en_reg};\nassign mem_gm_or_lds = gm_or_lds_reg;\n\nendmodule\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@488:497", "assign vgpr_source2_addr = muxed_sgpr_source2_addr;\n\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_wr_data = mem_data_buffer[31:0];\nassign mem_tag_req = {current_wfid, mem_rd_en_reg};\nassign mem_gm_or_lds = gm_or_lds_reg;\n\nendmodule\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@489:497", "\nassign mem_rd_en = mem_rd_en_reg;\nassign mem_wr_en = mem_wr_en_reg;\nassign mem_out_addr = mem_in_addr_reg[31:0];\nassign mem_wr_data = mem_data_buffer[31:0];\nassign mem_tag_req = {current_wfid, mem_rd_en_reg};\nassign mem_gm_or_lds = gm_or_lds_reg;\n\nendmodule\n"]], "Diff Content": {"Delete": [], "Add": [[495, "assign tracemon_mem_addr = tracemon_mem_addr_reg;\n"]]}}