Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 02:51:16 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       481         
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -26.800    -4367.503                    541                 1153        0.098        0.000                      0                 1153        3.750        0.000                       0                   436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -26.800    -4367.503                    541                 1149        0.098        0.000                      0                 1149        3.750        0.000                       0                   436  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    3.953        0.000                      0                    4        1.147        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          541  Failing Endpoints,  Worst Slack      -26.800ns,  Total Violation    -4367.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -26.800ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.522ns  (logic 5.788ns (15.848%)  route 30.733ns (84.152%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=39)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         1.204     6.802    sm/D_states_q_reg[2]_0[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.926 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.644     7.569    sm/ram_reg_i_133_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.693 r  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.427     8.120    sm/ram_reg_i_108_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.244 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.912     9.156    L_reg/M_sm_ra2[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  L_reg/ram_reg_i_79/O
                         net (fo=7, routed)           0.785    10.065    sm/M_sm_rd2[1]
    SLICE_X52Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.278    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.402 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.228    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.352 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.765    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.889 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.115    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.239 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.824    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.657    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.781 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.540    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.664 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.469    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.593 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.073    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.197 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.960    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.816    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.940 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.766    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.370    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.494 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.287    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.411 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.232    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.356 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.969    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.093 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.695    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.819 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.650    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.774 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.243    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.367 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.219    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.343 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.995    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.793    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.917 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.705    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.829 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.772    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.896 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.545    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.669 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.578    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.702 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.396    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.520 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.188    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.312 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.913    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.037 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.669    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.793 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.626    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.750 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.336    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.460 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.963    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.087 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.542    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.666 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.447    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.571 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.474    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.598 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.750    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.874 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.175    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.299 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.365    41.664    sm/D_states_q[7]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  sm/D_states_q_reg[5]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.442    14.846    sm/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  sm/D_states_q_reg[5]_replica/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.864    sm/D_states_q_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -41.664    
  -------------------------------------------------------------------
                         slack                                -26.800    

Slack (VIOLATED) :        -26.800ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.522ns  (logic 5.788ns (15.848%)  route 30.733ns (84.152%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=39)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         1.204     6.802    sm/D_states_q_reg[2]_0[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.926 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.644     7.569    sm/ram_reg_i_133_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.693 r  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.427     8.120    sm/ram_reg_i_108_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.244 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.912     9.156    L_reg/M_sm_ra2[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  L_reg/ram_reg_i_79/O
                         net (fo=7, routed)           0.785    10.065    sm/M_sm_rd2[1]
    SLICE_X52Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.278    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.402 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.228    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.352 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.765    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.889 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.115    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.239 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.824    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.657    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.781 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.540    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.664 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.469    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.593 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.073    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.197 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.960    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.816    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.940 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.766    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.370    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.494 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.287    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.411 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.232    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.356 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.969    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.093 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.695    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.819 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.650    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.774 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.243    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.367 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.219    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.343 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.995    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.793    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.917 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.705    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.829 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.772    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.896 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.545    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.669 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.578    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.702 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.396    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.520 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.188    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.312 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.913    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.037 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.669    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.793 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.626    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.750 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.336    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.460 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.963    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.087 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.542    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.666 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.447    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.571 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.474    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.598 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.750    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.874 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.175    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.299 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.365    41.664    sm/D_states_q[7]_i_1_n_0
    SLICE_X53Y55         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.442    14.846    sm/clk_IBUF_BUFG
    SLICE_X53Y55         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X53Y55         FDSE (Setup_fdse_C_CE)      -0.205    14.864    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -41.664    
  -------------------------------------------------------------------
                         slack                                -26.800    

Slack (VIOLATED) :        -26.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.512ns  (logic 5.788ns (15.852%)  route 30.724ns (84.148%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=39)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         1.204     6.802    sm/D_states_q_reg[2]_0[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.926 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.644     7.569    sm/ram_reg_i_133_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.693 r  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.427     8.120    sm/ram_reg_i_108_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.244 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.912     9.156    L_reg/M_sm_ra2[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  L_reg/ram_reg_i_79/O
                         net (fo=7, routed)           0.785    10.065    sm/M_sm_rd2[1]
    SLICE_X52Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.278    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.402 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.228    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.352 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.765    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.889 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.115    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.239 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.824    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.657    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.781 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.540    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.664 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.469    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.593 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.073    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.197 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.960    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.816    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.940 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.766    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.370    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.494 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.287    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.411 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.232    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.356 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.969    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.093 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.695    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.819 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.650    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.774 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.243    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.367 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.219    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.343 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.995    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.793    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.917 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.705    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.829 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.772    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.896 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.545    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.669 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.578    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.702 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.396    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.520 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.188    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.312 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.913    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.037 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.669    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.793 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.626    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.750 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.336    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.460 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.963    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.087 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.542    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.666 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.447    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.571 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.474    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.598 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.750    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.874 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.175    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.299 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.356    41.654    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.877    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -41.654    
  -------------------------------------------------------------------
                         slack                                -26.778    

Slack (VIOLATED) :        -26.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.512ns  (logic 5.788ns (15.852%)  route 30.724ns (84.148%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=39)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         1.204     6.802    sm/D_states_q_reg[2]_0[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.926 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.644     7.569    sm/ram_reg_i_133_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.693 r  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.427     8.120    sm/ram_reg_i_108_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.244 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.912     9.156    L_reg/M_sm_ra2[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  L_reg/ram_reg_i_79/O
                         net (fo=7, routed)           0.785    10.065    sm/M_sm_rd2[1]
    SLICE_X52Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.278    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.402 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.228    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.352 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.765    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.889 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.115    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.239 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.824    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.657    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.781 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.540    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.664 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.469    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.593 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.073    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.197 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.960    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.816    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.940 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.766    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.370    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.494 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.287    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.411 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.232    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.356 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.969    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.093 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.695    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.819 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.650    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.774 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.243    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.367 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.219    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.343 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.995    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.793    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.917 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.705    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.829 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.772    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.896 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.545    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.669 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.578    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.702 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.396    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.520 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.188    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.312 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.913    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.037 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.669    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.793 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.626    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.750 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.336    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.460 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.963    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.087 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.542    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.666 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.447    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.571 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.474    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.598 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.750    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.874 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.175    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.299 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.356    41.654    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y56         FDSE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X49Y56         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X49Y56         FDSE (Setup_fdse_C_CE)      -0.205    14.877    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -41.654    
  -------------------------------------------------------------------
                         slack                                -26.778    

Slack (VIOLATED) :        -26.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.512ns  (logic 5.788ns (15.852%)  route 30.724ns (84.148%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=39)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         1.204     6.802    sm/D_states_q_reg[2]_0[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.926 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.644     7.569    sm/ram_reg_i_133_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.693 r  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.427     8.120    sm/ram_reg_i_108_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.244 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.912     9.156    L_reg/M_sm_ra2[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  L_reg/ram_reg_i_79/O
                         net (fo=7, routed)           0.785    10.065    sm/M_sm_rd2[1]
    SLICE_X52Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.278    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.402 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.228    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.352 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.765    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.889 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.115    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.239 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.824    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.657    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.781 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.540    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.664 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.469    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.593 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.073    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.197 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.960    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.816    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.940 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.766    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.370    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.494 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.287    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.411 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.232    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.356 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.969    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.093 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.695    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.819 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.650    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.774 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.243    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.367 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.219    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.343 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.995    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.793    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.917 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.705    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.829 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.772    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.896 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.545    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.669 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.578    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.702 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.396    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.520 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.188    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.312 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.913    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.037 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.669    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.793 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.626    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.750 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.336    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.460 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.963    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.087 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.542    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.666 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.447    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.571 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.474    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.598 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.750    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.874 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.175    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.299 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.356    41.654    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.877    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -41.654    
  -------------------------------------------------------------------
                         slack                                -26.778    

Slack (VIOLATED) :        -26.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.512ns  (logic 5.788ns (15.852%)  route 30.724ns (84.148%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=39)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         1.204     6.802    sm/D_states_q_reg[2]_0[0]
    SLICE_X53Y53         LUT5 (Prop_lut5_I0_O)        0.124     6.926 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.644     7.569    sm/ram_reg_i_133_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.693 r  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.427     8.120    sm/ram_reg_i_108_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.244 r  sm/ram_reg_i_87/O
                         net (fo=32, routed)          0.912     9.156    L_reg/M_sm_ra2[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  L_reg/ram_reg_i_79/O
                         net (fo=7, routed)           0.785    10.065    sm/M_sm_rd2[1]
    SLICE_X52Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.189 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.278    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.402 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.228    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.352 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.765    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.889 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.115    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.239 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.824    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.948 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.657    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.781 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.540    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.664 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.469    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.593 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.073    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.197 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.960    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.816    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.940 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.766    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.890 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.370    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.494 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.287    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.411 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.232    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.356 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.969    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.093 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.695    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.819 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.650    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.774 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.243    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.367 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.219    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.343 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.995    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.793    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.917 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.705    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.829 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.772    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.896 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.545    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.669 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.578    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.702 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.396    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.520 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.188    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.312 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.913    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.037 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.669    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.793 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.626    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.750 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.336    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.460 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.963    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.087 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.542    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.666 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.447    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.571 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.474    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.598 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.750    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.874 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.175    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.299 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.356    41.654    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.877    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -41.654    
  -------------------------------------------------------------------
                         slack                                -26.778    

Slack (VIOLATED) :        -26.755ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.475ns  (logic 6.265ns (17.176%)  route 30.210ns (82.824%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=38 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_sclk_counter_q_reg[5]/Q
                         net (fo=8, routed)           0.702     6.264    display/D_sclk_counter_q_reg[5]
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.297     6.561 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.663     7.224    sm/D_registers_q_reg[7][30]_i_101_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I3_O)        0.124     7.348 r  sm/D_registers_q[7][30]_i_123/O
                         net (fo=1, routed)           0.644     7.992    sm/D_registers_q[7][30]_i_123_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_S_O)       0.292     8.284 f  sm/D_registers_q_reg[7][30]_i_101/O
                         net (fo=2, routed)           0.461     8.746    sm/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.297     9.043 r  sm/D_registers_q[7][31]_i_39/O
                         net (fo=31, routed)          0.987    10.030    sm/M_sm_bsel[2]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.124    10.154 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.243    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.367 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.193    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.317 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.730    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.854 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.080    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.204 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.789    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.913 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.622    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.746 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.505    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.629 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.434    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.558 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.038    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.162 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.925    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.049 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.781    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.905 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.730    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.335    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.459 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.252    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.376 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.197    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.321 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.934    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.058 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.660    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.784 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.615    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.739 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.208    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.332 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.184    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.960    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.084 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.758    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.882 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.669    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.793 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.737    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.861 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.510    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.634 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.543    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.667 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.361    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.485 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.153    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.277 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.878    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.002 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.634    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.758 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.591    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.715 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.300    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.424 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.928    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.052 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.507    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.631 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.412    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.536 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.439    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.563 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.714    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.838 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.139    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.263 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.355    41.618    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y54         FDSE (Setup_fdse_C_CE)      -0.205    14.863    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -41.618    
  -------------------------------------------------------------------
                         slack                                -26.755    

Slack (VIOLATED) :        -26.755ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.475ns  (logic 6.265ns (17.176%)  route 30.210ns (82.824%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=38 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_sclk_counter_q_reg[5]/Q
                         net (fo=8, routed)           0.702     6.264    display/D_sclk_counter_q_reg[5]
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.297     6.561 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.663     7.224    sm/D_registers_q_reg[7][30]_i_101_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I3_O)        0.124     7.348 r  sm/D_registers_q[7][30]_i_123/O
                         net (fo=1, routed)           0.644     7.992    sm/D_registers_q[7][30]_i_123_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_S_O)       0.292     8.284 f  sm/D_registers_q_reg[7][30]_i_101/O
                         net (fo=2, routed)           0.461     8.746    sm/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.297     9.043 r  sm/D_registers_q[7][31]_i_39/O
                         net (fo=31, routed)          0.987    10.030    sm/M_sm_bsel[2]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.124    10.154 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.243    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.367 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.193    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.317 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.730    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.854 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.080    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.204 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.789    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.913 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.622    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.746 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.505    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.629 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.434    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.558 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.038    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.162 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.925    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.049 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.781    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.905 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.730    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.335    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.459 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.252    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.376 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.197    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.321 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.934    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.058 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.660    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.784 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.615    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.739 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.208    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.332 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.184    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.960    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.084 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.758    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.882 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.669    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.793 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.737    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.861 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.510    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.634 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.543    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.667 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.361    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.485 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.153    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.277 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.878    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.002 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.634    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.758 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.591    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.715 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.300    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.424 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.928    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.052 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.507    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.631 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.412    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.536 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.439    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.563 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.714    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.838 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.139    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.263 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.355    41.618    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y54         FDRE                                         r  sm/D_states_q_reg[1]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  sm/D_states_q_reg[1]_replica/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.863    sm/D_states_q_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -41.618    
  -------------------------------------------------------------------
                         slack                                -26.755    

Slack (VIOLATED) :        -26.755ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.475ns  (logic 6.265ns (17.176%)  route 30.210ns (82.824%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=38 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_sclk_counter_q_reg[5]/Q
                         net (fo=8, routed)           0.702     6.264    display/D_sclk_counter_q_reg[5]
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.297     6.561 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.663     7.224    sm/D_registers_q_reg[7][30]_i_101_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I3_O)        0.124     7.348 r  sm/D_registers_q[7][30]_i_123/O
                         net (fo=1, routed)           0.644     7.992    sm/D_registers_q[7][30]_i_123_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_S_O)       0.292     8.284 f  sm/D_registers_q_reg[7][30]_i_101/O
                         net (fo=2, routed)           0.461     8.746    sm/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.297     9.043 r  sm/D_registers_q[7][31]_i_39/O
                         net (fo=31, routed)          0.987    10.030    sm/M_sm_bsel[2]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.124    10.154 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.243    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.367 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.193    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.317 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.730    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.854 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.080    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.204 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.789    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.913 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.622    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.746 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.505    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.629 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.434    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.558 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.038    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.162 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.925    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.049 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.781    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.905 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.730    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.335    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.459 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.252    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.376 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.197    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.321 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.934    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.058 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.660    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.784 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.615    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.739 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.208    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.332 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.184    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.960    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.084 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.758    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.882 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.669    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.793 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.737    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.861 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.510    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.634 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.543    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.667 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.361    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.485 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.153    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.277 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.878    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.002 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.634    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.758 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.591    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.715 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.300    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.424 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.928    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.052 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.507    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.631 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.412    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.536 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.439    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.563 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.714    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.838 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.139    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.263 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.355    41.618    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y54         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.863    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -41.618    
  -------------------------------------------------------------------
                         slack                                -26.755    

Slack (VIOLATED) :        -26.755ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.475ns  (logic 6.265ns (17.176%)  route 30.210ns (82.824%))
  Logic Levels:           43  (LUT4=2 LUT5=2 LUT6=38 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  display/D_sclk_counter_q_reg[5]/Q
                         net (fo=8, routed)           0.702     6.264    display/D_sclk_counter_q_reg[5]
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.297     6.561 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=14, routed)          0.663     7.224    sm/D_registers_q_reg[7][30]_i_101_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I3_O)        0.124     7.348 r  sm/D_registers_q[7][30]_i_123/O
                         net (fo=1, routed)           0.644     7.992    sm/D_registers_q[7][30]_i_123_n_0
    SLICE_X50Y56         MUXF7 (Prop_muxf7_S_O)       0.292     8.284 f  sm/D_registers_q_reg[7][30]_i_101/O
                         net (fo=2, routed)           0.461     8.746    sm/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.297     9.043 r  sm/D_registers_q[7][31]_i_39/O
                         net (fo=31, routed)          0.987    10.030    sm/M_sm_bsel[2]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.124    10.154 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=145, routed)         1.089    11.243    L_reg/M_alum_b[1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.367 r  L_reg/D_registers_q[7][4]_i_17/O
                         net (fo=2, routed)           0.826    12.193    sm/D_registers_q[7][5]_i_16
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.317 r  sm/D_registers_q[7][4]_i_14/O
                         net (fo=3, routed)           0.413    12.730    sm/p_2054_in
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.124    12.854 r  sm/D_registers_q[7][5]_i_14/O
                         net (fo=6, routed)           1.226    14.080    L_reg/p_2110_in
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    14.204 r  L_reg/D_registers_q[7][6]_i_26/O
                         net (fo=6, routed)           0.586    14.789    sm/p_1967_in
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.913 r  sm/D_registers_q[7][9]_i_23/O
                         net (fo=2, routed)           0.709    15.622    sm/alum/multiplier/p_1963_in
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    15.746 r  sm/D_registers_q[7][11]_i_46/O
                         net (fo=2, routed)           0.759    16.505    sm/alum/multiplier/p_1959_in
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.629 r  sm/D_registers_q[7][11]_i_39/O
                         net (fo=3, routed)           0.805    17.434    sm/alum/multiplier/p_1767_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.558 r  sm/D_registers_q[7][11]_i_32/O
                         net (fo=4, routed)           0.480    18.038    sm/alum/multiplier/p_1638_in
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.124    18.162 r  sm/D_registers_q[7][11]_i_28/O
                         net (fo=8, routed)           0.763    18.925    sm/alum/multiplier/p_1514_in
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    19.049 r  sm/D_registers_q[7][16]_i_82/O
                         net (fo=4, routed)           0.732    19.781    L_reg/p_1560_in
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.905 r  L_reg/D_registers_q[7][16]_i_75/O
                         net (fo=2, routed)           0.825    20.730    L_reg/D_registers_q[7][16]_i_75_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    20.854 r  L_reg/D_registers_q[7][17]_i_48/O
                         net (fo=2, routed)           0.480    21.335    L_reg/alum/multiplier/p_1433_in
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.459 r  L_reg/D_registers_q[7][17]_i_43/O
                         net (fo=3, routed)           0.793    22.252    sm/p_1269_in
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    22.376 r  sm/D_registers_q[7][18]_i_40/O
                         net (fo=2, routed)           0.821    23.197    sm/D_registers_q[7][18]_i_40_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    23.321 r  sm/D_registers_q[7][18]_i_38_comp/O
                         net (fo=3, routed)           0.613    23.934    sm/alum/multiplier/p_1054_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.058 r  sm/D_registers_q[7][18]_i_32/O
                         net (fo=4, routed)           0.602    24.660    sm/alum/multiplier/p_955_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    24.784 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=3, routed)           0.830    25.615    sm/alum/multiplier/p_859_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124    25.739 r  sm/D_registers_q[7][21]_i_61/O
                         net (fo=4, routed)           0.469    26.208    L_reg/p_895_in
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124    26.332 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=4, routed)           0.852    27.184    sm/p_768_in
    SLICE_X34Y49         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  sm/D_registers_q[7][21]_i_40/O
                         net (fo=2, routed)           0.652    27.960    sm/alum/multiplier/p_605_in
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    28.084 r  sm/D_registers_q[7][22]_i_31/O
                         net (fo=5, routed)           0.674    28.758    sm/alum/multiplier/p_559_in
    SLICE_X35Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.882 r  sm/D_registers_q[7][23]_i_33_comp/O
                         net (fo=7, routed)           0.788    29.669    sm/alum/multiplier/p_557_in
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.793 r  sm/D_registers_q[7][24]_i_39/O
                         net (fo=3, routed)           0.944    30.737    sm/D_registers_q[7][24]_i_39_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    30.861 r  sm/D_registers_q[7][24]_i_35/O
                         net (fo=1, routed)           0.648    31.510    sm/alum/multiplier/p_390_in
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.634 r  sm/D_registers_q[7][26]_i_37/O
                         net (fo=3, routed)           0.909    32.543    sm/alum/multiplier/p_353_in
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.667 r  sm/D_registers_q[7][26]_i_40/O
                         net (fo=2, routed)           0.694    33.361    sm/D_registers_q[7][26]_i_40_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    33.485 r  sm/D_registers_q[7][26]_i_31/O
                         net (fo=3, routed)           0.668    34.153    sm/alum/multiplier/p_224_in
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124    34.277 r  sm/D_registers_q[7][26]_i_20/O
                         net (fo=4, routed)           0.601    34.878    sm/alum/multiplier/p_107_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I3_O)        0.124    35.002 r  sm/D_registers_q[7][27]_i_22/O
                         net (fo=4, routed)           0.632    35.634    sm/alum/multiplier/p_88_in
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124    35.758 r  sm/D_registers_q[7][30]_i_83/O
                         net (fo=7, routed)           0.834    36.591    sm/alum/multiplier/p_60_in
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    36.715 r  sm/D_registers_q[7][30]_i_120/O
                         net (fo=1, routed)           0.585    37.300    sm/D_registers_q[7][30]_i_120_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    37.424 r  sm/D_registers_q[7][30]_i_94/O
                         net (fo=2, routed)           0.504    37.928    sm/alum/multiplier/p_35_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.124    38.052 r  sm/D_registers_q[7][30]_i_39/O
                         net (fo=4, routed)           0.455    38.507    sm/D_registers_q[7][30]_i_39_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I0_O)        0.124    38.631 r  sm/D_registers_q[7][31]_i_12/O
                         net (fo=1, routed)           0.781    39.412    sm/D_registers_q[7][31]_i_12_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    39.536 f  sm/D_registers_q[7][31]_i_2_comp/O
                         net (fo=3, routed)           0.903    40.439    sm/M_alum_out[31]
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    40.563 r  sm/D_states_q[7]_i_17/O
                         net (fo=1, routed)           0.151    40.714    sm/D_states_q[7]_i_17_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    40.838 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.301    41.139    sm/D_states_q[7]_i_7_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.124    41.263 r  sm/D_states_q[7]_i_1/O
                         net (fo=10, routed)          0.355    41.618    sm/D_states_q[7]_i_1_n_0
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y54         FDSE (Setup_fdse_C_CE)      -0.205    14.863    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -41.618    
  -------------------------------------------------------------------
                         slack                                -26.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.605%)  route 0.279ns (66.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y43         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y43         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.605%)  route 0.279ns (66.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y43         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y43         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.605%)  route 0.279ns (66.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y43         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y43         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.605%)  route 0.279ns (66.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y43         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y43         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X30Y43         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.624%)  route 0.352ns (71.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.352     1.998    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.624%)  route 0.352ns (71.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.352     1.998    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.624%)  route 0.352ns (71.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.352     1.998    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.624%)  route 0.352ns (71.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.352     1.998    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.831     2.021    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.233%)  route 0.139ns (42.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.139     1.788    display/D_pixel_idx_q_reg[10]_0[1]
    SLICE_X46Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.833 r  display/D_pixel_idx_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.833    display/D_pixel_idx_q[8]_i_1_n_0
    SLICE_X46Y44         FDRE                                         r  display/D_pixel_idx_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.834     2.024    display/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.121     1.642    display/D_pixel_idx_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gamecounter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.594     1.538    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  gamecounter/D_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.130     1.809    gamecounter/D_ctr_q_reg_n_0_[0]
    SLICE_X59Y45         LUT3 (Prop_lut3_I1_O)        0.048     1.857 r  gamecounter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    gamecounter/D_ctr_d[2]
    SLICE_X59Y45         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.864     2.054    gamecounter/clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.551    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.107     1.658    gamecounter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y51   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y52   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y52   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y48   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y56   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y51   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y48   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.704ns (12.711%)  route 4.834ns (87.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[2]/Q
                         net (fo=224, routed)         3.210     8.808    sm/D_states_q_reg[2]_0[1]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.932 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.986     9.918    sm/D_states_q_reg[0]_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.042 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.638    10.680    fifo_reset_cond/AS[0]
    SLICE_X36Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.443    14.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X36Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    14.633    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.704ns (12.711%)  route 4.834ns (87.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[2]/Q
                         net (fo=224, routed)         3.210     8.808    sm/D_states_q_reg[2]_0[1]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.932 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.986     9.918    sm/D_states_q_reg[0]_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.042 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.638    10.680    fifo_reset_cond/AS[0]
    SLICE_X36Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.443    14.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X36Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    14.633    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.704ns (12.711%)  route 4.834ns (87.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[2]/Q
                         net (fo=224, routed)         3.210     8.808    sm/D_states_q_reg[2]_0[1]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.932 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.986     9.918    sm/D_states_q_reg[0]_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.042 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.638    10.680    fifo_reset_cond/AS[0]
    SLICE_X36Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.443    14.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X36Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    14.633    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.704ns (12.711%)  route 4.834ns (87.289%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[2]/Q
                         net (fo=224, routed)         3.210     8.808    sm/D_states_q_reg[2]_0[1]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124     8.932 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.986     9.918    sm/D_states_q_reg[0]_1
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.042 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.638    10.680    fifo_reset_cond/AS[0]
    SLICE_X36Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.443    14.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X36Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    14.633    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.186ns (14.098%)  route 1.133ns (85.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         0.897     2.546    sm/D_states_q[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.045     2.591 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.827    fifo_reset_cond/AS[0]
    SLICE_X36Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.680    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.186ns (14.098%)  route 1.133ns (85.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         0.897     2.546    sm/D_states_q[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.045     2.591 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.827    fifo_reset_cond/AS[0]
    SLICE_X36Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.680    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.186ns (14.098%)  route 1.133ns (85.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         0.897     2.546    sm/D_states_q[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.045     2.591 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.827    fifo_reset_cond/AS[0]
    SLICE_X36Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.680    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.186ns (14.098%)  route 1.133ns (85.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         0.897     2.546    sm/D_states_q[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.045     2.591 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.236     2.827    fifo_reset_cond/AS[0]
    SLICE_X36Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.680    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.147    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.153ns  (logic 11.227ns (30.219%)  route 25.926ns (69.781%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=14, routed)          2.351     8.026    L_reg/M_sm_pac[11]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.152     8.178 f  L_reg/L_379db0f5_remainder0_carry_i_20/O
                         net (fo=4, routed)           0.878     9.056    L_reg/L_379db0f5_remainder0_carry_i_20_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.326     9.382 f  L_reg/L_379db0f5_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.484    10.865    L_reg/L_379db0f5_remainder0_carry_i_14_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.017 f  L_reg/L_379db0f5_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.436    11.454    L_reg/L_379db0f5_remainder0_carry_i_19_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I4_O)        0.326    11.780 r  L_reg/L_379db0f5_remainder0_carry_i_10/O
                         net (fo=7, routed)           0.844    12.624    L_reg/L_379db0f5_remainder0_carry_i_10_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.124    12.748 r  L_reg/L_379db0f5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.748    aseg_driver/decimal_renderer/i__carry_i_5__1[1]
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.391 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.803    14.194    L_reg/L_379db0f5_remainder0[3]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.307    14.501 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=13, routed)          0.839    15.340    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I0_O)        0.124    15.464 r  L_reg/i__carry__0_i_20/O
                         net (fo=1, routed)           0.908    16.372    L_reg/i__carry__0_i_20_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.496 r  L_reg/i__carry__0_i_19/O
                         net (fo=1, routed)           0.675    17.171    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.295 f  L_reg/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.816    18.111    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.235 r  L_reg/i__carry_i_20/O
                         net (fo=4, routed)           0.569    18.804    L_reg/i__carry_i_20_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.119    18.923 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.619    19.542    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.874 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.645    20.519    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.643 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.643    aseg_driver/decimal_renderer/i__carry__0_i_9_0[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.041 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.041    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.354 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.872    22.226    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.532 r  L_reg/i__carry__0_i_16/O
                         net (fo=1, routed)           0.280    22.812    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.936 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.062    23.997    L_reg/i__carry__0_i_14_n_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124    24.121 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.998    25.119    L_reg/i__carry_i_25_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I3_O)        0.152    25.271 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.423    25.694    L_reg/i__carry_i_18_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.326    26.020 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.818    26.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.152    26.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.208    28.198    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.348    28.546 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[1]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.096 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.096    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.210 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.210    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.544 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    30.346    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.303    30.649 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.847    31.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.621 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           1.167    32.787    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124    32.911 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.808    33.720    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I0_O)        0.124    33.844 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.416    34.260    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I1_O)        0.124    34.384 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.357    38.741    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.310 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.310    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.967ns  (logic 11.431ns (30.921%)  route 25.537ns (69.079%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=14, routed)          2.351     8.026    L_reg/M_sm_pac[11]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.152     8.178 f  L_reg/L_379db0f5_remainder0_carry_i_20/O
                         net (fo=4, routed)           0.878     9.056    L_reg/L_379db0f5_remainder0_carry_i_20_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.326     9.382 f  L_reg/L_379db0f5_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.484    10.865    L_reg/L_379db0f5_remainder0_carry_i_14_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.017 f  L_reg/L_379db0f5_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.436    11.454    L_reg/L_379db0f5_remainder0_carry_i_19_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I4_O)        0.326    11.780 r  L_reg/L_379db0f5_remainder0_carry_i_10/O
                         net (fo=7, routed)           0.844    12.624    L_reg/L_379db0f5_remainder0_carry_i_10_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.124    12.748 r  L_reg/L_379db0f5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.748    aseg_driver/decimal_renderer/i__carry_i_5__1[1]
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.391 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.803    14.194    L_reg/L_379db0f5_remainder0[3]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.307    14.501 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=13, routed)          0.839    15.340    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I0_O)        0.124    15.464 r  L_reg/i__carry__0_i_20/O
                         net (fo=1, routed)           0.908    16.372    L_reg/i__carry__0_i_20_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.496 r  L_reg/i__carry__0_i_19/O
                         net (fo=1, routed)           0.675    17.171    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.295 f  L_reg/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.816    18.111    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.235 r  L_reg/i__carry_i_20/O
                         net (fo=4, routed)           0.569    18.804    L_reg/i__carry_i_20_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.119    18.923 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.619    19.542    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.874 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.645    20.519    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.643 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.643    aseg_driver/decimal_renderer/i__carry__0_i_9_0[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.041 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.041    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.354 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.872    22.226    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.532 r  L_reg/i__carry__0_i_16/O
                         net (fo=1, routed)           0.280    22.812    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.936 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.062    23.997    L_reg/i__carry__0_i_14_n_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124    24.121 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.998    25.119    L_reg/i__carry_i_25_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I3_O)        0.152    25.271 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.423    25.694    L_reg/i__carry_i_18_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.326    26.020 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.818    26.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.152    26.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.208    28.198    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.348    28.546 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[1]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.096 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.096    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.210 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.210    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.544 f  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    30.346    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.303    30.649 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.847    31.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.621 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           1.167    32.787    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124    32.911 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.808    33.720    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I0_O)        0.124    33.844 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.416    34.260    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I2_O)        0.118    34.378 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.968    38.346    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.124 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.124    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.840ns  (logic 11.424ns (31.010%)  route 25.416ns (68.990%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=14, routed)          2.351     8.026    L_reg/M_sm_pac[11]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.152     8.178 f  L_reg/L_379db0f5_remainder0_carry_i_20/O
                         net (fo=4, routed)           0.878     9.056    L_reg/L_379db0f5_remainder0_carry_i_20_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.326     9.382 f  L_reg/L_379db0f5_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.484    10.865    L_reg/L_379db0f5_remainder0_carry_i_14_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.017 f  L_reg/L_379db0f5_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.436    11.454    L_reg/L_379db0f5_remainder0_carry_i_19_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I4_O)        0.326    11.780 r  L_reg/L_379db0f5_remainder0_carry_i_10/O
                         net (fo=7, routed)           0.844    12.624    L_reg/L_379db0f5_remainder0_carry_i_10_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.124    12.748 r  L_reg/L_379db0f5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.748    aseg_driver/decimal_renderer/i__carry_i_5__1[1]
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.391 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.803    14.194    L_reg/L_379db0f5_remainder0[3]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.307    14.501 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=13, routed)          0.839    15.340    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I0_O)        0.124    15.464 r  L_reg/i__carry__0_i_20/O
                         net (fo=1, routed)           0.908    16.372    L_reg/i__carry__0_i_20_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.496 r  L_reg/i__carry__0_i_19/O
                         net (fo=1, routed)           0.675    17.171    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.295 f  L_reg/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.816    18.111    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.235 r  L_reg/i__carry_i_20/O
                         net (fo=4, routed)           0.569    18.804    L_reg/i__carry_i_20_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.119    18.923 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.619    19.542    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.874 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.645    20.519    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.643 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.643    aseg_driver/decimal_renderer/i__carry__0_i_9_0[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.041 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.041    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.354 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.872    22.226    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.532 r  L_reg/i__carry__0_i_16/O
                         net (fo=1, routed)           0.280    22.812    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.936 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.062    23.997    L_reg/i__carry__0_i_14_n_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124    24.121 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.998    25.119    L_reg/i__carry_i_25_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I3_O)        0.152    25.271 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.423    25.694    L_reg/i__carry_i_18_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.326    26.020 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.818    26.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.152    26.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.208    28.198    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.348    28.546 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[1]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.096 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.096    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.210 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.210    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.544 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    30.346    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.303    30.649 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.847    31.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.621 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           1.167    32.787    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124    32.911 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.808    33.720    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I0_O)        0.124    33.844 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.371    35.215    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.152    35.367 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.892    38.259    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    41.996 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.996    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.791ns  (logic 11.232ns (30.530%)  route 25.559ns (69.470%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=14, routed)          2.351     8.026    L_reg/M_sm_pac[11]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.152     8.178 f  L_reg/L_379db0f5_remainder0_carry_i_20/O
                         net (fo=4, routed)           0.878     9.056    L_reg/L_379db0f5_remainder0_carry_i_20_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.326     9.382 f  L_reg/L_379db0f5_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.484    10.865    L_reg/L_379db0f5_remainder0_carry_i_14_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.017 f  L_reg/L_379db0f5_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.436    11.454    L_reg/L_379db0f5_remainder0_carry_i_19_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I4_O)        0.326    11.780 r  L_reg/L_379db0f5_remainder0_carry_i_10/O
                         net (fo=7, routed)           0.844    12.624    L_reg/L_379db0f5_remainder0_carry_i_10_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.124    12.748 r  L_reg/L_379db0f5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.748    aseg_driver/decimal_renderer/i__carry_i_5__1[1]
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.391 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.803    14.194    L_reg/L_379db0f5_remainder0[3]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.307    14.501 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=13, routed)          0.839    15.340    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I0_O)        0.124    15.464 r  L_reg/i__carry__0_i_20/O
                         net (fo=1, routed)           0.908    16.372    L_reg/i__carry__0_i_20_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.496 r  L_reg/i__carry__0_i_19/O
                         net (fo=1, routed)           0.675    17.171    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.295 f  L_reg/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.816    18.111    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.235 r  L_reg/i__carry_i_20/O
                         net (fo=4, routed)           0.569    18.804    L_reg/i__carry_i_20_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.119    18.923 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.619    19.542    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.874 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.645    20.519    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.643 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.643    aseg_driver/decimal_renderer/i__carry__0_i_9_0[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.041 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.041    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.354 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.872    22.226    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.532 r  L_reg/i__carry__0_i_16/O
                         net (fo=1, routed)           0.280    22.812    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.936 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.062    23.997    L_reg/i__carry__0_i_14_n_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124    24.121 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.998    25.119    L_reg/i__carry_i_25_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I3_O)        0.152    25.271 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.423    25.694    L_reg/i__carry_i_18_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.326    26.020 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.818    26.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.152    26.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.208    28.198    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.348    28.546 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[1]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.096 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.096    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.210 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.210    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.544 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    30.346    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.303    30.649 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.847    31.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.621 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           1.167    32.787    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124    32.911 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.309    33.220    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124    33.344 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.515    33.859    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y71         LUT3 (Prop_lut3_I2_O)        0.124    33.983 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.391    38.374    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.947 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.947    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.621ns  (logic 11.412ns (31.162%)  route 25.209ns (68.838%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=14, routed)          2.351     8.026    L_reg/M_sm_pac[11]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.152     8.178 f  L_reg/L_379db0f5_remainder0_carry_i_20/O
                         net (fo=4, routed)           0.878     9.056    L_reg/L_379db0f5_remainder0_carry_i_20_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.326     9.382 f  L_reg/L_379db0f5_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.484    10.865    L_reg/L_379db0f5_remainder0_carry_i_14_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.017 f  L_reg/L_379db0f5_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.436    11.454    L_reg/L_379db0f5_remainder0_carry_i_19_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I4_O)        0.326    11.780 r  L_reg/L_379db0f5_remainder0_carry_i_10/O
                         net (fo=7, routed)           0.844    12.624    L_reg/L_379db0f5_remainder0_carry_i_10_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.124    12.748 r  L_reg/L_379db0f5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.748    aseg_driver/decimal_renderer/i__carry_i_5__1[1]
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.391 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.803    14.194    L_reg/L_379db0f5_remainder0[3]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.307    14.501 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=13, routed)          0.839    15.340    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I0_O)        0.124    15.464 r  L_reg/i__carry__0_i_20/O
                         net (fo=1, routed)           0.908    16.372    L_reg/i__carry__0_i_20_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.496 r  L_reg/i__carry__0_i_19/O
                         net (fo=1, routed)           0.675    17.171    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.295 f  L_reg/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.816    18.111    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.235 r  L_reg/i__carry_i_20/O
                         net (fo=4, routed)           0.569    18.804    L_reg/i__carry_i_20_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.119    18.923 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.619    19.542    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.874 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.645    20.519    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.643 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.643    aseg_driver/decimal_renderer/i__carry__0_i_9_0[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.041 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.041    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.354 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.872    22.226    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.532 r  L_reg/i__carry__0_i_16/O
                         net (fo=1, routed)           0.280    22.812    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.936 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.062    23.997    L_reg/i__carry__0_i_14_n_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124    24.121 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.998    25.119    L_reg/i__carry_i_25_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I3_O)        0.152    25.271 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.423    25.694    L_reg/i__carry_i_18_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.326    26.020 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.818    26.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.152    26.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.208    28.198    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.348    28.546 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[1]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.096 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.096    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.210 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.210    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.544 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    30.346    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.303    30.649 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.847    31.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.621 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           1.167    32.787    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124    32.911 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.808    33.720    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I0_O)        0.124    33.844 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.378    35.222    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.152    35.374 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.679    38.053    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    41.777 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.777    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.552ns  (logic 11.195ns (30.628%)  route 25.357ns (69.372%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=14, routed)          2.351     8.026    L_reg/M_sm_pac[11]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.152     8.178 f  L_reg/L_379db0f5_remainder0_carry_i_20/O
                         net (fo=4, routed)           0.878     9.056    L_reg/L_379db0f5_remainder0_carry_i_20_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.326     9.382 f  L_reg/L_379db0f5_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.484    10.865    L_reg/L_379db0f5_remainder0_carry_i_14_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.017 f  L_reg/L_379db0f5_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.436    11.454    L_reg/L_379db0f5_remainder0_carry_i_19_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I4_O)        0.326    11.780 r  L_reg/L_379db0f5_remainder0_carry_i_10/O
                         net (fo=7, routed)           0.844    12.624    L_reg/L_379db0f5_remainder0_carry_i_10_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.124    12.748 r  L_reg/L_379db0f5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.748    aseg_driver/decimal_renderer/i__carry_i_5__1[1]
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.391 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.803    14.194    L_reg/L_379db0f5_remainder0[3]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.307    14.501 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=13, routed)          0.839    15.340    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I0_O)        0.124    15.464 r  L_reg/i__carry__0_i_20/O
                         net (fo=1, routed)           0.908    16.372    L_reg/i__carry__0_i_20_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.496 r  L_reg/i__carry__0_i_19/O
                         net (fo=1, routed)           0.675    17.171    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.295 f  L_reg/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.816    18.111    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.235 r  L_reg/i__carry_i_20/O
                         net (fo=4, routed)           0.569    18.804    L_reg/i__carry_i_20_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.119    18.923 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.619    19.542    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.874 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.645    20.519    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.643 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.643    aseg_driver/decimal_renderer/i__carry__0_i_9_0[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.041 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.041    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.354 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.872    22.226    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.532 r  L_reg/i__carry__0_i_16/O
                         net (fo=1, routed)           0.280    22.812    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.936 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.062    23.997    L_reg/i__carry__0_i_14_n_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124    24.121 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.998    25.119    L_reg/i__carry_i_25_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I3_O)        0.152    25.271 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.423    25.694    L_reg/i__carry_i_18_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.326    26.020 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.818    26.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.152    26.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.208    28.198    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.348    28.546 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[1]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.096 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.096    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.210 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.210    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.544 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    30.346    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.303    30.649 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.847    31.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.621 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           1.167    32.787    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124    32.911 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.808    33.720    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I0_O)        0.124    33.844 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.378    35.222    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I3_O)        0.124    35.346 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.827    38.172    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    41.709 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.709    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.234ns  (logic 11.197ns (30.903%)  route 25.036ns (69.097%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=3 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.572     5.156    L_reg/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=14, routed)          2.351     8.026    L_reg/M_sm_pac[11]
    SLICE_X47Y70         LUT2 (Prop_lut2_I1_O)        0.152     8.178 f  L_reg/L_379db0f5_remainder0_carry_i_20/O
                         net (fo=4, routed)           0.878     9.056    L_reg/L_379db0f5_remainder0_carry_i_20_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.326     9.382 f  L_reg/L_379db0f5_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.484    10.865    L_reg/L_379db0f5_remainder0_carry_i_14_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.152    11.017 f  L_reg/L_379db0f5_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.436    11.454    L_reg/L_379db0f5_remainder0_carry_i_19_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I4_O)        0.326    11.780 r  L_reg/L_379db0f5_remainder0_carry_i_10/O
                         net (fo=7, routed)           0.844    12.624    L_reg/L_379db0f5_remainder0_carry_i_10_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.124    12.748 r  L_reg/L_379db0f5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.748    aseg_driver/decimal_renderer/i__carry_i_5__1[1]
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.391 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.803    14.194    L_reg/L_379db0f5_remainder0[3]
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.307    14.501 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=13, routed)          0.839    15.340    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y70         LUT2 (Prop_lut2_I0_O)        0.124    15.464 r  L_reg/i__carry__0_i_20/O
                         net (fo=1, routed)           0.908    16.372    L_reg/i__carry__0_i_20_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.496 r  L_reg/i__carry__0_i_19/O
                         net (fo=1, routed)           0.675    17.171    L_reg/i__carry__0_i_19_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.295 f  L_reg/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.816    18.111    L_reg/i__carry__0_i_12__0_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I2_O)        0.124    18.235 r  L_reg/i__carry_i_20/O
                         net (fo=4, routed)           0.569    18.804    L_reg/i__carry_i_20_n_0
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.119    18.923 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.619    19.542    L_reg/i__carry__0_i_11_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.332    19.874 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.645    20.519    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.124    20.643 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.643    aseg_driver/decimal_renderer/i__carry__0_i_9_0[2]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.041 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.041    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.354 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.872    22.226    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.532 r  L_reg/i__carry__0_i_16/O
                         net (fo=1, routed)           0.280    22.812    L_reg/i__carry__0_i_16_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.936 r  L_reg/i__carry__0_i_14/O
                         net (fo=7, routed)           1.062    23.997    L_reg/i__carry__0_i_14_n_0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124    24.121 r  L_reg/i__carry_i_25/O
                         net (fo=9, routed)           0.998    25.119    L_reg/i__carry_i_25_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I3_O)        0.152    25.271 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.423    25.694    L_reg/i__carry_i_18_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I5_O)        0.326    26.020 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.818    26.838    L_reg/i__carry_i_12__0_n_0
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.152    26.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.208    28.198    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X41Y72         LUT5 (Prop_lut5_I0_O)        0.348    28.546 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.546    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_9_0[1]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.096 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.096    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.210 r  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.210    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.544 f  aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    30.346    aseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.303    30.649 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.847    31.497    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.621 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           1.167    32.787    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y72         LUT3 (Prop_lut3_I1_O)        0.124    32.911 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.808    33.720    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I0_O)        0.124    33.844 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.371    35.215    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.124    35.339 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.513    37.852    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.390 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.390    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.563ns  (logic 11.909ns (33.488%)  route 23.654ns (66.512%))
  Logic Levels:           32  (CARRY4=6 LUT2=4 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.189     7.787    L_reg/M_sm_pbc[8]
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.911 f  L_reg/L_379db0f5_remainder0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.851     8.763    L_reg/L_379db0f5_remainder0_carry__1_i_11__0_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.887 f  L_reg/L_379db0f5_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.829     9.715    L_reg/L_379db0f5_remainder0_carry__1_i_7__0_n_0
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.150     9.865 r  L_reg/L_379db0f5_remainder0_carry_i_22__0/O
                         net (fo=1, routed)           0.433    10.298    L_reg/L_379db0f5_remainder0_carry_i_22__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I1_O)        0.326    10.624 r  L_reg/L_379db0f5_remainder0_carry_i_11__0/O
                         net (fo=7, routed)           1.019    11.643    L_reg/L_379db0f5_remainder0_carry_i_11__0_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.767 r  L_reg/L_379db0f5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.767    bseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.410 f  bseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.999    13.409    L_reg/L_379db0f5_remainder0_1[3]
    SLICE_X53Y38         LUT4 (Prop_lut4_I3_O)        0.307    13.716 r  L_reg/i__carry__0_i_12__2/O
                         net (fo=12, routed)          1.050    14.766    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X51Y38         LUT4 (Prop_lut4_I3_O)        0.152    14.918 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.652    15.570    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I1_O)        0.326    15.896 f  L_reg/i__carry__0_i_15__0/O
                         net (fo=2, routed)           0.560    16.456    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X53Y40         LUT2 (Prop_lut2_I1_O)        0.119    16.575 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           0.684    17.259    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.360    17.619 f  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.124    18.743    L_reg/i__carry_i_18__1_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.354    19.097 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.843    19.940    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.358    20.298 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.645    20.944    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.666 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.666    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.783 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.783    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.098 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.109    23.206    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X56Y43         LUT5 (Prop_lut5_I1_O)        0.307    23.513 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.432    23.945    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    24.069 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.746    24.815    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.124    24.939 r  L_reg/i__carry_i_26__1/O
                         net (fo=8, routed)           0.831    25.770    L_reg/i__carry_i_26__1_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.152    25.922 f  L_reg/i__carry_i_25__1/O
                         net (fo=1, routed)           0.667    26.589    L_reg/i__carry_i_25__1_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I4_O)        0.326    26.915 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.872    27.787    L_reg/i__carry_i_12__1_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.124    27.911 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.577    28.488    L_reg/D_registers_q_reg[3][3]_2[0]
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.612 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.612    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.162 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.162    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.496 f  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    30.321    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X56Y43         LUT6 (Prop_lut6_I0_O)        0.303    30.624 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.286    30.910    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.034 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.034    32.068    L_reg/bseg_OBUF[10]_inst_i_13_1
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.124    32.192 f  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.812    33.004    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.128 r  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.475    33.603    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I0_O)        0.124    33.727 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.031    34.758    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y40         LUT4 (Prop_lut4_I3_O)        0.150    34.908 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.079    36.987    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.718    40.705 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.705    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.384ns  (logic 11.938ns (33.739%)  route 23.446ns (66.261%))
  Logic Levels:           32  (CARRY4=6 LUT2=4 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.189     7.787    L_reg/M_sm_pbc[8]
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.911 f  L_reg/L_379db0f5_remainder0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.851     8.763    L_reg/L_379db0f5_remainder0_carry__1_i_11__0_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.887 f  L_reg/L_379db0f5_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.829     9.715    L_reg/L_379db0f5_remainder0_carry__1_i_7__0_n_0
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.150     9.865 r  L_reg/L_379db0f5_remainder0_carry_i_22__0/O
                         net (fo=1, routed)           0.433    10.298    L_reg/L_379db0f5_remainder0_carry_i_22__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I1_O)        0.326    10.624 r  L_reg/L_379db0f5_remainder0_carry_i_11__0/O
                         net (fo=7, routed)           1.019    11.643    L_reg/L_379db0f5_remainder0_carry_i_11__0_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.767 r  L_reg/L_379db0f5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.767    bseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.410 f  bseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.999    13.409    L_reg/L_379db0f5_remainder0_1[3]
    SLICE_X53Y38         LUT4 (Prop_lut4_I3_O)        0.307    13.716 r  L_reg/i__carry__0_i_12__2/O
                         net (fo=12, routed)          1.050    14.766    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X51Y38         LUT4 (Prop_lut4_I3_O)        0.152    14.918 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.652    15.570    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I1_O)        0.326    15.896 f  L_reg/i__carry__0_i_15__0/O
                         net (fo=2, routed)           0.560    16.456    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X53Y40         LUT2 (Prop_lut2_I1_O)        0.119    16.575 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           0.684    17.259    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.360    17.619 f  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.124    18.743    L_reg/i__carry_i_18__1_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.354    19.097 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.843    19.940    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.358    20.298 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.645    20.944    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.666 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.666    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.783 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.783    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.098 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.109    23.206    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X56Y43         LUT5 (Prop_lut5_I1_O)        0.307    23.513 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.432    23.945    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    24.069 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.746    24.815    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.124    24.939 r  L_reg/i__carry_i_26__1/O
                         net (fo=8, routed)           0.831    25.770    L_reg/i__carry_i_26__1_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.152    25.922 f  L_reg/i__carry_i_25__1/O
                         net (fo=1, routed)           0.667    26.589    L_reg/i__carry_i_25__1_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I4_O)        0.326    26.915 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.872    27.787    L_reg/i__carry_i_12__1_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.124    27.911 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.577    28.488    L_reg/D_registers_q_reg[3][3]_2[0]
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.612 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.612    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.162 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.162    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.496 f  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    30.321    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X56Y43         LUT6 (Prop_lut6_I0_O)        0.303    30.624 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.286    30.910    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.034 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.034    32.068    L_reg/bseg_OBUF[10]_inst_i_13_1
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.124    32.192 f  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.812    33.004    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.128 r  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.475    33.603    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I0_O)        0.124    33.727 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.033    34.760    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y40         LUT4 (Prop_lut4_I3_O)        0.148    34.908 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.869    36.777    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.749    40.526 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.526    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.201ns  (logic 11.675ns (33.166%)  route 23.526ns (66.834%))
  Logic Levels:           32  (CARRY4=6 LUT2=4 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          2.189     7.787    L_reg/M_sm_pbc[8]
    SLICE_X50Y39         LUT3 (Prop_lut3_I1_O)        0.124     7.911 f  L_reg/L_379db0f5_remainder0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.851     8.763    L_reg/L_379db0f5_remainder0_carry__1_i_11__0_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.887 f  L_reg/L_379db0f5_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.829     9.715    L_reg/L_379db0f5_remainder0_carry__1_i_7__0_n_0
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.150     9.865 r  L_reg/L_379db0f5_remainder0_carry_i_22__0/O
                         net (fo=1, routed)           0.433    10.298    L_reg/L_379db0f5_remainder0_carry_i_22__0_n_0
    SLICE_X49Y39         LUT5 (Prop_lut5_I1_O)        0.326    10.624 r  L_reg/L_379db0f5_remainder0_carry_i_11__0/O
                         net (fo=7, routed)           1.019    11.643    L_reg/L_379db0f5_remainder0_carry_i_11__0_n_0
    SLICE_X52Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.767 r  L_reg/L_379db0f5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.767    bseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X52Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.410 f  bseg_driver/decimal_renderer/L_379db0f5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.999    13.409    L_reg/L_379db0f5_remainder0_1[3]
    SLICE_X53Y38         LUT4 (Prop_lut4_I3_O)        0.307    13.716 r  L_reg/i__carry__0_i_12__2/O
                         net (fo=12, routed)          1.050    14.766    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X51Y38         LUT4 (Prop_lut4_I3_O)        0.152    14.918 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.652    15.570    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I1_O)        0.326    15.896 f  L_reg/i__carry__0_i_15__0/O
                         net (fo=2, routed)           0.560    16.456    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X53Y40         LUT2 (Prop_lut2_I1_O)        0.119    16.575 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=4, routed)           0.684    17.259    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X53Y40         LUT3 (Prop_lut3_I0_O)        0.360    17.619 f  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.124    18.743    L_reg/i__carry_i_18__1_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.354    19.097 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.843    19.940    L_reg/i__carry_i_11__1_n_0
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.358    20.298 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.645    20.944    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.666 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.666    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.783 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.783    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.098 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.109    23.206    L_reg/L_379db0f5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X56Y43         LUT5 (Prop_lut5_I1_O)        0.307    23.513 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.432    23.945    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    24.069 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.746    24.815    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.124    24.939 r  L_reg/i__carry_i_26__1/O
                         net (fo=8, routed)           0.831    25.770    L_reg/i__carry_i_26__1_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I0_O)        0.152    25.922 f  L_reg/i__carry_i_25__1/O
                         net (fo=1, routed)           0.667    26.589    L_reg/i__carry_i_25__1_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I4_O)        0.326    26.915 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.872    27.787    L_reg/i__carry_i_12__1_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.124    27.911 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.577    28.488    L_reg/D_registers_q_reg[3][3]_2[0]
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    28.612 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.612    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.162 r  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.162    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.496 f  bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.825    30.321    bseg_driver/decimal_renderer/L_379db0f5_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X56Y43         LUT6 (Prop_lut6_I0_O)        0.303    30.624 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.286    30.910    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124    31.034 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.034    32.068    L_reg/bseg_OBUF[10]_inst_i_13_1
    SLICE_X60Y41         LUT2 (Prop_lut2_I1_O)        0.124    32.192 f  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.812    33.004    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I2_O)        0.124    33.128 r  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.475    33.603    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I0_O)        0.124    33.727 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.980    34.707    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y40         LUT3 (Prop_lut3_I2_O)        0.124    34.831 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.002    36.833    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.343 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.343    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.343ns (69.629%)  route 0.586ns (30.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.586     2.236    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.438 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.438    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.393ns (69.094%)  route 0.623ns (30.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.623     2.298    matbot_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.527 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.527    matbot[0]
    J1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.387ns (65.123%)  route 0.743ns (34.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.743     2.418    matbot_OBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.641 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.641    matbot[2]
    H1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.409ns (66.052%)  route 0.724ns (33.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.724     2.399    matbot_OBUF[1]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.643 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.643    matbot[1]
    H3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.368ns (61.930%)  route 0.841ns (38.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.841     2.491    mattop_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.718 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.718    mattop[0]
    G1                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.401ns (62.664%)  route 0.835ns (37.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.835     2.471    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.744 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.744    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.373ns (61.020%)  route 0.877ns (38.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.877     2.526    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.758 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.758    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.409ns (60.965%)  route 0.902ns (39.035%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.590     1.534    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=18, routed)          0.311     1.985    aseg_driver/ctr/S[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I0_O)        0.045     2.030 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.591     2.622    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.845 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.845    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.421ns (61.154%)  route 0.903ns (38.846%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.590     1.534    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=18, routed)          0.311     1.985    aseg_driver/ctr/S[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I0_O)        0.045     2.030 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.622    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.235     3.857 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.857    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.483ns (63.318%)  route 0.859ns (36.682%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.590     1.534    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=18, routed)          0.311     1.985    aseg_driver/ctr/S[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I0_O)        0.043     2.028 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.577    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.299     3.876 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.876    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.463ns  (logic 1.643ns (30.071%)  route 3.820ns (69.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.567     4.086    reset_cond/butt_reset_IBUF
    SLICE_X45Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.210 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.253     5.463    reset_cond/M_reset_cond_in
    SLICE_X48Y47         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.643ns (32.367%)  route 3.433ns (67.633%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.567     4.086    reset_cond/butt_reset_IBUF
    SLICE_X45Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.210 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.866     5.076    reset_cond/M_reset_cond_in
    SLICE_X46Y42         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y42         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.643ns (32.367%)  route 3.433ns (67.633%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.567     4.086    reset_cond/butt_reset_IBUF
    SLICE_X45Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.210 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.866     5.076    reset_cond/M_reset_cond_in
    SLICE_X46Y42         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y42         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.643ns (32.367%)  route 3.433ns (67.633%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.567     4.086    reset_cond/butt_reset_IBUF
    SLICE_X45Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.210 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.866     5.076    reset_cond/M_reset_cond_in
    SLICE_X46Y42         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y42         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.529ns (37.325%)  route 2.567ns (62.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.567     4.097    forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/D[0]
    SLICE_X29Y46         FDRE                                         r  forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.447     4.852    forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.500ns (37.059%)  route 2.548ns (62.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.548     4.048    forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/D[0]
    SLICE_X28Y40         FDRE                                         r  forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.445     4.850    forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y40         FDRE                                         r  forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.515ns (37.838%)  route 2.488ns (62.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.488     4.003    forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X29Y45         FDRE                                         r  forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.447     4.852    forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.950ns  (logic 1.516ns (38.379%)  route 2.434ns (61.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.434     3.950    forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X28Y42         FDRE                                         r  forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.446     4.851    forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.911ns  (logic 1.506ns (38.516%)  route 2.405ns (61.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.405     3.911    forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/D[0]
    SLICE_X29Y40         FDRE                                         r  forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.445     4.850    forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.794ns  (logic 1.534ns (40.445%)  route 2.259ns (59.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.259     3.794    forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/D[0]
    SLICE_X28Y42         FDRE                                         r  forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.446     4.851    forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.285ns (21.729%)  route 1.026ns (78.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.026     1.311    cond_butt_next_play/sync/D[0]
    SLICE_X29Y40         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.302ns (22.413%)  route 1.044ns (77.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.044     1.346    forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/D[0]
    SLICE_X28Y42         FDRE                                         r  forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  forLoop_idx_0_2085049398[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.274ns (19.926%)  route 1.101ns (80.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.101     1.374    forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/D[0]
    SLICE_X29Y40         FDRE                                         r  forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  forLoop_idx_0_2085049398[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.284ns (20.100%)  route 1.127ns (79.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.127     1.411    forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X28Y42         FDRE                                         r  forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  forLoop_idx_0_1231079014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.282ns (19.790%)  route 1.143ns (80.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.143     1.425    forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X29Y45         FDRE                                         r  forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.833     2.023    forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  forLoop_idx_0_1231079014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.268ns (18.721%)  route 1.163ns (81.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.163     1.431    forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/D[0]
    SLICE_X28Y40         FDRE                                         r  forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.832     2.022    forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y40         FDRE                                         r  forLoop_idx_0_2085049398[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.296ns (20.138%)  route 1.175ns (79.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.175     1.472    forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/D[0]
    SLICE_X29Y46         FDRE                                         r  forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.833     2.023    forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  forLoop_idx_0_2085049398[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.331ns (18.486%)  route 1.461ns (81.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.149     1.435    reset_cond/butt_reset_IBUF
    SLICE_X45Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.480 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.312     1.792    reset_cond/M_reset_cond_in
    SLICE_X46Y42         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y42         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.331ns (18.486%)  route 1.461ns (81.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.149     1.435    reset_cond/butt_reset_IBUF
    SLICE_X45Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.480 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.312     1.792    reset_cond/M_reset_cond_in
    SLICE_X46Y42         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y42         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.331ns (18.486%)  route 1.461ns (81.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.149     1.435    reset_cond/butt_reset_IBUF
    SLICE_X45Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.480 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.312     1.792    reset_cond/M_reset_cond_in
    SLICE_X46Y42         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y42         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





