// Seed: 992960597
primitive id_6(id_4, id_3, id_4, id_4, id_3);
  output id_7;
  output id_8;
  input id_9;
  table
    ? 1 : ? : 0;
    ? ? ? : ? : 0;
    ? 1 p : ? : -;
  endtable
endprimitive : id_2
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  output id_6;
  output id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_3[1] = 1 ? 1 : id_7;
  logic id_7;
  assign id_5 = id_1 - 1'b0 - id_1;
  initial begin
    id_6 <= 1;
  end
endmodule
