Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 10:27:55 2024
| Host         : azot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file walker_timing_summary_routed.rpt -pb walker_timing_summary_routed.pb -rpx walker_timing_summary_routed.rpx -warn_on_violation
| Design       : walker
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: slowclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   73          inf        0.000                      0                   73           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 4.113ns (42.616%)  route 5.539ns (57.384%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  state_reg/Q
                         net (fo=10, routed)          5.539     5.958    state_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.694     9.652 r  state_OBUF_inst/O
                         net (fo=0)                   0.000     9.652    state
    L1                                                                r  state (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 3.986ns (61.181%)  route 2.529ns (38.819%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[1]/Q
                         net (fo=4, routed)           2.529     2.985    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.515 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.515    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 4.105ns (64.345%)  route 2.275ns (35.655%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_reg[5]/Q
                         net (fo=4, routed)           2.275     2.694    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.686     6.380 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.380    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 4.100ns (65.493%)  route 2.160ns (34.507%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_reg[6]/Q
                         net (fo=4, routed)           2.160     2.579    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681     6.260 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.260    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.957ns (64.804%)  route 2.149ns (35.196%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[7]/Q
                         net (fo=4, routed)           2.149     2.605    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.106 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.106    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 3.961ns (65.235%)  route 2.111ns (34.765%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[0]/Q
                         net (fo=4, routed)           2.111     2.567    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.072 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.072    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 4.103ns (70.866%)  route 1.687ns (29.134%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_reg[4]/Q
                         net (fo=4, routed)           1.687     2.106    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684     5.789 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.789    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 3.965ns (70.034%)  route 1.697ns (29.966%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]/Q
                         net (fo=4, routed)           1.697     2.153    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.662 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.662    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.656ns  (logic 3.957ns (69.963%)  route 1.699ns (30.037%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[2]/Q
                         net (fo=4, routed)           1.699     2.155    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.656 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.656    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.836ns  (logic 0.704ns (18.353%)  route 3.132ns (81.647%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[26]/Q
                         net (fo=2, routed)           0.808     1.264    counter[26]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     1.388 r  counter[26]_i_7/O
                         net (fo=1, routed)           1.026     2.415    counter[26]_i_7_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.124     2.539 r  counter[26]_i_1/O
                         net (fo=28, routed)          1.297     3.836    counter[26]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=3, routed)           0.067     0.208    counter[19]
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.335 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.335    counter0[20]
    SLICE_X1Y18          FDSE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDSE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X1Y16          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[9]/Q
                         net (fo=3, routed)           0.078     0.219    counter[9]
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    counter0[10]
    SLICE_X1Y16          FDSE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  counter_reg[17]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[17]/Q
                         net (fo=3, routed)           0.078     0.219    counter[17]
    SLICE_X1Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    counter0[18]
    SLICE_X1Y18          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  counter_reg[21]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[21]/Q
                         net (fo=3, routed)           0.078     0.219    counter[21]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    counter0[22]
    SLICE_X1Y19          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDSE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X1Y15          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.078     0.219    counter[5]
    SLICE_X1Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.343 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.343    counter0[6]
    SLICE_X1Y15          FDSE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  counter_reg[13]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[13]/Q
                         net (fo=3, routed)           0.079     0.220    counter[13]
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    counter0[14]
    SLICE_X1Y17          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[25]/Q
                         net (fo=3, routed)           0.079     0.220    counter[25]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.344    counter0[26]
    SLICE_X1Y20          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.078     0.219    counter[11]
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.346 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.346    counter0[12]
    SLICE_X1Y16          FDSE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDSE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X1Y19          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.078     0.219    counter[23]
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.346 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.346    counter0[24]
    SLICE_X1Y19          FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.078     0.219    counter[7]
    SLICE_X1Y15          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.346 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.346    counter0[8]
    SLICE_X1Y15          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





