# UART_TX
This project implements a UART Transmitter in Verilog HDL. The design serially transmits 8-bit parallel data over a single communication line following the standard UART protocol.
