strict digraph "compose( ,  )" {
	node [label="\N"];
	"25:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f35f32211d0>",
		clk_sens=True,
		fillcolor=gold,
		label="25:AL",
		sens="['sys_clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'prescaler']"];
	"26:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f35f31c5990>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:AL" -> "26:IF"	 [cond="[]",
		lineno=None];
	"Leaf_25:AL"	 [def_var="['prescaler']",
		label="Leaf_25:AL"];
	"Leaf_25:AL" -> "25:AL";
	"35:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f35f321cc90>",
		def_var="['mmc_clk']",
		fillcolor=deepskyblue,
		label="35:AS
mmc_clk = (mode_transfer)? sys_clk : prescaler[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['mode_transfer', 'sys_clk', 'prescaler']"];
	"Leaf_25:AL" -> "35:AS";
	"29:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35f3213990>",
		fillcolor=firebrick,
		label="29:NS
prescaler <= prescaler + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35f3213990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:IF" -> "29:NS"	 [cond="['rst']",
		label="!(rst)",
		lineno=26];
	"27:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35f31c5290>",
		fillcolor=firebrick,
		label="27:NS
prescaler <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f35f31c5290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:IF" -> "27:NS"	 [cond="['rst']",
		label=rst,
		lineno=26];
	"29:NS" -> "Leaf_25:AL"	 [cond="[]",
		lineno=None];
	"27:NS" -> "Leaf_25:AL"	 [cond="[]",
		lineno=None];
}
