|poseidon_top
CLOCK_50 => CLOCK_50.IN1
LED <= bbc_mist_top:guest.LED
VGA_R[0] <= bbc_mist_top:guest.VGA_R[0]
VGA_R[1] <= bbc_mist_top:guest.VGA_R[1]
VGA_R[2] <= bbc_mist_top:guest.VGA_R[2]
VGA_R[3] <= bbc_mist_top:guest.VGA_R[3]
VGA_R[4] <= bbc_mist_top:guest.VGA_R[4]
VGA_R[5] <= bbc_mist_top:guest.VGA_R[5]
VGA_G[0] <= bbc_mist_top:guest.VGA_G[0]
VGA_G[1] <= bbc_mist_top:guest.VGA_G[1]
VGA_G[2] <= bbc_mist_top:guest.VGA_G[2]
VGA_G[3] <= bbc_mist_top:guest.VGA_G[3]
VGA_G[4] <= bbc_mist_top:guest.VGA_G[4]
VGA_G[5] <= bbc_mist_top:guest.VGA_G[5]
VGA_B[0] <= bbc_mist_top:guest.VGA_B[0]
VGA_B[1] <= bbc_mist_top:guest.VGA_B[1]
VGA_B[2] <= bbc_mist_top:guest.VGA_B[2]
VGA_B[3] <= bbc_mist_top:guest.VGA_B[3]
VGA_B[4] <= bbc_mist_top:guest.VGA_B[4]
VGA_B[5] <= bbc_mist_top:guest.VGA_B[5]
VGA_HS <= bbc_mist_top:guest.VGA_HS
VGA_VS <= bbc_mist_top:guest.VGA_VS
SPI_SCK => bbc_mist_top:guest.SPI_SCK
SPI_DO <> SPI_DO
SPI_DI => bbc_mist_top:guest.SPI_DI
SPI_SS2 => bbc_mist_top:guest.SPI_SS2
SPI_SS3 => bbc_mist_top:guest.SPI_SS3
SPI_SS4 => ~NO_FANOUT~
CONF_DATA0 => bbc_mist_top:guest.CONF_DATA0
SDRAM_A[0] <= bbc_mist_top:guest.SDRAM_A[0]
SDRAM_A[1] <= bbc_mist_top:guest.SDRAM_A[1]
SDRAM_A[2] <= bbc_mist_top:guest.SDRAM_A[2]
SDRAM_A[3] <= bbc_mist_top:guest.SDRAM_A[3]
SDRAM_A[4] <= bbc_mist_top:guest.SDRAM_A[4]
SDRAM_A[5] <= bbc_mist_top:guest.SDRAM_A[5]
SDRAM_A[6] <= bbc_mist_top:guest.SDRAM_A[6]
SDRAM_A[7] <= bbc_mist_top:guest.SDRAM_A[7]
SDRAM_A[8] <= bbc_mist_top:guest.SDRAM_A[8]
SDRAM_A[9] <= bbc_mist_top:guest.SDRAM_A[9]
SDRAM_A[10] <= bbc_mist_top:guest.SDRAM_A[10]
SDRAM_A[11] <= bbc_mist_top:guest.SDRAM_A[11]
SDRAM_A[12] <= bbc_mist_top:guest.SDRAM_A[12]
SDRAM_DQ[0] <> bbc_mist_top:guest.SDRAM_DQ[0]
SDRAM_DQ[1] <> bbc_mist_top:guest.SDRAM_DQ[1]
SDRAM_DQ[2] <> bbc_mist_top:guest.SDRAM_DQ[2]
SDRAM_DQ[3] <> bbc_mist_top:guest.SDRAM_DQ[3]
SDRAM_DQ[4] <> bbc_mist_top:guest.SDRAM_DQ[4]
SDRAM_DQ[5] <> bbc_mist_top:guest.SDRAM_DQ[5]
SDRAM_DQ[6] <> bbc_mist_top:guest.SDRAM_DQ[6]
SDRAM_DQ[7] <> bbc_mist_top:guest.SDRAM_DQ[7]
SDRAM_DQ[8] <> bbc_mist_top:guest.SDRAM_DQ[8]
SDRAM_DQ[9] <> bbc_mist_top:guest.SDRAM_DQ[9]
SDRAM_DQ[10] <> bbc_mist_top:guest.SDRAM_DQ[10]
SDRAM_DQ[11] <> bbc_mist_top:guest.SDRAM_DQ[11]
SDRAM_DQ[12] <> bbc_mist_top:guest.SDRAM_DQ[12]
SDRAM_DQ[13] <> bbc_mist_top:guest.SDRAM_DQ[13]
SDRAM_DQ[14] <> bbc_mist_top:guest.SDRAM_DQ[14]
SDRAM_DQ[15] <> bbc_mist_top:guest.SDRAM_DQ[15]
SDRAM_DQML <= bbc_mist_top:guest.SDRAM_DQML
SDRAM_DQMH <= bbc_mist_top:guest.SDRAM_DQMH
SDRAM_nWE <= bbc_mist_top:guest.SDRAM_nWE
SDRAM_nCAS <= bbc_mist_top:guest.SDRAM_nCAS
SDRAM_nRAS <= bbc_mist_top:guest.SDRAM_nRAS
SDRAM_nCS <= bbc_mist_top:guest.SDRAM_nCS
SDRAM_BA[0] <= bbc_mist_top:guest.SDRAM_BA[0]
SDRAM_BA[1] <= bbc_mist_top:guest.SDRAM_BA[1]
SDRAM_CLK <= bbc_mist_top:guest.SDRAM_CLK
SDRAM_CKE <= bbc_mist_top:guest.SDRAM_CKE
I2S_BCK <= audio_top:audio_i2s.dac_SCLK
I2S_LRCK <= audio_top:audio_i2s.dac_LRCK
I2S_DATA <= audio_top:audio_i2s.dac_SDIN
AUDIO_IN => ~NO_FANOUT~
UART_RX => ~NO_FANOUT~
UART_TX <= <GND>


|poseidon_top|bbc_mist_top:guest
CLOCK_27[0] => CLOCK_27[0].IN1
CLOCK_27[1] => ~NO_FANOUT~
LED <= data_io:DATA_IO.ioctl_download
VGA_HS <= mist_video:mist_video.VGA_HS
VGA_VS <= mist_video:mist_video.VGA_VS
VGA_R[0] <= mist_video:mist_video.VGA_R
VGA_R[1] <= mist_video:mist_video.VGA_R
VGA_R[2] <= mist_video:mist_video.VGA_R
VGA_R[3] <= mist_video:mist_video.VGA_R
VGA_R[4] <= mist_video:mist_video.VGA_R
VGA_R[5] <= mist_video:mist_video.VGA_R
VGA_G[0] <= mist_video:mist_video.VGA_G
VGA_G[1] <= mist_video:mist_video.VGA_G
VGA_G[2] <= mist_video:mist_video.VGA_G
VGA_G[3] <= mist_video:mist_video.VGA_G
VGA_G[4] <= mist_video:mist_video.VGA_G
VGA_G[5] <= mist_video:mist_video.VGA_G
VGA_B[0] <= mist_video:mist_video.VGA_B
VGA_B[1] <= mist_video:mist_video.VGA_B
VGA_B[2] <= mist_video:mist_video.VGA_B
VGA_B[3] <= mist_video:mist_video.VGA_B
VGA_B[4] <= mist_video:mist_video.VGA_B
VGA_B[5] <= mist_video:mist_video.VGA_B
AUDIO_L <= audio:AUDIO.audio_l
AUDIO_R <= audio:AUDIO.audio_r
SDRAM_DQ[0] <> sdram:sdram.sd_data
SDRAM_DQ[1] <> sdram:sdram.sd_data
SDRAM_DQ[2] <> sdram:sdram.sd_data
SDRAM_DQ[3] <> sdram:sdram.sd_data
SDRAM_DQ[4] <> sdram:sdram.sd_data
SDRAM_DQ[5] <> sdram:sdram.sd_data
SDRAM_DQ[6] <> sdram:sdram.sd_data
SDRAM_DQ[7] <> sdram:sdram.sd_data
SDRAM_DQ[8] <> sdram:sdram.sd_data
SDRAM_DQ[9] <> sdram:sdram.sd_data
SDRAM_DQ[10] <> sdram:sdram.sd_data
SDRAM_DQ[11] <> sdram:sdram.sd_data
SDRAM_DQ[12] <> sdram:sdram.sd_data
SDRAM_DQ[13] <> sdram:sdram.sd_data
SDRAM_DQ[14] <> sdram:sdram.sd_data
SDRAM_DQ[15] <> sdram:sdram.sd_data
SDRAM_A[0] <= sdram:sdram.sd_addr
SDRAM_A[1] <= sdram:sdram.sd_addr
SDRAM_A[2] <= sdram:sdram.sd_addr
SDRAM_A[3] <= sdram:sdram.sd_addr
SDRAM_A[4] <= sdram:sdram.sd_addr
SDRAM_A[5] <= sdram:sdram.sd_addr
SDRAM_A[6] <= sdram:sdram.sd_addr
SDRAM_A[7] <= sdram:sdram.sd_addr
SDRAM_A[8] <= sdram:sdram.sd_addr
SDRAM_A[9] <= sdram:sdram.sd_addr
SDRAM_A[10] <= sdram:sdram.sd_addr
SDRAM_A[11] <= sdram:sdram.sd_addr
SDRAM_A[12] <= sdram:sdram.sd_addr
SDRAM_DQML <= sdram:sdram.sd_dqm
SDRAM_DQMH <= sdram:sdram.sd_dqm
SDRAM_nWE <= sdram:sdram.sd_we
SDRAM_nCAS <= sdram:sdram.sd_cas
SDRAM_nRAS <= sdram:sdram.sd_ras
SDRAM_nCS <= sdram:sdram.sd_cs
SDRAM_BA[0] <= sdram:sdram.sd_ba
SDRAM_BA[1] <= sdram:sdram.sd_ba
SDRAM_CLK <= clockgen:CLOCKS.c1
SDRAM_CKE <= <VCC>
DAC_L[0] <= coreaud_l[0].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[1] <= coreaud_l[1].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[2] <= coreaud_l[2].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[3] <= coreaud_l[3].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[4] <= coreaud_l[4].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[5] <= coreaud_l[5].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[6] <= coreaud_l[6].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[7] <= coreaud_l[7].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[8] <= coreaud_l[8].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[9] <= coreaud_l[9].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[10] <= coreaud_l[10].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[11] <= coreaud_l[11].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[12] <= coreaud_l[12].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[13] <= coreaud_l[13].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[14] <= coreaud_l[14].DB_MAX_OUTPUT_PORT_TYPE
DAC_L[15] <= coreaud_l[15].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[0] <= coreaud_r[0].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[1] <= coreaud_r[1].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[2] <= coreaud_r[2].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[3] <= coreaud_r[3].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[4] <= coreaud_r[4].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[5] <= coreaud_r[5].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[6] <= coreaud_r[6].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[7] <= coreaud_r[7].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[8] <= coreaud_r[8].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[9] <= coreaud_r[9].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[10] <= coreaud_r[10].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[11] <= coreaud_r[11].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[12] <= coreaud_r[12].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[13] <= coreaud_r[13].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[14] <= coreaud_r[14].DB_MAX_OUTPUT_PORT_TYPE
DAC_R[15] <= coreaud_r[15].DB_MAX_OUTPUT_PORT_TYPE
HDMI_CLK <= <GND>
VGA_BLANK <= bbc:BBC.VIDEO_DE
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
vga_x_r[0] <= osd:osd.R_out
vga_x_r[1] <= osd:osd.R_out
vga_x_r[2] <= osd:osd.R_out
vga_x_r[3] <= osd:osd.R_out
vga_x_r[4] <= osd:osd.R_out
vga_x_r[5] <= osd:osd.R_out
vga_x_g[0] <= osd:osd.G_out
vga_x_g[1] <= osd:osd.G_out
vga_x_g[2] <= osd:osd.G_out
vga_x_g[3] <= osd:osd.G_out
vga_x_g[4] <= osd:osd.G_out
vga_x_g[5] <= osd:osd.G_out
vga_x_b[0] <= osd:osd.B_out
vga_x_b[1] <= osd:osd.B_out
vga_x_b[2] <= osd:osd.B_out
vga_x_b[3] <= osd:osd.B_out
vga_x_b[4] <= osd:osd.B_out
vga_x_b[5] <= osd:osd.B_out
vga_x_hs <= bbc:BBC.HSYNC
vga_x_vs <= bbc:BBC.VSYNC
SPI_DO <= SPI_DO.DB_MAX_OUTPUT_PORT_TYPE
SPI_DI => SPI_DI.IN4
SPI_SCK => SPI_SCK.IN4
SPI_SS2 => SPI_SS2.IN1
SPI_SS3 => SPI_SS3.IN2
CONF_DATA0 => CONF_DATA0.IN1


|poseidon_top|bbc_mist_top:guest|clockgen:CLOCKS
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|poseidon_top|bbc_mist_top:guest|clockgen:CLOCKS|altpll:altpll_component
inclk[0] => clockgen_altpll:auto_generated.inclk[0]
inclk[1] => clockgen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clockgen_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|poseidon_top|bbc_mist_top:guest|clockgen:CLOCKS|altpll:altpll_component|clockgen_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|poseidon_top|bbc_mist_top:guest|user_io:user_io
conf_str[0] => Mux1.IN2051
conf_str[1] => Mux2.IN2051
conf_str[2] => Mux3.IN2051
conf_str[3] => Mux4.IN2051
conf_str[4] => Mux5.IN2051
conf_str[5] => Mux6.IN2051
conf_str[6] => Mux7.IN2051
conf_str[7] => Mux8.IN2051
conf_str[8] => Mux1.IN2043
conf_str[9] => Mux2.IN2043
conf_str[10] => Mux3.IN2043
conf_str[11] => Mux4.IN2043
conf_str[12] => Mux5.IN2043
conf_str[13] => Mux6.IN2043
conf_str[14] => Mux7.IN2043
conf_str[15] => Mux8.IN2043
conf_str[16] => Mux1.IN2035
conf_str[17] => Mux2.IN2035
conf_str[18] => Mux3.IN2035
conf_str[19] => Mux4.IN2035
conf_str[20] => Mux5.IN2035
conf_str[21] => Mux6.IN2035
conf_str[22] => Mux7.IN2035
conf_str[23] => Mux8.IN2035
conf_str[24] => Mux1.IN2027
conf_str[25] => Mux2.IN2027
conf_str[26] => Mux3.IN2027
conf_str[27] => Mux4.IN2027
conf_str[28] => Mux5.IN2027
conf_str[29] => Mux6.IN2027
conf_str[30] => Mux7.IN2027
conf_str[31] => Mux8.IN2027
conf_str[32] => Mux1.IN2019
conf_str[33] => Mux2.IN2019
conf_str[34] => Mux3.IN2019
conf_str[35] => Mux4.IN2019
conf_str[36] => Mux5.IN2019
conf_str[37] => Mux6.IN2019
conf_str[38] => Mux7.IN2019
conf_str[39] => Mux8.IN2019
conf_str[40] => Mux1.IN2011
conf_str[41] => Mux2.IN2011
conf_str[42] => Mux3.IN2011
conf_str[43] => Mux4.IN2011
conf_str[44] => Mux5.IN2011
conf_str[45] => Mux6.IN2011
conf_str[46] => Mux7.IN2011
conf_str[47] => Mux8.IN2011
conf_str[48] => Mux1.IN2003
conf_str[49] => Mux2.IN2003
conf_str[50] => Mux3.IN2003
conf_str[51] => Mux4.IN2003
conf_str[52] => Mux5.IN2003
conf_str[53] => Mux6.IN2003
conf_str[54] => Mux7.IN2003
conf_str[55] => Mux8.IN2003
conf_str[56] => Mux1.IN1995
conf_str[57] => Mux2.IN1995
conf_str[58] => Mux3.IN1995
conf_str[59] => Mux4.IN1995
conf_str[60] => Mux5.IN1995
conf_str[61] => Mux6.IN1995
conf_str[62] => Mux7.IN1995
conf_str[63] => Mux8.IN1995
conf_str[64] => Mux1.IN1987
conf_str[65] => Mux2.IN1987
conf_str[66] => Mux3.IN1987
conf_str[67] => Mux4.IN1987
conf_str[68] => Mux5.IN1987
conf_str[69] => Mux6.IN1987
conf_str[70] => Mux7.IN1987
conf_str[71] => Mux8.IN1987
conf_str[72] => Mux1.IN1979
conf_str[73] => Mux2.IN1979
conf_str[74] => Mux3.IN1979
conf_str[75] => Mux4.IN1979
conf_str[76] => Mux5.IN1979
conf_str[77] => Mux6.IN1979
conf_str[78] => Mux7.IN1979
conf_str[79] => Mux8.IN1979
conf_str[80] => Mux1.IN1971
conf_str[81] => Mux2.IN1971
conf_str[82] => Mux3.IN1971
conf_str[83] => Mux4.IN1971
conf_str[84] => Mux5.IN1971
conf_str[85] => Mux6.IN1971
conf_str[86] => Mux7.IN1971
conf_str[87] => Mux8.IN1971
conf_str[88] => Mux1.IN1963
conf_str[89] => Mux2.IN1963
conf_str[90] => Mux3.IN1963
conf_str[91] => Mux4.IN1963
conf_str[92] => Mux5.IN1963
conf_str[93] => Mux6.IN1963
conf_str[94] => Mux7.IN1963
conf_str[95] => Mux8.IN1963
conf_str[96] => Mux1.IN1955
conf_str[97] => Mux2.IN1955
conf_str[98] => Mux3.IN1955
conf_str[99] => Mux4.IN1955
conf_str[100] => Mux5.IN1955
conf_str[101] => Mux6.IN1955
conf_str[102] => Mux7.IN1955
conf_str[103] => Mux8.IN1955
conf_str[104] => Mux1.IN1947
conf_str[105] => Mux2.IN1947
conf_str[106] => Mux3.IN1947
conf_str[107] => Mux4.IN1947
conf_str[108] => Mux5.IN1947
conf_str[109] => Mux6.IN1947
conf_str[110] => Mux7.IN1947
conf_str[111] => Mux8.IN1947
conf_str[112] => Mux1.IN1939
conf_str[113] => Mux2.IN1939
conf_str[114] => Mux3.IN1939
conf_str[115] => Mux4.IN1939
conf_str[116] => Mux5.IN1939
conf_str[117] => Mux6.IN1939
conf_str[118] => Mux7.IN1939
conf_str[119] => Mux8.IN1939
conf_str[120] => Mux1.IN1931
conf_str[121] => Mux2.IN1931
conf_str[122] => Mux3.IN1931
conf_str[123] => Mux4.IN1931
conf_str[124] => Mux5.IN1931
conf_str[125] => Mux6.IN1931
conf_str[126] => Mux7.IN1931
conf_str[127] => Mux8.IN1931
conf_str[128] => Mux1.IN1923
conf_str[129] => Mux2.IN1923
conf_str[130] => Mux3.IN1923
conf_str[131] => Mux4.IN1923
conf_str[132] => Mux5.IN1923
conf_str[133] => Mux6.IN1923
conf_str[134] => Mux7.IN1923
conf_str[135] => Mux8.IN1923
conf_str[136] => Mux1.IN1915
conf_str[137] => Mux2.IN1915
conf_str[138] => Mux3.IN1915
conf_str[139] => Mux4.IN1915
conf_str[140] => Mux5.IN1915
conf_str[141] => Mux6.IN1915
conf_str[142] => Mux7.IN1915
conf_str[143] => Mux8.IN1915
conf_str[144] => Mux1.IN1907
conf_str[145] => Mux2.IN1907
conf_str[146] => Mux3.IN1907
conf_str[147] => Mux4.IN1907
conf_str[148] => Mux5.IN1907
conf_str[149] => Mux6.IN1907
conf_str[150] => Mux7.IN1907
conf_str[151] => Mux8.IN1907
conf_str[152] => Mux1.IN1899
conf_str[153] => Mux2.IN1899
conf_str[154] => Mux3.IN1899
conf_str[155] => Mux4.IN1899
conf_str[156] => Mux5.IN1899
conf_str[157] => Mux6.IN1899
conf_str[158] => Mux7.IN1899
conf_str[159] => Mux8.IN1899
conf_str[160] => Mux1.IN1891
conf_str[161] => Mux2.IN1891
conf_str[162] => Mux3.IN1891
conf_str[163] => Mux4.IN1891
conf_str[164] => Mux5.IN1891
conf_str[165] => Mux6.IN1891
conf_str[166] => Mux7.IN1891
conf_str[167] => Mux8.IN1891
conf_str[168] => Mux1.IN1883
conf_str[169] => Mux2.IN1883
conf_str[170] => Mux3.IN1883
conf_str[171] => Mux4.IN1883
conf_str[172] => Mux5.IN1883
conf_str[173] => Mux6.IN1883
conf_str[174] => Mux7.IN1883
conf_str[175] => Mux8.IN1883
conf_str[176] => Mux1.IN1875
conf_str[177] => Mux2.IN1875
conf_str[178] => Mux3.IN1875
conf_str[179] => Mux4.IN1875
conf_str[180] => Mux5.IN1875
conf_str[181] => Mux6.IN1875
conf_str[182] => Mux7.IN1875
conf_str[183] => Mux8.IN1875
conf_str[184] => Mux1.IN1867
conf_str[185] => Mux2.IN1867
conf_str[186] => Mux3.IN1867
conf_str[187] => Mux4.IN1867
conf_str[188] => Mux5.IN1867
conf_str[189] => Mux6.IN1867
conf_str[190] => Mux7.IN1867
conf_str[191] => Mux8.IN1867
conf_str[192] => Mux1.IN1859
conf_str[193] => Mux2.IN1859
conf_str[194] => Mux3.IN1859
conf_str[195] => Mux4.IN1859
conf_str[196] => Mux5.IN1859
conf_str[197] => Mux6.IN1859
conf_str[198] => Mux7.IN1859
conf_str[199] => Mux8.IN1859
conf_str[200] => Mux1.IN1851
conf_str[201] => Mux2.IN1851
conf_str[202] => Mux3.IN1851
conf_str[203] => Mux4.IN1851
conf_str[204] => Mux5.IN1851
conf_str[205] => Mux6.IN1851
conf_str[206] => Mux7.IN1851
conf_str[207] => Mux8.IN1851
conf_str[208] => Mux1.IN1843
conf_str[209] => Mux2.IN1843
conf_str[210] => Mux3.IN1843
conf_str[211] => Mux4.IN1843
conf_str[212] => Mux5.IN1843
conf_str[213] => Mux6.IN1843
conf_str[214] => Mux7.IN1843
conf_str[215] => Mux8.IN1843
conf_str[216] => Mux1.IN1835
conf_str[217] => Mux2.IN1835
conf_str[218] => Mux3.IN1835
conf_str[219] => Mux4.IN1835
conf_str[220] => Mux5.IN1835
conf_str[221] => Mux6.IN1835
conf_str[222] => Mux7.IN1835
conf_str[223] => Mux8.IN1835
conf_str[224] => Mux1.IN1827
conf_str[225] => Mux2.IN1827
conf_str[226] => Mux3.IN1827
conf_str[227] => Mux4.IN1827
conf_str[228] => Mux5.IN1827
conf_str[229] => Mux6.IN1827
conf_str[230] => Mux7.IN1827
conf_str[231] => Mux8.IN1827
conf_str[232] => Mux1.IN1819
conf_str[233] => Mux2.IN1819
conf_str[234] => Mux3.IN1819
conf_str[235] => Mux4.IN1819
conf_str[236] => Mux5.IN1819
conf_str[237] => Mux6.IN1819
conf_str[238] => Mux7.IN1819
conf_str[239] => Mux8.IN1819
conf_str[240] => Mux1.IN1811
conf_str[241] => Mux2.IN1811
conf_str[242] => Mux3.IN1811
conf_str[243] => Mux4.IN1811
conf_str[244] => Mux5.IN1811
conf_str[245] => Mux6.IN1811
conf_str[246] => Mux7.IN1811
conf_str[247] => Mux8.IN1811
conf_str[248] => Mux1.IN1803
conf_str[249] => Mux2.IN1803
conf_str[250] => Mux3.IN1803
conf_str[251] => Mux4.IN1803
conf_str[252] => Mux5.IN1803
conf_str[253] => Mux6.IN1803
conf_str[254] => Mux7.IN1803
conf_str[255] => Mux8.IN1803
conf_str[256] => Mux1.IN1795
conf_str[257] => Mux2.IN1795
conf_str[258] => Mux3.IN1795
conf_str[259] => Mux4.IN1795
conf_str[260] => Mux5.IN1795
conf_str[261] => Mux6.IN1795
conf_str[262] => Mux7.IN1795
conf_str[263] => Mux8.IN1795
conf_str[264] => Mux1.IN1787
conf_str[265] => Mux2.IN1787
conf_str[266] => Mux3.IN1787
conf_str[267] => Mux4.IN1787
conf_str[268] => Mux5.IN1787
conf_str[269] => Mux6.IN1787
conf_str[270] => Mux7.IN1787
conf_str[271] => Mux8.IN1787
conf_str[272] => Mux1.IN1779
conf_str[273] => Mux2.IN1779
conf_str[274] => Mux3.IN1779
conf_str[275] => Mux4.IN1779
conf_str[276] => Mux5.IN1779
conf_str[277] => Mux6.IN1779
conf_str[278] => Mux7.IN1779
conf_str[279] => Mux8.IN1779
conf_str[280] => Mux1.IN1771
conf_str[281] => Mux2.IN1771
conf_str[282] => Mux3.IN1771
conf_str[283] => Mux4.IN1771
conf_str[284] => Mux5.IN1771
conf_str[285] => Mux6.IN1771
conf_str[286] => Mux7.IN1771
conf_str[287] => Mux8.IN1771
conf_str[288] => Mux1.IN1763
conf_str[289] => Mux2.IN1763
conf_str[290] => Mux3.IN1763
conf_str[291] => Mux4.IN1763
conf_str[292] => Mux5.IN1763
conf_str[293] => Mux6.IN1763
conf_str[294] => Mux7.IN1763
conf_str[295] => Mux8.IN1763
conf_str[296] => Mux1.IN1755
conf_str[297] => Mux2.IN1755
conf_str[298] => Mux3.IN1755
conf_str[299] => Mux4.IN1755
conf_str[300] => Mux5.IN1755
conf_str[301] => Mux6.IN1755
conf_str[302] => Mux7.IN1755
conf_str[303] => Mux8.IN1755
conf_str[304] => Mux1.IN1747
conf_str[305] => Mux2.IN1747
conf_str[306] => Mux3.IN1747
conf_str[307] => Mux4.IN1747
conf_str[308] => Mux5.IN1747
conf_str[309] => Mux6.IN1747
conf_str[310] => Mux7.IN1747
conf_str[311] => Mux8.IN1747
conf_str[312] => Mux1.IN1739
conf_str[313] => Mux2.IN1739
conf_str[314] => Mux3.IN1739
conf_str[315] => Mux4.IN1739
conf_str[316] => Mux5.IN1739
conf_str[317] => Mux6.IN1739
conf_str[318] => Mux7.IN1739
conf_str[319] => Mux8.IN1739
conf_str[320] => Mux1.IN1731
conf_str[321] => Mux2.IN1731
conf_str[322] => Mux3.IN1731
conf_str[323] => Mux4.IN1731
conf_str[324] => Mux5.IN1731
conf_str[325] => Mux6.IN1731
conf_str[326] => Mux7.IN1731
conf_str[327] => Mux8.IN1731
conf_str[328] => Mux1.IN1723
conf_str[329] => Mux2.IN1723
conf_str[330] => Mux3.IN1723
conf_str[331] => Mux4.IN1723
conf_str[332] => Mux5.IN1723
conf_str[333] => Mux6.IN1723
conf_str[334] => Mux7.IN1723
conf_str[335] => Mux8.IN1723
conf_str[336] => Mux1.IN1715
conf_str[337] => Mux2.IN1715
conf_str[338] => Mux3.IN1715
conf_str[339] => Mux4.IN1715
conf_str[340] => Mux5.IN1715
conf_str[341] => Mux6.IN1715
conf_str[342] => Mux7.IN1715
conf_str[343] => Mux8.IN1715
conf_str[344] => Mux1.IN1707
conf_str[345] => Mux2.IN1707
conf_str[346] => Mux3.IN1707
conf_str[347] => Mux4.IN1707
conf_str[348] => Mux5.IN1707
conf_str[349] => Mux6.IN1707
conf_str[350] => Mux7.IN1707
conf_str[351] => Mux8.IN1707
conf_str[352] => Mux1.IN1699
conf_str[353] => Mux2.IN1699
conf_str[354] => Mux3.IN1699
conf_str[355] => Mux4.IN1699
conf_str[356] => Mux5.IN1699
conf_str[357] => Mux6.IN1699
conf_str[358] => Mux7.IN1699
conf_str[359] => Mux8.IN1699
conf_str[360] => Mux1.IN1691
conf_str[361] => Mux2.IN1691
conf_str[362] => Mux3.IN1691
conf_str[363] => Mux4.IN1691
conf_str[364] => Mux5.IN1691
conf_str[365] => Mux6.IN1691
conf_str[366] => Mux7.IN1691
conf_str[367] => Mux8.IN1691
conf_str[368] => Mux1.IN1683
conf_str[369] => Mux2.IN1683
conf_str[370] => Mux3.IN1683
conf_str[371] => Mux4.IN1683
conf_str[372] => Mux5.IN1683
conf_str[373] => Mux6.IN1683
conf_str[374] => Mux7.IN1683
conf_str[375] => Mux8.IN1683
conf_str[376] => Mux1.IN1675
conf_str[377] => Mux2.IN1675
conf_str[378] => Mux3.IN1675
conf_str[379] => Mux4.IN1675
conf_str[380] => Mux5.IN1675
conf_str[381] => Mux6.IN1675
conf_str[382] => Mux7.IN1675
conf_str[383] => Mux8.IN1675
conf_str[384] => Mux1.IN1667
conf_str[385] => Mux2.IN1667
conf_str[386] => Mux3.IN1667
conf_str[387] => Mux4.IN1667
conf_str[388] => Mux5.IN1667
conf_str[389] => Mux6.IN1667
conf_str[390] => Mux7.IN1667
conf_str[391] => Mux8.IN1667
conf_str[392] => Mux1.IN1659
conf_str[393] => Mux2.IN1659
conf_str[394] => Mux3.IN1659
conf_str[395] => Mux4.IN1659
conf_str[396] => Mux5.IN1659
conf_str[397] => Mux6.IN1659
conf_str[398] => Mux7.IN1659
conf_str[399] => Mux8.IN1659
conf_str[400] => Mux1.IN1651
conf_str[401] => Mux2.IN1651
conf_str[402] => Mux3.IN1651
conf_str[403] => Mux4.IN1651
conf_str[404] => Mux5.IN1651
conf_str[405] => Mux6.IN1651
conf_str[406] => Mux7.IN1651
conf_str[407] => Mux8.IN1651
conf_str[408] => Mux1.IN1643
conf_str[409] => Mux2.IN1643
conf_str[410] => Mux3.IN1643
conf_str[411] => Mux4.IN1643
conf_str[412] => Mux5.IN1643
conf_str[413] => Mux6.IN1643
conf_str[414] => Mux7.IN1643
conf_str[415] => Mux8.IN1643
conf_str[416] => Mux1.IN1635
conf_str[417] => Mux2.IN1635
conf_str[418] => Mux3.IN1635
conf_str[419] => Mux4.IN1635
conf_str[420] => Mux5.IN1635
conf_str[421] => Mux6.IN1635
conf_str[422] => Mux7.IN1635
conf_str[423] => Mux8.IN1635
conf_str[424] => Mux1.IN1627
conf_str[425] => Mux2.IN1627
conf_str[426] => Mux3.IN1627
conf_str[427] => Mux4.IN1627
conf_str[428] => Mux5.IN1627
conf_str[429] => Mux6.IN1627
conf_str[430] => Mux7.IN1627
conf_str[431] => Mux8.IN1627
conf_str[432] => Mux1.IN1619
conf_str[433] => Mux2.IN1619
conf_str[434] => Mux3.IN1619
conf_str[435] => Mux4.IN1619
conf_str[436] => Mux5.IN1619
conf_str[437] => Mux6.IN1619
conf_str[438] => Mux7.IN1619
conf_str[439] => Mux8.IN1619
conf_str[440] => Mux1.IN1611
conf_str[441] => Mux2.IN1611
conf_str[442] => Mux3.IN1611
conf_str[443] => Mux4.IN1611
conf_str[444] => Mux5.IN1611
conf_str[445] => Mux6.IN1611
conf_str[446] => Mux7.IN1611
conf_str[447] => Mux8.IN1611
conf_str[448] => Mux1.IN1603
conf_str[449] => Mux2.IN1603
conf_str[450] => Mux3.IN1603
conf_str[451] => Mux4.IN1603
conf_str[452] => Mux5.IN1603
conf_str[453] => Mux6.IN1603
conf_str[454] => Mux7.IN1603
conf_str[455] => Mux8.IN1603
conf_str[456] => Mux1.IN1595
conf_str[457] => Mux2.IN1595
conf_str[458] => Mux3.IN1595
conf_str[459] => Mux4.IN1595
conf_str[460] => Mux5.IN1595
conf_str[461] => Mux6.IN1595
conf_str[462] => Mux7.IN1595
conf_str[463] => Mux8.IN1595
conf_str[464] => Mux1.IN1587
conf_str[465] => Mux2.IN1587
conf_str[466] => Mux3.IN1587
conf_str[467] => Mux4.IN1587
conf_str[468] => Mux5.IN1587
conf_str[469] => Mux6.IN1587
conf_str[470] => Mux7.IN1587
conf_str[471] => Mux8.IN1587
conf_str[472] => Mux1.IN1579
conf_str[473] => Mux2.IN1579
conf_str[474] => Mux3.IN1579
conf_str[475] => Mux4.IN1579
conf_str[476] => Mux5.IN1579
conf_str[477] => Mux6.IN1579
conf_str[478] => Mux7.IN1579
conf_str[479] => Mux8.IN1579
conf_str[480] => Mux1.IN1571
conf_str[481] => Mux2.IN1571
conf_str[482] => Mux3.IN1571
conf_str[483] => Mux4.IN1571
conf_str[484] => Mux5.IN1571
conf_str[485] => Mux6.IN1571
conf_str[486] => Mux7.IN1571
conf_str[487] => Mux8.IN1571
conf_str[488] => Mux1.IN1563
conf_str[489] => Mux2.IN1563
conf_str[490] => Mux3.IN1563
conf_str[491] => Mux4.IN1563
conf_str[492] => Mux5.IN1563
conf_str[493] => Mux6.IN1563
conf_str[494] => Mux7.IN1563
conf_str[495] => Mux8.IN1563
conf_str[496] => Mux1.IN1555
conf_str[497] => Mux2.IN1555
conf_str[498] => Mux3.IN1555
conf_str[499] => Mux4.IN1555
conf_str[500] => Mux5.IN1555
conf_str[501] => Mux6.IN1555
conf_str[502] => Mux7.IN1555
conf_str[503] => Mux8.IN1555
conf_str[504] => Mux1.IN1547
conf_str[505] => Mux2.IN1547
conf_str[506] => Mux3.IN1547
conf_str[507] => Mux4.IN1547
conf_str[508] => Mux5.IN1547
conf_str[509] => Mux6.IN1547
conf_str[510] => Mux7.IN1547
conf_str[511] => Mux8.IN1547
conf_str[512] => Mux1.IN1539
conf_str[513] => Mux2.IN1539
conf_str[514] => Mux3.IN1539
conf_str[515] => Mux4.IN1539
conf_str[516] => Mux5.IN1539
conf_str[517] => Mux6.IN1539
conf_str[518] => Mux7.IN1539
conf_str[519] => Mux8.IN1539
conf_str[520] => Mux1.IN1531
conf_str[521] => Mux2.IN1531
conf_str[522] => Mux3.IN1531
conf_str[523] => Mux4.IN1531
conf_str[524] => Mux5.IN1531
conf_str[525] => Mux6.IN1531
conf_str[526] => Mux7.IN1531
conf_str[527] => Mux8.IN1531
conf_str[528] => Mux1.IN1523
conf_str[529] => Mux2.IN1523
conf_str[530] => Mux3.IN1523
conf_str[531] => Mux4.IN1523
conf_str[532] => Mux5.IN1523
conf_str[533] => Mux6.IN1523
conf_str[534] => Mux7.IN1523
conf_str[535] => Mux8.IN1523
conf_str[536] => Mux1.IN1515
conf_str[537] => Mux2.IN1515
conf_str[538] => Mux3.IN1515
conf_str[539] => Mux4.IN1515
conf_str[540] => Mux5.IN1515
conf_str[541] => Mux6.IN1515
conf_str[542] => Mux7.IN1515
conf_str[543] => Mux8.IN1515
conf_str[544] => Mux1.IN1507
conf_str[545] => Mux2.IN1507
conf_str[546] => Mux3.IN1507
conf_str[547] => Mux4.IN1507
conf_str[548] => Mux5.IN1507
conf_str[549] => Mux6.IN1507
conf_str[550] => Mux7.IN1507
conf_str[551] => Mux8.IN1507
conf_str[552] => Mux1.IN1499
conf_str[553] => Mux2.IN1499
conf_str[554] => Mux3.IN1499
conf_str[555] => Mux4.IN1499
conf_str[556] => Mux5.IN1499
conf_str[557] => Mux6.IN1499
conf_str[558] => Mux7.IN1499
conf_str[559] => Mux8.IN1499
conf_str[560] => Mux1.IN1491
conf_str[561] => Mux2.IN1491
conf_str[562] => Mux3.IN1491
conf_str[563] => Mux4.IN1491
conf_str[564] => Mux5.IN1491
conf_str[565] => Mux6.IN1491
conf_str[566] => Mux7.IN1491
conf_str[567] => Mux8.IN1491
conf_str[568] => Mux1.IN1483
conf_str[569] => Mux2.IN1483
conf_str[570] => Mux3.IN1483
conf_str[571] => Mux4.IN1483
conf_str[572] => Mux5.IN1483
conf_str[573] => Mux6.IN1483
conf_str[574] => Mux7.IN1483
conf_str[575] => Mux8.IN1483
conf_str[576] => Mux1.IN1475
conf_str[577] => Mux2.IN1475
conf_str[578] => Mux3.IN1475
conf_str[579] => Mux4.IN1475
conf_str[580] => Mux5.IN1475
conf_str[581] => Mux6.IN1475
conf_str[582] => Mux7.IN1475
conf_str[583] => Mux8.IN1475
conf_str[584] => Mux1.IN1467
conf_str[585] => Mux2.IN1467
conf_str[586] => Mux3.IN1467
conf_str[587] => Mux4.IN1467
conf_str[588] => Mux5.IN1467
conf_str[589] => Mux6.IN1467
conf_str[590] => Mux7.IN1467
conf_str[591] => Mux8.IN1467
conf_str[592] => Mux1.IN1459
conf_str[593] => Mux2.IN1459
conf_str[594] => Mux3.IN1459
conf_str[595] => Mux4.IN1459
conf_str[596] => Mux5.IN1459
conf_str[597] => Mux6.IN1459
conf_str[598] => Mux7.IN1459
conf_str[599] => Mux8.IN1459
conf_str[600] => Mux1.IN1451
conf_str[601] => Mux2.IN1451
conf_str[602] => Mux3.IN1451
conf_str[603] => Mux4.IN1451
conf_str[604] => Mux5.IN1451
conf_str[605] => Mux6.IN1451
conf_str[606] => Mux7.IN1451
conf_str[607] => Mux8.IN1451
conf_str[608] => Mux1.IN1443
conf_str[609] => Mux2.IN1443
conf_str[610] => Mux3.IN1443
conf_str[611] => Mux4.IN1443
conf_str[612] => Mux5.IN1443
conf_str[613] => Mux6.IN1443
conf_str[614] => Mux7.IN1443
conf_str[615] => Mux8.IN1443
conf_str[616] => Mux1.IN1435
conf_str[617] => Mux2.IN1435
conf_str[618] => Mux3.IN1435
conf_str[619] => Mux4.IN1435
conf_str[620] => Mux5.IN1435
conf_str[621] => Mux6.IN1435
conf_str[622] => Mux7.IN1435
conf_str[623] => Mux8.IN1435
conf_str[624] => Mux1.IN1427
conf_str[625] => Mux2.IN1427
conf_str[626] => Mux3.IN1427
conf_str[627] => Mux4.IN1427
conf_str[628] => Mux5.IN1427
conf_str[629] => Mux6.IN1427
conf_str[630] => Mux7.IN1427
conf_str[631] => Mux8.IN1427
conf_str[632] => Mux1.IN1419
conf_str[633] => Mux2.IN1419
conf_str[634] => Mux3.IN1419
conf_str[635] => Mux4.IN1419
conf_str[636] => Mux5.IN1419
conf_str[637] => Mux6.IN1419
conf_str[638] => Mux7.IN1419
conf_str[639] => Mux8.IN1419
conf_str[640] => Mux1.IN1411
conf_str[641] => Mux2.IN1411
conf_str[642] => Mux3.IN1411
conf_str[643] => Mux4.IN1411
conf_str[644] => Mux5.IN1411
conf_str[645] => Mux6.IN1411
conf_str[646] => Mux7.IN1411
conf_str[647] => Mux8.IN1411
conf_str[648] => Mux1.IN1403
conf_str[649] => Mux2.IN1403
conf_str[650] => Mux3.IN1403
conf_str[651] => Mux4.IN1403
conf_str[652] => Mux5.IN1403
conf_str[653] => Mux6.IN1403
conf_str[654] => Mux7.IN1403
conf_str[655] => Mux8.IN1403
conf_str[656] => Mux1.IN1395
conf_str[657] => Mux2.IN1395
conf_str[658] => Mux3.IN1395
conf_str[659] => Mux4.IN1395
conf_str[660] => Mux5.IN1395
conf_str[661] => Mux6.IN1395
conf_str[662] => Mux7.IN1395
conf_str[663] => Mux8.IN1395
conf_str[664] => Mux1.IN1387
conf_str[665] => Mux2.IN1387
conf_str[666] => Mux3.IN1387
conf_str[667] => Mux4.IN1387
conf_str[668] => Mux5.IN1387
conf_str[669] => Mux6.IN1387
conf_str[670] => Mux7.IN1387
conf_str[671] => Mux8.IN1387
conf_str[672] => Mux1.IN1379
conf_str[673] => Mux2.IN1379
conf_str[674] => Mux3.IN1379
conf_str[675] => Mux4.IN1379
conf_str[676] => Mux5.IN1379
conf_str[677] => Mux6.IN1379
conf_str[678] => Mux7.IN1379
conf_str[679] => Mux8.IN1379
conf_str[680] => Mux1.IN1371
conf_str[681] => Mux2.IN1371
conf_str[682] => Mux3.IN1371
conf_str[683] => Mux4.IN1371
conf_str[684] => Mux5.IN1371
conf_str[685] => Mux6.IN1371
conf_str[686] => Mux7.IN1371
conf_str[687] => Mux8.IN1371
conf_str[688] => Mux1.IN1363
conf_str[689] => Mux2.IN1363
conf_str[690] => Mux3.IN1363
conf_str[691] => Mux4.IN1363
conf_str[692] => Mux5.IN1363
conf_str[693] => Mux6.IN1363
conf_str[694] => Mux7.IN1363
conf_str[695] => Mux8.IN1363
conf_str[696] => Mux1.IN1355
conf_str[697] => Mux2.IN1355
conf_str[698] => Mux3.IN1355
conf_str[699] => Mux4.IN1355
conf_str[700] => Mux5.IN1355
conf_str[701] => Mux6.IN1355
conf_str[702] => Mux7.IN1355
conf_str[703] => Mux8.IN1355
conf_str[704] => Mux1.IN1347
conf_str[705] => Mux2.IN1347
conf_str[706] => Mux3.IN1347
conf_str[707] => Mux4.IN1347
conf_str[708] => Mux5.IN1347
conf_str[709] => Mux6.IN1347
conf_str[710] => Mux7.IN1347
conf_str[711] => Mux8.IN1347
conf_str[712] => Mux1.IN1339
conf_str[713] => Mux2.IN1339
conf_str[714] => Mux3.IN1339
conf_str[715] => Mux4.IN1339
conf_str[716] => Mux5.IN1339
conf_str[717] => Mux6.IN1339
conf_str[718] => Mux7.IN1339
conf_str[719] => Mux8.IN1339
conf_str[720] => Mux1.IN1331
conf_str[721] => Mux2.IN1331
conf_str[722] => Mux3.IN1331
conf_str[723] => Mux4.IN1331
conf_str[724] => Mux5.IN1331
conf_str[725] => Mux6.IN1331
conf_str[726] => Mux7.IN1331
conf_str[727] => Mux8.IN1331
conf_str[728] => Mux1.IN1323
conf_str[729] => Mux2.IN1323
conf_str[730] => Mux3.IN1323
conf_str[731] => Mux4.IN1323
conf_str[732] => Mux5.IN1323
conf_str[733] => Mux6.IN1323
conf_str[734] => Mux7.IN1323
conf_str[735] => Mux8.IN1323
conf_str[736] => Mux1.IN1315
conf_str[737] => Mux2.IN1315
conf_str[738] => Mux3.IN1315
conf_str[739] => Mux4.IN1315
conf_str[740] => Mux5.IN1315
conf_str[741] => Mux6.IN1315
conf_str[742] => Mux7.IN1315
conf_str[743] => Mux8.IN1315
conf_str[744] => Mux1.IN1307
conf_str[745] => Mux2.IN1307
conf_str[746] => Mux3.IN1307
conf_str[747] => Mux4.IN1307
conf_str[748] => Mux5.IN1307
conf_str[749] => Mux6.IN1307
conf_str[750] => Mux7.IN1307
conf_str[751] => Mux8.IN1307
conf_str[752] => Mux1.IN1299
conf_str[753] => Mux2.IN1299
conf_str[754] => Mux3.IN1299
conf_str[755] => Mux4.IN1299
conf_str[756] => Mux5.IN1299
conf_str[757] => Mux6.IN1299
conf_str[758] => Mux7.IN1299
conf_str[759] => Mux8.IN1299
conf_str[760] => Mux1.IN1291
conf_str[761] => Mux2.IN1291
conf_str[762] => Mux3.IN1291
conf_str[763] => Mux4.IN1291
conf_str[764] => Mux5.IN1291
conf_str[765] => Mux6.IN1291
conf_str[766] => Mux7.IN1291
conf_str[767] => Mux8.IN1291
conf_str[768] => Mux1.IN1283
conf_str[769] => Mux2.IN1283
conf_str[770] => Mux3.IN1283
conf_str[771] => Mux4.IN1283
conf_str[772] => Mux5.IN1283
conf_str[773] => Mux6.IN1283
conf_str[774] => Mux7.IN1283
conf_str[775] => Mux8.IN1283
conf_str[776] => Mux1.IN1275
conf_str[777] => Mux2.IN1275
conf_str[778] => Mux3.IN1275
conf_str[779] => Mux4.IN1275
conf_str[780] => Mux5.IN1275
conf_str[781] => Mux6.IN1275
conf_str[782] => Mux7.IN1275
conf_str[783] => Mux8.IN1275
conf_str[784] => Mux1.IN1267
conf_str[785] => Mux2.IN1267
conf_str[786] => Mux3.IN1267
conf_str[787] => Mux4.IN1267
conf_str[788] => Mux5.IN1267
conf_str[789] => Mux6.IN1267
conf_str[790] => Mux7.IN1267
conf_str[791] => Mux8.IN1267
conf_str[792] => Mux1.IN1259
conf_str[793] => Mux2.IN1259
conf_str[794] => Mux3.IN1259
conf_str[795] => Mux4.IN1259
conf_str[796] => Mux5.IN1259
conf_str[797] => Mux6.IN1259
conf_str[798] => Mux7.IN1259
conf_str[799] => Mux8.IN1259
conf_str[800] => Mux1.IN1251
conf_str[801] => Mux2.IN1251
conf_str[802] => Mux3.IN1251
conf_str[803] => Mux4.IN1251
conf_str[804] => Mux5.IN1251
conf_str[805] => Mux6.IN1251
conf_str[806] => Mux7.IN1251
conf_str[807] => Mux8.IN1251
conf_str[808] => Mux1.IN1243
conf_str[809] => Mux2.IN1243
conf_str[810] => Mux3.IN1243
conf_str[811] => Mux4.IN1243
conf_str[812] => Mux5.IN1243
conf_str[813] => Mux6.IN1243
conf_str[814] => Mux7.IN1243
conf_str[815] => Mux8.IN1243
conf_str[816] => Mux1.IN1235
conf_str[817] => Mux2.IN1235
conf_str[818] => Mux3.IN1235
conf_str[819] => Mux4.IN1235
conf_str[820] => Mux5.IN1235
conf_str[821] => Mux6.IN1235
conf_str[822] => Mux7.IN1235
conf_str[823] => Mux8.IN1235
conf_str[824] => Mux1.IN1227
conf_str[825] => Mux2.IN1227
conf_str[826] => Mux3.IN1227
conf_str[827] => Mux4.IN1227
conf_str[828] => Mux5.IN1227
conf_str[829] => Mux6.IN1227
conf_str[830] => Mux7.IN1227
conf_str[831] => Mux8.IN1227
conf_str[832] => Mux1.IN1219
conf_str[833] => Mux2.IN1219
conf_str[834] => Mux3.IN1219
conf_str[835] => Mux4.IN1219
conf_str[836] => Mux5.IN1219
conf_str[837] => Mux6.IN1219
conf_str[838] => Mux7.IN1219
conf_str[839] => Mux8.IN1219
conf_str[840] => Mux1.IN1211
conf_str[841] => Mux2.IN1211
conf_str[842] => Mux3.IN1211
conf_str[843] => Mux4.IN1211
conf_str[844] => Mux5.IN1211
conf_str[845] => Mux6.IN1211
conf_str[846] => Mux7.IN1211
conf_str[847] => Mux8.IN1211
conf_str[848] => Mux1.IN1203
conf_str[849] => Mux2.IN1203
conf_str[850] => Mux3.IN1203
conf_str[851] => Mux4.IN1203
conf_str[852] => Mux5.IN1203
conf_str[853] => Mux6.IN1203
conf_str[854] => Mux7.IN1203
conf_str[855] => Mux8.IN1203
conf_str[856] => Mux1.IN1195
conf_str[857] => Mux2.IN1195
conf_str[858] => Mux3.IN1195
conf_str[859] => Mux4.IN1195
conf_str[860] => Mux5.IN1195
conf_str[861] => Mux6.IN1195
conf_str[862] => Mux7.IN1195
conf_str[863] => Mux8.IN1195
conf_str[864] => Mux1.IN1187
conf_str[865] => Mux2.IN1187
conf_str[866] => Mux3.IN1187
conf_str[867] => Mux4.IN1187
conf_str[868] => Mux5.IN1187
conf_str[869] => Mux6.IN1187
conf_str[870] => Mux7.IN1187
conf_str[871] => Mux8.IN1187
conf_str[872] => Mux1.IN1179
conf_str[873] => Mux2.IN1179
conf_str[874] => Mux3.IN1179
conf_str[875] => Mux4.IN1179
conf_str[876] => Mux5.IN1179
conf_str[877] => Mux6.IN1179
conf_str[878] => Mux7.IN1179
conf_str[879] => Mux8.IN1179
conf_str[880] => Mux1.IN1171
conf_str[881] => Mux2.IN1171
conf_str[882] => Mux3.IN1171
conf_str[883] => Mux4.IN1171
conf_str[884] => Mux5.IN1171
conf_str[885] => Mux6.IN1171
conf_str[886] => Mux7.IN1171
conf_str[887] => Mux8.IN1171
conf_str[888] => Mux1.IN1163
conf_str[889] => Mux2.IN1163
conf_str[890] => Mux3.IN1163
conf_str[891] => Mux4.IN1163
conf_str[892] => Mux5.IN1163
conf_str[893] => Mux6.IN1163
conf_str[894] => Mux7.IN1163
conf_str[895] => Mux8.IN1163
conf_str[896] => Mux1.IN1155
conf_str[897] => Mux2.IN1155
conf_str[898] => Mux3.IN1155
conf_str[899] => Mux4.IN1155
conf_str[900] => Mux5.IN1155
conf_str[901] => Mux6.IN1155
conf_str[902] => Mux7.IN1155
conf_str[903] => Mux8.IN1155
conf_str[904] => Mux1.IN1147
conf_str[905] => Mux2.IN1147
conf_str[906] => Mux3.IN1147
conf_str[907] => Mux4.IN1147
conf_str[908] => Mux5.IN1147
conf_str[909] => Mux6.IN1147
conf_str[910] => Mux7.IN1147
conf_str[911] => Mux8.IN1147
conf_str[912] => Mux1.IN1139
conf_str[913] => Mux2.IN1139
conf_str[914] => Mux3.IN1139
conf_str[915] => Mux4.IN1139
conf_str[916] => Mux5.IN1139
conf_str[917] => Mux6.IN1139
conf_str[918] => Mux7.IN1139
conf_str[919] => Mux8.IN1139
conf_str[920] => Mux1.IN1131
conf_str[921] => Mux2.IN1131
conf_str[922] => Mux3.IN1131
conf_str[923] => Mux4.IN1131
conf_str[924] => Mux5.IN1131
conf_str[925] => Mux6.IN1131
conf_str[926] => Mux7.IN1131
conf_str[927] => Mux8.IN1131
conf_str[928] => Mux1.IN1123
conf_str[929] => Mux2.IN1123
conf_str[930] => Mux3.IN1123
conf_str[931] => Mux4.IN1123
conf_str[932] => Mux5.IN1123
conf_str[933] => Mux6.IN1123
conf_str[934] => Mux7.IN1123
conf_str[935] => Mux8.IN1123
conf_str[936] => Mux1.IN1115
conf_str[937] => Mux2.IN1115
conf_str[938] => Mux3.IN1115
conf_str[939] => Mux4.IN1115
conf_str[940] => Mux5.IN1115
conf_str[941] => Mux6.IN1115
conf_str[942] => Mux7.IN1115
conf_str[943] => Mux8.IN1115
conf_str[944] => Mux1.IN1107
conf_str[945] => Mux2.IN1107
conf_str[946] => Mux3.IN1107
conf_str[947] => Mux4.IN1107
conf_str[948] => Mux5.IN1107
conf_str[949] => Mux6.IN1107
conf_str[950] => Mux7.IN1107
conf_str[951] => Mux8.IN1107
conf_str[952] => Mux1.IN1099
conf_str[953] => Mux2.IN1099
conf_str[954] => Mux3.IN1099
conf_str[955] => Mux4.IN1099
conf_str[956] => Mux5.IN1099
conf_str[957] => Mux6.IN1099
conf_str[958] => Mux7.IN1099
conf_str[959] => Mux8.IN1099
conf_str[960] => Mux1.IN1091
conf_str[961] => Mux2.IN1091
conf_str[962] => Mux3.IN1091
conf_str[963] => Mux4.IN1091
conf_str[964] => Mux5.IN1091
conf_str[965] => Mux6.IN1091
conf_str[966] => Mux7.IN1091
conf_str[967] => Mux8.IN1091
conf_str[968] => Mux1.IN1083
conf_str[969] => Mux2.IN1083
conf_str[970] => Mux3.IN1083
conf_str[971] => Mux4.IN1083
conf_str[972] => Mux5.IN1083
conf_str[973] => Mux6.IN1083
conf_str[974] => Mux7.IN1083
conf_str[975] => Mux8.IN1083
conf_str[976] => Mux1.IN1075
conf_str[977] => Mux2.IN1075
conf_str[978] => Mux3.IN1075
conf_str[979] => Mux4.IN1075
conf_str[980] => Mux5.IN1075
conf_str[981] => Mux6.IN1075
conf_str[982] => Mux7.IN1075
conf_str[983] => Mux8.IN1075
conf_str[984] => Mux1.IN1067
conf_str[985] => Mux2.IN1067
conf_str[986] => Mux3.IN1067
conf_str[987] => Mux4.IN1067
conf_str[988] => Mux5.IN1067
conf_str[989] => Mux6.IN1067
conf_str[990] => Mux7.IN1067
conf_str[991] => Mux8.IN1067
conf_str[992] => Mux1.IN1059
conf_str[993] => Mux2.IN1059
conf_str[994] => Mux3.IN1059
conf_str[995] => Mux4.IN1059
conf_str[996] => Mux5.IN1059
conf_str[997] => Mux6.IN1059
conf_str[998] => Mux7.IN1059
conf_str[999] => Mux8.IN1059
conf_str[1000] => Mux1.IN1051
conf_str[1001] => Mux2.IN1051
conf_str[1002] => Mux3.IN1051
conf_str[1003] => Mux4.IN1051
conf_str[1004] => Mux5.IN1051
conf_str[1005] => Mux6.IN1051
conf_str[1006] => Mux7.IN1051
conf_str[1007] => Mux8.IN1051
conf_str[1008] => Mux1.IN1043
conf_str[1009] => Mux2.IN1043
conf_str[1010] => Mux3.IN1043
conf_str[1011] => Mux4.IN1043
conf_str[1012] => Mux5.IN1043
conf_str[1013] => Mux6.IN1043
conf_str[1014] => Mux7.IN1043
conf_str[1015] => Mux8.IN1043
conf_str[1016] => Mux1.IN1035
conf_str[1017] => Mux2.IN1035
conf_str[1018] => Mux3.IN1035
conf_str[1019] => Mux4.IN1035
conf_str[1020] => Mux5.IN1035
conf_str[1021] => Mux6.IN1035
conf_str[1022] => Mux7.IN1035
conf_str[1023] => Mux8.IN1035
conf_str[1024] => Mux1.IN1027
conf_str[1025] => Mux2.IN1027
conf_str[1026] => Mux3.IN1027
conf_str[1027] => Mux4.IN1027
conf_str[1028] => Mux5.IN1027
conf_str[1029] => Mux6.IN1027
conf_str[1030] => Mux7.IN1027
conf_str[1031] => Mux8.IN1027
conf_str[1032] => Mux1.IN1019
conf_str[1033] => Mux2.IN1019
conf_str[1034] => Mux3.IN1019
conf_str[1035] => Mux4.IN1019
conf_str[1036] => Mux5.IN1019
conf_str[1037] => Mux6.IN1019
conf_str[1038] => Mux7.IN1019
conf_str[1039] => Mux8.IN1019
conf_str[1040] => Mux1.IN1011
conf_str[1041] => Mux2.IN1011
conf_str[1042] => Mux3.IN1011
conf_str[1043] => Mux4.IN1011
conf_str[1044] => Mux5.IN1011
conf_str[1045] => Mux6.IN1011
conf_str[1046] => Mux7.IN1011
conf_str[1047] => Mux8.IN1011
conf_str[1048] => Mux1.IN1003
conf_str[1049] => Mux2.IN1003
conf_str[1050] => Mux3.IN1003
conf_str[1051] => Mux4.IN1003
conf_str[1052] => Mux5.IN1003
conf_str[1053] => Mux6.IN1003
conf_str[1054] => Mux7.IN1003
conf_str[1055] => Mux8.IN1003
conf_str[1056] => Mux1.IN995
conf_str[1057] => Mux2.IN995
conf_str[1058] => Mux3.IN995
conf_str[1059] => Mux4.IN995
conf_str[1060] => Mux5.IN995
conf_str[1061] => Mux6.IN995
conf_str[1062] => Mux7.IN995
conf_str[1063] => Mux8.IN995
conf_str[1064] => Mux1.IN987
conf_str[1065] => Mux2.IN987
conf_str[1066] => Mux3.IN987
conf_str[1067] => Mux4.IN987
conf_str[1068] => Mux5.IN987
conf_str[1069] => Mux6.IN987
conf_str[1070] => Mux7.IN987
conf_str[1071] => Mux8.IN987
conf_str[1072] => Mux1.IN979
conf_str[1073] => Mux2.IN979
conf_str[1074] => Mux3.IN979
conf_str[1075] => Mux4.IN979
conf_str[1076] => Mux5.IN979
conf_str[1077] => Mux6.IN979
conf_str[1078] => Mux7.IN979
conf_str[1079] => Mux8.IN979
conf_str[1080] => Mux1.IN971
conf_str[1081] => Mux2.IN971
conf_str[1082] => Mux3.IN971
conf_str[1083] => Mux4.IN971
conf_str[1084] => Mux5.IN971
conf_str[1085] => Mux6.IN971
conf_str[1086] => Mux7.IN971
conf_str[1087] => Mux8.IN971
conf_str[1088] => Mux1.IN963
conf_str[1089] => Mux2.IN963
conf_str[1090] => Mux3.IN963
conf_str[1091] => Mux4.IN963
conf_str[1092] => Mux5.IN963
conf_str[1093] => Mux6.IN963
conf_str[1094] => Mux7.IN963
conf_str[1095] => Mux8.IN963
conf_str[1096] => Mux1.IN955
conf_str[1097] => Mux2.IN955
conf_str[1098] => Mux3.IN955
conf_str[1099] => Mux4.IN955
conf_str[1100] => Mux5.IN955
conf_str[1101] => Mux6.IN955
conf_str[1102] => Mux7.IN955
conf_str[1103] => Mux8.IN955
conf_str[1104] => Mux1.IN947
conf_str[1105] => Mux2.IN947
conf_str[1106] => Mux3.IN947
conf_str[1107] => Mux4.IN947
conf_str[1108] => Mux5.IN947
conf_str[1109] => Mux6.IN947
conf_str[1110] => Mux7.IN947
conf_str[1111] => Mux8.IN947
conf_str[1112] => Mux1.IN939
conf_str[1113] => Mux2.IN939
conf_str[1114] => Mux3.IN939
conf_str[1115] => Mux4.IN939
conf_str[1116] => Mux5.IN939
conf_str[1117] => Mux6.IN939
conf_str[1118] => Mux7.IN939
conf_str[1119] => Mux8.IN939
conf_str[1120] => Mux1.IN931
conf_str[1121] => Mux2.IN931
conf_str[1122] => Mux3.IN931
conf_str[1123] => Mux4.IN931
conf_str[1124] => Mux5.IN931
conf_str[1125] => Mux6.IN931
conf_str[1126] => Mux7.IN931
conf_str[1127] => Mux8.IN931
conf_str[1128] => Mux1.IN923
conf_str[1129] => Mux2.IN923
conf_str[1130] => Mux3.IN923
conf_str[1131] => Mux4.IN923
conf_str[1132] => Mux5.IN923
conf_str[1133] => Mux6.IN923
conf_str[1134] => Mux7.IN923
conf_str[1135] => Mux8.IN923
conf_str[1136] => Mux1.IN915
conf_str[1137] => Mux2.IN915
conf_str[1138] => Mux3.IN915
conf_str[1139] => Mux4.IN915
conf_str[1140] => Mux5.IN915
conf_str[1141] => Mux6.IN915
conf_str[1142] => Mux7.IN915
conf_str[1143] => Mux8.IN915
conf_str[1144] => Mux1.IN907
conf_str[1145] => Mux2.IN907
conf_str[1146] => Mux3.IN907
conf_str[1147] => Mux4.IN907
conf_str[1148] => Mux5.IN907
conf_str[1149] => Mux6.IN907
conf_str[1150] => Mux7.IN907
conf_str[1151] => Mux8.IN907
conf_str[1152] => Mux1.IN899
conf_str[1153] => Mux2.IN899
conf_str[1154] => Mux3.IN899
conf_str[1155] => Mux4.IN899
conf_str[1156] => Mux5.IN899
conf_str[1157] => Mux6.IN899
conf_str[1158] => Mux7.IN899
conf_str[1159] => Mux8.IN899
conf_str[1160] => Mux1.IN891
conf_str[1161] => Mux2.IN891
conf_str[1162] => Mux3.IN891
conf_str[1163] => Mux4.IN891
conf_str[1164] => Mux5.IN891
conf_str[1165] => Mux6.IN891
conf_str[1166] => Mux7.IN891
conf_str[1167] => Mux8.IN891
conf_str[1168] => Mux1.IN883
conf_str[1169] => Mux2.IN883
conf_str[1170] => Mux3.IN883
conf_str[1171] => Mux4.IN883
conf_str[1172] => Mux5.IN883
conf_str[1173] => Mux6.IN883
conf_str[1174] => Mux7.IN883
conf_str[1175] => Mux8.IN883
conf_str[1176] => Mux1.IN875
conf_str[1177] => Mux2.IN875
conf_str[1178] => Mux3.IN875
conf_str[1179] => Mux4.IN875
conf_str[1180] => Mux5.IN875
conf_str[1181] => Mux6.IN875
conf_str[1182] => Mux7.IN875
conf_str[1183] => Mux8.IN875
conf_str[1184] => Mux1.IN867
conf_str[1185] => Mux2.IN867
conf_str[1186] => Mux3.IN867
conf_str[1187] => Mux4.IN867
conf_str[1188] => Mux5.IN867
conf_str[1189] => Mux6.IN867
conf_str[1190] => Mux7.IN867
conf_str[1191] => Mux8.IN867
conf_str[1192] => Mux1.IN859
conf_str[1193] => Mux2.IN859
conf_str[1194] => Mux3.IN859
conf_str[1195] => Mux4.IN859
conf_str[1196] => Mux5.IN859
conf_str[1197] => Mux6.IN859
conf_str[1198] => Mux7.IN859
conf_str[1199] => Mux8.IN859
conf_str[1200] => Mux1.IN851
conf_str[1201] => Mux2.IN851
conf_str[1202] => Mux3.IN851
conf_str[1203] => Mux4.IN851
conf_str[1204] => Mux5.IN851
conf_str[1205] => Mux6.IN851
conf_str[1206] => Mux7.IN851
conf_str[1207] => Mux8.IN851
conf_str[1208] => Mux1.IN843
conf_str[1209] => Mux2.IN843
conf_str[1210] => Mux3.IN843
conf_str[1211] => Mux4.IN843
conf_str[1212] => Mux5.IN843
conf_str[1213] => Mux6.IN843
conf_str[1214] => Mux7.IN843
conf_str[1215] => Mux8.IN843
conf_str[1216] => Mux1.IN835
conf_str[1217] => Mux2.IN835
conf_str[1218] => Mux3.IN835
conf_str[1219] => Mux4.IN835
conf_str[1220] => Mux5.IN835
conf_str[1221] => Mux6.IN835
conf_str[1222] => Mux7.IN835
conf_str[1223] => Mux8.IN835
conf_str[1224] => Mux1.IN827
conf_str[1225] => Mux2.IN827
conf_str[1226] => Mux3.IN827
conf_str[1227] => Mux4.IN827
conf_str[1228] => Mux5.IN827
conf_str[1229] => Mux6.IN827
conf_str[1230] => Mux7.IN827
conf_str[1231] => Mux8.IN827
conf_str[1232] => Mux1.IN819
conf_str[1233] => Mux2.IN819
conf_str[1234] => Mux3.IN819
conf_str[1235] => Mux4.IN819
conf_str[1236] => Mux5.IN819
conf_str[1237] => Mux6.IN819
conf_str[1238] => Mux7.IN819
conf_str[1239] => Mux8.IN819
conf_str[1240] => Mux1.IN811
conf_str[1241] => Mux2.IN811
conf_str[1242] => Mux3.IN811
conf_str[1243] => Mux4.IN811
conf_str[1244] => Mux5.IN811
conf_str[1245] => Mux6.IN811
conf_str[1246] => Mux7.IN811
conf_str[1247] => Mux8.IN811
conf_str[1248] => Mux1.IN803
conf_str[1249] => Mux2.IN803
conf_str[1250] => Mux3.IN803
conf_str[1251] => Mux4.IN803
conf_str[1252] => Mux5.IN803
conf_str[1253] => Mux6.IN803
conf_str[1254] => Mux7.IN803
conf_str[1255] => Mux8.IN803
conf_str[1256] => Mux1.IN795
conf_str[1257] => Mux2.IN795
conf_str[1258] => Mux3.IN795
conf_str[1259] => Mux4.IN795
conf_str[1260] => Mux5.IN795
conf_str[1261] => Mux6.IN795
conf_str[1262] => Mux7.IN795
conf_str[1263] => Mux8.IN795
conf_str[1264] => Mux1.IN787
conf_str[1265] => Mux2.IN787
conf_str[1266] => Mux3.IN787
conf_str[1267] => Mux4.IN787
conf_str[1268] => Mux5.IN787
conf_str[1269] => Mux6.IN787
conf_str[1270] => Mux7.IN787
conf_str[1271] => Mux8.IN787
conf_str[1272] => Mux1.IN779
conf_str[1273] => Mux2.IN779
conf_str[1274] => Mux3.IN779
conf_str[1275] => Mux4.IN779
conf_str[1276] => Mux5.IN779
conf_str[1277] => Mux6.IN779
conf_str[1278] => Mux7.IN779
conf_str[1279] => Mux8.IN779
conf_str[1280] => Mux1.IN771
conf_str[1281] => Mux2.IN771
conf_str[1282] => Mux3.IN771
conf_str[1283] => Mux4.IN771
conf_str[1284] => Mux5.IN771
conf_str[1285] => Mux6.IN771
conf_str[1286] => Mux7.IN771
conf_str[1287] => Mux8.IN771
conf_str[1288] => Mux1.IN763
conf_str[1289] => Mux2.IN763
conf_str[1290] => Mux3.IN763
conf_str[1291] => Mux4.IN763
conf_str[1292] => Mux5.IN763
conf_str[1293] => Mux6.IN763
conf_str[1294] => Mux7.IN763
conf_str[1295] => Mux8.IN763
conf_str[1296] => Mux1.IN755
conf_str[1297] => Mux2.IN755
conf_str[1298] => Mux3.IN755
conf_str[1299] => Mux4.IN755
conf_str[1300] => Mux5.IN755
conf_str[1301] => Mux6.IN755
conf_str[1302] => Mux7.IN755
conf_str[1303] => Mux8.IN755
conf_str[1304] => Mux1.IN747
conf_str[1305] => Mux2.IN747
conf_str[1306] => Mux3.IN747
conf_str[1307] => Mux4.IN747
conf_str[1308] => Mux5.IN747
conf_str[1309] => Mux6.IN747
conf_str[1310] => Mux7.IN747
conf_str[1311] => Mux8.IN747
conf_str[1312] => Mux1.IN739
conf_str[1313] => Mux2.IN739
conf_str[1314] => Mux3.IN739
conf_str[1315] => Mux4.IN739
conf_str[1316] => Mux5.IN739
conf_str[1317] => Mux6.IN739
conf_str[1318] => Mux7.IN739
conf_str[1319] => Mux8.IN739
conf_str[1320] => Mux1.IN731
conf_str[1321] => Mux2.IN731
conf_str[1322] => Mux3.IN731
conf_str[1323] => Mux4.IN731
conf_str[1324] => Mux5.IN731
conf_str[1325] => Mux6.IN731
conf_str[1326] => Mux7.IN731
conf_str[1327] => Mux8.IN731
conf_str[1328] => Mux1.IN723
conf_str[1329] => Mux2.IN723
conf_str[1330] => Mux3.IN723
conf_str[1331] => Mux4.IN723
conf_str[1332] => Mux5.IN723
conf_str[1333] => Mux6.IN723
conf_str[1334] => Mux7.IN723
conf_str[1335] => Mux8.IN723
conf_str[1336] => Mux1.IN715
conf_str[1337] => Mux2.IN715
conf_str[1338] => Mux3.IN715
conf_str[1339] => Mux4.IN715
conf_str[1340] => Mux5.IN715
conf_str[1341] => Mux6.IN715
conf_str[1342] => Mux7.IN715
conf_str[1343] => Mux8.IN715
conf_str[1344] => Mux1.IN707
conf_str[1345] => Mux2.IN707
conf_str[1346] => Mux3.IN707
conf_str[1347] => Mux4.IN707
conf_str[1348] => Mux5.IN707
conf_str[1349] => Mux6.IN707
conf_str[1350] => Mux7.IN707
conf_str[1351] => Mux8.IN707
conf_str[1352] => Mux1.IN699
conf_str[1353] => Mux2.IN699
conf_str[1354] => Mux3.IN699
conf_str[1355] => Mux4.IN699
conf_str[1356] => Mux5.IN699
conf_str[1357] => Mux6.IN699
conf_str[1358] => Mux7.IN699
conf_str[1359] => Mux8.IN699
conf_str[1360] => Mux1.IN691
conf_str[1361] => Mux2.IN691
conf_str[1362] => Mux3.IN691
conf_str[1363] => Mux4.IN691
conf_str[1364] => Mux5.IN691
conf_str[1365] => Mux6.IN691
conf_str[1366] => Mux7.IN691
conf_str[1367] => Mux8.IN691
conf_str[1368] => Mux1.IN683
conf_str[1369] => Mux2.IN683
conf_str[1370] => Mux3.IN683
conf_str[1371] => Mux4.IN683
conf_str[1372] => Mux5.IN683
conf_str[1373] => Mux6.IN683
conf_str[1374] => Mux7.IN683
conf_str[1375] => Mux8.IN683
conf_str[1376] => Mux1.IN675
conf_str[1377] => Mux2.IN675
conf_str[1378] => Mux3.IN675
conf_str[1379] => Mux4.IN675
conf_str[1380] => Mux5.IN675
conf_str[1381] => Mux6.IN675
conf_str[1382] => Mux7.IN675
conf_str[1383] => Mux8.IN675
conf_str[1384] => Mux1.IN667
conf_str[1385] => Mux2.IN667
conf_str[1386] => Mux3.IN667
conf_str[1387] => Mux4.IN667
conf_str[1388] => Mux5.IN667
conf_str[1389] => Mux6.IN667
conf_str[1390] => Mux7.IN667
conf_str[1391] => Mux8.IN667
conf_str[1392] => Mux1.IN659
conf_str[1393] => Mux2.IN659
conf_str[1394] => Mux3.IN659
conf_str[1395] => Mux4.IN659
conf_str[1396] => Mux5.IN659
conf_str[1397] => Mux6.IN659
conf_str[1398] => Mux7.IN659
conf_str[1399] => Mux8.IN659
conf_str[1400] => Mux1.IN651
conf_str[1401] => Mux2.IN651
conf_str[1402] => Mux3.IN651
conf_str[1403] => Mux4.IN651
conf_str[1404] => Mux5.IN651
conf_str[1405] => Mux6.IN651
conf_str[1406] => Mux7.IN651
conf_str[1407] => Mux8.IN651
conf_str[1408] => Mux1.IN643
conf_str[1409] => Mux2.IN643
conf_str[1410] => Mux3.IN643
conf_str[1411] => Mux4.IN643
conf_str[1412] => Mux5.IN643
conf_str[1413] => Mux6.IN643
conf_str[1414] => Mux7.IN643
conf_str[1415] => Mux8.IN643
conf_str[1416] => Mux1.IN635
conf_str[1417] => Mux2.IN635
conf_str[1418] => Mux3.IN635
conf_str[1419] => Mux4.IN635
conf_str[1420] => Mux5.IN635
conf_str[1421] => Mux6.IN635
conf_str[1422] => Mux7.IN635
conf_str[1423] => Mux8.IN635
conf_str[1424] => Mux1.IN627
conf_str[1425] => Mux2.IN627
conf_str[1426] => Mux3.IN627
conf_str[1427] => Mux4.IN627
conf_str[1428] => Mux5.IN627
conf_str[1429] => Mux6.IN627
conf_str[1430] => Mux7.IN627
conf_str[1431] => Mux8.IN627
conf_str[1432] => Mux1.IN619
conf_str[1433] => Mux2.IN619
conf_str[1434] => Mux3.IN619
conf_str[1435] => Mux4.IN619
conf_str[1436] => Mux5.IN619
conf_str[1437] => Mux6.IN619
conf_str[1438] => Mux7.IN619
conf_str[1439] => Mux8.IN619
conf_str[1440] => Mux1.IN611
conf_str[1441] => Mux2.IN611
conf_str[1442] => Mux3.IN611
conf_str[1443] => Mux4.IN611
conf_str[1444] => Mux5.IN611
conf_str[1445] => Mux6.IN611
conf_str[1446] => Mux7.IN611
conf_str[1447] => Mux8.IN611
conf_str[1448] => Mux1.IN603
conf_str[1449] => Mux2.IN603
conf_str[1450] => Mux3.IN603
conf_str[1451] => Mux4.IN603
conf_str[1452] => Mux5.IN603
conf_str[1453] => Mux6.IN603
conf_str[1454] => Mux7.IN603
conf_str[1455] => Mux8.IN603
conf_str[1456] => Mux1.IN595
conf_str[1457] => Mux2.IN595
conf_str[1458] => Mux3.IN595
conf_str[1459] => Mux4.IN595
conf_str[1460] => Mux5.IN595
conf_str[1461] => Mux6.IN595
conf_str[1462] => Mux7.IN595
conf_str[1463] => Mux8.IN595
conf_str[1464] => Mux1.IN587
conf_str[1465] => Mux2.IN587
conf_str[1466] => Mux3.IN587
conf_str[1467] => Mux4.IN587
conf_str[1468] => Mux5.IN587
conf_str[1469] => Mux6.IN587
conf_str[1470] => Mux7.IN587
conf_str[1471] => Mux8.IN587
conf_str[1472] => Mux1.IN579
conf_str[1473] => Mux2.IN579
conf_str[1474] => Mux3.IN579
conf_str[1475] => Mux4.IN579
conf_str[1476] => Mux5.IN579
conf_str[1477] => Mux6.IN579
conf_str[1478] => Mux7.IN579
conf_str[1479] => Mux8.IN579
conf_str[1480] => Mux1.IN571
conf_str[1481] => Mux2.IN571
conf_str[1482] => Mux3.IN571
conf_str[1483] => Mux4.IN571
conf_str[1484] => Mux5.IN571
conf_str[1485] => Mux6.IN571
conf_str[1486] => Mux7.IN571
conf_str[1487] => Mux8.IN571
conf_str[1488] => Mux1.IN563
conf_str[1489] => Mux2.IN563
conf_str[1490] => Mux3.IN563
conf_str[1491] => Mux4.IN563
conf_str[1492] => Mux5.IN563
conf_str[1493] => Mux6.IN563
conf_str[1494] => Mux7.IN563
conf_str[1495] => Mux8.IN563
conf_str[1496] => Mux1.IN555
conf_str[1497] => Mux2.IN555
conf_str[1498] => Mux3.IN555
conf_str[1499] => Mux4.IN555
conf_str[1500] => Mux5.IN555
conf_str[1501] => Mux6.IN555
conf_str[1502] => Mux7.IN555
conf_str[1503] => Mux8.IN555
conf_str[1504] => Mux1.IN547
conf_str[1505] => Mux2.IN547
conf_str[1506] => Mux3.IN547
conf_str[1507] => Mux4.IN547
conf_str[1508] => Mux5.IN547
conf_str[1509] => Mux6.IN547
conf_str[1510] => Mux7.IN547
conf_str[1511] => Mux8.IN547
conf_str[1512] => Mux1.IN539
conf_str[1513] => Mux2.IN531
conf_str[1514] => Mux3.IN531
conf_str[1515] => Mux4.IN531
conf_str[1516] => Mux5.IN531
conf_str[1517] => Mux6.IN531
conf_str[1518] => Mux7.IN531
conf_str[1519] => Mux8.IN531
conf_addr[0] <= byte_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[1] <= byte_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[2] <= byte_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[3] <= byte_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[4] <= byte_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[5] <= byte_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[6] <= byte_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[7] <= byte_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[8] <= byte_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[9] <= byte_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
conf_chr[0] => ~NO_FANOUT~
conf_chr[1] => ~NO_FANOUT~
conf_chr[2] => ~NO_FANOUT~
conf_chr[3] => ~NO_FANOUT~
conf_chr[4] => ~NO_FANOUT~
conf_chr[5] => ~NO_FANOUT~
conf_chr[6] => ~NO_FANOUT~
conf_chr[7] => ~NO_FANOUT~
clk_sys => ps2_mouse_fifo.we_a.CLK
clk_sys => ps2_mouse_fifo.waddr_a[2].CLK
clk_sys => ps2_mouse_fifo.waddr_a[1].CLK
clk_sys => ps2_mouse_fifo.waddr_a[0].CLK
clk_sys => ps2_mouse_fifo.data_a[7].CLK
clk_sys => ps2_mouse_fifo.data_a[6].CLK
clk_sys => ps2_mouse_fifo.data_a[5].CLK
clk_sys => ps2_mouse_fifo.data_a[4].CLK
clk_sys => ps2_mouse_fifo.data_a[3].CLK
clk_sys => ps2_mouse_fifo.data_a[2].CLK
clk_sys => ps2_mouse_fifo.data_a[1].CLK
clk_sys => ps2_mouse_fifo.data_a[0].CLK
clk_sys => ps2_kbd_fifo.we_a.CLK
clk_sys => ps2_kbd_fifo.waddr_a[2].CLK
clk_sys => ps2_kbd_fifo.waddr_a[1].CLK
clk_sys => ps2_kbd_fifo.waddr_a[0].CLK
clk_sys => ps2_kbd_fifo.data_a[7].CLK
clk_sys => ps2_kbd_fifo.data_a[6].CLK
clk_sys => ps2_kbd_fifo.data_a[5].CLK
clk_sys => ps2_kbd_fifo.data_a[4].CLK
clk_sys => ps2_kbd_fifo.data_a[3].CLK
clk_sys => ps2_kbd_fifo.data_a[2].CLK
clk_sys => ps2_kbd_fifo.data_a[1].CLK
clk_sys => ps2_kbd_fifo.data_a[0].CLK
clk_sys => but_sw[0].CLK
clk_sys => but_sw[1].CLK
clk_sys => but_sw[2].CLK
clk_sys => but_sw[3].CLK
clk_sys => but_sw[4].CLK
clk_sys => but_sw[5].CLK
clk_sys => but_sw[6].CLK
clk_sys => key_code[0]~reg0.CLK
clk_sys => key_code[1]~reg0.CLK
clk_sys => key_code[2]~reg0.CLK
clk_sys => key_code[3]~reg0.CLK
clk_sys => key_code[4]~reg0.CLK
clk_sys => key_code[5]~reg0.CLK
clk_sys => key_code[6]~reg0.CLK
clk_sys => key_code[7]~reg0.CLK
clk_sys => key_pressed~reg0.CLK
clk_sys => key_extended~reg0.CLK
clk_sys => cmd_block.key_pressed_r.CLK
clk_sys => cmd_block.key_extended_r.CLK
clk_sys => ps2_kbd_wptr[0].CLK
clk_sys => ps2_kbd_wptr[1].CLK
clk_sys => ps2_kbd_wptr[2].CLK
clk_sys => joystick_analog_1[0]~reg0.CLK
clk_sys => joystick_analog_1[1]~reg0.CLK
clk_sys => joystick_analog_1[2]~reg0.CLK
clk_sys => joystick_analog_1[3]~reg0.CLK
clk_sys => joystick_analog_1[4]~reg0.CLK
clk_sys => joystick_analog_1[5]~reg0.CLK
clk_sys => joystick_analog_1[6]~reg0.CLK
clk_sys => joystick_analog_1[7]~reg0.CLK
clk_sys => joystick_analog_1[8]~reg0.CLK
clk_sys => joystick_analog_1[9]~reg0.CLK
clk_sys => joystick_analog_1[10]~reg0.CLK
clk_sys => joystick_analog_1[11]~reg0.CLK
clk_sys => joystick_analog_1[12]~reg0.CLK
clk_sys => joystick_analog_1[13]~reg0.CLK
clk_sys => joystick_analog_1[14]~reg0.CLK
clk_sys => joystick_analog_1[15]~reg0.CLK
clk_sys => joystick_analog_0[0]~reg0.CLK
clk_sys => joystick_analog_0[1]~reg0.CLK
clk_sys => joystick_analog_0[2]~reg0.CLK
clk_sys => joystick_analog_0[3]~reg0.CLK
clk_sys => joystick_analog_0[4]~reg0.CLK
clk_sys => joystick_analog_0[5]~reg0.CLK
clk_sys => joystick_analog_0[6]~reg0.CLK
clk_sys => joystick_analog_0[7]~reg0.CLK
clk_sys => joystick_analog_0[8]~reg0.CLK
clk_sys => joystick_analog_0[9]~reg0.CLK
clk_sys => joystick_analog_0[10]~reg0.CLK
clk_sys => joystick_analog_0[11]~reg0.CLK
clk_sys => joystick_analog_0[12]~reg0.CLK
clk_sys => joystick_analog_0[13]~reg0.CLK
clk_sys => joystick_analog_0[14]~reg0.CLK
clk_sys => joystick_analog_0[15]~reg0.CLK
clk_sys => stick_idx[0].CLK
clk_sys => stick_idx[1].CLK
clk_sys => stick_idx[2].CLK
clk_sys => status[0]~reg0.CLK
clk_sys => status[1]~reg0.CLK
clk_sys => status[2]~reg0.CLK
clk_sys => status[3]~reg0.CLK
clk_sys => status[4]~reg0.CLK
clk_sys => status[5]~reg0.CLK
clk_sys => status[6]~reg0.CLK
clk_sys => status[7]~reg0.CLK
clk_sys => status[8]~reg0.CLK
clk_sys => status[9]~reg0.CLK
clk_sys => status[10]~reg0.CLK
clk_sys => status[11]~reg0.CLK
clk_sys => status[12]~reg0.CLK
clk_sys => status[13]~reg0.CLK
clk_sys => status[14]~reg0.CLK
clk_sys => status[15]~reg0.CLK
clk_sys => status[16]~reg0.CLK
clk_sys => status[17]~reg0.CLK
clk_sys => status[18]~reg0.CLK
clk_sys => status[19]~reg0.CLK
clk_sys => status[20]~reg0.CLK
clk_sys => status[21]~reg0.CLK
clk_sys => status[22]~reg0.CLK
clk_sys => status[23]~reg0.CLK
clk_sys => status[24]~reg0.CLK
clk_sys => status[25]~reg0.CLK
clk_sys => status[26]~reg0.CLK
clk_sys => status[27]~reg0.CLK
clk_sys => status[28]~reg0.CLK
clk_sys => status[29]~reg0.CLK
clk_sys => status[30]~reg0.CLK
clk_sys => status[31]~reg0.CLK
clk_sys => status[32]~reg0.CLK
clk_sys => status[33]~reg0.CLK
clk_sys => status[34]~reg0.CLK
clk_sys => status[35]~reg0.CLK
clk_sys => status[36]~reg0.CLK
clk_sys => status[37]~reg0.CLK
clk_sys => status[38]~reg0.CLK
clk_sys => status[39]~reg0.CLK
clk_sys => status[40]~reg0.CLK
clk_sys => status[41]~reg0.CLK
clk_sys => status[42]~reg0.CLK
clk_sys => status[43]~reg0.CLK
clk_sys => status[44]~reg0.CLK
clk_sys => status[45]~reg0.CLK
clk_sys => status[46]~reg0.CLK
clk_sys => status[47]~reg0.CLK
clk_sys => status[48]~reg0.CLK
clk_sys => status[49]~reg0.CLK
clk_sys => status[50]~reg0.CLK
clk_sys => status[51]~reg0.CLK
clk_sys => status[52]~reg0.CLK
clk_sys => status[53]~reg0.CLK
clk_sys => status[54]~reg0.CLK
clk_sys => status[55]~reg0.CLK
clk_sys => status[56]~reg0.CLK
clk_sys => status[57]~reg0.CLK
clk_sys => status[58]~reg0.CLK
clk_sys => status[59]~reg0.CLK
clk_sys => status[60]~reg0.CLK
clk_sys => status[61]~reg0.CLK
clk_sys => status[62]~reg0.CLK
clk_sys => status[63]~reg0.CLK
clk_sys => core_mod[0]~reg0.CLK
clk_sys => core_mod[1]~reg0.CLK
clk_sys => core_mod[2]~reg0.CLK
clk_sys => core_mod[3]~reg0.CLK
clk_sys => core_mod[4]~reg0.CLK
clk_sys => core_mod[5]~reg0.CLK
clk_sys => core_mod[6]~reg0.CLK
clk_sys => rtc[0]~reg0.CLK
clk_sys => rtc[1]~reg0.CLK
clk_sys => rtc[2]~reg0.CLK
clk_sys => rtc[3]~reg0.CLK
clk_sys => rtc[4]~reg0.CLK
clk_sys => rtc[5]~reg0.CLK
clk_sys => rtc[6]~reg0.CLK
clk_sys => rtc[7]~reg0.CLK
clk_sys => rtc[8]~reg0.CLK
clk_sys => rtc[9]~reg0.CLK
clk_sys => rtc[10]~reg0.CLK
clk_sys => rtc[11]~reg0.CLK
clk_sys => rtc[12]~reg0.CLK
clk_sys => rtc[13]~reg0.CLK
clk_sys => rtc[14]~reg0.CLK
clk_sys => rtc[15]~reg0.CLK
clk_sys => rtc[16]~reg0.CLK
clk_sys => rtc[17]~reg0.CLK
clk_sys => rtc[18]~reg0.CLK
clk_sys => rtc[19]~reg0.CLK
clk_sys => rtc[20]~reg0.CLK
clk_sys => rtc[21]~reg0.CLK
clk_sys => rtc[22]~reg0.CLK
clk_sys => rtc[23]~reg0.CLK
clk_sys => rtc[24]~reg0.CLK
clk_sys => rtc[25]~reg0.CLK
clk_sys => rtc[26]~reg0.CLK
clk_sys => rtc[27]~reg0.CLK
clk_sys => rtc[28]~reg0.CLK
clk_sys => rtc[29]~reg0.CLK
clk_sys => rtc[30]~reg0.CLK
clk_sys => rtc[31]~reg0.CLK
clk_sys => rtc[32]~reg0.CLK
clk_sys => rtc[33]~reg0.CLK
clk_sys => rtc[34]~reg0.CLK
clk_sys => rtc[35]~reg0.CLK
clk_sys => rtc[36]~reg0.CLK
clk_sys => rtc[37]~reg0.CLK
clk_sys => rtc[38]~reg0.CLK
clk_sys => rtc[39]~reg0.CLK
clk_sys => rtc[40]~reg0.CLK
clk_sys => rtc[41]~reg0.CLK
clk_sys => rtc[42]~reg0.CLK
clk_sys => rtc[43]~reg0.CLK
clk_sys => rtc[44]~reg0.CLK
clk_sys => rtc[45]~reg0.CLK
clk_sys => rtc[46]~reg0.CLK
clk_sys => rtc[47]~reg0.CLK
clk_sys => rtc[48]~reg0.CLK
clk_sys => rtc[49]~reg0.CLK
clk_sys => rtc[50]~reg0.CLK
clk_sys => rtc[51]~reg0.CLK
clk_sys => rtc[52]~reg0.CLK
clk_sys => rtc[53]~reg0.CLK
clk_sys => rtc[54]~reg0.CLK
clk_sys => rtc[55]~reg0.CLK
clk_sys => rtc[56]~reg0.CLK
clk_sys => rtc[57]~reg0.CLK
clk_sys => rtc[58]~reg0.CLK
clk_sys => rtc[59]~reg0.CLK
clk_sys => rtc[60]~reg0.CLK
clk_sys => rtc[61]~reg0.CLK
clk_sys => rtc[62]~reg0.CLK
clk_sys => rtc[63]~reg0.CLK
clk_sys => joystick_0[0]~reg0.CLK
clk_sys => joystick_0[1]~reg0.CLK
clk_sys => joystick_0[2]~reg0.CLK
clk_sys => joystick_0[3]~reg0.CLK
clk_sys => joystick_0[4]~reg0.CLK
clk_sys => joystick_0[5]~reg0.CLK
clk_sys => joystick_0[6]~reg0.CLK
clk_sys => joystick_0[7]~reg0.CLK
clk_sys => joystick_0[8]~reg0.CLK
clk_sys => joystick_0[9]~reg0.CLK
clk_sys => joystick_0[10]~reg0.CLK
clk_sys => joystick_0[11]~reg0.CLK
clk_sys => joystick_0[12]~reg0.CLK
clk_sys => joystick_0[13]~reg0.CLK
clk_sys => joystick_0[14]~reg0.CLK
clk_sys => joystick_0[15]~reg0.CLK
clk_sys => joystick_0[16]~reg0.CLK
clk_sys => joystick_0[17]~reg0.CLK
clk_sys => joystick_0[18]~reg0.CLK
clk_sys => joystick_0[19]~reg0.CLK
clk_sys => joystick_0[20]~reg0.CLK
clk_sys => joystick_0[21]~reg0.CLK
clk_sys => joystick_0[22]~reg0.CLK
clk_sys => joystick_0[23]~reg0.CLK
clk_sys => joystick_0[24]~reg0.CLK
clk_sys => joystick_0[25]~reg0.CLK
clk_sys => joystick_0[26]~reg0.CLK
clk_sys => joystick_0[27]~reg0.CLK
clk_sys => joystick_0[28]~reg0.CLK
clk_sys => joystick_0[29]~reg0.CLK
clk_sys => joystick_0[30]~reg0.CLK
clk_sys => joystick_0[31]~reg0.CLK
clk_sys => joystick_1[0]~reg0.CLK
clk_sys => joystick_1[1]~reg0.CLK
clk_sys => joystick_1[2]~reg0.CLK
clk_sys => joystick_1[3]~reg0.CLK
clk_sys => joystick_1[4]~reg0.CLK
clk_sys => joystick_1[5]~reg0.CLK
clk_sys => joystick_1[6]~reg0.CLK
clk_sys => joystick_1[7]~reg0.CLK
clk_sys => joystick_1[8]~reg0.CLK
clk_sys => joystick_1[9]~reg0.CLK
clk_sys => joystick_1[10]~reg0.CLK
clk_sys => joystick_1[11]~reg0.CLK
clk_sys => joystick_1[12]~reg0.CLK
clk_sys => joystick_1[13]~reg0.CLK
clk_sys => joystick_1[14]~reg0.CLK
clk_sys => joystick_1[15]~reg0.CLK
clk_sys => joystick_1[16]~reg0.CLK
clk_sys => joystick_1[17]~reg0.CLK
clk_sys => joystick_1[18]~reg0.CLK
clk_sys => joystick_1[19]~reg0.CLK
clk_sys => joystick_1[20]~reg0.CLK
clk_sys => joystick_1[21]~reg0.CLK
clk_sys => joystick_1[22]~reg0.CLK
clk_sys => joystick_1[23]~reg0.CLK
clk_sys => joystick_1[24]~reg0.CLK
clk_sys => joystick_1[25]~reg0.CLK
clk_sys => joystick_1[26]~reg0.CLK
clk_sys => joystick_1[27]~reg0.CLK
clk_sys => joystick_1[28]~reg0.CLK
clk_sys => joystick_1[29]~reg0.CLK
clk_sys => joystick_1[30]~reg0.CLK
clk_sys => joystick_1[31]~reg0.CLK
clk_sys => joystick_2[0]~reg0.CLK
clk_sys => joystick_2[1]~reg0.CLK
clk_sys => joystick_2[2]~reg0.CLK
clk_sys => joystick_2[3]~reg0.CLK
clk_sys => joystick_2[4]~reg0.CLK
clk_sys => joystick_2[5]~reg0.CLK
clk_sys => joystick_2[6]~reg0.CLK
clk_sys => joystick_2[7]~reg0.CLK
clk_sys => joystick_2[8]~reg0.CLK
clk_sys => joystick_2[9]~reg0.CLK
clk_sys => joystick_2[10]~reg0.CLK
clk_sys => joystick_2[11]~reg0.CLK
clk_sys => joystick_2[12]~reg0.CLK
clk_sys => joystick_2[13]~reg0.CLK
clk_sys => joystick_2[14]~reg0.CLK
clk_sys => joystick_2[15]~reg0.CLK
clk_sys => joystick_2[16]~reg0.CLK
clk_sys => joystick_2[17]~reg0.CLK
clk_sys => joystick_2[18]~reg0.CLK
clk_sys => joystick_2[19]~reg0.CLK
clk_sys => joystick_2[20]~reg0.CLK
clk_sys => joystick_2[21]~reg0.CLK
clk_sys => joystick_2[22]~reg0.CLK
clk_sys => joystick_2[23]~reg0.CLK
clk_sys => joystick_2[24]~reg0.CLK
clk_sys => joystick_2[25]~reg0.CLK
clk_sys => joystick_2[26]~reg0.CLK
clk_sys => joystick_2[27]~reg0.CLK
clk_sys => joystick_2[28]~reg0.CLK
clk_sys => joystick_2[29]~reg0.CLK
clk_sys => joystick_2[30]~reg0.CLK
clk_sys => joystick_2[31]~reg0.CLK
clk_sys => joystick_3[0]~reg0.CLK
clk_sys => joystick_3[1]~reg0.CLK
clk_sys => joystick_3[2]~reg0.CLK
clk_sys => joystick_3[3]~reg0.CLK
clk_sys => joystick_3[4]~reg0.CLK
clk_sys => joystick_3[5]~reg0.CLK
clk_sys => joystick_3[6]~reg0.CLK
clk_sys => joystick_3[7]~reg0.CLK
clk_sys => joystick_3[8]~reg0.CLK
clk_sys => joystick_3[9]~reg0.CLK
clk_sys => joystick_3[10]~reg0.CLK
clk_sys => joystick_3[11]~reg0.CLK
clk_sys => joystick_3[12]~reg0.CLK
clk_sys => joystick_3[13]~reg0.CLK
clk_sys => joystick_3[14]~reg0.CLK
clk_sys => joystick_3[15]~reg0.CLK
clk_sys => joystick_3[16]~reg0.CLK
clk_sys => joystick_3[17]~reg0.CLK
clk_sys => joystick_3[18]~reg0.CLK
clk_sys => joystick_3[19]~reg0.CLK
clk_sys => joystick_3[20]~reg0.CLK
clk_sys => joystick_3[21]~reg0.CLK
clk_sys => joystick_3[22]~reg0.CLK
clk_sys => joystick_3[23]~reg0.CLK
clk_sys => joystick_3[24]~reg0.CLK
clk_sys => joystick_3[25]~reg0.CLK
clk_sys => joystick_3[26]~reg0.CLK
clk_sys => joystick_3[27]~reg0.CLK
clk_sys => joystick_3[28]~reg0.CLK
clk_sys => joystick_3[29]~reg0.CLK
clk_sys => joystick_3[30]~reg0.CLK
clk_sys => joystick_3[31]~reg0.CLK
clk_sys => joystick_4[0]~reg0.CLK
clk_sys => joystick_4[1]~reg0.CLK
clk_sys => joystick_4[2]~reg0.CLK
clk_sys => joystick_4[3]~reg0.CLK
clk_sys => joystick_4[4]~reg0.CLK
clk_sys => joystick_4[5]~reg0.CLK
clk_sys => joystick_4[6]~reg0.CLK
clk_sys => joystick_4[7]~reg0.CLK
clk_sys => joystick_4[8]~reg0.CLK
clk_sys => joystick_4[9]~reg0.CLK
clk_sys => joystick_4[10]~reg0.CLK
clk_sys => joystick_4[11]~reg0.CLK
clk_sys => joystick_4[12]~reg0.CLK
clk_sys => joystick_4[13]~reg0.CLK
clk_sys => joystick_4[14]~reg0.CLK
clk_sys => joystick_4[15]~reg0.CLK
clk_sys => joystick_4[16]~reg0.CLK
clk_sys => joystick_4[17]~reg0.CLK
clk_sys => joystick_4[18]~reg0.CLK
clk_sys => joystick_4[19]~reg0.CLK
clk_sys => joystick_4[20]~reg0.CLK
clk_sys => joystick_4[21]~reg0.CLK
clk_sys => joystick_4[22]~reg0.CLK
clk_sys => joystick_4[23]~reg0.CLK
clk_sys => joystick_4[24]~reg0.CLK
clk_sys => joystick_4[25]~reg0.CLK
clk_sys => joystick_4[26]~reg0.CLK
clk_sys => joystick_4[27]~reg0.CLK
clk_sys => joystick_4[28]~reg0.CLK
clk_sys => joystick_4[29]~reg0.CLK
clk_sys => joystick_4[30]~reg0.CLK
clk_sys => joystick_4[31]~reg0.CLK
clk_sys => mouse_idx~reg0.CLK
clk_sys => mouse_z[0]~reg0.CLK
clk_sys => mouse_z[1]~reg0.CLK
clk_sys => mouse_z[2]~reg0.CLK
clk_sys => mouse_z[3]~reg0.CLK
clk_sys => mouse_y[0]~reg0.CLK
clk_sys => mouse_y[1]~reg0.CLK
clk_sys => mouse_y[2]~reg0.CLK
clk_sys => mouse_y[3]~reg0.CLK
clk_sys => mouse_y[4]~reg0.CLK
clk_sys => mouse_y[5]~reg0.CLK
clk_sys => mouse_y[6]~reg0.CLK
clk_sys => mouse_y[7]~reg0.CLK
clk_sys => mouse_y[8]~reg0.CLK
clk_sys => mouse_x[0]~reg0.CLK
clk_sys => mouse_x[1]~reg0.CLK
clk_sys => mouse_x[2]~reg0.CLK
clk_sys => mouse_x[3]~reg0.CLK
clk_sys => mouse_x[4]~reg0.CLK
clk_sys => mouse_x[5]~reg0.CLK
clk_sys => mouse_x[6]~reg0.CLK
clk_sys => mouse_x[7]~reg0.CLK
clk_sys => mouse_x[8]~reg0.CLK
clk_sys => mouse_flags[0]~reg0.CLK
clk_sys => mouse_flags[1]~reg0.CLK
clk_sys => mouse_flags[2]~reg0.CLK
clk_sys => mouse_flags[3]~reg0.CLK
clk_sys => mouse_flags[4]~reg0.CLK
clk_sys => mouse_flags[5]~reg0.CLK
clk_sys => mouse_flags[6]~reg0.CLK
clk_sys => mouse_flags[7]~reg0.CLK
clk_sys => cmd_block.mouse_y_r[0].CLK
clk_sys => cmd_block.mouse_y_r[1].CLK
clk_sys => cmd_block.mouse_y_r[2].CLK
clk_sys => cmd_block.mouse_y_r[3].CLK
clk_sys => cmd_block.mouse_y_r[4].CLK
clk_sys => cmd_block.mouse_y_r[5].CLK
clk_sys => cmd_block.mouse_y_r[6].CLK
clk_sys => cmd_block.mouse_y_r[7].CLK
clk_sys => cmd_block.mouse_x_r[0].CLK
clk_sys => cmd_block.mouse_x_r[1].CLK
clk_sys => cmd_block.mouse_x_r[2].CLK
clk_sys => cmd_block.mouse_x_r[3].CLK
clk_sys => cmd_block.mouse_x_r[4].CLK
clk_sys => cmd_block.mouse_x_r[5].CLK
clk_sys => cmd_block.mouse_x_r[6].CLK
clk_sys => cmd_block.mouse_x_r[7].CLK
clk_sys => cmd_block.mouse_flags_r[0].CLK
clk_sys => cmd_block.mouse_flags_r[1].CLK
clk_sys => cmd_block.mouse_flags_r[2].CLK
clk_sys => cmd_block.mouse_flags_r[3].CLK
clk_sys => cmd_block.mouse_flags_r[4].CLK
clk_sys => cmd_block.mouse_flags_r[5].CLK
clk_sys => cmd_block.mouse_flags_r[6].CLK
clk_sys => cmd_block.mouse_flags_r[7].CLK
clk_sys => ps2_mouse_wptr[0].CLK
clk_sys => ps2_mouse_wptr[1].CLK
clk_sys => ps2_mouse_wptr[2].CLK
clk_sys => cmd_block.acmd[0].CLK
clk_sys => cmd_block.acmd[1].CLK
clk_sys => cmd_block.acmd[2].CLK
clk_sys => cmd_block.acmd[3].CLK
clk_sys => cmd_block.acmd[4].CLK
clk_sys => cmd_block.acmd[5].CLK
clk_sys => cmd_block.acmd[6].CLK
clk_sys => cmd_block.acmd[7].CLK
clk_sys => cmd_block.abyte_cnt[0].CLK
clk_sys => cmd_block.abyte_cnt[1].CLK
clk_sys => cmd_block.abyte_cnt[2].CLK
clk_sys => cmd_block.abyte_cnt[3].CLK
clk_sys => cmd_block.abyte_cnt[4].CLK
clk_sys => cmd_block.abyte_cnt[5].CLK
clk_sys => cmd_block.abyte_cnt[6].CLK
clk_sys => cmd_block.abyte_cnt[7].CLK
clk_sys => mouse_strobe~reg0.CLK
clk_sys => key_strobe~reg0.CLK
clk_sys => cmd_block.spi_transfer_end.CLK
clk_sys => cmd_block.spi_transfer_endD.CLK
clk_sys => cmd_block.spi_receiver_strobe.CLK
clk_sys => cmd_block.spi_receiver_strobeD.CLK
clk_sys => ps2_mouse_data~reg0.CLK
clk_sys => ps2_mouse_tx_state[0].CLK
clk_sys => ps2_mouse_tx_state[1].CLK
clk_sys => ps2_mouse_tx_state[2].CLK
clk_sys => ps2_mouse_tx_state[3].CLK
clk_sys => ps2_mouse_parity.CLK
clk_sys => ps2_mouse_tx_byte[0].CLK
clk_sys => ps2_mouse_tx_byte[1].CLK
clk_sys => ps2_mouse_tx_byte[2].CLK
clk_sys => ps2_mouse_tx_byte[3].CLK
clk_sys => ps2_mouse_tx_byte[4].CLK
clk_sys => ps2_mouse_tx_byte[5].CLK
clk_sys => ps2_mouse_tx_byte[6].CLK
clk_sys => ps2_mouse_tx_byte[7].CLK
clk_sys => ps2_mouse_rptr[0].CLK
clk_sys => ps2_mouse_rptr[1].CLK
clk_sys => ps2_mouse_rptr[2].CLK
clk_sys => ps2_mouse_r_inc.CLK
clk_sys => ps2_mouse.ps2_clkD.CLK
clk_sys => ps2_kbd_data~reg0.CLK
clk_sys => ps2_kbd_tx_state[0].CLK
clk_sys => ps2_kbd_tx_state[1].CLK
clk_sys => ps2_kbd_tx_state[2].CLK
clk_sys => ps2_kbd_tx_state[3].CLK
clk_sys => ps2_kbd_parity.CLK
clk_sys => ps2_kbd_tx_byte[0].CLK
clk_sys => ps2_kbd_tx_byte[1].CLK
clk_sys => ps2_kbd_tx_byte[2].CLK
clk_sys => ps2_kbd_tx_byte[3].CLK
clk_sys => ps2_kbd_tx_byte[4].CLK
clk_sys => ps2_kbd_tx_byte[5].CLK
clk_sys => ps2_kbd_tx_byte[6].CLK
clk_sys => ps2_kbd_tx_byte[7].CLK
clk_sys => ps2_kbd_rptr[0].CLK
clk_sys => ps2_kbd_rptr[1].CLK
clk_sys => ps2_kbd_rptr[2].CLK
clk_sys => ps2_kbd_r_inc.CLK
clk_sys => ps2_kbd.ps2_clkD.CLK
clk_sys => ps2_clk.CLK
clk_sys => cnt[0].CLK
clk_sys => cnt[1].CLK
clk_sys => cnt[2].CLK
clk_sys => cnt[3].CLK
clk_sys => cnt[4].CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
clk_sys => cnt[28].CLK
clk_sys => cnt[29].CLK
clk_sys => cnt[30].CLK
clk_sys => cnt[31].CLK
clk_sys => ps2_kbd_fifo.CLK0
clk_sys => ps2_mouse_fifo.CLK0
clk_sd => sd_dout[0]~reg0.CLK
clk_sd => sd_dout[1]~reg0.CLK
clk_sd => sd_dout[2]~reg0.CLK
clk_sd => sd_dout[3]~reg0.CLK
clk_sd => sd_dout[4]~reg0.CLK
clk_sd => sd_dout[5]~reg0.CLK
clk_sd => sd_dout[6]~reg0.CLK
clk_sd => sd_dout[7]~reg0.CLK
clk_sd => img_size[0]~reg0.CLK
clk_sd => img_size[1]~reg0.CLK
clk_sd => img_size[2]~reg0.CLK
clk_sd => img_size[3]~reg0.CLK
clk_sd => img_size[4]~reg0.CLK
clk_sd => img_size[5]~reg0.CLK
clk_sd => img_size[6]~reg0.CLK
clk_sd => img_size[7]~reg0.CLK
clk_sd => img_size[8]~reg0.CLK
clk_sd => img_size[9]~reg0.CLK
clk_sd => img_size[10]~reg0.CLK
clk_sd => img_size[11]~reg0.CLK
clk_sd => img_size[12]~reg0.CLK
clk_sd => img_size[13]~reg0.CLK
clk_sd => img_size[14]~reg0.CLK
clk_sd => img_size[15]~reg0.CLK
clk_sd => img_size[16]~reg0.CLK
clk_sd => img_size[17]~reg0.CLK
clk_sd => img_size[18]~reg0.CLK
clk_sd => img_size[19]~reg0.CLK
clk_sd => img_size[20]~reg0.CLK
clk_sd => img_size[21]~reg0.CLK
clk_sd => img_size[22]~reg0.CLK
clk_sd => img_size[23]~reg0.CLK
clk_sd => img_size[24]~reg0.CLK
clk_sd => img_size[25]~reg0.CLK
clk_sd => img_size[26]~reg0.CLK
clk_sd => img_size[27]~reg0.CLK
clk_sd => img_size[28]~reg0.CLK
clk_sd => img_size[29]~reg0.CLK
clk_sd => img_size[30]~reg0.CLK
clk_sd => img_size[31]~reg0.CLK
clk_sd => sd_block.acmd[0].CLK
clk_sd => sd_block.acmd[1].CLK
clk_sd => sd_block.acmd[2].CLK
clk_sd => sd_block.acmd[3].CLK
clk_sd => sd_block.acmd[4].CLK
clk_sd => sd_block.acmd[5].CLK
clk_sd => sd_block.acmd[6].CLK
clk_sd => sd_block.acmd[7].CLK
clk_sd => sd_ack_conf~reg0.CLK
clk_sd => sd_ack~reg0.CLK
clk_sd => sd_block.abyte_cnt[0].CLK
clk_sd => sd_block.abyte_cnt[1].CLK
clk_sd => sd_block.abyte_cnt[2].CLK
clk_sd => sd_block.abyte_cnt[3].CLK
clk_sd => sd_block.abyte_cnt[4].CLK
clk_sd => sd_block.abyte_cnt[5].CLK
clk_sd => sd_block.abyte_cnt[6].CLK
clk_sd => sd_block.abyte_cnt[7].CLK
clk_sd => img_mounted[0]~reg0.CLK
clk_sd => img_mounted[1]~reg0.CLK
clk_sd => sd_block.sd_wrD[0].CLK
clk_sd => sd_block.sd_wrD[1].CLK
clk_sd => sd_din_strobe~reg0.CLK
clk_sd => sd_buff_addr[0]~reg0.CLK
clk_sd => sd_buff_addr[1]~reg0.CLK
clk_sd => sd_buff_addr[2]~reg0.CLK
clk_sd => sd_buff_addr[3]~reg0.CLK
clk_sd => sd_buff_addr[4]~reg0.CLK
clk_sd => sd_buff_addr[5]~reg0.CLK
clk_sd => sd_buff_addr[6]~reg0.CLK
clk_sd => sd_buff_addr[7]~reg0.CLK
clk_sd => sd_buff_addr[8]~reg0.CLK
clk_sd => sd_dout_strobe~reg0.CLK
clk_sd => sd_block.spi_transfer_end.CLK
clk_sd => sd_block.spi_transfer_endD.CLK
clk_sd => sd_block.spi_receiver_strobe.CLK
clk_sd => sd_block.spi_receiver_strobeD.CLK
SPI_CLK => spi_receiver_strobe_r.CLK
SPI_CLK => spi_byte_in[0].CLK
SPI_CLK => spi_byte_in[1].CLK
SPI_CLK => spi_byte_in[2].CLK
SPI_CLK => spi_byte_in[3].CLK
SPI_CLK => spi_byte_in[4].CLK
SPI_CLK => spi_byte_in[5].CLK
SPI_CLK => spi_byte_in[6].CLK
SPI_CLK => spi_byte_in[7].CLK
SPI_CLK => sbuf[0].CLK
SPI_CLK => sbuf[1].CLK
SPI_CLK => sbuf[2].CLK
SPI_CLK => sbuf[3].CLK
SPI_CLK => sbuf[4].CLK
SPI_CLK => sbuf[5].CLK
SPI_CLK => sbuf[6].CLK
SPI_CLK => spi_transfer_end_r.CLK
SPI_CLK => spi_transmitter.drive_sel_r[0].CLK
SPI_CLK => spi_transmitter.drive_sel_r[1].CLK
SPI_CLK => spi_transmitter.drive_sel_r[2].CLK
SPI_CLK => spi_transmitter.drive_sel_r[3].CLK
SPI_CLK => spi_transmitter.drive_sel_r[4].CLK
SPI_CLK => spi_transmitter.drive_sel_r[5].CLK
SPI_CLK => spi_transmitter.drive_sel_r[6].CLK
SPI_CLK => spi_transmitter.drive_sel_r[7].CLK
SPI_CLK => spi_transmitter.sd_lba_r[0].CLK
SPI_CLK => spi_transmitter.sd_lba_r[1].CLK
SPI_CLK => spi_transmitter.sd_lba_r[2].CLK
SPI_CLK => spi_transmitter.sd_lba_r[3].CLK
SPI_CLK => spi_transmitter.sd_lba_r[4].CLK
SPI_CLK => spi_transmitter.sd_lba_r[5].CLK
SPI_CLK => spi_transmitter.sd_lba_r[6].CLK
SPI_CLK => spi_transmitter.sd_lba_r[7].CLK
SPI_CLK => spi_transmitter.sd_lba_r[8].CLK
SPI_CLK => spi_transmitter.sd_lba_r[9].CLK
SPI_CLK => spi_transmitter.sd_lba_r[10].CLK
SPI_CLK => spi_transmitter.sd_lba_r[11].CLK
SPI_CLK => spi_transmitter.sd_lba_r[12].CLK
SPI_CLK => spi_transmitter.sd_lba_r[13].CLK
SPI_CLK => spi_transmitter.sd_lba_r[14].CLK
SPI_CLK => spi_transmitter.sd_lba_r[15].CLK
SPI_CLK => spi_transmitter.sd_lba_r[16].CLK
SPI_CLK => spi_transmitter.sd_lba_r[17].CLK
SPI_CLK => spi_transmitter.sd_lba_r[18].CLK
SPI_CLK => spi_transmitter.sd_lba_r[19].CLK
SPI_CLK => spi_transmitter.sd_lba_r[20].CLK
SPI_CLK => spi_transmitter.sd_lba_r[21].CLK
SPI_CLK => spi_transmitter.sd_lba_r[22].CLK
SPI_CLK => spi_transmitter.sd_lba_r[23].CLK
SPI_CLK => spi_transmitter.sd_lba_r[24].CLK
SPI_CLK => spi_transmitter.sd_lba_r[25].CLK
SPI_CLK => spi_transmitter.sd_lba_r[26].CLK
SPI_CLK => spi_transmitter.sd_lba_r[27].CLK
SPI_CLK => spi_transmitter.sd_lba_r[28].CLK
SPI_CLK => spi_transmitter.sd_lba_r[29].CLK
SPI_CLK => spi_transmitter.sd_lba_r[30].CLK
SPI_CLK => spi_transmitter.sd_lba_r[31].CLK
SPI_CLK => cmd[0].CLK
SPI_CLK => cmd[1].CLK
SPI_CLK => cmd[2].CLK
SPI_CLK => cmd[3].CLK
SPI_CLK => cmd[4].CLK
SPI_CLK => cmd[5].CLK
SPI_CLK => cmd[6].CLK
SPI_CLK => cmd[7].CLK
SPI_CLK => spi_byte_out[0].CLK
SPI_CLK => spi_byte_out[1].CLK
SPI_CLK => spi_byte_out[2].CLK
SPI_CLK => spi_byte_out[3].CLK
SPI_CLK => spi_byte_out[4].CLK
SPI_CLK => spi_byte_out[5].CLK
SPI_CLK => spi_byte_out[6].CLK
SPI_CLK => spi_byte_out[7].CLK
SPI_CLK => byte_cnt[0].CLK
SPI_CLK => byte_cnt[1].CLK
SPI_CLK => byte_cnt[2].CLK
SPI_CLK => byte_cnt[3].CLK
SPI_CLK => byte_cnt[4].CLK
SPI_CLK => byte_cnt[5].CLK
SPI_CLK => byte_cnt[6].CLK
SPI_CLK => byte_cnt[7].CLK
SPI_CLK => byte_cnt[8].CLK
SPI_CLK => byte_cnt[9].CLK
SPI_CLK => bit_cnt[0].CLK
SPI_CLK => bit_cnt[1].CLK
SPI_CLK => bit_cnt[2].CLK
SPI_CLK => serial_out_rptr[0].CLK
SPI_CLK => serial_out_rptr[1].CLK
SPI_CLK => serial_out_rptr[2].CLK
SPI_CLK => serial_out_rptr[3].CLK
SPI_CLK => serial_out_rptr[4].CLK
SPI_CLK => serial_out_rptr[5].CLK
SPI_CLK => SPI_MISO~reg0.CLK
SPI_CLK => SPI_MISO~en.CLK
SPI_SS_IO => spi_transfer_end_r.PRESET
SPI_SS_IO => spi_byte_out[0].ALOAD
SPI_SS_IO => spi_byte_out[1].ALOAD
SPI_SS_IO => spi_byte_out[2].ALOAD
SPI_SS_IO => spi_byte_out[3].ALOAD
SPI_SS_IO => spi_byte_out[4].ALOAD
SPI_SS_IO => spi_byte_out[5].ALOAD
SPI_SS_IO => spi_byte_out[6].ALOAD
SPI_SS_IO => spi_byte_out[7].ALOAD
SPI_SS_IO => SPI_MISO~en.ACLR
SPI_SS_IO => byte_cnt[0].ACLR
SPI_SS_IO => byte_cnt[1].ACLR
SPI_SS_IO => byte_cnt[2].ACLR
SPI_SS_IO => byte_cnt[3].ACLR
SPI_SS_IO => byte_cnt[4].ACLR
SPI_SS_IO => byte_cnt[5].ACLR
SPI_SS_IO => byte_cnt[6].ACLR
SPI_SS_IO => byte_cnt[7].ACLR
SPI_SS_IO => byte_cnt[8].ACLR
SPI_SS_IO => byte_cnt[9].ACLR
SPI_SS_IO => bit_cnt[0].ACLR
SPI_SS_IO => bit_cnt[1].ACLR
SPI_SS_IO => bit_cnt[2].ACLR
SPI_SS_IO => cmd[7].ENA
SPI_SS_IO => cmd[6].ENA
SPI_SS_IO => cmd[5].ENA
SPI_SS_IO => cmd[4].ENA
SPI_SS_IO => cmd[3].ENA
SPI_SS_IO => cmd[2].ENA
SPI_SS_IO => cmd[1].ENA
SPI_SS_IO => cmd[0].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[31].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[30].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[29].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[28].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[27].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[26].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[25].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[24].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[23].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[22].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[21].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[20].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[19].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[18].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[17].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[16].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[15].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[14].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[13].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[12].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[11].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[10].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[9].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[8].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[7].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[6].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[5].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[4].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[3].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[2].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[1].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[0].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[7].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[6].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[5].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[4].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[3].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[2].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[1].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[0].ENA
SPI_SS_IO => sbuf[6].ENA
SPI_SS_IO => sbuf[5].ENA
SPI_SS_IO => sbuf[4].ENA
SPI_SS_IO => sbuf[3].ENA
SPI_SS_IO => sbuf[2].ENA
SPI_SS_IO => sbuf[1].ENA
SPI_SS_IO => sbuf[0].ENA
SPI_SS_IO => spi_byte_in[7].ENA
SPI_SS_IO => spi_byte_in[6].ENA
SPI_SS_IO => spi_byte_in[5].ENA
SPI_SS_IO => spi_byte_in[4].ENA
SPI_SS_IO => spi_byte_in[3].ENA
SPI_SS_IO => spi_byte_in[2].ENA
SPI_SS_IO => spi_byte_in[1].ENA
SPI_SS_IO => spi_byte_in[0].ENA
SPI_SS_IO => spi_receiver_strobe_r.ENA
SPI_MISO <= SPI_MISO.DB_MAX_OUTPUT_PORT_TYPE
SPI_MOSI => always7.DATAB
SPI_MOSI => sbuf.DATAB
SPI_MOSI => spi_byte_in.DATAB
joystick_0[0] <= joystick_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[1] <= joystick_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[2] <= joystick_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[3] <= joystick_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[4] <= joystick_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[5] <= joystick_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[6] <= joystick_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[7] <= joystick_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[8] <= joystick_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[9] <= joystick_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[10] <= joystick_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[11] <= joystick_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[12] <= joystick_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[13] <= joystick_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[14] <= joystick_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[15] <= joystick_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[16] <= joystick_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[17] <= joystick_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[18] <= joystick_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[19] <= joystick_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[20] <= joystick_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[21] <= joystick_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[22] <= joystick_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[23] <= joystick_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[24] <= joystick_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[25] <= joystick_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[26] <= joystick_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[27] <= joystick_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[28] <= joystick_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[29] <= joystick_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[30] <= joystick_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[31] <= joystick_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[0] <= joystick_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[1] <= joystick_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[2] <= joystick_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[3] <= joystick_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[4] <= joystick_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[5] <= joystick_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[6] <= joystick_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[7] <= joystick_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[8] <= joystick_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[9] <= joystick_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[10] <= joystick_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[11] <= joystick_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[12] <= joystick_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[13] <= joystick_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[14] <= joystick_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[15] <= joystick_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[16] <= joystick_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[17] <= joystick_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[18] <= joystick_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[19] <= joystick_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[20] <= joystick_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[21] <= joystick_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[22] <= joystick_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[23] <= joystick_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[24] <= joystick_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[25] <= joystick_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[26] <= joystick_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[27] <= joystick_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[28] <= joystick_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[29] <= joystick_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[30] <= joystick_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[31] <= joystick_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[0] <= joystick_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[1] <= joystick_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[2] <= joystick_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[3] <= joystick_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[4] <= joystick_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[5] <= joystick_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[6] <= joystick_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[7] <= joystick_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[8] <= joystick_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[9] <= joystick_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[10] <= joystick_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[11] <= joystick_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[12] <= joystick_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[13] <= joystick_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[14] <= joystick_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[15] <= joystick_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[16] <= joystick_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[17] <= joystick_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[18] <= joystick_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[19] <= joystick_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[20] <= joystick_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[21] <= joystick_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[22] <= joystick_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[23] <= joystick_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[24] <= joystick_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[25] <= joystick_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[26] <= joystick_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[27] <= joystick_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[28] <= joystick_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[29] <= joystick_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[30] <= joystick_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[31] <= joystick_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[0] <= joystick_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[1] <= joystick_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[2] <= joystick_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[3] <= joystick_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[4] <= joystick_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[5] <= joystick_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[6] <= joystick_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[7] <= joystick_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[8] <= joystick_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[9] <= joystick_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[10] <= joystick_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[11] <= joystick_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[12] <= joystick_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[13] <= joystick_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[14] <= joystick_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[15] <= joystick_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[16] <= joystick_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[17] <= joystick_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[18] <= joystick_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[19] <= joystick_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[20] <= joystick_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[21] <= joystick_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[22] <= joystick_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[23] <= joystick_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[24] <= joystick_3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[25] <= joystick_3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[26] <= joystick_3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[27] <= joystick_3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[28] <= joystick_3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[29] <= joystick_3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[30] <= joystick_3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[31] <= joystick_3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[0] <= joystick_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[1] <= joystick_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[2] <= joystick_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[3] <= joystick_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[4] <= joystick_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[5] <= joystick_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[6] <= joystick_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[7] <= joystick_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[8] <= joystick_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[9] <= joystick_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[10] <= joystick_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[11] <= joystick_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[12] <= joystick_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[13] <= joystick_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[14] <= joystick_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[15] <= joystick_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[16] <= joystick_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[17] <= joystick_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[18] <= joystick_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[19] <= joystick_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[20] <= joystick_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[21] <= joystick_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[22] <= joystick_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[23] <= joystick_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[24] <= joystick_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[25] <= joystick_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[26] <= joystick_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[27] <= joystick_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[28] <= joystick_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[29] <= joystick_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[30] <= joystick_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[31] <= joystick_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[0] <= joystick_analog_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[1] <= joystick_analog_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[2] <= joystick_analog_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[3] <= joystick_analog_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[4] <= joystick_analog_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[5] <= joystick_analog_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[6] <= joystick_analog_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[7] <= joystick_analog_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[8] <= joystick_analog_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[9] <= joystick_analog_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[10] <= joystick_analog_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[11] <= joystick_analog_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[12] <= joystick_analog_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[13] <= joystick_analog_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[14] <= joystick_analog_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[15] <= joystick_analog_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[0] <= joystick_analog_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[1] <= joystick_analog_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[2] <= joystick_analog_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[3] <= joystick_analog_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[4] <= joystick_analog_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[5] <= joystick_analog_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[6] <= joystick_analog_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[7] <= joystick_analog_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[8] <= joystick_analog_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[9] <= joystick_analog_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[10] <= joystick_analog_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[11] <= joystick_analog_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[12] <= joystick_analog_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[13] <= joystick_analog_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[14] <= joystick_analog_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[15] <= joystick_analog_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buttons[0] <= but_sw[0].DB_MAX_OUTPUT_PORT_TYPE
buttons[1] <= but_sw[1].DB_MAX_OUTPUT_PORT_TYPE
switches[0] <= but_sw[2].DB_MAX_OUTPUT_PORT_TYPE
switches[1] <= but_sw[3].DB_MAX_OUTPUT_PORT_TYPE
scandoubler_disable <= but_sw[4].DB_MAX_OUTPUT_PORT_TYPE
ypbpr <= but_sw[5].DB_MAX_OUTPUT_PORT_TYPE
no_csync <= but_sw[6].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[32] <= status[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[33] <= status[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[34] <= status[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[35] <= status[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[36] <= status[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[37] <= status[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[38] <= status[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[39] <= status[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[40] <= status[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[41] <= status[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[42] <= status[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[43] <= status[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[44] <= status[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[45] <= status[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[46] <= status[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[47] <= status[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[48] <= status[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[49] <= status[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[50] <= status[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[51] <= status[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[52] <= status[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[53] <= status[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[54] <= status[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[55] <= status[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[56] <= status[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[57] <= status[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[58] <= status[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[59] <= status[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[60] <= status[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[61] <= status[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[62] <= status[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[63] <= status[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[0] <= core_mod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[1] <= core_mod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[2] <= core_mod[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[3] <= core_mod[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[4] <= core_mod[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[5] <= core_mod[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[6] <= core_mod[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[0] <= rtc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[1] <= rtc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[2] <= rtc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[3] <= rtc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[4] <= rtc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[5] <= rtc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[6] <= rtc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[7] <= rtc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[8] <= rtc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[9] <= rtc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[10] <= rtc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[11] <= rtc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[12] <= rtc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[13] <= rtc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[14] <= rtc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[15] <= rtc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[16] <= rtc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[17] <= rtc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[18] <= rtc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[19] <= rtc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[20] <= rtc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[21] <= rtc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[22] <= rtc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[23] <= rtc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[24] <= rtc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[25] <= rtc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[26] <= rtc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[27] <= rtc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[28] <= rtc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[29] <= rtc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[30] <= rtc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[31] <= rtc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[32] <= rtc[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[33] <= rtc[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[34] <= rtc[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[35] <= rtc[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[36] <= rtc[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[37] <= rtc[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[38] <= rtc[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[39] <= rtc[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[40] <= rtc[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[41] <= rtc[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[42] <= rtc[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[43] <= rtc[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[44] <= rtc[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[45] <= rtc[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[46] <= rtc[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[47] <= rtc[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[48] <= rtc[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[49] <= rtc[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[50] <= rtc[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[51] <= rtc[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[52] <= rtc[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[53] <= rtc[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[54] <= rtc[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[55] <= rtc[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[56] <= rtc[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[57] <= rtc[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[58] <= rtc[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[59] <= rtc[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[60] <= rtc[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[61] <= rtc[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[62] <= rtc[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[63] <= rtc[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] => sd_lba_r.DATAB
sd_lba[1] => sd_lba_r.DATAB
sd_lba[2] => sd_lba_r.DATAB
sd_lba[3] => sd_lba_r.DATAB
sd_lba[4] => sd_lba_r.DATAB
sd_lba[5] => sd_lba_r.DATAB
sd_lba[6] => sd_lba_r.DATAB
sd_lba[7] => sd_lba_r.DATAB
sd_lba[8] => sd_lba_r.DATAB
sd_lba[9] => sd_lba_r.DATAB
sd_lba[10] => sd_lba_r.DATAB
sd_lba[11] => sd_lba_r.DATAB
sd_lba[12] => sd_lba_r.DATAB
sd_lba[13] => sd_lba_r.DATAB
sd_lba[14] => sd_lba_r.DATAB
sd_lba[15] => sd_lba_r.DATAB
sd_lba[16] => sd_lba_r.DATAB
sd_lba[17] => sd_lba_r.DATAB
sd_lba[18] => sd_lba_r.DATAB
sd_lba[19] => sd_lba_r.DATAB
sd_lba[20] => sd_lba_r.DATAB
sd_lba[21] => sd_lba_r.DATAB
sd_lba[22] => sd_lba_r.DATAB
sd_lba[23] => sd_lba_r.DATAB
sd_lba[24] => sd_lba_r.DATAB
sd_lba[25] => sd_lba_r.DATAB
sd_lba[26] => sd_lba_r.DATAB
sd_lba[27] => sd_lba_r.DATAB
sd_lba[28] => sd_lba_r.DATAB
sd_lba[29] => sd_lba_r.DATAB
sd_lba[30] => sd_lba_r.DATAB
sd_lba[31] => sd_lba_r.DATAB
sd_rd[0] => sd_cmd[0].DATAA
sd_rd[1] => drive_sel.IN0
sd_rd[1] => sd_cmd[0].DATAB
sd_wr[0] => sd_cmd[1].DATAA
sd_wr[0] => always10.IN1
sd_wr[0] => sd_block.sd_wrD[0].DATAIN
sd_wr[1] => drive_sel.IN1
sd_wr[1] => sd_cmd[1].DATAB
sd_wr[1] => sd_block.sd_wrD[1].DATAIN
sd_ack <= sd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_conf <= sd_ack_conf~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_conf => spi_byte_out.DATAB
sd_sdhc => spi_byte_out.DATAB
sd_dout[0] <= sd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[1] <= sd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[2] <= sd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[3] <= sd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[4] <= sd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[5] <= sd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[6] <= sd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[7] <= sd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout_strobe <= sd_dout_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_din[0] => Selector7.IN9
sd_din[1] => Selector6.IN9
sd_din[2] => Selector5.IN9
sd_din[3] => Selector4.IN9
sd_din[4] => Selector3.IN9
sd_din[5] => Selector2.IN9
sd_din[6] => Selector1.IN9
sd_din[7] => Selector0.IN9
sd_din_strobe <= sd_din_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[0] <= sd_buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[1] <= sd_buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[2] <= sd_buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[3] <= sd_buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[4] <= sd_buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[5] <= sd_buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[6] <= sd_buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[7] <= sd_buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[8] <= sd_buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_mounted[0] <= img_mounted[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_mounted[1] <= img_mounted[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[0] <= img_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[1] <= img_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[2] <= img_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[3] <= img_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[4] <= img_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[5] <= img_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[6] <= img_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[7] <= img_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[8] <= img_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[9] <= img_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[10] <= img_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[11] <= img_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[12] <= img_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[13] <= img_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[14] <= img_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[15] <= img_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[16] <= img_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[17] <= img_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[18] <= img_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[19] <= img_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[20] <= img_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[21] <= img_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[22] <= img_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[23] <= img_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[24] <= img_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[25] <= img_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[26] <= img_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[27] <= img_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[28] <= img_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[29] <= img_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[30] <= img_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[31] <= img_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_clk <= ps2_kbd_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_data <= ps2_kbd_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_clk <= ps2_mouse_clk.DB_MAX_OUTPUT_PORT_TYPE
ps2_mouse_data <= ps2_mouse_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_pressed <= key_pressed~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_extended <= key_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[0] <= key_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[1] <= key_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[2] <= key_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[3] <= key_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[4] <= key_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[5] <= key_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[6] <= key_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[7] <= key_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_strobe <= key_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[0] <= mouse_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[1] <= mouse_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[2] <= mouse_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[3] <= mouse_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[4] <= mouse_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[5] <= mouse_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[6] <= mouse_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[7] <= mouse_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[8] <= mouse_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[0] <= mouse_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[1] <= mouse_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[2] <= mouse_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[3] <= mouse_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[4] <= mouse_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[5] <= mouse_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[6] <= mouse_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[7] <= mouse_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[8] <= mouse_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[0] <= mouse_z[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[1] <= mouse_z[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[2] <= mouse_z[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[3] <= mouse_z[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[0] <= mouse_flags[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[1] <= mouse_flags[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[2] <= mouse_flags[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[3] <= mouse_flags[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[4] <= mouse_flags[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[5] <= mouse_flags[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[6] <= mouse_flags[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[7] <= mouse_flags[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_strobe <= mouse_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_idx <= mouse_idx~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_data[0] => serial_out_fifo.data_a[0].DATAIN
serial_data[0] => serial_out_fifo.DATAIN
serial_data[1] => serial_out_fifo.data_a[1].DATAIN
serial_data[1] => serial_out_fifo.DATAIN1
serial_data[2] => serial_out_fifo.data_a[2].DATAIN
serial_data[2] => serial_out_fifo.DATAIN2
serial_data[3] => serial_out_fifo.data_a[3].DATAIN
serial_data[3] => serial_out_fifo.DATAIN3
serial_data[4] => serial_out_fifo.data_a[4].DATAIN
serial_data[4] => serial_out_fifo.DATAIN4
serial_data[5] => serial_out_fifo.data_a[5].DATAIN
serial_data[5] => serial_out_fifo.DATAIN5
serial_data[6] => serial_out_fifo.data_a[6].DATAIN
serial_data[6] => serial_out_fifo.DATAIN6
serial_data[7] => serial_out_fifo.data_a[7].DATAIN
serial_data[7] => serial_out_fifo.DATAIN7
serial_strobe => serial_out_fifo.we_a.CLK
serial_strobe => serial_out_fifo.waddr_a[5].CLK
serial_strobe => serial_out_fifo.waddr_a[4].CLK
serial_strobe => serial_out_fifo.waddr_a[3].CLK
serial_strobe => serial_out_fifo.waddr_a[2].CLK
serial_strobe => serial_out_fifo.waddr_a[1].CLK
serial_strobe => serial_out_fifo.waddr_a[0].CLK
serial_strobe => serial_out_fifo.data_a[7].CLK
serial_strobe => serial_out_fifo.data_a[6].CLK
serial_strobe => serial_out_fifo.data_a[5].CLK
serial_strobe => serial_out_fifo.data_a[4].CLK
serial_strobe => serial_out_fifo.data_a[3].CLK
serial_strobe => serial_out_fifo.data_a[2].CLK
serial_strobe => serial_out_fifo.data_a[1].CLK
serial_strobe => serial_out_fifo.data_a[0].CLK
serial_strobe => serial_out_wptr[0].CLK
serial_strobe => serial_out_wptr[1].CLK
serial_strobe => serial_out_wptr[2].CLK
serial_strobe => serial_out_wptr[3].CLK
serial_strobe => serial_out_wptr[4].CLK
serial_strobe => serial_out_wptr[5].CLK
serial_strobe => serial_out_fifo.CLK0


|poseidon_top|bbc_mist_top:guest|sd_card:sd_card
clk_sys => clk_sys.IN2
sd_lba[0] <= sd_lba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[1] <= sd_lba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[2] <= sd_lba[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[3] <= sd_lba[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[4] <= sd_lba[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[5] <= sd_lba[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[6] <= sd_lba[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[7] <= sd_lba[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[8] <= sd_lba[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[9] <= sd_lba[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[10] <= sd_lba[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[11] <= sd_lba[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[12] <= sd_lba[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[13] <= sd_lba[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[14] <= sd_lba[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[15] <= sd_lba[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[16] <= sd_lba[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[17] <= sd_lba[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[18] <= sd_lba[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[19] <= sd_lba[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[20] <= sd_lba[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[21] <= sd_lba[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[22] <= sd_lba[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[23] <= sd_lba[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[24] <= sd_lba[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[25] <= sd_lba[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[26] <= sd_lba[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[27] <= sd_lba[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[28] <= sd_lba[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[29] <= sd_lba[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[30] <= sd_lba[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[31] <= sd_lba[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_rd <= sd_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_wr <= sd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack => comb.IN0
sd_ack => ack[0].DATAIN
sd_ack_conf => always0.IN0
sd_conf <= sd_configuring.DB_MAX_OUTPUT_PORT_TYPE
sd_sdhc <= OCR[30].DB_MAX_OUTPUT_PORT_TYPE
img_mounted => always0.IN1
img_mounted => old_mounted.DATAIN
img_size[0] => ~NO_FANOUT~
img_size[1] => ~NO_FANOUT~
img_size[2] => ~NO_FANOUT~
img_size[3] => ~NO_FANOUT~
img_size[4] => ~NO_FANOUT~
img_size[5] => ~NO_FANOUT~
img_size[6] => ~NO_FANOUT~
img_size[7] => ~NO_FANOUT~
img_size[8] => ~NO_FANOUT~
img_size[9] => ~NO_FANOUT~
img_size[10] => ~NO_FANOUT~
img_size[11] => ~NO_FANOUT~
img_size[12] => ~NO_FANOUT~
img_size[13] => ~NO_FANOUT~
img_size[14] => ~NO_FANOUT~
img_size[15] => ~NO_FANOUT~
img_size[16] => ~NO_FANOUT~
img_size[17] => ~NO_FANOUT~
img_size[18] => csdcid.DATAA
img_size[19] => csdcid.DATAA
img_size[19] => csdcid.DATAB
img_size[20] => csdcid.DATAA
img_size[20] => csdcid.DATAB
img_size[21] => csdcid.DATAA
img_size[21] => csdcid.DATAB
img_size[22] => csdcid.DATAA
img_size[22] => csdcid.DATAB
img_size[23] => csdcid.DATAA
img_size[23] => csdcid.DATAB
img_size[24] => csdcid.DATAA
img_size[24] => csdcid.DATAB
img_size[25] => csdcid.DATAA
img_size[25] => csdcid.DATAB
img_size[26] => csdcid.DATAA
img_size[26] => csdcid.DATAB
img_size[27] => csdcid.DATAA
img_size[27] => csdcid.DATAB
img_size[28] => csdcid.DATAA
img_size[28] => csdcid.DATAB
img_size[29] => csdcid.DATAA
img_size[29] => csdcid.DATAB
img_size[30] => csdcid.DATAB
img_size[31] => csdcid.DATAB
sd_busy <= sd_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[0] => sd_buff_dout[0].IN1
sd_buff_dout[1] => sd_buff_dout[1].IN1
sd_buff_dout[2] => sd_buff_dout[2].IN1
sd_buff_dout[3] => sd_buff_dout[3].IN1
sd_buff_dout[4] => sd_buff_dout[4].IN1
sd_buff_dout[5] => sd_buff_dout[5].IN1
sd_buff_dout[6] => sd_buff_dout[6].IN1
sd_buff_dout[7] => sd_buff_dout[7].IN1
sd_buff_wr => comb.IN1
sd_buff_wr => always0.IN1
sd_buff_din[0] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[1] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[2] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[3] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[4] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[5] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[6] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[7] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_addr[0] => sd_buff_addr[0].IN1
sd_buff_addr[1] => sd_buff_addr[1].IN1
sd_buff_addr[2] => sd_buff_addr[2].IN1
sd_buff_addr[3] => sd_buff_addr[3].IN1
sd_buff_addr[4] => sd_buff_addr[4].IN1
sd_buff_addr[5] => sd_buff_addr[5].IN1
sd_buff_addr[6] => sd_buff_addr[6].IN1
sd_buff_addr[7] => sd_buff_addr[7].IN1
sd_buff_addr[8] => sd_buff_addr[8].IN1
allow_sdhc => OCR[30].IN1
sd_cs => bit_cnt.OUTPUTSELECT
sd_cs => bit_cnt.OUTPUTSELECT
sd_cs => bit_cnt.OUTPUTSELECT
sd_cs => terminate_cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => sd_lba.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => sd_buff_sel.OUTPUTSELECT
sd_cs => buffer_write_strobe.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => sd_wr.OUTPUTSELECT
sd_cs => sd_busy.OUTPUTSELECT
sd_cs => always1.IN1
sd_cs => reply3[0].ENA
sd_cs => reply3[1].ENA
sd_cs => reply3[2].ENA
sd_cs => reply3[3].ENA
sd_cs => reply3[4].ENA
sd_cs => reply3[5].ENA
sd_cs => reply3[6].ENA
sd_cs => reply3[7].ENA
sd_cs => reply2[0].ENA
sd_cs => reply2[1].ENA
sd_cs => reply2[2].ENA
sd_cs => reply2[3].ENA
sd_cs => reply2[4].ENA
sd_cs => reply2[5].ENA
sd_cs => reply2[6].ENA
sd_cs => reply2[7].ENA
sd_cs => reply1[0].ENA
sd_cs => reply1[1].ENA
sd_cs => reply1[2].ENA
sd_cs => reply1[3].ENA
sd_cs => reply1[4].ENA
sd_cs => reply1[5].ENA
sd_cs => reply1[6].ENA
sd_cs => reply1[7].ENA
sd_cs => reply0[0].ENA
sd_cs => reply0[1].ENA
sd_cs => reply0[2].ENA
sd_cs => reply0[3].ENA
sd_cs => reply0[4].ENA
sd_cs => reply0[5].ENA
sd_cs => reply0[6].ENA
sd_cs => reply0[7].ENA
sd_cs => card_is_reset.ENA
sd_cs => cmd55.ENA
sd_cs => reply_len[0].ENA
sd_cs => reply_len[1].ENA
sd_cs => reply_len[2].ENA
sd_cs => reply_len[3].ENA
sd_cs => reply[0].ENA
sd_cs => reply[1].ENA
sd_cs => reply[2].ENA
sd_cs => reply[3].ENA
sd_cs => reply[4].ENA
sd_cs => reply[5].ENA
sd_cs => reply[6].ENA
sd_cs => reply[7].ENA
sd_cs => args[8].ENA
sd_cs => args[9].ENA
sd_cs => args[10].ENA
sd_cs => args[11].ENA
sd_cs => args[12].ENA
sd_cs => args[13].ENA
sd_cs => args[14].ENA
sd_cs => args[15].ENA
sd_cs => args[16].ENA
sd_cs => args[17].ENA
sd_cs => args[18].ENA
sd_cs => args[19].ENA
sd_cs => args[20].ENA
sd_cs => args[21].ENA
sd_cs => args[22].ENA
sd_cs => args[23].ENA
sd_cs => args[24].ENA
sd_cs => args[25].ENA
sd_cs => args[26].ENA
sd_cs => args[27].ENA
sd_cs => args[28].ENA
sd_cs => args[29].ENA
sd_cs => args[30].ENA
sd_cs => args[31].ENA
sd_cs => args[32].ENA
sd_cs => args[33].ENA
sd_cs => args[34].ENA
sd_cs => args[35].ENA
sd_cs => args[36].ENA
sd_cs => args[37].ENA
sd_cs => args[38].ENA
sd_cs => args[39].ENA
sd_cs => byte_cnt[0].ENA
sd_cs => byte_cnt[1].ENA
sd_cs => byte_cnt[2].ENA
sd_cs => byte_cnt[3].ENA
sd_cs => sbuf[0].ENA
sd_cs => sbuf[1].ENA
sd_cs => sbuf[2].ENA
sd_cs => sbuf[3].ENA
sd_cs => sbuf[4].ENA
sd_cs => sbuf[5].ENA
sd_cs => sbuf[6].ENA
sd_sck => always1.IN1
sd_sck => old_sd_sck.DATAIN
sd_sck => always1.IN1
sd_sdi => cmd.DATAA
sd_sdi => args.DATAB
sd_sdi => args.DATAB
sd_sdi => args.DATAB
sd_sdi => args.DATAB
sd_sdi => buffer_din.DATAB
sd_sdi => sbuf.DATAB
sd_sdi => Equal17.IN7
sd_sdi => Equal26.IN7
sd_sdo <= sd_sdo~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|sd_card:sd_card|sd_card_dpram:buffer_dpram
clock_a => ram.we_a.CLK
clock_a => ram.waddr_a[9].CLK
clock_a => ram.waddr_a[8].CLK
clock_a => ram.waddr_a[7].CLK
clock_a => ram.waddr_a[6].CLK
clock_a => ram.waddr_a[5].CLK
clock_a => ram.waddr_a[4].CLK
clock_a => ram.waddr_a[3].CLK
clock_a => ram.waddr_a[2].CLK
clock_a => ram.waddr_a[1].CLK
clock_a => ram.waddr_a[0].CLK
clock_a => ram.data_a[7].CLK
clock_a => ram.data_a[6].CLK
clock_a => ram.data_a[5].CLK
clock_a => ram.data_a[4].CLK
clock_a => ram.data_a[3].CLK
clock_a => ram.data_a[2].CLK
clock_a => ram.data_a[1].CLK
clock_a => ram.data_a[0].CLK
clock_a => q_a[0]~reg0.CLK
clock_a => q_a[1]~reg0.CLK
clock_a => q_a[2]~reg0.CLK
clock_a => q_a[3]~reg0.CLK
clock_a => q_a[4]~reg0.CLK
clock_a => q_a[5]~reg0.CLK
clock_a => q_a[6]~reg0.CLK
clock_a => q_a[7]~reg0.CLK
clock_a => ram.CLK0
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram.waddr_a[7].DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram.waddr_a[8].DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_a[9] => ram.waddr_a[9].DATAIN
address_a[9] => ram.WADDR9
address_a[9] => ram.RADDR9
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
wren_a => ram.we_a.DATAIN
wren_a => ram.WE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_b => ram.we_b.CLK
clock_b => ram.waddr_b[9].CLK
clock_b => ram.waddr_b[8].CLK
clock_b => ram.waddr_b[7].CLK
clock_b => ram.waddr_b[6].CLK
clock_b => ram.waddr_b[5].CLK
clock_b => ram.waddr_b[4].CLK
clock_b => ram.waddr_b[3].CLK
clock_b => ram.waddr_b[2].CLK
clock_b => ram.waddr_b[1].CLK
clock_b => ram.waddr_b[0].CLK
clock_b => ram.data_b[7].CLK
clock_b => ram.data_b[6].CLK
clock_b => ram.data_b[5].CLK
clock_b => ram.data_b[4].CLK
clock_b => ram.data_b[3].CLK
clock_b => ram.data_b[2].CLK
clock_b => ram.data_b[1].CLK
clock_b => ram.data_b[0].CLK
clock_b => q_b[0]~reg0.CLK
clock_b => q_b[1]~reg0.CLK
clock_b => q_b[2]~reg0.CLK
clock_b => q_b[3]~reg0.CLK
clock_b => q_b[4]~reg0.CLK
clock_b => q_b[5]~reg0.CLK
clock_b => q_b[6]~reg0.CLK
clock_b => q_b[7]~reg0.CLK
clock_b => ram.PORTBCLK0
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram.waddr_b[7].DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram.waddr_b[8].DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
address_b[9] => ram.waddr_b[9].DATAIN
address_b[9] => ram.PORTBWADDR9
address_b[9] => ram.PORTBRADDR9
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
wren_b => ram.we_b.DATAIN
wren_b => ram.PORTBWE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|data_io:DATA_IO
clk_sys => DATA_OUT.filepos[0].CLK
clk_sys => DATA_OUT.filepos[1].CLK
clk_sys => DATA_OUT.filepos[2].CLK
clk_sys => DATA_OUT.filepos[3].CLK
clk_sys => DATA_OUT.filepos[4].CLK
clk_sys => DATA_OUT.filepos[5].CLK
clk_sys => DATA_OUT.filepos[6].CLK
clk_sys => DATA_OUT.filepos[7].CLK
clk_sys => DATA_OUT.filepos[8].CLK
clk_sys => DATA_OUT.filepos[9].CLK
clk_sys => DATA_OUT.filepos[10].CLK
clk_sys => DATA_OUT.filepos[11].CLK
clk_sys => DATA_OUT.filepos[12].CLK
clk_sys => DATA_OUT.filepos[13].CLK
clk_sys => DATA_OUT.filepos[14].CLK
clk_sys => DATA_OUT.filepos[15].CLK
clk_sys => DATA_OUT.filepos[16].CLK
clk_sys => DATA_OUT.filepos[17].CLK
clk_sys => DATA_OUT.filepos[18].CLK
clk_sys => DATA_OUT.filepos[19].CLK
clk_sys => DATA_OUT.filepos[20].CLK
clk_sys => DATA_OUT.filepos[21].CLK
clk_sys => DATA_OUT.filepos[22].CLK
clk_sys => DATA_OUT.filepos[23].CLK
clk_sys => DATA_OUT.filepos[24].CLK
clk_sys => DATA_OUT.filepos[25].CLK
clk_sys => DATA_OUT.filepos[26].CLK
clk_sys => DATA_OUT.filepos[27].CLK
clk_sys => DATA_OUT.filepos[28].CLK
clk_sys => DATA_OUT.filepos[29].CLK
clk_sys => DATA_OUT.filepos[30].CLK
clk_sys => DATA_OUT.filepos[31].CLK
clk_sys => ioctl_addr[0]~reg0.CLK
clk_sys => ioctl_addr[1]~reg0.CLK
clk_sys => ioctl_addr[2]~reg0.CLK
clk_sys => ioctl_addr[3]~reg0.CLK
clk_sys => ioctl_addr[4]~reg0.CLK
clk_sys => ioctl_addr[5]~reg0.CLK
clk_sys => ioctl_addr[6]~reg0.CLK
clk_sys => ioctl_addr[7]~reg0.CLK
clk_sys => ioctl_addr[8]~reg0.CLK
clk_sys => ioctl_addr[9]~reg0.CLK
clk_sys => ioctl_addr[10]~reg0.CLK
clk_sys => ioctl_addr[11]~reg0.CLK
clk_sys => ioctl_addr[12]~reg0.CLK
clk_sys => ioctl_addr[13]~reg0.CLK
clk_sys => ioctl_addr[14]~reg0.CLK
clk_sys => ioctl_addr[15]~reg0.CLK
clk_sys => ioctl_addr[16]~reg0.CLK
clk_sys => ioctl_addr[17]~reg0.CLK
clk_sys => ioctl_addr[18]~reg0.CLK
clk_sys => ioctl_addr[19]~reg0.CLK
clk_sys => ioctl_addr[20]~reg0.CLK
clk_sys => ioctl_addr[21]~reg0.CLK
clk_sys => ioctl_addr[22]~reg0.CLK
clk_sys => ioctl_addr[23]~reg0.CLK
clk_sys => ioctl_addr[24]~reg0.CLK
clk_sys => DATA_OUT.addr[0].CLK
clk_sys => DATA_OUT.addr[1].CLK
clk_sys => DATA_OUT.addr[2].CLK
clk_sys => DATA_OUT.addr[3].CLK
clk_sys => DATA_OUT.addr[4].CLK
clk_sys => DATA_OUT.addr[5].CLK
clk_sys => DATA_OUT.addr[6].CLK
clk_sys => DATA_OUT.addr[7].CLK
clk_sys => DATA_OUT.addr[8].CLK
clk_sys => DATA_OUT.addr[9].CLK
clk_sys => DATA_OUT.addr[10].CLK
clk_sys => DATA_OUT.addr[11].CLK
clk_sys => DATA_OUT.addr[12].CLK
clk_sys => DATA_OUT.addr[13].CLK
clk_sys => DATA_OUT.addr[14].CLK
clk_sys => DATA_OUT.addr[15].CLK
clk_sys => DATA_OUT.addr[16].CLK
clk_sys => DATA_OUT.addr[17].CLK
clk_sys => DATA_OUT.addr[18].CLK
clk_sys => DATA_OUT.addr[19].CLK
clk_sys => DATA_OUT.addr[20].CLK
clk_sys => DATA_OUT.addr[21].CLK
clk_sys => DATA_OUT.addr[22].CLK
clk_sys => DATA_OUT.addr[23].CLK
clk_sys => DATA_OUT.addr[24].CLK
clk_sys => ioctl_dout[0]~reg0.CLK
clk_sys => ioctl_dout[1]~reg0.CLK
clk_sys => ioctl_dout[2]~reg0.CLK
clk_sys => ioctl_dout[3]~reg0.CLK
clk_sys => ioctl_dout[4]~reg0.CLK
clk_sys => ioctl_dout[5]~reg0.CLK
clk_sys => ioctl_dout[6]~reg0.CLK
clk_sys => ioctl_dout[7]~reg0.CLK
clk_sys => DATA_OUT.rd_int.CLK
clk_sys => ioctl_upload~reg0.CLK
clk_sys => DATA_OUT.wr_int_direct.CLK
clk_sys => DATA_OUT.wr_int.CLK
clk_sys => ioctl_download~reg0.CLK
clk_sys => ioctl_wr~reg0.CLK
clk_sys => DATA_OUT.addr_resetD2.CLK
clk_sys => DATA_OUT.addr_resetD.CLK
clk_sys => DATA_OUT.rclk2D2.CLK
clk_sys => DATA_OUT.rclk2D.CLK
clk_sys => DATA_OUT.rclkD2.CLK
clk_sys => DATA_OUT.rclkD.CLK
SPI_SCK => downloading_reg.CLK
SPI_SCK => ioctl_index[0]~reg0.CLK
SPI_SCK => ioctl_index[1]~reg0.CLK
SPI_SCK => ioctl_index[2]~reg0.CLK
SPI_SCK => ioctl_index[3]~reg0.CLK
SPI_SCK => ioctl_index[4]~reg0.CLK
SPI_SCK => ioctl_index[5]~reg0.CLK
SPI_SCK => ioctl_index[6]~reg0.CLK
SPI_SCK => ioctl_index[7]~reg0.CLK
SPI_SCK => ioctl_fileext[0]~reg0.CLK
SPI_SCK => ioctl_fileext[1]~reg0.CLK
SPI_SCK => ioctl_fileext[2]~reg0.CLK
SPI_SCK => ioctl_fileext[3]~reg0.CLK
SPI_SCK => ioctl_fileext[4]~reg0.CLK
SPI_SCK => ioctl_fileext[5]~reg0.CLK
SPI_SCK => ioctl_fileext[6]~reg0.CLK
SPI_SCK => ioctl_fileext[7]~reg0.CLK
SPI_SCK => ioctl_fileext[8]~reg0.CLK
SPI_SCK => ioctl_fileext[9]~reg0.CLK
SPI_SCK => ioctl_fileext[10]~reg0.CLK
SPI_SCK => ioctl_fileext[11]~reg0.CLK
SPI_SCK => ioctl_fileext[12]~reg0.CLK
SPI_SCK => ioctl_fileext[13]~reg0.CLK
SPI_SCK => ioctl_fileext[14]~reg0.CLK
SPI_SCK => ioctl_fileext[15]~reg0.CLK
SPI_SCK => ioctl_fileext[16]~reg0.CLK
SPI_SCK => ioctl_fileext[17]~reg0.CLK
SPI_SCK => ioctl_fileext[18]~reg0.CLK
SPI_SCK => ioctl_fileext[19]~reg0.CLK
SPI_SCK => ioctl_fileext[20]~reg0.CLK
SPI_SCK => ioctl_fileext[21]~reg0.CLK
SPI_SCK => ioctl_fileext[22]~reg0.CLK
SPI_SCK => ioctl_fileext[23]~reg0.CLK
SPI_SCK => ioctl_filesize[0]~reg0.CLK
SPI_SCK => ioctl_filesize[1]~reg0.CLK
SPI_SCK => ioctl_filesize[2]~reg0.CLK
SPI_SCK => ioctl_filesize[3]~reg0.CLK
SPI_SCK => ioctl_filesize[4]~reg0.CLK
SPI_SCK => ioctl_filesize[5]~reg0.CLK
SPI_SCK => ioctl_filesize[6]~reg0.CLK
SPI_SCK => ioctl_filesize[7]~reg0.CLK
SPI_SCK => ioctl_filesize[8]~reg0.CLK
SPI_SCK => ioctl_filesize[9]~reg0.CLK
SPI_SCK => ioctl_filesize[10]~reg0.CLK
SPI_SCK => ioctl_filesize[11]~reg0.CLK
SPI_SCK => ioctl_filesize[12]~reg0.CLK
SPI_SCK => ioctl_filesize[13]~reg0.CLK
SPI_SCK => ioctl_filesize[14]~reg0.CLK
SPI_SCK => ioctl_filesize[15]~reg0.CLK
SPI_SCK => ioctl_filesize[16]~reg0.CLK
SPI_SCK => ioctl_filesize[17]~reg0.CLK
SPI_SCK => ioctl_filesize[18]~reg0.CLK
SPI_SCK => ioctl_filesize[19]~reg0.CLK
SPI_SCK => ioctl_filesize[20]~reg0.CLK
SPI_SCK => ioctl_filesize[21]~reg0.CLK
SPI_SCK => ioctl_filesize[22]~reg0.CLK
SPI_SCK => ioctl_filesize[23]~reg0.CLK
SPI_SCK => ioctl_filesize[24]~reg0.CLK
SPI_SCK => ioctl_filesize[25]~reg0.CLK
SPI_SCK => ioctl_filesize[26]~reg0.CLK
SPI_SCK => ioctl_filesize[27]~reg0.CLK
SPI_SCK => ioctl_filesize[28]~reg0.CLK
SPI_SCK => ioctl_filesize[29]~reg0.CLK
SPI_SCK => ioctl_filesize[30]~reg0.CLK
SPI_SCK => ioctl_filesize[31]~reg0.CLK
SPI_SCK => uploading_reg.CLK
SPI_SCK => addr_reset.CLK
SPI_SCK => rclk.CLK
SPI_SCK => data_w[0].CLK
SPI_SCK => data_w[1].CLK
SPI_SCK => data_w[2].CLK
SPI_SCK => data_w[3].CLK
SPI_SCK => data_w[4].CLK
SPI_SCK => data_w[5].CLK
SPI_SCK => data_w[6].CLK
SPI_SCK => data_w[7].CLK
SPI_SCK => SPI_RECEIVER.cmd[0].CLK
SPI_SCK => SPI_RECEIVER.cmd[1].CLK
SPI_SCK => SPI_RECEIVER.cmd[2].CLK
SPI_SCK => SPI_RECEIVER.cmd[3].CLK
SPI_SCK => SPI_RECEIVER.cmd[4].CLK
SPI_SCK => SPI_RECEIVER.cmd[5].CLK
SPI_SCK => SPI_RECEIVER.cmd[6].CLK
SPI_SCK => SPI_RECEIVER.cmd[7].CLK
SPI_SCK => SPI_RECEIVER.sbuf[0].CLK
SPI_SCK => SPI_RECEIVER.sbuf[1].CLK
SPI_SCK => SPI_RECEIVER.sbuf[2].CLK
SPI_SCK => SPI_RECEIVER.sbuf[3].CLK
SPI_SCK => SPI_RECEIVER.sbuf[4].CLK
SPI_SCK => SPI_RECEIVER.sbuf[5].CLK
SPI_SCK => SPI_RECEIVER.sbuf[6].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => SPI_RECEIVER.bytecnt[0].CLK
SPI_SCK => SPI_RECEIVER.bytecnt[1].CLK
SPI_SCK => SPI_RECEIVER.bytecnt[2].CLK
SPI_SCK => SPI_RECEIVER.bytecnt[3].CLK
SPI_SCK => SPI_RECEIVER.bytecnt[4].CLK
SPI_SCK => SPI_RECEIVER.bytecnt[5].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[0].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[1].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[2].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[3].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[4].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[5].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[6].CLK
SPI_SCK => SPI_TRANSMITTER.dout_r[7].CLK
SPI_SCK => reg_do.CLK
SPI_SCK => reg_do~en.CLK
SPI_SS2 => cnt[0].ACLR
SPI_SS2 => cnt[1].ACLR
SPI_SS2 => cnt[2].ACLR
SPI_SS2 => cnt[3].ACLR
SPI_SS2 => SPI_RECEIVER.bytecnt[0].ACLR
SPI_SS2 => SPI_RECEIVER.bytecnt[1].ACLR
SPI_SS2 => SPI_RECEIVER.bytecnt[2].ACLR
SPI_SS2 => SPI_RECEIVER.bytecnt[3].ACLR
SPI_SS2 => SPI_RECEIVER.bytecnt[4].ACLR
SPI_SS2 => SPI_RECEIVER.bytecnt[5].ACLR
SPI_SS2 => reg_do~en.ACLR
SPI_SS2 => SPI_TRANSMITTER.dout_r[7].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[6].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[5].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[4].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[3].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[2].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[1].ENA
SPI_SS2 => SPI_TRANSMITTER.dout_r[0].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[6].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[5].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[4].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[3].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[2].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[1].ENA
SPI_SS2 => SPI_RECEIVER.sbuf[0].ENA
SPI_SS2 => SPI_RECEIVER.cmd[7].ENA
SPI_SS2 => SPI_RECEIVER.cmd[6].ENA
SPI_SS2 => SPI_RECEIVER.cmd[5].ENA
SPI_SS2 => SPI_RECEIVER.cmd[4].ENA
SPI_SS2 => SPI_RECEIVER.cmd[3].ENA
SPI_SS2 => SPI_RECEIVER.cmd[2].ENA
SPI_SS2 => SPI_RECEIVER.cmd[1].ENA
SPI_SS2 => SPI_RECEIVER.cmd[0].ENA
SPI_SS2 => data_w[7].ENA
SPI_SS2 => data_w[6].ENA
SPI_SS2 => data_w[5].ENA
SPI_SS2 => data_w[4].ENA
SPI_SS2 => data_w[3].ENA
SPI_SS2 => data_w[2].ENA
SPI_SS2 => data_w[1].ENA
SPI_SS2 => data_w[0].ENA
SPI_SS2 => rclk.ENA
SPI_SS2 => addr_reset.ENA
SPI_SS2 => uploading_reg.ENA
SPI_SS2 => ioctl_filesize[31]~reg0.ENA
SPI_SS2 => ioctl_filesize[30]~reg0.ENA
SPI_SS2 => ioctl_filesize[29]~reg0.ENA
SPI_SS2 => ioctl_filesize[28]~reg0.ENA
SPI_SS2 => ioctl_filesize[27]~reg0.ENA
SPI_SS2 => ioctl_filesize[26]~reg0.ENA
SPI_SS2 => ioctl_filesize[25]~reg0.ENA
SPI_SS2 => ioctl_filesize[24]~reg0.ENA
SPI_SS2 => ioctl_filesize[23]~reg0.ENA
SPI_SS2 => ioctl_filesize[22]~reg0.ENA
SPI_SS2 => ioctl_filesize[21]~reg0.ENA
SPI_SS2 => ioctl_filesize[20]~reg0.ENA
SPI_SS2 => ioctl_filesize[19]~reg0.ENA
SPI_SS2 => ioctl_filesize[18]~reg0.ENA
SPI_SS2 => ioctl_filesize[17]~reg0.ENA
SPI_SS2 => ioctl_filesize[16]~reg0.ENA
SPI_SS2 => ioctl_filesize[15]~reg0.ENA
SPI_SS2 => ioctl_filesize[14]~reg0.ENA
SPI_SS2 => ioctl_filesize[13]~reg0.ENA
SPI_SS2 => ioctl_filesize[12]~reg0.ENA
SPI_SS2 => ioctl_filesize[11]~reg0.ENA
SPI_SS2 => ioctl_filesize[10]~reg0.ENA
SPI_SS2 => ioctl_filesize[9]~reg0.ENA
SPI_SS2 => ioctl_filesize[8]~reg0.ENA
SPI_SS2 => ioctl_filesize[7]~reg0.ENA
SPI_SS2 => ioctl_filesize[6]~reg0.ENA
SPI_SS2 => ioctl_filesize[5]~reg0.ENA
SPI_SS2 => ioctl_filesize[4]~reg0.ENA
SPI_SS2 => ioctl_filesize[3]~reg0.ENA
SPI_SS2 => ioctl_filesize[2]~reg0.ENA
SPI_SS2 => ioctl_filesize[1]~reg0.ENA
SPI_SS2 => ioctl_filesize[0]~reg0.ENA
SPI_SS2 => ioctl_fileext[23]~reg0.ENA
SPI_SS2 => ioctl_fileext[22]~reg0.ENA
SPI_SS2 => ioctl_fileext[21]~reg0.ENA
SPI_SS2 => ioctl_fileext[20]~reg0.ENA
SPI_SS2 => ioctl_fileext[19]~reg0.ENA
SPI_SS2 => ioctl_fileext[18]~reg0.ENA
SPI_SS2 => ioctl_fileext[17]~reg0.ENA
SPI_SS2 => ioctl_fileext[16]~reg0.ENA
SPI_SS2 => ioctl_fileext[15]~reg0.ENA
SPI_SS2 => ioctl_fileext[14]~reg0.ENA
SPI_SS2 => ioctl_fileext[13]~reg0.ENA
SPI_SS2 => ioctl_fileext[12]~reg0.ENA
SPI_SS2 => ioctl_fileext[11]~reg0.ENA
SPI_SS2 => ioctl_fileext[10]~reg0.ENA
SPI_SS2 => ioctl_fileext[9]~reg0.ENA
SPI_SS2 => ioctl_fileext[8]~reg0.ENA
SPI_SS2 => ioctl_fileext[7]~reg0.ENA
SPI_SS2 => ioctl_fileext[6]~reg0.ENA
SPI_SS2 => ioctl_fileext[5]~reg0.ENA
SPI_SS2 => ioctl_fileext[4]~reg0.ENA
SPI_SS2 => ioctl_fileext[3]~reg0.ENA
SPI_SS2 => ioctl_fileext[2]~reg0.ENA
SPI_SS2 => ioctl_fileext[1]~reg0.ENA
SPI_SS2 => ioctl_fileext[0]~reg0.ENA
SPI_SS2 => ioctl_index[7]~reg0.ENA
SPI_SS2 => ioctl_index[6]~reg0.ENA
SPI_SS2 => ioctl_index[5]~reg0.ENA
SPI_SS2 => ioctl_index[4]~reg0.ENA
SPI_SS2 => ioctl_index[3]~reg0.ENA
SPI_SS2 => ioctl_index[2]~reg0.ENA
SPI_SS2 => ioctl_index[1]~reg0.ENA
SPI_SS2 => ioctl_index[0]~reg0.ENA
SPI_SS2 => downloading_reg.ENA
SPI_SS4 => ~NO_FANOUT~
SPI_DI => sbuf.DATAB
SPI_DI => cmd.DATAB
SPI_DI => addr_reset.OUTPUTSELECT
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_filesize.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => ioctl_fileext.DATAB
SPI_DI => data_w.DATAB
SPI_DI => ioctl_index.DATAB
SPI_DI => downloading_reg.DATAB
SPI_DI => uploading_reg.DATAB
SPI_DO <> SPI_DO
clkref_n => rd_int.OUTPUTSELECT
clkref_n => wr_int.OUTPUTSELECT
clkref_n => wr_int_direct.OUTPUTSELECT
clkref_n => ioctl_wr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_addr.OUTPUTSELECT
clkref_n => ioctl_dout[0]~reg0.ENA
clkref_n => ioctl_dout[1]~reg0.ENA
clkref_n => ioctl_dout[2]~reg0.ENA
clkref_n => ioctl_dout[3]~reg0.ENA
clkref_n => ioctl_dout[4]~reg0.ENA
clkref_n => ioctl_dout[5]~reg0.ENA
clkref_n => ioctl_dout[6]~reg0.ENA
clkref_n => ioctl_dout[7]~reg0.ENA
ioctl_download <= ioctl_download~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_upload <= ioctl_upload~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[0] <= ioctl_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[1] <= ioctl_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[2] <= ioctl_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[3] <= ioctl_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[4] <= ioctl_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[5] <= ioctl_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[6] <= ioctl_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_index[7] <= ioctl_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_wr <= ioctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[0] <= ioctl_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[1] <= ioctl_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[2] <= ioctl_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[3] <= ioctl_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[4] <= ioctl_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[5] <= ioctl_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[6] <= ioctl_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[7] <= ioctl_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[8] <= ioctl_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[9] <= ioctl_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[10] <= ioctl_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[11] <= ioctl_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[12] <= ioctl_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[13] <= ioctl_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[14] <= ioctl_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[15] <= ioctl_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[16] <= ioctl_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[17] <= ioctl_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[18] <= ioctl_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[19] <= ioctl_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[20] <= ioctl_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[21] <= ioctl_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[22] <= ioctl_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[23] <= ioctl_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_addr[24] <= ioctl_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[0] <= ioctl_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[1] <= ioctl_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[2] <= ioctl_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[3] <= ioctl_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[4] <= ioctl_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[5] <= ioctl_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[6] <= ioctl_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_dout[7] <= ioctl_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_din[0] => dout_r.DATAB
ioctl_din[1] => dout_r.DATAB
ioctl_din[2] => dout_r.DATAB
ioctl_din[3] => dout_r.DATAB
ioctl_din[4] => dout_r.DATAB
ioctl_din[5] => dout_r.DATAB
ioctl_din[6] => dout_r.DATAB
ioctl_din[7] => dout_r.DATAB
ioctl_fileext[0] <= ioctl_fileext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[1] <= ioctl_fileext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[2] <= ioctl_fileext[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[3] <= ioctl_fileext[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[4] <= ioctl_fileext[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[5] <= ioctl_fileext[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[6] <= ioctl_fileext[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[7] <= ioctl_fileext[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[8] <= ioctl_fileext[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[9] <= ioctl_fileext[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[10] <= ioctl_fileext[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[11] <= ioctl_fileext[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[12] <= ioctl_fileext[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[13] <= ioctl_fileext[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[14] <= ioctl_fileext[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[15] <= ioctl_fileext[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[16] <= ioctl_fileext[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[17] <= ioctl_fileext[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[18] <= ioctl_fileext[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[19] <= ioctl_fileext[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[20] <= ioctl_fileext[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[21] <= ioctl_fileext[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[22] <= ioctl_fileext[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_fileext[23] <= ioctl_fileext[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[0] <= ioctl_filesize[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[1] <= ioctl_filesize[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[2] <= ioctl_filesize[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[3] <= ioctl_filesize[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[4] <= ioctl_filesize[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[5] <= ioctl_filesize[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[6] <= ioctl_filesize[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[7] <= ioctl_filesize[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[8] <= ioctl_filesize[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[9] <= ioctl_filesize[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[10] <= ioctl_filesize[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[11] <= ioctl_filesize[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[12] <= ioctl_filesize[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[13] <= ioctl_filesize[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[14] <= ioctl_filesize[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[15] <= ioctl_filesize[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[16] <= ioctl_filesize[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[17] <= ioctl_filesize[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[18] <= ioctl_filesize[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[19] <= ioctl_filesize[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[20] <= ioctl_filesize[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[21] <= ioctl_filesize[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[22] <= ioctl_filesize[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[23] <= ioctl_filesize[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[24] <= ioctl_filesize[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[25] <= ioctl_filesize[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[26] <= ioctl_filesize[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[27] <= ioctl_filesize[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[28] <= ioctl_filesize[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[29] <= ioctl_filesize[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[30] <= ioctl_filesize[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioctl_filesize[31] <= ioctl_filesize[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC
CLK48M_I => CLK48M_I.IN14
RESET_I => _.IN1
RESET_I => ram_we.IN0
RESET_I => comb.IN1
MODEL_I => MODEL_I.IN1
HSYNC <= mc6845:CRTC.HSYNC
VSYNC <= VSYNC.DB_MAX_OUTPUT_PORT_TYPE
VIDEO_CLKEN <= VIDEO_CLKEN.DB_MAX_OUTPUT_PORT_TYPE
VIDEO_R <= vidproc:VIDEO_ULA.R
VIDEO_G <= vidproc:VIDEO_ULA.G
VIDEO_B <= vidproc:VIDEO_ULA.B
VIDEO_DE <= crtc_de.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[0] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[1] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[2] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[3] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[4] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[5] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[6] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[7] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[8] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[9] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[10] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[11] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[12] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[13] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[14] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_ADR[15] <= MEM_ADR.DB_MAX_OUTPUT_PORT_TYPE
MEM_WE <= MEM_WE.DB_MAX_OUTPUT_PORT_TYPE
MEM_DO[0] <= cpu_do[0].DB_MAX_OUTPUT_PORT_TYPE
MEM_DO[1] <= cpu_do[1].DB_MAX_OUTPUT_PORT_TYPE
MEM_DO[2] <= cpu_do[2].DB_MAX_OUTPUT_PORT_TYPE
MEM_DO[3] <= cpu_do[3].DB_MAX_OUTPUT_PORT_TYPE
MEM_DO[4] <= cpu_do[4].DB_MAX_OUTPUT_PORT_TYPE
MEM_DO[5] <= cpu_do[5].DB_MAX_OUTPUT_PORT_TYPE
MEM_DO[6] <= cpu_do[6].DB_MAX_OUTPUT_PORT_TYPE
MEM_DO[7] <= cpu_do[7].DB_MAX_OUTPUT_PORT_TYPE
MEM_DI[0] => MEM_DI[0].IN2
MEM_DI[1] => MEM_DI[1].IN2
MEM_DI[2] => MEM_DI[2].IN2
MEM_DI[3] => MEM_DI[3].IN2
MEM_DI[4] => MEM_DI[4].IN2
MEM_DI[5] => MEM_DI[5].IN2
MEM_DI[6] => MEM_DI[6].IN2
MEM_DI[7] => MEM_DI[7].IN1
ROMSEL[0] <= romsel[0].DB_MAX_OUTPUT_PORT_TYPE
ROMSEL[1] <= romsel[1].DB_MAX_OUTPUT_PORT_TYPE
ROMSEL[2] <= romsel[2].DB_MAX_OUTPUT_PORT_TYPE
ROMSEL[3] <= romsel[3].DB_MAX_OUTPUT_PORT_TYPE
ROMSEL[4] <= romsel[4].DB_MAX_OUTPUT_PORT_TYPE
ROMSEL[5] <= romsel[5].DB_MAX_OUTPUT_PORT_TYPE
ROMSEL[6] <= romsel[6].DB_MAX_OUTPUT_PORT_TYPE
ROMSEL[7] <= romsel[7].DB_MAX_OUTPUT_PORT_TYPE
SHADOW_RAM <= SHADOW_RAM.DB_MAX_OUTPUT_PORT_TYPE
SHADOW_VID <= acc_d.DB_MAX_OUTPUT_PORT_TYPE
ACC_Y <= acc_y.DB_MAX_OUTPUT_PORT_TYPE
MEM_SYNC <= cpu_clken.DB_MAX_OUTPUT_PORT_TYPE
PHI0 <= clocks:CLOCKS.cpu_phi0
PS2_CLK => PS2_CLK.IN1
PS2_DAT => PS2_DAT.IN1
AUDIO_L[0] <= <GND>
AUDIO_L[1] <= <GND>
AUDIO_L[2] <= <GND>
AUDIO_L[3] <= <GND>
AUDIO_L[4] <= <GND>
AUDIO_L[5] <= <GND>
AUDIO_L[6] <= <GND>
AUDIO_L[7] <= <GND>
AUDIO_L[8] <= sn76489_top:SOUND.aout_o
AUDIO_L[9] <= sn76489_top:SOUND.aout_o
AUDIO_L[10] <= sn76489_top:SOUND.aout_o
AUDIO_L[11] <= sn76489_top:SOUND.aout_o
AUDIO_L[12] <= sn76489_top:SOUND.aout_o
AUDIO_L[13] <= sn76489_top:SOUND.aout_o
AUDIO_L[14] <= sn76489_top:SOUND.aout_o
AUDIO_L[15] <= sn76489_top:SOUND.aout_o
AUDIO_R[0] <= <GND>
AUDIO_R[1] <= <GND>
AUDIO_R[2] <= <GND>
AUDIO_R[3] <= <GND>
AUDIO_R[4] <= <GND>
AUDIO_R[5] <= <GND>
AUDIO_R[6] <= <GND>
AUDIO_R[7] <= <GND>
AUDIO_R[8] <= sn76489_top:SOUND.aout_o
AUDIO_R[9] <= sn76489_top:SOUND.aout_o
AUDIO_R[10] <= sn76489_top:SOUND.aout_o
AUDIO_R[11] <= sn76489_top:SOUND.aout_o
AUDIO_R[12] <= sn76489_top:SOUND.aout_o
AUDIO_R[13] <= sn76489_top:SOUND.aout_o
AUDIO_R[14] <= sn76489_top:SOUND.aout_o
AUDIO_R[15] <= sn76489_top:SOUND.aout_o
SHIFT => SHIFT.IN1
SDSS <= <GND>
SDCLK <= user_via_cb1_in.DB_MAX_OUTPUT_PORT_TYPE
SDMOSI <= SDMOSI.DB_MAX_OUTPUT_PORT_TYPE
SDMISO => user_via_cb2_in.IN1
joy_but[0] => sys_via_pb_in[4].IN1
joy_but[1] => sys_via_pb_in[5].IN1
joy0_axis0[0] => joy0_axis0[0].IN1
joy0_axis0[1] => joy0_axis0[1].IN1
joy0_axis0[2] => joy0_axis0[2].IN1
joy0_axis0[3] => joy0_axis0[3].IN1
joy0_axis0[4] => joy0_axis0[4].IN1
joy0_axis0[5] => joy0_axis0[5].IN1
joy0_axis0[6] => joy0_axis0[6].IN1
joy0_axis0[7] => joy0_axis0[7].IN1
joy0_axis1[0] => joy0_axis1[0].IN1
joy0_axis1[1] => joy0_axis1[1].IN1
joy0_axis1[2] => joy0_axis1[2].IN1
joy0_axis1[3] => joy0_axis1[3].IN1
joy0_axis1[4] => joy0_axis1[4].IN1
joy0_axis1[5] => joy0_axis1[5].IN1
joy0_axis1[6] => joy0_axis1[6].IN1
joy0_axis1[7] => joy0_axis1[7].IN1
joy1_axis0[0] => joy1_axis0[0].IN1
joy1_axis0[1] => joy1_axis0[1].IN1
joy1_axis0[2] => joy1_axis0[2].IN1
joy1_axis0[3] => joy1_axis0[3].IN1
joy1_axis0[4] => joy1_axis0[4].IN1
joy1_axis0[5] => joy1_axis0[5].IN1
joy1_axis0[6] => joy1_axis0[6].IN1
joy1_axis0[7] => joy1_axis0[7].IN1
joy1_axis1[0] => joy1_axis1[0].IN1
joy1_axis1[1] => joy1_axis1[1].IN1
joy1_axis1[2] => joy1_axis1[2].IN1
joy1_axis1[3] => joy1_axis1[3].IN1
joy1_axis1[4] => joy1_axis1[4].IN1
joy1_axis1[5] => joy1_axis1[5].IN1
joy1_axis1[6] => joy1_axis1[6].IN1
joy1_axis1[7] => joy1_axis1[7].IN1
DIP_SWITCH[0] => DIP_SWITCH[0].IN1
DIP_SWITCH[1] => DIP_SWITCH[1].IN1
DIP_SWITCH[2] => DIP_SWITCH[2].IN1
DIP_SWITCH[3] => DIP_SWITCH[3].IN1
DIP_SWITCH[4] => DIP_SWITCH[4].IN1
DIP_SWITCH[5] => DIP_SWITCH[5].IN1
DIP_SWITCH[6] => DIP_SWITCH[6].IN1
DIP_SWITCH[7] => DIP_SWITCH[7].IN1
img_mounted => img_mounted.IN1
img_size[0] => img_size[0].IN1
img_size[1] => img_size[1].IN1
img_size[2] => img_size[2].IN1
img_size[3] => img_size[3].IN1
img_size[4] => img_size[4].IN1
img_size[5] => img_size[5].IN1
img_size[6] => img_size[6].IN1
img_size[7] => img_size[7].IN1
img_size[8] => img_size[8].IN1
img_size[9] => img_size[9].IN1
img_size[10] => img_size[10].IN1
img_size[11] => img_size[11].IN1
img_size[12] => img_size[12].IN1
img_size[13] => img_size[13].IN1
img_size[14] => img_size[14].IN1
img_size[15] => img_size[15].IN1
img_size[16] => img_size[16].IN1
img_size[17] => img_size[17].IN1
img_size[18] => img_size[18].IN1
img_size[19] => img_size[19].IN1
img_size[20] => img_size[20].IN1
img_size[21] => img_size[21].IN1
img_size[22] => img_size[22].IN1
img_size[23] => img_size[23].IN1
img_size[24] => img_size[24].IN1
img_size[25] => img_size[25].IN1
img_size[26] => img_size[26].IN1
img_size[27] => img_size[27].IN1
img_size[28] => img_size[28].IN1
img_size[29] => img_size[29].IN1
img_size[30] => img_size[30].IN1
img_size[31] => img_size[31].IN1
img_ds => img_ds.IN1
sd_lba[0] <= fdc1772:FDC1772.sd_lba
sd_lba[1] <= fdc1772:FDC1772.sd_lba
sd_lba[2] <= fdc1772:FDC1772.sd_lba
sd_lba[3] <= fdc1772:FDC1772.sd_lba
sd_lba[4] <= fdc1772:FDC1772.sd_lba
sd_lba[5] <= fdc1772:FDC1772.sd_lba
sd_lba[6] <= fdc1772:FDC1772.sd_lba
sd_lba[7] <= fdc1772:FDC1772.sd_lba
sd_lba[8] <= fdc1772:FDC1772.sd_lba
sd_lba[9] <= fdc1772:FDC1772.sd_lba
sd_lba[10] <= fdc1772:FDC1772.sd_lba
sd_lba[11] <= fdc1772:FDC1772.sd_lba
sd_lba[12] <= fdc1772:FDC1772.sd_lba
sd_lba[13] <= fdc1772:FDC1772.sd_lba
sd_lba[14] <= fdc1772:FDC1772.sd_lba
sd_lba[15] <= fdc1772:FDC1772.sd_lba
sd_lba[16] <= fdc1772:FDC1772.sd_lba
sd_lba[17] <= fdc1772:FDC1772.sd_lba
sd_lba[18] <= fdc1772:FDC1772.sd_lba
sd_lba[19] <= fdc1772:FDC1772.sd_lba
sd_lba[20] <= fdc1772:FDC1772.sd_lba
sd_lba[21] <= fdc1772:FDC1772.sd_lba
sd_lba[22] <= fdc1772:FDC1772.sd_lba
sd_lba[23] <= fdc1772:FDC1772.sd_lba
sd_lba[24] <= fdc1772:FDC1772.sd_lba
sd_lba[25] <= fdc1772:FDC1772.sd_lba
sd_lba[26] <= fdc1772:FDC1772.sd_lba
sd_lba[27] <= fdc1772:FDC1772.sd_lba
sd_lba[28] <= fdc1772:FDC1772.sd_lba
sd_lba[29] <= fdc1772:FDC1772.sd_lba
sd_lba[30] <= fdc1772:FDC1772.sd_lba
sd_lba[31] <= fdc1772:FDC1772.sd_lba
sd_rd <= fdc1772:FDC1772.sd_rd
sd_wr <= fdc1772:FDC1772.sd_wr
sd_ack => sd_ack.IN1
sd_buff_addr[0] => sd_buff_addr[0].IN1
sd_buff_addr[1] => sd_buff_addr[1].IN1
sd_buff_addr[2] => sd_buff_addr[2].IN1
sd_buff_addr[3] => sd_buff_addr[3].IN1
sd_buff_addr[4] => sd_buff_addr[4].IN1
sd_buff_addr[5] => sd_buff_addr[5].IN1
sd_buff_addr[6] => sd_buff_addr[6].IN1
sd_buff_addr[7] => sd_buff_addr[7].IN1
sd_buff_addr[8] => sd_buff_addr[8].IN1
sd_dout[0] => sd_dout[0].IN1
sd_dout[1] => sd_dout[1].IN1
sd_dout[2] => sd_dout[2].IN1
sd_dout[3] => sd_dout[3].IN1
sd_dout[4] => sd_dout[4].IN1
sd_dout[5] => sd_dout[5].IN1
sd_dout[6] => sd_dout[6].IN1
sd_dout[7] => sd_dout[7].IN1
sd_din[0] <= fdc1772:FDC1772.sd_din
sd_din[1] <= fdc1772:FDC1772.sd_din
sd_din[2] <= fdc1772:FDC1772.sd_din
sd_din[3] <= fdc1772:FDC1772.sd_din
sd_din[4] <= fdc1772:FDC1772.sd_din
sd_din[5] <= fdc1772:FDC1772.sd_din
sd_din[6] <= fdc1772:FDC1772.sd_din
sd_din[7] <= fdc1772:FDC1772.sd_din
sd_dout_strobe => sd_dout_strobe.IN1
RTC[0] => RTC[0].IN1
RTC[1] => RTC[1].IN1
RTC[2] => RTC[2].IN1
RTC[3] => RTC[3].IN1
RTC[4] => RTC[4].IN1
RTC[5] => RTC[5].IN1
RTC[6] => RTC[6].IN1
RTC[7] => RTC[7].IN1
RTC[8] => RTC[8].IN1
RTC[9] => RTC[9].IN1
RTC[10] => RTC[10].IN1
RTC[11] => RTC[11].IN1
RTC[12] => RTC[12].IN1
RTC[13] => RTC[13].IN1
RTC[14] => RTC[14].IN1
RTC[15] => RTC[15].IN1
RTC[16] => RTC[16].IN1
RTC[17] => RTC[17].IN1
RTC[18] => RTC[18].IN1
RTC[19] => RTC[19].IN1
RTC[20] => RTC[20].IN1
RTC[21] => RTC[21].IN1
RTC[22] => RTC[22].IN1
RTC[23] => RTC[23].IN1
RTC[24] => RTC[24].IN1
RTC[25] => RTC[25].IN1
RTC[26] => RTC[26].IN1
RTC[27] => RTC[27].IN1
RTC[28] => RTC[28].IN1
RTC[29] => RTC[29].IN1
RTC[30] => RTC[30].IN1
RTC[31] => RTC[31].IN1
RTC[32] => RTC[32].IN1
RTC[33] => RTC[33].IN1
RTC[34] => RTC[34].IN1
RTC[35] => RTC[35].IN1
RTC[36] => RTC[36].IN1
RTC[37] => RTC[37].IN1
RTC[38] => RTC[38].IN1
RTC[39] => RTC[39].IN1
RTC[40] => RTC[40].IN1
RTC[41] => RTC[41].IN1
RTC[42] => RTC[42].IN1
RTC[43] => RTC[43].IN1
RTC[44] => RTC[44].IN1
RTC[45] => RTC[45].IN1
RTC[46] => RTC[46].IN1
RTC[47] => RTC[47].IN1
RTC[48] => RTC[48].IN1
RTC[49] => RTC[49].IN1
RTC[50] => RTC[50].IN1
RTC[51] => RTC[51].IN1
RTC[52] => RTC[52].IN1
RTC[53] => RTC[53].IN1
RTC[54] => RTC[54].IN1
RTC[55] => RTC[55].IN1
RTC[56] => RTC[56].IN1
RTC[57] => RTC[57].IN1
RTC[58] => RTC[58].IN1
RTC[59] => RTC[59].IN1
RTC[60] => RTC[60].IN1
RTC[61] => RTC[61].IN1
RTC[62] => RTC[62].IN1
RTC[63] => RTC[63].IN1
cmos_addr[0] => cmos_addr[0].IN1
cmos_addr[1] => cmos_addr[1].IN1
cmos_addr[2] => cmos_addr[2].IN1
cmos_addr[3] => cmos_addr[3].IN1
cmos_addr[4] => cmos_addr[4].IN1
cmos_addr[5] => cmos_addr[5].IN1
cmos_we => cmos_we.IN1
cmos_di[0] => cmos_di[0].IN1
cmos_di[1] => cmos_di[1].IN1
cmos_di[2] => cmos_di[2].IN1
cmos_di[3] => cmos_di[3].IN1
cmos_di[4] => cmos_di[4].IN1
cmos_di[5] => cmos_di[5].IN1
cmos_di[6] => cmos_di[6].IN1
cmos_di[7] => cmos_di[7].IN1
cmos_do[0] <= rtc:RTC_i.ext_do
cmos_do[1] <= rtc:RTC_i.ext_do
cmos_do[2] <= rtc:RTC_i.ext_do
cmos_do[3] <= rtc:RTC_i.ext_do
cmos_do[4] <= rtc:RTC_i.ext_do
cmos_do[5] <= rtc:RTC_i.ext_do
cmos_do[6] <= rtc:RTC_i.ext_do
cmos_do[7] <= rtc:RTC_i.ext_do


|poseidon_top|bbc_mist_top:guest|bbc:BBC|clocks:CLOCKS
clk_48m => cpu_cycle_mask[0].CLK
clk_48m => cpu_cycle_mask[1].CLK
clk_48m => clken_counter[0].CLK
clk_48m => clken_counter[1].CLK
clk_48m => clken_counter[2].CLK
clk_48m => clken_counter[3].CLK
clk_48m => clken_counter[4].CLK
clk_48m => clken_counter[5].CLK
reset_n => cpu_cycle_mask.OUTPUTSELECT
reset_n => cpu_cycle_mask.OUTPUTSELECT
mhz1_enable => always1.IN1
mhz4_clken <= mhz4_clken.DB_MAX_OUTPUT_PORT_TYPE
mhz2_clken <= mhz2_clken.DB_MAX_OUTPUT_PORT_TYPE
mhz1_clken <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
cpu_cycle <= cpu_cycle.DB_MAX_OUTPUT_PORT_TYPE
cpu_clken <= cpu_clken.DB_MAX_OUTPUT_PORT_TYPE
cpu_phi0 <= cpu_phi0.DB_MAX_OUTPUT_PORT_TYPE
vid_clken <= vid_clken.DB_MAX_OUTPUT_PORT_TYPE
ttxt_clken <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
ttxt_clkenx2 <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
tube_clken <= tube_clken.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|address_decode:ADDRDECODE
model => serproc_enable.IN1
model => romsel_enable.IN1
model => acccon_enable.IN1
model => adc_enable.IN1
model => serproc_enable.IN1
model => vidproc_enable.IN1
model => romsel_enable.IN1
model => fddc_enable.IN1
model => adc_enable.IN1
cpu_a[0] => ~NO_FANOUT~
cpu_a[1] => ~NO_FANOUT~
cpu_a[2] => Equal9.IN31
cpu_a[2] => Equal11.IN31
cpu_a[2] => Equal12.IN2
cpu_a[2] => Equal13.IN31
cpu_a[2] => Equal14.IN3
cpu_a[2] => Equal19.IN1
cpu_a[3] => Equal4.IN31
cpu_a[3] => Equal5.IN0
cpu_a[3] => Equal7.IN31
cpu_a[3] => Equal9.IN30
cpu_a[3] => Equal11.IN30
cpu_a[3] => Equal12.IN31
cpu_a[3] => Equal13.IN2
cpu_a[3] => Equal14.IN2
cpu_a[3] => Equal18.IN1
cpu_a[3] => Equal19.IN31
cpu_a[3] => Equal22.IN1
cpu_a[4] => Equal4.IN30
cpu_a[4] => Equal5.IN31
cpu_a[4] => Equal6.IN0
cpu_a[4] => Equal7.IN0
cpu_a[4] => Equal8.IN31
cpu_a[4] => Equal10.IN1
cpu_a[4] => Equal11.IN1
cpu_a[4] => Equal12.IN1
cpu_a[4] => Equal13.IN1
cpu_a[4] => Equal14.IN1
cpu_a[4] => Equal18.IN31
cpu_a[4] => Equal19.IN30
cpu_a[4] => Equal22.IN0
cpu_a[5] => Equal4.IN29
cpu_a[5] => Equal5.IN30
cpu_a[5] => Equal6.IN31
cpu_a[5] => Equal7.IN30
cpu_a[5] => Equal8.IN0
cpu_a[5] => Equal10.IN0
cpu_a[5] => Equal11.IN0
cpu_a[5] => Equal12.IN0
cpu_a[5] => Equal13.IN0
cpu_a[5] => Equal14.IN0
cpu_a[5] => Equal15.IN31
cpu_a[5] => Equal16.IN1
cpu_a[5] => Equal17.IN31
cpu_a[5] => Equal18.IN0
cpu_a[5] => Equal19.IN0
cpu_a[5] => Equal20.IN1
cpu_a[5] => Equal21.IN31
cpu_a[5] => Equal22.IN31
cpu_a[5] => Equal23.IN2
cpu_a[6] => Equal4.IN28
cpu_a[6] => Equal5.IN29
cpu_a[6] => Equal6.IN30
cpu_a[6] => Equal7.IN29
cpu_a[6] => Equal8.IN30
cpu_a[6] => Equal10.IN31
cpu_a[6] => Equal11.IN29
cpu_a[6] => Equal12.IN30
cpu_a[6] => Equal13.IN30
cpu_a[6] => Equal14.IN31
cpu_a[6] => Equal15.IN0
cpu_a[6] => Equal16.IN0
cpu_a[6] => Equal17.IN30
cpu_a[6] => Equal18.IN30
cpu_a[6] => Equal19.IN29
cpu_a[6] => Equal20.IN31
cpu_a[6] => Equal21.IN1
cpu_a[6] => Equal22.IN30
cpu_a[6] => Equal23.IN1
cpu_a[7] => Equal4.IN27
cpu_a[7] => Equal5.IN28
cpu_a[7] => Equal6.IN29
cpu_a[7] => Equal7.IN28
cpu_a[7] => Equal8.IN29
cpu_a[7] => Equal10.IN30
cpu_a[7] => Equal11.IN28
cpu_a[7] => Equal12.IN29
cpu_a[7] => Equal13.IN29
cpu_a[7] => Equal14.IN30
cpu_a[7] => Equal15.IN30
cpu_a[7] => Equal16.IN31
cpu_a[7] => Equal17.IN0
cpu_a[7] => Equal18.IN29
cpu_a[7] => Equal19.IN28
cpu_a[7] => Equal20.IN0
cpu_a[7] => Equal21.IN0
cpu_a[7] => Equal22.IN29
cpu_a[7] => Equal23.IN0
cpu_a[8] => Equal1.IN7
cpu_a[8] => Equal2.IN6
cpu_a[8] => Equal3.IN7
cpu_a[9] => Equal1.IN6
cpu_a[9] => Equal2.IN7
cpu_a[9] => Equal3.IN6
cpu_a[10] => Equal1.IN5
cpu_a[10] => Equal2.IN5
cpu_a[10] => Equal3.IN5
cpu_a[11] => Equal1.IN4
cpu_a[11] => Equal2.IN4
cpu_a[11] => Equal3.IN4
cpu_a[12] => Equal1.IN3
cpu_a[12] => Equal2.IN3
cpu_a[12] => Equal3.IN3
cpu_a[13] => Equal1.IN2
cpu_a[13] => Equal2.IN2
cpu_a[13] => Equal3.IN2
cpu_a[14] => mos_enable.IN0
cpu_a[14] => Equal0.IN1
cpu_a[14] => rom_enable.IN0
cpu_a[14] => Equal1.IN1
cpu_a[14] => Equal2.IN1
cpu_a[14] => Equal3.IN1
cpu_a[15] => rom_enable.IN1
cpu_a[15] => mos_enable.IN1
cpu_a[15] => Equal0.IN0
cpu_a[15] => ram_enable.DATAIN
cpu_a[15] => Equal1.IN0
cpu_a[15] => Equal2.IN0
cpu_a[15] => Equal3.IN0
romsel[0] => ~NO_FANOUT~
romsel[1] => ~NO_FANOUT~
romsel[2] => ~NO_FANOUT~
romsel[3] => ddr_enable.IN1
ddr_enable <= ddr_enable.DB_MAX_OUTPUT_PORT_TYPE
ram_enable <= cpu_a[15].DB_MAX_OUTPUT_PORT_TYPE
rom_enable <= rom_enable.DB_MAX_OUTPUT_PORT_TYPE
mos_enable <= mos_enable.DB_MAX_OUTPUT_PORT_TYPE
io_fred <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
io_jim <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
io_sheila <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
crtc_enable <= crtc_enable.DB_MAX_OUTPUT_PORT_TYPE
acia_enable <= acia_enable.DB_MAX_OUTPUT_PORT_TYPE
serproc_enable <= serproc_enable.DB_MAX_OUTPUT_PORT_TYPE
vidproc_enable <= vidproc_enable.DB_MAX_OUTPUT_PORT_TYPE
romsel_enable <= romsel_enable.DB_MAX_OUTPUT_PORT_TYPE
acccon_enable <= acccon_enable.DB_MAX_OUTPUT_PORT_TYPE
intoff_enable <= intoff_enable.DB_MAX_OUTPUT_PORT_TYPE
inton_enable <= inton_enable.DB_MAX_OUTPUT_PORT_TYPE
sys_via_enable <= sys_via_enable.DB_MAX_OUTPUT_PORT_TYPE
user_via_enable <= user_via_enable.DB_MAX_OUTPUT_PORT_TYPE
fddc_enable <= fddc_enable.DB_MAX_OUTPUT_PORT_TYPE
fdc_enable <= fdc_enable.DB_MAX_OUTPUT_PORT_TYPE
fdcon_enable <= fdcon_enable.DB_MAX_OUTPUT_PORT_TYPE
adlc_enable <= adlc_enable.DB_MAX_OUTPUT_PORT_TYPE
adc_enable <= adc_enable.DB_MAX_OUTPUT_PORT_TYPE
tube_enable <= tube_enable.DB_MAX_OUTPUT_PORT_TYPE
mhz1_enable <= mhz1_enable.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|T65:CPU6502
Mode[0] => Mode_r.DATAB
Mode[1] => Mode_r.DATAB
BCD_en => BCD_en_r.DATAB
Res_n => Res_n_d.ACLR
Res_n => Res_n_i.ACLR
Enable => rdy_mod.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => ALU_Op_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Write_Data_r.OUTPUTSELECT
Enable => Set_Addr_To_r.OUTPUTSELECT
Enable => Set_Addr_To_r.OUTPUTSELECT
Enable => Set_Addr_To_r.OUTPUTSELECT
Enable => Set_Addr_To_r.OUTPUTSELECT
Enable => ABC.OUTPUTSELECT
Enable => ABC.OUTPUTSELECT
Enable => ABC.OUTPUTSELECT
Enable => ABC.OUTPUTSELECT
Enable => ABC.OUTPUTSELECT
Enable => ABC.OUTPUTSELECT
Enable => ABC.OUTPUTSELECT
Enable => ABC.OUTPUTSELECT
Enable => X.OUTPUTSELECT
Enable => X.OUTPUTSELECT
Enable => X.OUTPUTSELECT
Enable => X.OUTPUTSELECT
Enable => X.OUTPUTSELECT
Enable => X.OUTPUTSELECT
Enable => X.OUTPUTSELECT
Enable => X.OUTPUTSELECT
Enable => Y.OUTPUTSELECT
Enable => Y.OUTPUTSELECT
Enable => Y.OUTPUTSELECT
Enable => Y.OUTPUTSELECT
Enable => Y.OUTPUTSELECT
Enable => Y.OUTPUTSELECT
Enable => Y.OUTPUTSELECT
Enable => Y.OUTPUTSELECT
Enable => P.OUTPUTSELECT
Enable => IRQ_n_o.OUTPUTSELECT
Enable => NMI_n_o.OUTPUTSELECT
Enable => NMI_entered.OUTPUTSELECT
Enable => PC[15].ENA
Enable => PC[14].ENA
Enable => PC[13].ENA
Enable => PC[12].ENA
Enable => PC[11].ENA
Enable => PC[10].ENA
Enable => PC[9].ENA
Enable => PC[8].ENA
Enable => PC[7].ENA
Enable => PC[6].ENA
Enable => PC[5].ENA
Enable => PC[4].ENA
Enable => PC[3].ENA
Enable => PC[2].ENA
Enable => PC[1].ENA
Enable => PC[0].ENA
Enable => IR[7].ENA
Enable => IR[6].ENA
Enable => IR[5].ENA
Enable => IR[4].ENA
Enable => IR[3].ENA
Enable => IR[2].ENA
Enable => IR[1].ENA
Enable => IR[0].ENA
Enable => S[15].ENA
Enable => S[14].ENA
Enable => S[13].ENA
Enable => S[12].ENA
Enable => S[11].ENA
Enable => S[10].ENA
Enable => S[9].ENA
Enable => S[8].ENA
Enable => S[7].ENA
Enable => S[6].ENA
Enable => S[5].ENA
Enable => S[4].ENA
Enable => S[3].ENA
Enable => S[2].ENA
Enable => S[1].ENA
Enable => S[0].ENA
Enable => PBR[7].ENA
Enable => PBR[6].ENA
Enable => PBR[5].ENA
Enable => PBR[4].ENA
Enable => PBR[3].ENA
Enable => PBR[2].ENA
Enable => PBR[1].ENA
Enable => PBR[0].ENA
Enable => DBR[7].ENA
Enable => DBR[6].ENA
Enable => DBR[5].ENA
Enable => DBR[4].ENA
Enable => DBR[3].ENA
Enable => DBR[2].ENA
Enable => DBR[1].ENA
Enable => DBR[0].ENA
Enable => Mode_r[1].ENA
Enable => Mode_r[0].ENA
Enable => BCD_en_r.ENA
Enable => WRn_i.ENA
Enable => EF_i.ENA
Enable => MF_i.ENA
Enable => XF_i.ENA
Enable => P[7].ENA
Enable => P[5].ENA
Enable => P[4].ENA
Enable => P[3].ENA
Enable => P[2].ENA
Enable => P[1].ENA
Enable => P[0].ENA
Enable => BusA_r[7].ENA
Enable => BusA_r[6].ENA
Enable => BusA_r[5].ENA
Enable => BusA_r[4].ENA
Enable => BusA_r[3].ENA
Enable => BusA_r[2].ENA
Enable => BusA_r[1].ENA
Enable => BusA_r[0].ENA
Enable => BusB[7].ENA
Enable => BusB[6].ENA
Enable => BusB[5].ENA
Enable => BusB[4].ENA
Enable => BusB[3].ENA
Enable => BusB[2].ENA
Enable => BusB[1].ENA
Enable => BusB[0].ENA
Enable => BusB_r[7].ENA
Enable => BusB_r[6].ENA
Enable => BusB_r[5].ENA
Enable => BusB_r[4].ENA
Enable => BusB_r[3].ENA
Enable => BusB_r[2].ENA
Enable => BusB_r[1].ENA
Enable => BusB_r[0].ENA
Enable => AD[7].ENA
Enable => AD[6].ENA
Enable => AD[5].ENA
Enable => AD[4].ENA
Enable => AD[3].ENA
Enable => AD[2].ENA
Enable => AD[1].ENA
Enable => AD[0].ENA
Enable => BAL[8].ENA
Enable => BAL[7].ENA
Enable => BAL[6].ENA
Enable => BAL[5].ENA
Enable => BAL[4].ENA
Enable => BAL[3].ENA
Enable => BAL[2].ENA
Enable => BAL[1].ENA
Enable => BAL[0].ENA
Enable => BAH[7].ENA
Enable => BAH[6].ENA
Enable => BAH[5].ENA
Enable => BAH[4].ENA
Enable => BAH[3].ENA
Enable => BAH[2].ENA
Enable => BAH[1].ENA
Enable => BAH[0].ENA
Enable => DL[7].ENA
Enable => DL[6].ENA
Enable => DL[5].ENA
Enable => DL[4].ENA
Enable => DL[3].ENA
Enable => DL[2].ENA
Enable => DL[1].ENA
Enable => DL[0].ENA
Enable => NMIAct.ENA
Enable => MCycle[2].ENA
Enable => MCycle[1].ENA
Enable => MCycle[0].ENA
Enable => RstCycle.ENA
Enable => IRQCycle.ENA
Enable => NMICycle.ENA
Clk => NMIAct.CLK
Clk => NMICycle.CLK
Clk => IRQCycle.CLK
Clk => RstCycle.CLK
Clk => MCycle[0].CLK
Clk => MCycle[1].CLK
Clk => MCycle[2].CLK
Clk => NMI_entered.CLK
Clk => DL[0].CLK
Clk => DL[1].CLK
Clk => DL[2].CLK
Clk => DL[3].CLK
Clk => DL[4].CLK
Clk => DL[5].CLK
Clk => DL[6].CLK
Clk => DL[7].CLK
Clk => BAH[0].CLK
Clk => BAH[1].CLK
Clk => BAH[2].CLK
Clk => BAH[3].CLK
Clk => BAH[4].CLK
Clk => BAH[5].CLK
Clk => BAH[6].CLK
Clk => BAH[7].CLK
Clk => BAL[0].CLK
Clk => BAL[1].CLK
Clk => BAL[2].CLK
Clk => BAL[3].CLK
Clk => BAL[4].CLK
Clk => BAL[5].CLK
Clk => BAL[6].CLK
Clk => BAL[7].CLK
Clk => BAL[8].CLK
Clk => AD[0].CLK
Clk => AD[1].CLK
Clk => AD[2].CLK
Clk => AD[3].CLK
Clk => AD[4].CLK
Clk => AD[5].CLK
Clk => AD[6].CLK
Clk => AD[7].CLK
Clk => BusB_r[0].CLK
Clk => BusB_r[1].CLK
Clk => BusB_r[2].CLK
Clk => BusB_r[3].CLK
Clk => BusB_r[4].CLK
Clk => BusB_r[5].CLK
Clk => BusB_r[6].CLK
Clk => BusB_r[7].CLK
Clk => BusB[0].CLK
Clk => BusB[1].CLK
Clk => BusB[2].CLK
Clk => BusB[3].CLK
Clk => BusB[4].CLK
Clk => BusB[5].CLK
Clk => BusB[6].CLK
Clk => BusB[7].CLK
Clk => BusA_r[0].CLK
Clk => BusA_r[1].CLK
Clk => BusA_r[2].CLK
Clk => BusA_r[3].CLK
Clk => BusA_r[4].CLK
Clk => BusA_r[5].CLK
Clk => BusA_r[6].CLK
Clk => BusA_r[7].CLK
Clk => SO_n_o.CLK
Clk => NMI_n_o.CLK
Clk => IRQ_n_o.CLK
Clk => Y[0].CLK
Clk => Y[1].CLK
Clk => Y[2].CLK
Clk => Y[3].CLK
Clk => Y[4].CLK
Clk => Y[5].CLK
Clk => Y[6].CLK
Clk => Y[7].CLK
Clk => X[0].CLK
Clk => X[1].CLK
Clk => X[2].CLK
Clk => X[3].CLK
Clk => X[4].CLK
Clk => X[5].CLK
Clk => X[6].CLK
Clk => X[7].CLK
Clk => ABC[0].CLK
Clk => ABC[1].CLK
Clk => ABC[2].CLK
Clk => ABC[3].CLK
Clk => ABC[4].CLK
Clk => ABC[5].CLK
Clk => ABC[6].CLK
Clk => ABC[7].CLK
Clk => P[0].CLK
Clk => P[1].CLK
Clk => P[2].CLK
Clk => P[3].CLK
Clk => P[4].CLK
Clk => P[5].CLK
Clk => P[6].CLK
Clk => P[7].CLK
Clk => rdy_mod.CLK
Clk => XF_i.CLK
Clk => MF_i.CLK
Clk => EF_i.CLK
Clk => WRn_i.CLK
Clk => BCD_en_r.CLK
Clk => Mode_r[0].CLK
Clk => Mode_r[1].CLK
Clk => DBR[0].CLK
Clk => DBR[1].CLK
Clk => DBR[2].CLK
Clk => DBR[3].CLK
Clk => DBR[4].CLK
Clk => DBR[5].CLK
Clk => DBR[6].CLK
Clk => DBR[7].CLK
Clk => PBR[0].CLK
Clk => PBR[1].CLK
Clk => PBR[2].CLK
Clk => PBR[3].CLK
Clk => PBR[4].CLK
Clk => PBR[5].CLK
Clk => PBR[6].CLK
Clk => PBR[7].CLK
Clk => S[0].CLK
Clk => S[1].CLK
Clk => S[2].CLK
Clk => S[3].CLK
Clk => S[4].CLK
Clk => S[5].CLK
Clk => S[6].CLK
Clk => S[7].CLK
Clk => S[8].CLK
Clk => S[9].CLK
Clk => S[10].CLK
Clk => S[11].CLK
Clk => S[12].CLK
Clk => S[13].CLK
Clk => S[14].CLK
Clk => S[15].CLK
Clk => IR[0].CLK
Clk => IR[1].CLK
Clk => IR[2].CLK
Clk => IR[3].CLK
Clk => IR[4].CLK
Clk => IR[5].CLK
Clk => IR[6].CLK
Clk => IR[7].CLK
Clk => PC[0].CLK
Clk => PC[1].CLK
Clk => PC[2].CLK
Clk => PC[3].CLK
Clk => PC[4].CLK
Clk => PC[5].CLK
Clk => PC[6].CLK
Clk => PC[7].CLK
Clk => PC[8].CLK
Clk => PC[9].CLK
Clk => PC[10].CLK
Clk => PC[11].CLK
Clk => PC[12].CLK
Clk => PC[13].CLK
Clk => PC[14].CLK
Clk => PC[15].CLK
Clk => Res_n_d.CLK
Clk => Res_n_i.CLK
Clk => Set_Addr_To_r~4.DATAIN
Clk => Write_Data_r~14.DATAIN
Clk => ALU_Op_r~20.DATAIN
Rdy => really_rdy.IN1
Rdy => process_1.IN1
Abort_n => ~NO_FANOUT~
IRQ_n => IRQ_n_o.DATAB
NMI_n => NMI_n_o.DATAB
NMI_n => process_4.IN1
SO_n => process_2.IN1
SO_n => SO_n_o.DATAIN
R_W_n <= WRn_i.DB_MAX_OUTPUT_PORT_TYPE
Sync <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
EF <= EF_i.DB_MAX_OUTPUT_PORT_TYPE
MF <= MF_i.DB_MAX_OUTPUT_PORT_TYPE
XF <= XF_i.DB_MAX_OUTPUT_PORT_TYPE
ML_n <= ML_n.DB_MAX_OUTPUT_PORT_TYPE
VP_n <= VP_n.DB_MAX_OUTPUT_PORT_TYPE
VDA <= VDA.DB_MAX_OUTPUT_PORT_TYPE
VPA <= t65_mcode:mcode.Jump[1]
A[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
A[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
A[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
A[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
A[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
A[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
A[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
A[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
A[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
DI[0] => IR.DATAA
DI[0] => Mux7.IN3
DI[0] => Add6.IN16
DI[0] => DL.DATAB
DI[0] => AD.DATAB
DI[0] => BAL.DATAB
DI[0] => BAH.DATAB
DI[0] => BusB.DATAB
DI[0] => BusA.IN1
DI[0] => Selector7.IN5
DI[1] => IR.DATAA
DI[1] => Mux6.IN3
DI[1] => Add6.IN15
DI[1] => DL.DATAB
DI[1] => AD.DATAB
DI[1] => BAL.DATAB
DI[1] => BAH.DATAB
DI[1] => BusB.DATAB
DI[1] => BusA.IN1
DI[1] => BusA.IN1
DI[1] => Selector6.IN5
DI[2] => IR.DATAA
DI[2] => Mux5.IN3
DI[2] => Add6.IN14
DI[2] => DL.DATAB
DI[2] => AD.DATAB
DI[2] => BAL.DATAB
DI[2] => BAH.DATAB
DI[2] => BusB.DATAB
DI[2] => BusA.IN1
DI[2] => BusA.IN1
DI[2] => Selector5.IN5
DI[3] => IR.DATAA
DI[3] => Mux4.IN3
DI[3] => Add6.IN13
DI[3] => DL.DATAB
DI[3] => AD.DATAB
DI[3] => BAL.DATAB
DI[3] => BAH.DATAB
DI[3] => BusB.DATAB
DI[3] => BusA.IN1
DI[3] => BusA.IN1
DI[3] => Selector4.IN5
DI[4] => IR.DATAA
DI[4] => Mux3.IN3
DI[4] => Add6.IN12
DI[4] => DL.DATAB
DI[4] => AD.DATAB
DI[4] => BAL.DATAB
DI[4] => BAH.DATAB
DI[4] => BusB.DATAB
DI[4] => BusA.IN1
DI[4] => Selector3.IN5
DI[5] => IR.DATAA
DI[5] => Mux2.IN3
DI[5] => Add6.IN11
DI[5] => DL.DATAB
DI[5] => AD.DATAB
DI[5] => BAL.DATAB
DI[5] => BAH.DATAB
DI[5] => BusB.DATAB
DI[5] => BusA.IN1
DI[5] => BusA.IN1
DI[5] => Selector2.IN5
DI[6] => IR.DATAA
DI[6] => Mux1.IN3
DI[6] => Add6.IN10
DI[6] => DL.DATAB
DI[6] => AD.DATAB
DI[6] => BAL.DATAB
DI[6] => BAH.DATAB
DI[6] => BusB.DATAB
DI[6] => BusA.IN1
DI[6] => BusA.IN1
DI[6] => Selector1.IN5
DI[7] => IR.DATAA
DI[7] => Mux0.IN3
DI[7] => Add6.IN9
DI[7] => DL.DATAB
DI[7] => AD.DATAB
DI[7] => BAL.DATAB
DI[7] => BAH.DATAB
DI[7] => BusB.DATAB
DI[7] => BusA.IN1
DI[7] => BusA.IN1
DI[7] => Selector0.IN5
DO[0] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
Regs[0] <= ABC[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[1] <= ABC[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[2] <= ABC[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[3] <= ABC[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[4] <= ABC[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[5] <= ABC[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[6] <= ABC[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[7] <= ABC[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[8] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[9] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[10] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[11] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[12] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[13] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[14] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[15] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[16] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[17] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[18] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[19] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[20] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[21] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[22] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[23] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[24] <= P[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[25] <= P[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[26] <= P[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[27] <= P[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[28] <= P[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[29] <= P[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[30] <= P[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[31] <= P[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[32] <= S[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[33] <= S[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[34] <= S[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[35] <= S[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[36] <= S[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[37] <= S[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[38] <= S[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[39] <= S[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[40] <= S[8].DB_MAX_OUTPUT_PORT_TYPE
Regs[41] <= S[9].DB_MAX_OUTPUT_PORT_TYPE
Regs[42] <= S[10].DB_MAX_OUTPUT_PORT_TYPE
Regs[43] <= S[11].DB_MAX_OUTPUT_PORT_TYPE
Regs[44] <= S[12].DB_MAX_OUTPUT_PORT_TYPE
Regs[45] <= S[13].DB_MAX_OUTPUT_PORT_TYPE
Regs[46] <= S[14].DB_MAX_OUTPUT_PORT_TYPE
Regs[47] <= S[15].DB_MAX_OUTPUT_PORT_TYPE
Regs[48] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[49] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[50] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[51] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[52] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[53] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[54] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[55] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[56] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
Regs[57] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
Regs[58] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
Regs[59] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
Regs[60] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
Regs[61] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
Regs[62] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
Regs[63] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.P[0] <= P[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.P[1] <= P[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.P[2] <= P[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.P[3] <= P[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.P[4] <= P[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.P[5] <= P[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.P[6] <= P[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.P[7] <= P[7].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.S[0] <= S[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.S[1] <= S[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.S[2] <= S[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.S[3] <= S[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.S[4] <= S[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.S[5] <= S[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.S[6] <= S[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.S[7] <= S[7].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.X[0] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.X[1] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.X[2] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.X[3] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.X[4] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.X[5] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.X[6] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.X[7] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.A[0] <= ABC[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.A[1] <= ABC[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.A[2] <= ABC[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.A[3] <= ABC[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.A[4] <= ABC[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.A[5] <= ABC[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.A[6] <= ABC[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.A[7] <= ABC[7].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.I[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.I[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.I[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.I[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.I[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.I[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.I[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUG.I[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
NMI_ack <= NMIAct.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|T65:CPU6502|T65_MCode:mcode
Mode[0] => Equal12.IN3
Mode[1] => Equal12.IN2
IR[0] => Mux1.IN5
IR[0] => Mux2.IN5
IR[0] => Mux3.IN5
IR[0] => Mux4.IN5
IR[0] => Mux5.IN5
IR[0] => Mux6.IN5
IR[0] => Mux7.IN5
IR[0] => Mux8.IN5
IR[0] => Mux9.IN5
IR[0] => Mux10.IN5
IR[0] => Mux11.IN5
IR[0] => Mux12.IN5
IR[0] => Mux13.IN5
IR[0] => Mux14.IN5
IR[0] => Mux15.IN5
IR[0] => Mux31.IN10
IR[0] => Mux104.IN69
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN263
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN263
IR[0] => Mux112.IN263
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux116.IN263
IR[0] => Mux117.IN263
IR[0] => Mux118.IN263
IR[0] => Mux119.IN263
IR[0] => Mux120.IN263
IR[0] => Mux121.IN263
IR[0] => Mux122.IN263
IR[0] => Mux123.IN263
IR[0] => Mux124.IN263
IR[0] => Mux125.IN263
IR[0] => Mux126.IN263
IR[0] => Mux127.IN263
IR[0] => Mux128.IN263
IR[0] => Mux129.IN263
IR[0] => Mux130.IN263
IR[0] => Mux131.IN263
IR[0] => Mux132.IN263
IR[0] => Mux133.IN263
IR[0] => Mux134.IN263
IR[0] => Mux135.IN263
IR[0] => Mux136.IN263
IR[0] => Mux137.IN263
IR[0] => Mux138.IN263
IR[0] => Equal2.IN15
IR[0] => Equal7.IN9
IR[0] => Equal9.IN7
IR[0] => Equal10.IN15
IR[0] => process_0.IN1
IR[0] => Equal14.IN7
IR[0] => process_0.IN1
IR[0] => process_0.IN1
IR[0] => Equal15.IN3
IR[0] => Mux230.IN5
IR[0] => Mux243.IN36
IR[0] => Mux244.IN35
IR[0] => Mux245.IN36
IR[0] => Mux246.IN36
IR[0] => Mux247.IN36
IR[0] => Mux248.IN36
IR[0] => Mux249.IN36
IR[0] => Mux250.IN36
IR[0] => Mux251.IN36
IR[0] => Mux252.IN36
IR[0] => Mux253.IN36
IR[0] => Mux254.IN36
IR[0] => Mux255.IN36
IR[0] => Mux256.IN36
IR[0] => Mux257.IN36
IR[0] => Mux258.IN36
IR[0] => Mux259.IN36
IR[0] => Mux260.IN36
IR[0] => Mux261.IN36
IR[0] => Mux262.IN36
IR[0] => Mux263.IN36
IR[0] => Mux264.IN36
IR[0] => Mux265.IN36
IR[0] => Mux266.IN36
IR[0] => Mux267.IN36
IR[0] => Mux268.IN36
IR[0] => Mux269.IN36
IR[0] => Mux270.IN36
IR[0] => Mux271.IN36
IR[0] => Mux272.IN36
IR[0] => Mux273.IN36
IR[0] => Mux274.IN36
IR[0] => Mux275.IN36
IR[0] => Mux276.IN36
IR[0] => Mux277.IN36
IR[0] => Mux278.IN36
IR[0] => Mux279.IN36
IR[0] => Mux280.IN36
IR[0] => Mux281.IN36
IR[0] => Mux282.IN36
IR[0] => Mux283.IN19
IR[0] => Mux284.IN19
IR[0] => Mux285.IN36
IR[0] => Mux286.IN36
IR[0] => Mux287.IN36
IR[0] => Mux288.IN36
IR[0] => Mux289.IN36
IR[0] => Mux290.IN36
IR[0] => Mux291.IN19
IR[0] => Mux292.IN19
IR[0] => Mux293.IN19
IR[0] => Equal20.IN15
IR[0] => Equal21.IN15
IR[0] => Equal22.IN15
IR[0] => Equal23.IN15
IR[0] => Equal24.IN15
IR[0] => Equal25.IN15
IR[0] => Mux341.IN5
IR[0] => Mux342.IN5
IR[0] => Mux343.IN5
IR[0] => Mux344.IN5
IR[0] => Mux345.IN5
IR[0] => Mux346.IN5
IR[0] => Mux347.IN5
IR[0] => Mux348.IN5
IR[0] => Mux349.IN5
IR[0] => Mux350.IN5
IR[0] => Mux351.IN5
IR[0] => Mux352.IN5
IR[0] => Mux353.IN5
IR[0] => Mux354.IN5
IR[0] => Mux355.IN5
IR[0] => Mux356.IN5
IR[0] => Mux357.IN5
IR[0] => Mux358.IN5
IR[0] => Mux359.IN5
IR[0] => process_0.IN1
IR[0] => BAQuirk.DATAB
IR[1] => Mux1.IN4
IR[1] => Mux2.IN4
IR[1] => Mux3.IN4
IR[1] => Mux4.IN4
IR[1] => Mux5.IN4
IR[1] => Mux6.IN4
IR[1] => Mux7.IN4
IR[1] => Mux8.IN4
IR[1] => Mux9.IN4
IR[1] => Mux10.IN4
IR[1] => Mux11.IN4
IR[1] => Mux12.IN4
IR[1] => Mux13.IN4
IR[1] => Mux14.IN4
IR[1] => Mux15.IN4
IR[1] => Mux32.IN10
IR[1] => Mux104.IN68
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN262
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN262
IR[1] => Mux112.IN262
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux116.IN262
IR[1] => Mux117.IN262
IR[1] => Mux118.IN262
IR[1] => Mux119.IN262
IR[1] => Mux120.IN262
IR[1] => Mux121.IN262
IR[1] => Mux122.IN262
IR[1] => Mux123.IN262
IR[1] => Mux124.IN262
IR[1] => Mux125.IN262
IR[1] => Mux126.IN262
IR[1] => Mux127.IN262
IR[1] => Mux128.IN262
IR[1] => Mux129.IN262
IR[1] => Mux130.IN262
IR[1] => Mux131.IN262
IR[1] => Mux132.IN262
IR[1] => Mux133.IN262
IR[1] => Mux134.IN262
IR[1] => Mux135.IN262
IR[1] => Mux136.IN262
IR[1] => Mux137.IN262
IR[1] => Mux138.IN262
IR[1] => Equal2.IN14
IR[1] => Equal7.IN8
IR[1] => Equal9.IN6
IR[1] => Equal10.IN14
IR[1] => process_0.IN1
IR[1] => Equal13.IN5
IR[1] => process_0.IN1
IR[1] => Equal14.IN6
IR[1] => process_0.IN1
IR[1] => Equal15.IN2
IR[1] => Equal16.IN7
IR[1] => Mux230.IN4
IR[1] => Mux243.IN35
IR[1] => Mux244.IN34
IR[1] => Mux245.IN35
IR[1] => Mux246.IN35
IR[1] => Mux247.IN35
IR[1] => Mux248.IN35
IR[1] => Mux249.IN35
IR[1] => Mux250.IN35
IR[1] => Mux251.IN35
IR[1] => Mux252.IN35
IR[1] => Mux253.IN35
IR[1] => Mux254.IN35
IR[1] => Mux255.IN35
IR[1] => Mux256.IN35
IR[1] => Mux257.IN35
IR[1] => Mux258.IN35
IR[1] => Mux259.IN35
IR[1] => Mux260.IN35
IR[1] => Mux261.IN35
IR[1] => Mux262.IN35
IR[1] => Mux263.IN35
IR[1] => Mux264.IN35
IR[1] => Mux265.IN35
IR[1] => Mux266.IN35
IR[1] => Mux267.IN35
IR[1] => Mux268.IN35
IR[1] => Mux269.IN35
IR[1] => Mux270.IN35
IR[1] => Mux271.IN35
IR[1] => Mux272.IN35
IR[1] => Mux273.IN35
IR[1] => Mux274.IN35
IR[1] => Mux275.IN35
IR[1] => Mux276.IN35
IR[1] => Mux277.IN35
IR[1] => Mux278.IN35
IR[1] => Mux279.IN35
IR[1] => Mux280.IN35
IR[1] => Mux281.IN35
IR[1] => Mux282.IN35
IR[1] => Mux285.IN35
IR[1] => Mux286.IN35
IR[1] => Mux287.IN35
IR[1] => Mux288.IN35
IR[1] => Mux289.IN35
IR[1] => Mux290.IN35
IR[1] => Equal20.IN14
IR[1] => Equal21.IN14
IR[1] => Equal22.IN14
IR[1] => Equal23.IN14
IR[1] => Equal24.IN14
IR[1] => Equal25.IN14
IR[1] => Mux341.IN4
IR[1] => Mux342.IN4
IR[1] => Mux343.IN4
IR[1] => Mux344.IN4
IR[1] => Mux345.IN4
IR[1] => Mux346.IN4
IR[1] => Mux347.IN4
IR[1] => Mux348.IN4
IR[1] => Mux349.IN4
IR[1] => Mux350.IN4
IR[1] => Mux351.IN4
IR[1] => Mux352.IN4
IR[1] => Mux353.IN4
IR[1] => Mux354.IN4
IR[1] => Mux355.IN4
IR[1] => Mux356.IN4
IR[1] => Mux357.IN4
IR[1] => Mux358.IN4
IR[1] => Mux359.IN4
IR[1] => process_0.IN1
IR[1] => process_0.IN1
IR[1] => process_0.IN1
IR[1] => process_0.IN1
IR[2] => Equal0.IN5
IR[2] => Equal1.IN5
IR[2] => process_0.IN0
IR[2] => Mux104.IN67
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN261
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN261
IR[2] => Mux112.IN261
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux116.IN261
IR[2] => Mux117.IN261
IR[2] => Mux118.IN261
IR[2] => Mux119.IN261
IR[2] => Mux120.IN261
IR[2] => Mux121.IN261
IR[2] => Mux122.IN261
IR[2] => Mux123.IN261
IR[2] => Mux124.IN261
IR[2] => Mux125.IN261
IR[2] => Mux126.IN261
IR[2] => Mux127.IN261
IR[2] => Mux128.IN261
IR[2] => Mux129.IN261
IR[2] => Mux130.IN261
IR[2] => Mux131.IN261
IR[2] => Mux132.IN261
IR[2] => Mux133.IN261
IR[2] => Mux134.IN261
IR[2] => Mux135.IN261
IR[2] => Mux136.IN261
IR[2] => Mux137.IN261
IR[2] => Mux138.IN261
IR[2] => Equal2.IN13
IR[2] => Equal7.IN7
IR[2] => Equal9.IN5
IR[2] => Equal10.IN13
IR[2] => Equal13.IN4
IR[2] => Equal14.IN5
IR[2] => Equal16.IN6
IR[2] => Mux243.IN34
IR[2] => Mux244.IN33
IR[2] => Mux245.IN34
IR[2] => Mux246.IN34
IR[2] => Mux247.IN34
IR[2] => Mux248.IN34
IR[2] => Mux249.IN34
IR[2] => Mux250.IN34
IR[2] => Mux251.IN34
IR[2] => Mux252.IN34
IR[2] => Mux253.IN34
IR[2] => Mux254.IN34
IR[2] => Mux255.IN34
IR[2] => Mux256.IN34
IR[2] => Mux257.IN34
IR[2] => Mux258.IN34
IR[2] => Mux259.IN34
IR[2] => Mux260.IN34
IR[2] => Mux261.IN34
IR[2] => Mux262.IN34
IR[2] => Mux263.IN34
IR[2] => Mux264.IN34
IR[2] => Mux265.IN34
IR[2] => Mux266.IN34
IR[2] => Mux267.IN34
IR[2] => Mux268.IN34
IR[2] => Mux269.IN34
IR[2] => Mux270.IN34
IR[2] => Mux271.IN34
IR[2] => Mux272.IN34
IR[2] => Mux273.IN34
IR[2] => Mux274.IN34
IR[2] => Mux275.IN34
IR[2] => Mux276.IN34
IR[2] => Mux277.IN34
IR[2] => Mux278.IN34
IR[2] => Mux279.IN34
IR[2] => Mux280.IN34
IR[2] => Mux281.IN34
IR[2] => Mux282.IN34
IR[2] => Mux283.IN18
IR[2] => Mux284.IN18
IR[2] => Mux285.IN34
IR[2] => Mux286.IN34
IR[2] => Mux287.IN34
IR[2] => Mux288.IN34
IR[2] => Mux289.IN34
IR[2] => Mux290.IN34
IR[2] => Mux291.IN18
IR[2] => Mux292.IN18
IR[2] => Mux293.IN18
IR[2] => Mux294.IN10
IR[2] => Mux300.IN10
IR[2] => Mux301.IN10
IR[2] => Mux302.IN10
IR[2] => Mux303.IN10
IR[2] => Mux304.IN10
IR[2] => Mux305.IN10
IR[2] => Equal18.IN5
IR[2] => Equal19.IN5
IR[2] => Equal20.IN13
IR[2] => Equal21.IN13
IR[2] => Equal22.IN13
IR[2] => Equal23.IN13
IR[2] => Equal24.IN13
IR[2] => Equal25.IN13
IR[3] => Equal0.IN4
IR[3] => Equal1.IN4
IR[3] => Mux104.IN66
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN260
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN260
IR[3] => Mux112.IN260
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => Mux116.IN260
IR[3] => Mux117.IN260
IR[3] => Mux118.IN260
IR[3] => Mux119.IN260
IR[3] => Mux120.IN260
IR[3] => Mux121.IN260
IR[3] => Mux122.IN260
IR[3] => Mux123.IN260
IR[3] => Mux124.IN260
IR[3] => Mux125.IN260
IR[3] => Mux126.IN260
IR[3] => Mux127.IN260
IR[3] => Mux128.IN260
IR[3] => Mux129.IN260
IR[3] => Mux130.IN260
IR[3] => Mux131.IN260
IR[3] => Mux132.IN260
IR[3] => Mux133.IN260
IR[3] => Mux134.IN260
IR[3] => Mux135.IN260
IR[3] => Mux136.IN260
IR[3] => Mux137.IN260
IR[3] => Mux138.IN260
IR[3] => Equal2.IN12
IR[3] => Equal7.IN6
IR[3] => Equal9.IN4
IR[3] => Equal10.IN12
IR[3] => Equal13.IN3
IR[3] => Equal14.IN4
IR[3] => Equal16.IN5
IR[3] => Mux243.IN33
IR[3] => Mux244.IN32
IR[3] => Mux245.IN33
IR[3] => Mux246.IN33
IR[3] => Mux247.IN33
IR[3] => Mux248.IN33
IR[3] => Mux249.IN33
IR[3] => Mux250.IN33
IR[3] => Mux251.IN33
IR[3] => Mux252.IN33
IR[3] => Mux253.IN33
IR[3] => Mux254.IN33
IR[3] => Mux255.IN33
IR[3] => Mux256.IN33
IR[3] => Mux257.IN33
IR[3] => Mux258.IN33
IR[3] => Mux259.IN33
IR[3] => Mux260.IN33
IR[3] => Mux261.IN33
IR[3] => Mux262.IN33
IR[3] => Mux263.IN33
IR[3] => Mux264.IN33
IR[3] => Mux265.IN33
IR[3] => Mux266.IN33
IR[3] => Mux267.IN33
IR[3] => Mux268.IN33
IR[3] => Mux269.IN33
IR[3] => Mux270.IN33
IR[3] => Mux271.IN33
IR[3] => Mux272.IN33
IR[3] => Mux273.IN33
IR[3] => Mux274.IN33
IR[3] => Mux275.IN33
IR[3] => Mux276.IN33
IR[3] => Mux277.IN33
IR[3] => Mux278.IN33
IR[3] => Mux279.IN33
IR[3] => Mux280.IN33
IR[3] => Mux281.IN33
IR[3] => Mux282.IN33
IR[3] => Mux283.IN17
IR[3] => Mux284.IN17
IR[3] => Mux285.IN33
IR[3] => Mux286.IN33
IR[3] => Mux287.IN33
IR[3] => Mux288.IN33
IR[3] => Mux289.IN33
IR[3] => Mux290.IN33
IR[3] => Mux291.IN17
IR[3] => Mux292.IN17
IR[3] => Mux293.IN17
IR[3] => Mux294.IN9
IR[3] => Mux300.IN9
IR[3] => Mux301.IN9
IR[3] => Mux302.IN9
IR[3] => Mux303.IN9
IR[3] => Mux304.IN9
IR[3] => Mux305.IN9
IR[3] => Equal18.IN4
IR[3] => Equal19.IN4
IR[3] => Equal20.IN12
IR[3] => Equal21.IN12
IR[3] => Equal22.IN12
IR[3] => Equal23.IN12
IR[3] => Equal24.IN12
IR[3] => Equal25.IN12
IR[4] => Equal0.IN3
IR[4] => Equal1.IN3
IR[4] => Mux58.IN19
IR[4] => Mux59.IN19
IR[4] => Mux60.IN19
IR[4] => Mux61.IN19
IR[4] => Mux62.IN19
IR[4] => Mux63.IN19
IR[4] => Mux64.IN19
IR[4] => Mux65.IN19
IR[4] => Mux66.IN19
IR[4] => Mux67.IN19
IR[4] => Mux80.IN19
IR[4] => Mux81.IN19
IR[4] => Mux82.IN19
IR[4] => Mux83.IN19
IR[4] => Mux104.IN65
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux107.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux111.IN259
IR[4] => Mux112.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => Mux116.IN259
IR[4] => Mux117.IN259
IR[4] => Mux118.IN259
IR[4] => Mux119.IN259
IR[4] => Mux120.IN259
IR[4] => Mux121.IN259
IR[4] => Mux122.IN259
IR[4] => Mux123.IN259
IR[4] => Mux124.IN259
IR[4] => Mux125.IN259
IR[4] => Mux126.IN259
IR[4] => Mux127.IN259
IR[4] => Mux128.IN259
IR[4] => Mux129.IN259
IR[4] => Mux130.IN259
IR[4] => Mux131.IN259
IR[4] => Mux132.IN259
IR[4] => Mux133.IN259
IR[4] => Mux134.IN259
IR[4] => Mux135.IN259
IR[4] => Mux136.IN259
IR[4] => Mux137.IN259
IR[4] => Mux138.IN259
IR[4] => Equal2.IN11
IR[4] => Equal3.IN7
IR[4] => Equal4.IN7
IR[4] => Equal5.IN7
IR[4] => Equal7.IN5
IR[4] => Equal10.IN11
IR[4] => Equal16.IN4
IR[4] => Mux243.IN32
IR[4] => Mux244.IN31
IR[4] => Mux245.IN32
IR[4] => Mux246.IN32
IR[4] => Mux247.IN32
IR[4] => Mux248.IN32
IR[4] => Mux249.IN32
IR[4] => Mux250.IN32
IR[4] => Mux251.IN32
IR[4] => Mux252.IN32
IR[4] => Mux253.IN32
IR[4] => Mux254.IN32
IR[4] => Mux255.IN32
IR[4] => Mux256.IN32
IR[4] => Mux257.IN32
IR[4] => Mux258.IN32
IR[4] => Mux259.IN32
IR[4] => Mux260.IN32
IR[4] => Mux261.IN32
IR[4] => Mux262.IN32
IR[4] => Mux263.IN32
IR[4] => Mux264.IN32
IR[4] => Mux265.IN32
IR[4] => Mux266.IN32
IR[4] => Mux267.IN32
IR[4] => Mux268.IN32
IR[4] => Mux269.IN32
IR[4] => Mux270.IN32
IR[4] => Mux271.IN32
IR[4] => Mux272.IN32
IR[4] => Mux273.IN32
IR[4] => Mux274.IN32
IR[4] => Mux275.IN32
IR[4] => Mux276.IN32
IR[4] => Mux277.IN32
IR[4] => Mux278.IN32
IR[4] => Mux279.IN32
IR[4] => Mux280.IN32
IR[4] => Mux281.IN32
IR[4] => Mux282.IN32
IR[4] => Mux283.IN16
IR[4] => Mux284.IN16
IR[4] => Mux285.IN32
IR[4] => Mux286.IN32
IR[4] => Mux287.IN32
IR[4] => Mux288.IN32
IR[4] => Mux289.IN32
IR[4] => Mux290.IN32
IR[4] => Mux291.IN16
IR[4] => Mux292.IN16
IR[4] => Mux293.IN16
IR[4] => Mux294.IN8
IR[4] => Mux300.IN8
IR[4] => Mux301.IN8
IR[4] => Mux302.IN8
IR[4] => Mux303.IN8
IR[4] => Mux304.IN8
IR[4] => Mux305.IN8
IR[4] => Equal18.IN3
IR[4] => Equal19.IN3
IR[4] => Equal20.IN11
IR[4] => Equal21.IN11
IR[4] => Equal22.IN11
IR[4] => Equal23.IN11
IR[4] => Equal24.IN11
IR[4] => Equal25.IN11
IR[4] => process_0.IN1
IR[4] => Mux13.IN3
IR[4] => process_0.IN1
IR[5] => Mux0.IN6
IR[5] => Mux16.IN10
IR[5] => Mux17.IN10
IR[5] => Mux18.IN10
IR[5] => Mux19.IN10
IR[5] => Mux20.IN10
IR[5] => Mux21.IN10
IR[5] => Mux22.IN10
IR[5] => Mux23.IN10
IR[5] => Mux24.IN10
IR[5] => Mux25.IN10
IR[5] => Mux26.IN10
IR[5] => Mux27.IN10
IR[5] => Mux28.IN10
IR[5] => Mux29.IN10
IR[5] => Mux30.IN10
IR[5] => Mux31.IN9
IR[5] => Mux32.IN9
IR[5] => Mux58.IN18
IR[5] => Mux59.IN18
IR[5] => Mux60.IN18
IR[5] => Mux61.IN18
IR[5] => Mux62.IN18
IR[5] => Mux63.IN18
IR[5] => Mux64.IN18
IR[5] => Mux65.IN18
IR[5] => Mux66.IN18
IR[5] => Mux67.IN18
IR[5] => Mux80.IN18
IR[5] => Mux81.IN18
IR[5] => Mux82.IN18
IR[5] => Mux83.IN18
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux107.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux111.IN258
IR[5] => Mux112.IN258
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => Mux116.IN258
IR[5] => Mux117.IN258
IR[5] => Mux118.IN258
IR[5] => Mux119.IN258
IR[5] => Mux120.IN258
IR[5] => Mux121.IN258
IR[5] => Mux122.IN258
IR[5] => Mux123.IN258
IR[5] => Mux124.IN258
IR[5] => Mux125.IN258
IR[5] => Mux126.IN258
IR[5] => Mux127.IN258
IR[5] => Mux128.IN258
IR[5] => Mux129.IN258
IR[5] => Mux130.IN258
IR[5] => Mux131.IN258
IR[5] => Mux132.IN258
IR[5] => Mux133.IN258
IR[5] => Mux134.IN258
IR[5] => Mux135.IN258
IR[5] => Mux136.IN258
IR[5] => Mux137.IN258
IR[5] => Mux138.IN258
IR[5] => Mux146.IN10
IR[5] => Mux147.IN10
IR[5] => Mux148.IN10
IR[5] => Mux149.IN10
IR[5] => Mux150.IN10
IR[5] => Mux151.IN10
IR[5] => Mux152.IN10
IR[5] => Mux153.IN10
IR[5] => Equal2.IN10
IR[5] => Equal3.IN6
IR[5] => Equal4.IN6
IR[5] => Equal5.IN6
IR[5] => Equal8.IN5
IR[5] => LCycle.DATAB
IR[5] => Equal10.IN10
IR[5] => Equal17.IN5
IR[5] => Mux295.IN10
IR[5] => Mux297.IN10
IR[5] => Mux298.IN10
IR[5] => Mux299.IN10
IR[5] => Mux306.IN10
IR[5] => Mux307.IN10
IR[5] => Mux308.IN10
IR[5] => Mux309.IN10
IR[5] => Mux310.IN10
IR[5] => Mux311.IN10
IR[5] => Equal20.IN10
IR[5] => Equal21.IN10
IR[5] => Equal22.IN10
IR[5] => Equal23.IN10
IR[5] => Equal24.IN10
IR[5] => Equal25.IN10
IR[5] => Mux312.IN10
IR[5] => Mux313.IN10
IR[5] => Mux314.IN10
IR[5] => Mux315.IN10
IR[5] => Mux316.IN10
IR[5] => Mux317.IN10
IR[5] => Mux318.IN10
IR[5] => Mux319.IN10
IR[5] => Mux320.IN10
IR[5] => Mux321.IN10
IR[5] => Mux322.IN10
IR[5] => Mux323.IN10
IR[5] => Mux324.IN10
IR[5] => Mux325.IN10
IR[5] => Mux326.IN10
IR[5] => Mux327.IN10
IR[5] => Mux328.IN10
IR[5] => Mux329.IN10
IR[5] => Mux330.IN10
IR[5] => Mux331.IN10
IR[5] => Mux332.IN10
IR[5] => Mux333.IN10
IR[5] => Mux334.IN10
IR[5] => Mux335.IN10
IR[5] => Mux336.IN10
IR[5] => Mux337.IN10
IR[5] => Mux338.IN10
IR[5] => Mux339.IN10
IR[5] => Mux340.IN10
IR[5] => Jump.OUTPUTSELECT
IR[5] => Jump.OUTPUTSELECT
IR[5] => LDDI.OUTPUTSELECT
IR[5] => LDBAL.OUTPUTSELECT
IR[5] => LDBAH.OUTPUTSELECT
IR[5] => Set_Addr_To.OUTPUTSELECT
IR[5] => Set_Addr_To.OUTPUTSELECT
IR[5] => BAAdd.OUTPUTSELECT
IR[5] => LCycle.DATAB
IR[6] => Mux0.IN5
IR[6] => Mux16.IN9
IR[6] => Mux17.IN9
IR[6] => Mux18.IN9
IR[6] => Mux19.IN9
IR[6] => Mux20.IN9
IR[6] => Mux21.IN9
IR[6] => Mux22.IN9
IR[6] => Mux23.IN9
IR[6] => Mux24.IN9
IR[6] => Mux25.IN9
IR[6] => Mux26.IN9
IR[6] => Mux27.IN9
IR[6] => Mux28.IN9
IR[6] => Mux29.IN9
IR[6] => Mux30.IN9
IR[6] => Mux31.IN8
IR[6] => Mux32.IN8
IR[6] => Mux58.IN17
IR[6] => Mux59.IN17
IR[6] => Mux60.IN17
IR[6] => Mux61.IN17
IR[6] => Mux62.IN17
IR[6] => Mux63.IN17
IR[6] => Mux64.IN17
IR[6] => Mux65.IN17
IR[6] => Mux66.IN17
IR[6] => Mux67.IN17
IR[6] => Mux80.IN17
IR[6] => Mux81.IN17
IR[6] => Mux82.IN17
IR[6] => Mux83.IN17
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN257
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN257
IR[6] => Mux112.IN257
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux116.IN257
IR[6] => Mux117.IN257
IR[6] => Mux118.IN257
IR[6] => Mux119.IN257
IR[6] => Mux120.IN257
IR[6] => Mux121.IN257
IR[6] => Mux122.IN257
IR[6] => Mux123.IN257
IR[6] => Mux124.IN257
IR[6] => Mux125.IN257
IR[6] => Mux126.IN257
IR[6] => Mux127.IN257
IR[6] => Mux128.IN257
IR[6] => Mux129.IN257
IR[6] => Mux130.IN257
IR[6] => Mux131.IN257
IR[6] => Mux132.IN257
IR[6] => Mux133.IN257
IR[6] => Mux134.IN257
IR[6] => Mux135.IN257
IR[6] => Mux136.IN257
IR[6] => Mux137.IN257
IR[6] => Mux138.IN257
IR[6] => Mux146.IN9
IR[6] => Mux147.IN9
IR[6] => Mux148.IN9
IR[6] => Mux149.IN9
IR[6] => Mux150.IN9
IR[6] => Mux151.IN9
IR[6] => Mux152.IN9
IR[6] => Mux153.IN9
IR[6] => Equal2.IN9
IR[6] => Equal3.IN5
IR[6] => Equal4.IN5
IR[6] => Equal5.IN5
IR[6] => Equal6.IN3
IR[6] => Equal8.IN4
IR[6] => Equal10.IN9
IR[6] => Equal11.IN3
IR[6] => Equal17.IN4
IR[6] => Mux295.IN9
IR[6] => Mux296.IN5
IR[6] => Mux297.IN9
IR[6] => Mux298.IN9
IR[6] => Mux299.IN9
IR[6] => Mux306.IN9
IR[6] => Mux307.IN9
IR[6] => Mux308.IN9
IR[6] => Mux309.IN9
IR[6] => Mux310.IN9
IR[6] => Mux311.IN9
IR[6] => Equal20.IN9
IR[6] => Equal21.IN9
IR[6] => Equal22.IN9
IR[6] => Equal23.IN9
IR[6] => Equal24.IN9
IR[6] => Equal25.IN9
IR[6] => Mux312.IN9
IR[6] => Mux313.IN9
IR[6] => Mux314.IN9
IR[6] => Mux315.IN9
IR[6] => Mux316.IN9
IR[6] => Mux317.IN9
IR[6] => Mux318.IN9
IR[6] => Mux319.IN9
IR[6] => Mux320.IN9
IR[6] => Mux321.IN9
IR[6] => Mux322.IN9
IR[6] => Mux323.IN9
IR[6] => Mux324.IN9
IR[6] => Mux325.IN9
IR[6] => Mux326.IN9
IR[6] => Mux327.IN9
IR[6] => Mux328.IN9
IR[6] => Mux329.IN9
IR[6] => Mux330.IN9
IR[6] => Mux331.IN9
IR[6] => Mux332.IN9
IR[6] => Mux333.IN9
IR[6] => Mux334.IN9
IR[6] => Mux335.IN9
IR[6] => Mux336.IN9
IR[6] => Mux337.IN9
IR[6] => Mux338.IN9
IR[6] => Mux339.IN9
IR[6] => Mux340.IN9
IR[7] => Mux0.IN4
IR[7] => Mux16.IN8
IR[7] => Mux17.IN8
IR[7] => Mux18.IN8
IR[7] => Mux19.IN8
IR[7] => Mux20.IN8
IR[7] => Mux21.IN8
IR[7] => Mux22.IN8
IR[7] => Mux23.IN8
IR[7] => Mux24.IN8
IR[7] => Mux25.IN8
IR[7] => Mux26.IN8
IR[7] => Mux27.IN8
IR[7] => Mux28.IN8
IR[7] => Mux29.IN8
IR[7] => Mux30.IN8
IR[7] => Mux31.IN7
IR[7] => Mux32.IN7
IR[7] => Mux58.IN16
IR[7] => Mux59.IN16
IR[7] => Mux60.IN16
IR[7] => Mux61.IN16
IR[7] => Mux62.IN16
IR[7] => Mux63.IN16
IR[7] => Mux64.IN16
IR[7] => Mux65.IN16
IR[7] => Mux66.IN16
IR[7] => Mux67.IN16
IR[7] => Mux80.IN16
IR[7] => Mux81.IN16
IR[7] => Mux82.IN16
IR[7] => Mux83.IN16
IR[7] => Mux104.IN64
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN256
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN256
IR[7] => Mux112.IN256
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux116.IN256
IR[7] => Mux117.IN256
IR[7] => Mux118.IN256
IR[7] => Mux119.IN256
IR[7] => Mux120.IN256
IR[7] => Mux121.IN256
IR[7] => Mux122.IN256
IR[7] => Mux123.IN256
IR[7] => Mux124.IN256
IR[7] => Mux125.IN256
IR[7] => Mux126.IN256
IR[7] => Mux127.IN256
IR[7] => Mux128.IN256
IR[7] => Mux129.IN256
IR[7] => Mux130.IN256
IR[7] => Mux131.IN256
IR[7] => Mux132.IN256
IR[7] => Mux133.IN256
IR[7] => Mux134.IN256
IR[7] => Mux135.IN256
IR[7] => Mux136.IN256
IR[7] => Mux137.IN256
IR[7] => Mux138.IN256
IR[7] => Mux146.IN8
IR[7] => Mux147.IN8
IR[7] => Mux148.IN8
IR[7] => Mux149.IN8
IR[7] => Mux150.IN8
IR[7] => Mux151.IN8
IR[7] => Mux152.IN8
IR[7] => Mux153.IN8
IR[7] => Equal2.IN8
IR[7] => Equal3.IN4
IR[7] => Equal4.IN4
IR[7] => Equal5.IN4
IR[7] => Equal6.IN2
IR[7] => Equal8.IN3
IR[7] => Equal10.IN8
IR[7] => Equal11.IN2
IR[7] => Equal17.IN3
IR[7] => Mux295.IN8
IR[7] => Mux296.IN4
IR[7] => Mux297.IN8
IR[7] => Mux298.IN8
IR[7] => Mux299.IN8
IR[7] => Mux306.IN8
IR[7] => Mux307.IN8
IR[7] => Mux308.IN8
IR[7] => Mux309.IN8
IR[7] => Mux310.IN8
IR[7] => Mux311.IN8
IR[7] => Equal20.IN8
IR[7] => Equal21.IN8
IR[7] => Equal22.IN8
IR[7] => Equal23.IN8
IR[7] => Equal24.IN8
IR[7] => Equal25.IN8
IR[7] => Mux312.IN8
IR[7] => Mux313.IN8
IR[7] => Mux314.IN8
IR[7] => Mux315.IN8
IR[7] => Mux316.IN8
IR[7] => Mux317.IN8
IR[7] => Mux318.IN8
IR[7] => Mux319.IN8
IR[7] => Mux320.IN8
IR[7] => Mux321.IN8
IR[7] => Mux322.IN8
IR[7] => Mux323.IN8
IR[7] => Mux324.IN8
IR[7] => Mux325.IN8
IR[7] => Mux326.IN8
IR[7] => Mux327.IN8
IR[7] => Mux328.IN8
IR[7] => Mux329.IN8
IR[7] => Mux330.IN8
IR[7] => Mux331.IN8
IR[7] => Mux332.IN8
IR[7] => Mux333.IN8
IR[7] => Mux334.IN8
IR[7] => Mux335.IN8
IR[7] => Mux336.IN8
IR[7] => Mux337.IN8
IR[7] => Mux338.IN8
IR[7] => Mux339.IN8
IR[7] => Mux340.IN8
IR[7] => Set_BusA_To.DATAB
MCycle[0] => Mux33.IN10
MCycle[0] => Mux35.IN10
MCycle[0] => Mux36.IN10
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN10
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux42.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux68.IN10
MCycle[0] => Mux69.IN10
MCycle[0] => Mux70.IN10
MCycle[0] => Mux71.IN10
MCycle[0] => Mux72.IN10
MCycle[0] => Mux73.IN10
MCycle[0] => Mux74.IN10
MCycle[0] => Mux75.IN10
MCycle[0] => Mux76.IN10
MCycle[0] => Mux77.IN10
MCycle[0] => Mux78.IN10
MCycle[0] => Mux79.IN10
MCycle[0] => Mux84.IN10
MCycle[0] => Mux85.IN10
MCycle[0] => Mux86.IN10
MCycle[0] => Mux87.IN10
MCycle[0] => Mux88.IN10
MCycle[0] => Mux89.IN10
MCycle[0] => Mux90.IN10
MCycle[0] => Mux91.IN10
MCycle[0] => Mux92.IN10
MCycle[0] => Mux93.IN10
MCycle[0] => Mux94.IN10
MCycle[0] => Mux95.IN10
MCycle[0] => Mux96.IN10
MCycle[0] => Mux97.IN10
MCycle[0] => Mux98.IN10
MCycle[0] => Mux99.IN10
MCycle[0] => Mux100.IN10
MCycle[0] => Mux101.IN10
MCycle[0] => Mux102.IN10
MCycle[0] => Mux103.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux154.IN10
MCycle[0] => Mux155.IN10
MCycle[0] => Mux156.IN10
MCycle[0] => Mux157.IN10
MCycle[0] => Mux158.IN10
MCycle[0] => Mux159.IN10
MCycle[0] => Mux160.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN5
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN10
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN5
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN5
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN5
MCycle[0] => Mux188.IN5
MCycle[0] => Mux189.IN10
MCycle[0] => Mux190.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Mux192.IN10
MCycle[0] => Mux193.IN10
MCycle[0] => Mux194.IN10
MCycle[0] => Mux195.IN10
MCycle[0] => Mux196.IN10
MCycle[0] => Mux197.IN10
MCycle[0] => Mux198.IN10
MCycle[0] => Mux199.IN10
MCycle[0] => Mux200.IN10
MCycle[0] => Mux201.IN10
MCycle[0] => Mux202.IN10
MCycle[0] => Mux203.IN10
MCycle[0] => Mux204.IN10
MCycle[0] => Mux205.IN10
MCycle[0] => Mux206.IN10
MCycle[0] => Mux207.IN5
MCycle[0] => Mux208.IN10
MCycle[0] => Mux209.IN5
MCycle[0] => Mux210.IN10
MCycle[0] => Mux211.IN5
MCycle[0] => Mux212.IN5
MCycle[0] => Mux213.IN10
MCycle[0] => Mux214.IN10
MCycle[0] => Mux215.IN10
MCycle[0] => Mux216.IN10
MCycle[0] => Mux217.IN10
MCycle[0] => Mux218.IN10
MCycle[0] => Mux219.IN10
MCycle[0] => Mux220.IN10
MCycle[0] => Mux221.IN10
MCycle[0] => Mux222.IN10
MCycle[0] => Mux223.IN10
MCycle[0] => Mux224.IN10
MCycle[0] => Mux225.IN10
MCycle[0] => Mux228.IN10
MCycle[0] => Mux229.IN10
MCycle[0] => Mux231.IN10
MCycle[0] => Mux232.IN10
MCycle[0] => Mux233.IN10
MCycle[0] => Mux234.IN10
MCycle[0] => Mux235.IN10
MCycle[0] => Mux236.IN10
MCycle[0] => Mux239.IN10
MCycle[0] => Mux240.IN10
MCycle[0] => Mux241.IN10
MCycle[0] => Mux242.IN10
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN5
MCycle[1] => Mux35.IN9
MCycle[1] => Mux36.IN9
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN9
MCycle[1] => Mux39.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux42.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN5
MCycle[1] => Mux45.IN5
MCycle[1] => Mux46.IN5
MCycle[1] => Mux47.IN5
MCycle[1] => Mux48.IN5
MCycle[1] => Mux49.IN5
MCycle[1] => Mux50.IN5
MCycle[1] => Mux51.IN5
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux68.IN9
MCycle[1] => Mux69.IN9
MCycle[1] => Mux70.IN9
MCycle[1] => Mux71.IN9
MCycle[1] => Mux72.IN9
MCycle[1] => Mux73.IN9
MCycle[1] => Mux74.IN9
MCycle[1] => Mux75.IN9
MCycle[1] => Mux76.IN9
MCycle[1] => Mux77.IN9
MCycle[1] => Mux78.IN9
MCycle[1] => Mux79.IN9
MCycle[1] => Mux84.IN9
MCycle[1] => Mux85.IN9
MCycle[1] => Mux86.IN9
MCycle[1] => Mux87.IN9
MCycle[1] => Mux88.IN9
MCycle[1] => Mux89.IN9
MCycle[1] => Mux90.IN9
MCycle[1] => Mux91.IN9
MCycle[1] => Mux92.IN9
MCycle[1] => Mux93.IN9
MCycle[1] => Mux94.IN9
MCycle[1] => Mux95.IN9
MCycle[1] => Mux96.IN9
MCycle[1] => Mux97.IN9
MCycle[1] => Mux98.IN9
MCycle[1] => Mux99.IN9
MCycle[1] => Mux100.IN9
MCycle[1] => Mux101.IN9
MCycle[1] => Mux102.IN9
MCycle[1] => Mux103.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux154.IN9
MCycle[1] => Mux155.IN9
MCycle[1] => Mux156.IN9
MCycle[1] => Mux157.IN9
MCycle[1] => Mux158.IN9
MCycle[1] => Mux159.IN9
MCycle[1] => Mux160.IN9
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux181.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN4
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN4
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN4
MCycle[1] => Mux188.IN4
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN9
MCycle[1] => Mux191.IN9
MCycle[1] => Mux192.IN9
MCycle[1] => Mux193.IN9
MCycle[1] => Mux194.IN9
MCycle[1] => Mux195.IN9
MCycle[1] => Mux196.IN9
MCycle[1] => Mux197.IN9
MCycle[1] => Mux198.IN9
MCycle[1] => Mux199.IN9
MCycle[1] => Mux200.IN9
MCycle[1] => Mux201.IN9
MCycle[1] => Mux202.IN9
MCycle[1] => Mux203.IN9
MCycle[1] => Mux204.IN9
MCycle[1] => Mux205.IN9
MCycle[1] => Mux206.IN9
MCycle[1] => Mux207.IN4
MCycle[1] => Mux208.IN9
MCycle[1] => Mux209.IN4
MCycle[1] => Mux210.IN9
MCycle[1] => Mux211.IN4
MCycle[1] => Mux212.IN4
MCycle[1] => Mux213.IN9
MCycle[1] => Mux214.IN9
MCycle[1] => Mux215.IN9
MCycle[1] => Mux216.IN9
MCycle[1] => Mux217.IN9
MCycle[1] => Mux218.IN9
MCycle[1] => Mux219.IN9
MCycle[1] => Mux220.IN9
MCycle[1] => Mux221.IN9
MCycle[1] => Mux222.IN9
MCycle[1] => Mux223.IN9
MCycle[1] => Mux224.IN9
MCycle[1] => Mux225.IN9
MCycle[1] => Mux226.IN5
MCycle[1] => Mux227.IN5
MCycle[1] => Mux228.IN9
MCycle[1] => Mux229.IN9
MCycle[1] => Mux231.IN9
MCycle[1] => Mux232.IN9
MCycle[1] => Mux233.IN9
MCycle[1] => Mux234.IN9
MCycle[1] => Mux235.IN9
MCycle[1] => Mux236.IN9
MCycle[1] => Mux237.IN5
MCycle[1] => Mux238.IN5
MCycle[1] => Mux239.IN9
MCycle[1] => Mux240.IN9
MCycle[1] => Mux241.IN9
MCycle[1] => Mux242.IN9
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN4
MCycle[2] => Mux35.IN8
MCycle[2] => Mux36.IN8
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN8
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux42.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN4
MCycle[2] => Mux45.IN4
MCycle[2] => Mux46.IN4
MCycle[2] => Mux47.IN4
MCycle[2] => Mux48.IN4
MCycle[2] => Mux49.IN4
MCycle[2] => Mux50.IN4
MCycle[2] => Mux51.IN4
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux68.IN8
MCycle[2] => Mux69.IN8
MCycle[2] => Mux70.IN8
MCycle[2] => Mux71.IN8
MCycle[2] => Mux72.IN8
MCycle[2] => Mux73.IN8
MCycle[2] => Mux74.IN8
MCycle[2] => Mux75.IN8
MCycle[2] => Mux76.IN8
MCycle[2] => Mux77.IN8
MCycle[2] => Mux78.IN8
MCycle[2] => Mux79.IN8
MCycle[2] => Mux84.IN8
MCycle[2] => Mux85.IN8
MCycle[2] => Mux86.IN8
MCycle[2] => Mux87.IN8
MCycle[2] => Mux88.IN8
MCycle[2] => Mux89.IN8
MCycle[2] => Mux90.IN8
MCycle[2] => Mux91.IN8
MCycle[2] => Mux92.IN8
MCycle[2] => Mux93.IN8
MCycle[2] => Mux94.IN8
MCycle[2] => Mux95.IN8
MCycle[2] => Mux96.IN8
MCycle[2] => Mux97.IN8
MCycle[2] => Mux98.IN8
MCycle[2] => Mux99.IN8
MCycle[2] => Mux100.IN8
MCycle[2] => Mux101.IN8
MCycle[2] => Mux102.IN8
MCycle[2] => Mux103.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux154.IN8
MCycle[2] => Mux155.IN8
MCycle[2] => Mux156.IN8
MCycle[2] => Mux157.IN8
MCycle[2] => Mux158.IN8
MCycle[2] => Mux159.IN8
MCycle[2] => Mux160.IN8
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN4
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN8
MCycle[2] => Mux182.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN8
MCycle[2] => Mux191.IN8
MCycle[2] => Mux192.IN8
MCycle[2] => Mux193.IN8
MCycle[2] => Mux194.IN8
MCycle[2] => Mux195.IN8
MCycle[2] => Mux196.IN8
MCycle[2] => Mux197.IN8
MCycle[2] => Mux198.IN8
MCycle[2] => Mux199.IN8
MCycle[2] => Mux200.IN8
MCycle[2] => Mux201.IN8
MCycle[2] => Mux202.IN8
MCycle[2] => Mux203.IN8
MCycle[2] => Mux204.IN8
MCycle[2] => Mux205.IN8
MCycle[2] => Mux206.IN8
MCycle[2] => Mux208.IN8
MCycle[2] => Mux210.IN8
MCycle[2] => Mux213.IN8
MCycle[2] => Mux214.IN8
MCycle[2] => Mux215.IN8
MCycle[2] => Mux216.IN8
MCycle[2] => Mux217.IN8
MCycle[2] => Mux218.IN8
MCycle[2] => Mux219.IN8
MCycle[2] => Mux220.IN8
MCycle[2] => Mux221.IN8
MCycle[2] => Mux222.IN8
MCycle[2] => Mux223.IN8
MCycle[2] => Mux224.IN8
MCycle[2] => Mux225.IN8
MCycle[2] => Mux226.IN4
MCycle[2] => Mux227.IN4
MCycle[2] => Mux228.IN8
MCycle[2] => Mux229.IN8
MCycle[2] => Mux231.IN8
MCycle[2] => Mux232.IN8
MCycle[2] => Mux233.IN8
MCycle[2] => Mux234.IN8
MCycle[2] => Mux235.IN8
MCycle[2] => Mux236.IN8
MCycle[2] => Mux237.IN4
MCycle[2] => Mux238.IN4
MCycle[2] => Mux239.IN8
MCycle[2] => Mux240.IN8
MCycle[2] => Mux241.IN8
MCycle[2] => Mux242.IN8
P[0] => Mux0.IN10
P[0] => Mux0.IN2
P[1] => Mux0.IN9
P[1] => Mux0.IN3
P[2] => ~NO_FANOUT~
P[3] => ~NO_FANOUT~
P[4] => ~NO_FANOUT~
P[5] => ~NO_FANOUT~
P[6] => Mux0.IN8
P[6] => Mux0.IN1
P[7] => Mux0.IN7
P[7] => Mux0.IN0
Rdy_mod => Write_Data.DATAB
Rdy_mod => Write_Data.DATAB
Rdy_mod => Write_Data.DATAB
Rdy_mod => Write_Data.DATAB
LCycle[0] <= Mux245.DB_MAX_OUTPUT_PORT_TYPE
LCycle[1] <= Mux244.DB_MAX_OUTPUT_PORT_TYPE
LCycle[2] <= Mux243.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_OR <= Mux341.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_AND <= Mux342.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_EOR <= Mux343.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_ADC <= Mux344.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_EQ1 <= Mux345.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_EQ2 <= Mux346.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_CMP <= Mux347.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_SBC <= Mux348.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_ASL <= Mux349.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_ROL <= Mux350.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_LSR <= Mux351.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_ROR <= Mux352.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_BIT <= Mux353.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_DEC <= Mux354.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_INC <= Mux355.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_ARR <= Mux356.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_ANC <= Mux357.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_SAX <= Mux358.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op.ALU_OP_XAA <= Mux359.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_DI <= Mux267.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_ABC <= Mux268.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_X <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_Y <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_S <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_P <= Set_BusA_To.Set_BusA_To_P.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_DA <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_DAO <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_DAX <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_AAX <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To.Set_BusA_To_DONTCARE <= Set_BusA_To.Set_BusA_To_DONTCARE.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To.Set_Addr_To_PBR <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To.Set_Addr_To_SP <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To.Set_Addr_To_ZPG <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To.Set_Addr_To_BA <= Mux249.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_DL <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_ABC <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_X <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_Y <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_S <= Write_Data.Write_Data_S.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_P <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_PCL <= Mux255.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_PCH <= Mux256.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_AX <= Mux257.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_AXB <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_XB <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_YB <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Write_Data.Write_Data_DONTCARE <= Write_Data.Write_Data_DONTCARE.DB_MAX_OUTPUT_PORT_TYPE
Jump[0] <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
Jump[1] <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
BAAdd[0] <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
BAAdd[1] <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
BAQuirk[0] <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
BAQuirk[1] <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
BreakAtNA <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
ADAdd <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
AddY <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
PCAdd <= Mux290.DB_MAX_OUTPUT_PORT_TYPE
Inc_S <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
Dec_S <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
LDA <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
LDP <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
LDX <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
LDY <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
LDS <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
LDDI <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
LDALU <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
LDAD <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
LDBAL <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
LDBAH <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
SaveP <= Mux280.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux261.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|T65:CPU6502|T65_ALU:alu
Mode[0] => ~NO_FANOUT~
Mode[1] => ~NO_FANOUT~
BCD_en => process_0.IN1
BCD_en => process_0.IN1
BCD_en => process_1.IN0
Op.ALU_OP_OR => Selector0.IN9
Op.ALU_OP_OR => Selector1.IN9
Op.ALU_OP_OR => Selector2.IN9
Op.ALU_OP_OR => Selector3.IN9
Op.ALU_OP_OR => Selector4.IN9
Op.ALU_OP_OR => Selector5.IN9
Op.ALU_OP_OR => Selector6.IN9
Op.ALU_OP_OR => Selector7.IN9
Op.ALU_OP_OR => WideOr2.IN1
Op.ALU_OP_OR => WideOr3.IN1
Op.ALU_OP_AND => process_1.IN0
Op.ALU_OP_AND => Selector0.IN10
Op.ALU_OP_AND => Selector1.IN10
Op.ALU_OP_AND => Selector2.IN10
Op.ALU_OP_AND => Selector3.IN10
Op.ALU_OP_AND => Selector4.IN10
Op.ALU_OP_AND => Selector5.IN10
Op.ALU_OP_AND => Selector6.IN10
Op.ALU_OP_AND => Selector7.IN10
Op.ALU_OP_AND => WideOr2.IN2
Op.ALU_OP_AND => WideOr3.IN2
Op.ALU_OP_EOR => Selector0.IN11
Op.ALU_OP_EOR => Selector1.IN11
Op.ALU_OP_EOR => Selector2.IN11
Op.ALU_OP_EOR => Selector3.IN11
Op.ALU_OP_EOR => Selector4.IN11
Op.ALU_OP_EOR => Selector5.IN11
Op.ALU_OP_EOR => Selector6.IN11
Op.ALU_OP_EOR => Selector7.IN11
Op.ALU_OP_EOR => WideOr2.IN3
Op.ALU_OP_EOR => WideOr3.IN3
Op.ALU_OP_ADC => process_1.IN1
Op.ALU_OP_ADC => Selector0.IN12
Op.ALU_OP_ADC => Selector1.IN12
Op.ALU_OP_ADC => Selector2.IN12
Op.ALU_OP_ADC => Selector3.IN12
Op.ALU_OP_ADC => Selector4.IN12
Op.ALU_OP_ADC => Selector5.IN12
Op.ALU_OP_ADC => Selector6.IN12
Op.ALU_OP_ADC => Selector7.IN12
Op.ALU_OP_ADC => Selector8.IN2
Op.ALU_OP_ADC => Selector9.IN5
Op.ALU_OP_ADC => WideNor0.IN0
Op.ALU_OP_ADC => Selector10.IN2
Op.ALU_OP_ADC => Selector11.IN5
Op.ALU_OP_EQ1 => WideOr0.IN0
Op.ALU_OP_EQ1 => WideNor0.IN1
Op.ALU_OP_EQ1 => Selector10.IN3
Op.ALU_OP_EQ1 => Selector11.IN6
Op.ALU_OP_EQ2 => process_1.IN1
Op.ALU_OP_EQ2 => WideOr0.IN1
Op.ALU_OP_CMP => WideOr1.IN1
Op.ALU_OP_CMP => WideOr2.IN4
Op.ALU_OP_CMP => WideOr4.IN0
Op.ALU_OP_CMP => WideNor0.IN2
Op.ALU_OP_CMP => WideOr5.IN0
Op.ALU_OP_SBC => process_1.IN1
Op.ALU_OP_SBC => Selector0.IN13
Op.ALU_OP_SBC => Selector1.IN13
Op.ALU_OP_SBC => Selector2.IN13
Op.ALU_OP_SBC => Selector3.IN13
Op.ALU_OP_SBC => Selector4.IN13
Op.ALU_OP_SBC => Selector5.IN13
Op.ALU_OP_SBC => Selector6.IN13
Op.ALU_OP_SBC => Selector7.IN13
Op.ALU_OP_SBC => Selector8.IN3
Op.ALU_OP_SBC => WideOr4.IN1
Op.ALU_OP_SBC => WideNor0.IN3
Op.ALU_OP_SBC => WideOr5.IN1
Op.ALU_OP_ASL => Q_t.IN0
Op.ALU_OP_ASL => Selector7.IN14
Op.ALU_OP_ASL => WideOr2.IN5
Op.ALU_OP_ROL => process_1.IN1
Op.ALU_OP_ROL => Q_t.IN1
Op.ALU_OP_ROL => Selector7.IN15
Op.ALU_OP_ROL => WideOr2.IN6
Op.ALU_OP_LSR => Selector0.IN14
Op.ALU_OP_LSR => Q_t.IN0
Op.ALU_OP_LSR => WideOr2.IN7
Op.ALU_OP_ROR => process_1.IN1
Op.ALU_OP_ROR => Q_t.IN0
Op.ALU_OP_ROR => Q_t.IN1
Op.ALU_OP_ROR => WideOr2.IN8
Op.ALU_OP_BIT => WideOr1.IN2
Op.ALU_OP_BIT => Selector8.IN4
Op.ALU_OP_BIT => WideOr3.IN4
Op.ALU_OP_BIT => WideNor0.IN4
Op.ALU_OP_BIT => Selector10.IN4
Op.ALU_OP_BIT => Selector11.IN7
Op.ALU_OP_DEC => Selector0.IN15
Op.ALU_OP_DEC => Selector1.IN14
Op.ALU_OP_DEC => Selector2.IN14
Op.ALU_OP_DEC => Selector3.IN14
Op.ALU_OP_DEC => Selector4.IN14
Op.ALU_OP_DEC => Selector5.IN14
Op.ALU_OP_DEC => Selector6.IN14
Op.ALU_OP_DEC => Selector7.IN16
Op.ALU_OP_DEC => WideOr2.IN9
Op.ALU_OP_DEC => WideOr3.IN5
Op.ALU_OP_INC => CT.IN1
Op.ALU_OP_INC => Selector0.IN16
Op.ALU_OP_INC => Selector1.IN15
Op.ALU_OP_INC => Selector2.IN15
Op.ALU_OP_INC => Selector3.IN15
Op.ALU_OP_INC => Selector4.IN15
Op.ALU_OP_INC => Selector5.IN15
Op.ALU_OP_INC => Selector6.IN15
Op.ALU_OP_INC => Selector7.IN17
Op.ALU_OP_INC => WideOr2.IN10
Op.ALU_OP_INC => WideOr3.IN6
Op.ALU_OP_ARR => Q_t.IN1
Op.ALU_OP_ARR => Selector1.IN16
Op.ALU_OP_ARR => Selector2.IN16
Op.ALU_OP_ARR => Selector3.IN16
Op.ALU_OP_ARR => Selector4.IN16
Op.ALU_OP_ARR => Selector5.IN16
Op.ALU_OP_ARR => Selector6.IN16
Op.ALU_OP_ARR => Selector7.IN18
Op.ALU_OP_ARR => Selector8.IN5
Op.ALU_OP_ARR => Selector9.IN6
Op.ALU_OP_ARR => Q2_t[7].OUTPUTSELECT
Op.ALU_OP_ARR => Q2_t[6].OUTPUTSELECT
Op.ALU_OP_ARR => Q2_t[5].OUTPUTSELECT
Op.ALU_OP_ARR => Q2_t[4].OUTPUTSELECT
Op.ALU_OP_ARR => Q2_t[3].OUTPUTSELECT
Op.ALU_OP_ARR => Q2_t[2].OUTPUTSELECT
Op.ALU_OP_ARR => Q2_t[1].OUTPUTSELECT
Op.ALU_OP_ARR => Q2_t[0].OUTPUTSELECT
Op.ALU_OP_ARR => Q.OUTPUTSELECT
Op.ALU_OP_ARR => Q.OUTPUTSELECT
Op.ALU_OP_ARR => Q.OUTPUTSELECT
Op.ALU_OP_ARR => Q.OUTPUTSELECT
Op.ALU_OP_ARR => Q.OUTPUTSELECT
Op.ALU_OP_ARR => Q.OUTPUTSELECT
Op.ALU_OP_ARR => Q.OUTPUTSELECT
Op.ALU_OP_ARR => Q.OUTPUTSELECT
Op.ALU_OP_ANC => WideOr0.IN2
Op.ALU_OP_ANC => WideNor0.IN5
Op.ALU_OP_ANC => P_Out.IN1
Op.ALU_OP_ANC => Selector11.IN8
Op.ALU_OP_ANC => P_Out.OUTPUTSELECT
Op.ALU_OP_SAX => Selector0.IN17
Op.ALU_OP_SAX => Selector1.IN17
Op.ALU_OP_SAX => Selector2.IN17
Op.ALU_OP_SAX => Selector3.IN17
Op.ALU_OP_SAX => Selector4.IN17
Op.ALU_OP_SAX => Selector5.IN17
Op.ALU_OP_SAX => Selector6.IN17
Op.ALU_OP_SAX => Selector7.IN19
Op.ALU_OP_SAX => WideOr2.IN11
Op.ALU_OP_SAX => WideOr4.IN2
Op.ALU_OP_SAX => WideNor0.IN6
Op.ALU_OP_SAX => WideOr5.IN2
Op.ALU_OP_XAA => WideOr0.IN3
BusA[0] => Add0.IN5
BusA[0] => Add5.IN9
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Add11.IN16
BusA[0] => Add12.IN16
BusA[0] => Selector6.IN20
BusA[0] => Selector7.IN21
BusA[0] => Selector9.IN8
BusA[0] => Q2_t[0].DATAA
BusA[0] => process_2.IN0
BusA[1] => Add0.IN4
BusA[1] => Add5.IN8
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add11.IN15
BusA[1] => Add12.IN15
BusA[1] => Selector5.IN20
BusA[1] => Selector6.IN19
BusA[1] => Selector7.IN20
BusA[1] => Q2_t[1].DATAA
BusA[1] => process_2.IN0
BusA[2] => Add0.IN3
BusA[2] => Add5.IN7
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add11.IN14
BusA[2] => Add12.IN14
BusA[2] => Selector4.IN20
BusA[2] => Selector5.IN19
BusA[2] => Selector6.IN18
BusA[2] => Q2_t[2].DATAA
BusA[2] => process_2.IN0
BusA[3] => Add0.IN2
BusA[3] => Add5.IN6
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add11.IN13
BusA[3] => Add12.IN13
BusA[3] => Selector3.IN20
BusA[3] => Selector4.IN19
BusA[3] => Selector5.IN18
BusA[3] => Q2_t[3].DATAA
BusA[3] => process_2.IN0
BusA[4] => Add1.IN6
BusA[4] => Add3.IN5
BusA[4] => Add6.IN10
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add11.IN12
BusA[4] => Add12.IN12
BusA[4] => Selector2.IN20
BusA[4] => Selector3.IN19
BusA[4] => Selector4.IN18
BusA[4] => Q2_t[4].DATAA
BusA[4] => process_2.IN0
BusA[5] => Add1.IN5
BusA[5] => Add3.IN4
BusA[5] => Add6.IN9
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add11.IN11
BusA[5] => Add12.IN11
BusA[5] => Selector1.IN20
BusA[5] => Selector2.IN19
BusA[5] => Selector3.IN18
BusA[5] => Q2_t[5].DATAA
BusA[5] => process_2.IN0
BusA[6] => Add1.IN4
BusA[6] => Add3.IN3
BusA[6] => Add6.IN8
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add11.IN10
BusA[6] => Add12.IN10
BusA[6] => Selector0.IN19
BusA[6] => Selector1.IN19
BusA[6] => Selector2.IN18
BusA[6] => Q2_t[6].DATAA
BusA[7] => Add1.IN3
BusA[7] => Add3.IN2
BusA[7] => ADC_V.IN1
BusA[7] => Add6.IN7
BusA[7] => SBC_V.IN1
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add11.IN9
BusA[7] => Add12.IN9
BusA[7] => Selector0.IN18
BusA[7] => Selector1.IN18
BusA[7] => Selector9.IN7
BusA[7] => Q2_t[7].DATAA
BusB[0] => Add0.IN9
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => process_2.IN1
BusB[0] => Add5.IN5
BusB[1] => Add0.IN8
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => process_2.IN1
BusB[1] => Add5.IN4
BusB[2] => Add0.IN7
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => process_2.IN1
BusB[2] => Add5.IN3
BusB[3] => Add0.IN6
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => process_2.IN1
BusB[3] => Add5.IN2
BusB[4] => Add1.IN10
BusB[4] => Add3.IN9
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => process_2.IN1
BusB[4] => Add6.IN6
BusB[5] => Add1.IN9
BusB[5] => Add3.IN8
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => process_2.IN1
BusB[5] => Add6.IN5
BusB[6] => Add1.IN8
BusB[6] => Add3.IN7
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Selector8.IN6
BusB[6] => Add6.IN4
BusB[7] => Add1.IN7
BusB[7] => Add3.IN6
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Selector10.IN5
BusB[7] => Add6.IN3
P_In[0] => Add0.IN10
P_In[0] => \process_1:C.IN1
P_In[0] => Add10.IN6
P_In[0] => Q2_t.DATAA
P_In[0] => Q2_t.DATAA
P_In[0] => Selector0.IN20
P_In[0] => Selector7.IN22
P_In[0] => Selector9.IN9
P_In[1] => Selector11.IN9
P_In[2] => P_Out[2].DATAIN
P_In[3] => process_0.IN1
P_In[3] => process_0.IN1
P_In[3] => process_1.IN1
P_In[3] => P_Out[3].DATAIN
P_In[4] => P_Out[4].DATAIN
P_In[5] => P_Out[5].DATAIN
P_In[6] => Selector8.IN7
P_In[7] => Selector10.IN6
P_Out[0] <= P_Out.DB_MAX_OUTPUT_PORT_TYPE
P_Out[1] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
P_Out[2] <= P_In[2].DB_MAX_OUTPUT_PORT_TYPE
P_Out[3] <= P_In[3].DB_MAX_OUTPUT_PORT_TYPE
P_Out[4] <= P_In[4].DB_MAX_OUTPUT_PORT_TYPE
P_Out[5] <= P_In[5].DB_MAX_OUTPUT_PORT_TYPE
P_Out[6] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
P_Out[7] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|R65C02:CPU65C02
reset => myAddr.IN1
reset => WideOr23.IN2
reset => Selector64.IN10
reset => Selector65.IN10
reset => nextAddr.nextAddrHold.OUTPUTSELECT
reset => nextAddr.nextAddrIncr.OUTPUTSELECT
reset => nextAddr.nextAddrIncrL.OUTPUTSELECT
reset => nextAddr.nextAddrIncrH.OUTPUTSELECT
reset => nextAddr.nextAddrDecrH.OUTPUTSELECT
reset => nextAddr.nextAddrPc.OUTPUTSELECT
reset => nextAddr.nextAddrIrq.OUTPUTSELECT
reset => nextAddr.nextAddrAbs.OUTPUTSELECT
reset => nextAddr.nextAddrAbsIndexed.OUTPUTSELECT
reset => nextAddr.nextAddrZeroPage.OUTPUTSELECT
reset => nextAddr.nextAddrZPIndexed.OUTPUTSELECT
reset => nextAddr.nextAddrStack.OUTPUTSELECT
reset => nextAddr.nextAddrRelative.OUTPUTSELECT
reset => D.ACLR
reset => I.PRESET
reset => \calcNextOpcode:myNextOpcode[7].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[6].OUTPUTSELECT
reset => nextOpcInfo[42].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[4].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[3].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[2].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[1].OUTPUTSELECT
reset => \calcNextOpcode:myNextOpcode[0].OUTPUTSELECT
reset => calcOpcInfo.IN0
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => theCpuCycle.OUTPUTSELECT
reset => calcInterrupt.IN0
clk => myAddr[0].CLK
clk => myAddr[1].CLK
clk => myAddr[2].CLK
clk => myAddr[3].CLK
clk => myAddr[4].CLK
clk => myAddr[5].CLK
clk => myAddr[6].CLK
clk => myAddr[7].CLK
clk => myAddr[8].CLK
clk => myAddr[9].CLK
clk => myAddr[10].CLK
clk => myAddr[11].CLK
clk => myAddr[12].CLK
clk => myAddr[13].CLK
clk => myAddr[14].CLK
clk => myAddr[15].CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
clk => theWe.CLK
clk => doReg[0].CLK
clk => doReg[1].CLK
clk => doReg[2].CLK
clk => doReg[3].CLK
clk => doReg[4].CLK
clk => doReg[5].CLK
clk => doReg[6].CLK
clk => doReg[7].CLK
clk => S[0].CLK
clk => S[1].CLK
clk => S[2].CLK
clk => S[3].CLK
clk => S[4].CLK
clk => S[5].CLK
clk => S[6].CLK
clk => S[7].CLK
clk => N.CLK
clk => V.CLK
clk => D.CLK
clk => I.CLK
clk => Z.CLK
clk => C.CLK
clk => Y[0].CLK
clk => Y[1].CLK
clk => Y[2].CLK
clk => Y[3].CLK
clk => Y[4].CLK
clk => Y[5].CLK
clk => Y[6].CLK
clk => Y[7].CLK
clk => X[0].CLK
clk => X[1].CLK
clk => X[2].CLK
clk => X[3].CLK
clk => X[4].CLK
clk => X[5].CLK
clk => X[6].CLK
clk => X[7].CLK
clk => A[0].CLK
clk => A[1].CLK
clk => A[2].CLK
clk => A[3].CLK
clk => A[4].CLK
clk => A[5].CLK
clk => A[6].CLK
clk => A[7].CLK
clk => T[0].CLK
clk => T[1].CLK
clk => T[2].CLK
clk => T[3].CLK
clk => T[4].CLK
clk => T[5].CLK
clk => T[6].CLK
clk => T[7].CLK
clk => theOpcode[0].CLK
clk => theOpcode[1].CLK
clk => theOpcode[2].CLK
clk => theOpcode[3].CLK
clk => theOpcode[4].CLK
clk => theOpcode[5].CLK
clk => theOpcode[6].CLK
clk => theOpcode[7].CLK
clk => irqActive.CLK
clk => opcInfo[43].CLK
clk => opcInfo[42].CLK
clk => opcInfo[41].CLK
clk => opcInfo[40].CLK
clk => opcInfo[39].CLK
clk => opcInfo[38].CLK
clk => opcInfo[37].CLK
clk => opcInfo[36].CLK
clk => opcInfo[35].CLK
clk => opcInfo[34].CLK
clk => opcInfo[33].CLK
clk => opcInfo[31].CLK
clk => opcInfo[30].CLK
clk => opcInfo[29].CLK
clk => opcInfo[28].CLK
clk => opcInfo[27].CLK
clk => opcInfo[26].CLK
clk => opcInfo[25].CLK
clk => opcInfo[24].CLK
clk => opcInfo[23].CLK
clk => opcInfo[22].CLK
clk => opcInfo[21].CLK
clk => opcInfo[20].CLK
clk => opcInfo[19].CLK
clk => opcInfo[18].CLK
clk => opcInfo[17].CLK
clk => opcInfo[16].CLK
clk => opcInfo[15].CLK
clk => opcInfo[14].CLK
clk => opcInfo[13].CLK
clk => opcInfo[12].CLK
clk => opcInfo[11].CLK
clk => opcInfo[10].CLK
clk => opcInfo[9].CLK
clk => opcInfo[8].CLK
clk => opcInfo[7].CLK
clk => opcInfo[6].CLK
clk => opcInfo[5].CLK
clk => opcInfo[4].CLK
clk => opcInfo[3].CLK
clk => opcInfo[2].CLK
clk => opcInfo[1].CLK
clk => opcInfo[0].CLK
clk => processIrq.CLK
clk => nmiEdge.CLK
clk => irqReg.CLK
clk => nmiReg.CLK
clk => theCpuCycle~17.DATAIN
enable => updateRegisters.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => theCpuCycle.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => S.OUTPUTSELECT
enable => PC[7].ENA
enable => PC[6].ENA
enable => PC[5].ENA
enable => PC[4].ENA
enable => PC[3].ENA
enable => PC[2].ENA
enable => PC[1].ENA
enable => processIrq.ENA
enable => opcInfo[43].ENA
enable => theOpcode[0].ENA
enable => myAddr[15].ENA
enable => myAddr[14].ENA
enable => myAddr[13].ENA
enable => myAddr[12].ENA
enable => myAddr[11].ENA
enable => T[0].ENA
enable => myAddr[10].ENA
enable => myAddr[9].ENA
enable => myAddr[8].ENA
enable => myAddr[7].ENA
enable => doReg[0].ENA
enable => myAddr[6].ENA
enable => theWe.ENA
enable => myAddr[5].ENA
enable => myAddr[4].ENA
enable => myAddr[3].ENA
enable => myAddr[2].ENA
enable => myAddr[1].ENA
enable => PC[0].ENA
enable => myAddr[0].ENA
enable => PC[8].ENA
enable => PC[9].ENA
enable => PC[10].ENA
enable => PC[11].ENA
enable => PC[12].ENA
enable => PC[13].ENA
enable => PC[14].ENA
enable => PC[15].ENA
enable => doReg[1].ENA
enable => doReg[2].ENA
enable => doReg[3].ENA
enable => doReg[4].ENA
enable => doReg[5].ENA
enable => doReg[6].ENA
enable => doReg[7].ENA
enable => T[1].ENA
enable => T[2].ENA
enable => T[3].ENA
enable => T[4].ENA
enable => T[5].ENA
enable => T[6].ENA
enable => T[7].ENA
enable => theOpcode[1].ENA
enable => theOpcode[2].ENA
enable => theOpcode[3].ENA
enable => theOpcode[4].ENA
enable => theOpcode[5].ENA
enable => theOpcode[6].ENA
enable => theOpcode[7].ENA
enable => irqActive.ENA
enable => opcInfo[42].ENA
enable => opcInfo[41].ENA
enable => opcInfo[40].ENA
enable => opcInfo[39].ENA
enable => opcInfo[38].ENA
enable => opcInfo[37].ENA
enable => opcInfo[36].ENA
enable => opcInfo[35].ENA
enable => opcInfo[34].ENA
enable => opcInfo[33].ENA
enable => opcInfo[31].ENA
enable => opcInfo[30].ENA
enable => opcInfo[29].ENA
enable => opcInfo[28].ENA
enable => opcInfo[27].ENA
enable => opcInfo[26].ENA
enable => opcInfo[25].ENA
enable => opcInfo[24].ENA
enable => opcInfo[23].ENA
enable => opcInfo[22].ENA
enable => opcInfo[21].ENA
enable => opcInfo[20].ENA
enable => opcInfo[19].ENA
enable => opcInfo[18].ENA
enable => opcInfo[17].ENA
enable => opcInfo[16].ENA
enable => opcInfo[15].ENA
enable => opcInfo[14].ENA
enable => opcInfo[13].ENA
enable => opcInfo[12].ENA
enable => opcInfo[11].ENA
enable => opcInfo[10].ENA
enable => opcInfo[9].ENA
enable => opcInfo[8].ENA
enable => opcInfo[7].ENA
enable => opcInfo[6].ENA
enable => opcInfo[5].ENA
enable => opcInfo[4].ENA
enable => opcInfo[3].ENA
enable => opcInfo[2].ENA
enable => opcInfo[1].ENA
enable => opcInfo[0].ENA
enable => nmiEdge.ENA
enable => irqReg.ENA
enable => nmiReg.ENA
nmi_n => nmiEdge.DATAB
nmi_n => calcInterrupt.IN1
irq_n => irqReg.DATAB
di[0] => myNextOpcode.DATAA
di[0] => T.DATAB
di[0] => Selector17.IN4
di[0] => Selector26.IN2
di[0] => Add20.IN16
di[0] => myAddr.DATAA
di[0] => Selector58.IN6
di[0] => Selector66.IN6
di[1] => myNextOpcode.DATAA
di[1] => T.DATAB
di[1] => Selector16.IN4
di[1] => Selector25.IN2
di[1] => Add20.IN15
di[1] => myAddr.DATAA
di[1] => Selector57.IN6
di[1] => Selector65.IN6
di[2] => myNextOpcode.DATAA
di[2] => T.DATAB
di[2] => Selector15.IN4
di[2] => Selector24.IN2
di[2] => Add20.IN14
di[2] => myAddr.DATAA
di[2] => Selector56.IN6
di[2] => Selector64.IN5
di[3] => myNextOpcode.DATAA
di[3] => T.DATAB
di[3] => Selector14.IN4
di[3] => Selector23.IN2
di[3] => Add20.IN13
di[3] => myAddr.DATAA
di[3] => Selector55.IN6
di[3] => Selector63.IN6
di[4] => myNextOpcode.DATAA
di[4] => T.DATAA
di[4] => Selector13.IN4
di[4] => Selector22.IN2
di[4] => Add20.IN12
di[4] => myAddr.DATAA
di[4] => Selector54.IN6
di[4] => Selector62.IN6
di[5] => myNextOpcode.DATAA
di[5] => T.DATAA
di[5] => Selector12.IN4
di[5] => Selector21.IN2
di[5] => Add20.IN11
di[5] => myAddr.DATAA
di[5] => Selector53.IN6
di[5] => Selector61.IN6
di[6] => myNextOpcode.DATAA
di[6] => T.DATAB
di[6] => Selector11.IN4
di[6] => Selector20.IN2
di[6] => Add20.IN10
di[6] => myAddr.DATAA
di[6] => Selector52.IN6
di[6] => Selector60.IN6
di[7] => myNextOpcode.DATAA
di[7] => T.DATAB
di[7] => Selector10.IN4
di[7] => Selector19.IN2
di[7] => Add20.IN9
di[7] => myAddr.DATAA
di[7] => Selector51.IN6
di[7] => Selector59.IN6
do[0] <= doReg[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= doReg[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= doReg[2].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= doReg[3].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= doReg[4].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= doReg[5].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= doReg[6].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= doReg[7].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= myAddr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= myAddr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= myAddr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= myAddr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= myAddr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= myAddr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= myAddr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= myAddr[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= myAddr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= myAddr[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= myAddr[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= myAddr[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= myAddr[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= myAddr[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= myAddr[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= myAddr[15].DB_MAX_OUTPUT_PORT_TYPE
nwe <= theWe.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync.DB_MAX_OUTPUT_PORT_TYPE
sync_irq <= irqActive.DB_MAX_OUTPUT_PORT_TYPE
Regs[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[8] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[9] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[10] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[11] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[12] <= X[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[13] <= X[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[14] <= X[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[15] <= X[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[16] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[17] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[18] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[19] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[20] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[21] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[22] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[23] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[24] <= C.DB_MAX_OUTPUT_PORT_TYPE
Regs[25] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Regs[26] <= I.DB_MAX_OUTPUT_PORT_TYPE
Regs[27] <= D.DB_MAX_OUTPUT_PORT_TYPE
Regs[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
Regs[29] <= <VCC>
Regs[30] <= V.DB_MAX_OUTPUT_PORT_TYPE
Regs[31] <= N.DB_MAX_OUTPUT_PORT_TYPE
Regs[32] <= S[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[33] <= S[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[34] <= S[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[35] <= S[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[36] <= S[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[37] <= S[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[38] <= S[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[39] <= S[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[40] <= <VCC>
Regs[41] <= <GND>
Regs[42] <= <GND>
Regs[43] <= <GND>
Regs[44] <= <GND>
Regs[45] <= <GND>
Regs[46] <= <GND>
Regs[47] <= <GND>
Regs[48] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
Regs[49] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
Regs[50] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
Regs[51] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
Regs[52] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
Regs[53] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
Regs[54] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
Regs[55] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
Regs[56] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
Regs[57] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
Regs[58] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
Regs[59] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
Regs[60] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
Regs[61] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
Regs[62] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
Regs[63] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|via6522:SYS_VIA
clock => shift_active.CLK
clock => \ser:bit_cnt[0].CLK
clock => \ser:bit_cnt[1].CLK
clock => \ser:bit_cnt[2].CLK
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
clock => shift_reg[4].CLK
clock => shift_reg[5].CLK
clock => shift_reg[6].CLK
clock => shift_reg[7].CLK
clock => \ser:shift_timer_tick.CLK
clock => \ser:shift_clock_d.CLK
clock => \ser:shift_clock.CLK
clock => \ser:cb2_c.CLK
clock => timer_b_count[0].CLK
clock => timer_b_count[1].CLK
clock => timer_b_count[2].CLK
clock => timer_b_count[3].CLK
clock => timer_b_count[4].CLK
clock => timer_b_count[5].CLK
clock => timer_b_count[6].CLK
clock => timer_b_count[7].CLK
clock => timer_b_count[8].CLK
clock => timer_b_count[9].CLK
clock => timer_b_count[10].CLK
clock => timer_b_count[11].CLK
clock => timer_b_count[12].CLK
clock => timer_b_count[13].CLK
clock => timer_b_count[14].CLK
clock => timer_b_count[15].CLK
clock => \tmr_b:timer_b_reload_lo.CLK
clock => \tmr_b:timer_b_oneshot_trig.CLK
clock => timer_b_tick.CLK
clock => \tmr_b:timer_b_timeout.CLK
clock => \tmr_b:pb6_d.CLK
clock => \tmr_b:pb6_c.CLK
clock => \tmr_a:timer_a_toggle.CLK
clock => \tmr_a:timer_a_may_interrupt.CLK
clock => \tmr_a:timer_a_reload.CLK
clock => timer_a_count[0].CLK
clock => timer_a_count[1].CLK
clock => timer_a_count[2].CLK
clock => timer_a_count[3].CLK
clock => timer_a_count[4].CLK
clock => timer_a_count[5].CLK
clock => timer_a_count[6].CLK
clock => timer_a_count[7].CLK
clock => timer_a_count[8].CLK
clock => timer_a_count[9].CLK
clock => timer_a_count[10].CLK
clock => timer_a_count[11].CLK
clock => timer_a_count[12].CLK
clock => timer_a_count[13].CLK
clock => timer_a_count[14].CLK
clock => timer_a_count[15].CLK
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => irq_mask[0].CLK
clock => irq_mask[1].CLK
clock => irq_mask[2].CLK
clock => irq_mask[3].CLK
clock => irq_mask[4].CLK
clock => irq_mask[5].CLK
clock => irq_mask[6].CLK
clock => pcr[0].CLK
clock => pcr[1].CLK
clock => pcr[2].CLK
clock => pcr[3].CLK
clock => pcr[4].CLK
clock => pcr[5].CLK
clock => pcr[6].CLK
clock => pcr[7].CLK
clock => acr[0].CLK
clock => acr[1].CLK
clock => acr[2].CLK
clock => acr[3].CLK
clock => acr[4].CLK
clock => acr[5].CLK
clock => acr[6].CLK
clock => acr[7].CLK
clock => timer_b_latch[0].CLK
clock => timer_b_latch[1].CLK
clock => timer_b_latch[2].CLK
clock => timer_b_latch[3].CLK
clock => timer_b_latch[4].CLK
clock => timer_b_latch[5].CLK
clock => timer_b_latch[6].CLK
clock => timer_b_latch[7].CLK
clock => timer_a_latch[0].CLK
clock => timer_a_latch[1].CLK
clock => timer_a_latch[2].CLK
clock => timer_a_latch[3].CLK
clock => timer_a_latch[4].CLK
clock => timer_a_latch[5].CLK
clock => timer_a_latch[6].CLK
clock => timer_a_latch[7].CLK
clock => timer_a_latch[8].CLK
clock => timer_a_latch[9].CLK
clock => timer_a_latch[10].CLK
clock => timer_a_latch[11].CLK
clock => timer_a_latch[12].CLK
clock => timer_a_latch[13].CLK
clock => timer_a_latch[14].CLK
clock => timer_a_latch[15].CLK
clock => pio_i.ddrb[0].CLK
clock => pio_i.ddrb[1].CLK
clock => pio_i.ddrb[2].CLK
clock => pio_i.ddrb[3].CLK
clock => pio_i.ddrb[4].CLK
clock => pio_i.ddrb[5].CLK
clock => pio_i.ddrb[6].CLK
clock => pio_i.ddrb[7].CLK
clock => pio_i.prb[0].CLK
clock => pio_i.prb[1].CLK
clock => pio_i.prb[2].CLK
clock => pio_i.prb[3].CLK
clock => pio_i.prb[4].CLK
clock => pio_i.prb[5].CLK
clock => pio_i.prb[6].CLK
clock => pio_i.prb[7].CLK
clock => pio_i.ddra[0].CLK
clock => pio_i.ddra[1].CLK
clock => pio_i.ddra[2].CLK
clock => pio_i.ddra[3].CLK
clock => pio_i.ddra[4].CLK
clock => pio_i.ddra[5].CLK
clock => pio_i.ddra[6].CLK
clock => pio_i.ddra[7].CLK
clock => pio_i.pra[0].CLK
clock => pio_i.pra[1].CLK
clock => pio_i.pra[2].CLK
clock => pio_i.pra[3].CLK
clock => pio_i.pra[4].CLK
clock => pio_i.pra[5].CLK
clock => pio_i.pra[6].CLK
clock => pio_i.pra[7].CLK
clock => irq_flags[0].CLK
clock => irq_flags[1].CLK
clock => irq_flags[2].CLK
clock => irq_flags[3].CLK
clock => irq_flags[4].CLK
clock => irq_flags[5].CLK
clock => irq_flags[6].CLK
clock => cb2_pulse_o.CLK
clock => cb2_handshake_o.CLK
clock => ca2_pulse_o.CLK
clock => ca2_handshake_o.CLK
clock => irb[0].CLK
clock => irb[1].CLK
clock => irb[2].CLK
clock => irb[3].CLK
clock => irb[4].CLK
clock => irb[5].CLK
clock => irb[6].CLK
clock => irb[7].CLK
clock => ira[0].CLK
clock => ira[1].CLK
clock => ira[2].CLK
clock => ira[3].CLK
clock => ira[4].CLK
clock => ira[5].CLK
clock => ira[6].CLK
clock => ira[7].CLK
clock => port_b_c[0].CLK
clock => port_b_c[1].CLK
clock => port_b_c[2].CLK
clock => port_b_c[3].CLK
clock => port_b_c[4].CLK
clock => port_b_c[5].CLK
clock => port_b_c[6].CLK
clock => port_b_c[7].CLK
clock => port_a_c[0].CLK
clock => port_a_c[1].CLK
clock => port_a_c[2].CLK
clock => port_a_c[3].CLK
clock => port_a_c[4].CLK
clock => port_a_c[5].CLK
clock => port_a_c[6].CLK
clock => port_a_c[7].CLK
clock => cb2_d.CLK
clock => cb1_d.CLK
clock => ca2_d.CLK
clock => ca1_d.CLK
clock => cb2_c.CLK
clock => cb1_c.CLK
clock => ca2_c.CLK
clock => ca1_c.CLK
clock => phi2_ref~reg0.CLK
rising => phi2_ref.OUTPUTSELECT
rising => timer_a_toggle.OUTPUTSELECT
rising => timer_a_event.IN1
rising => irq_events[5].IN1
rising => shift_clock.OUTPUTSELECT
rising => shift_clock_d.OUTPUTSELECT
rising => serial_event.IN1
rising => \tmr_b:pb6_d.ENA
rising => \tmr_b:pb6_c.ENA
falling => write_t1c_l.IN1
falling => write_t1c_h.IN1
falling => write_t2c_h.IN1
falling => phi2_ref.OUTPUTSELECT
falling => process_2.IN1
falling => ca2_pulse_o.OUTPUTSELECT
falling => process_2.IN1
falling => cb2_pulse_o.OUTPUTSELECT
falling => process_2.IN0
falling => process_2.IN0
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_reload.OUTPUTSELECT
falling => timer_a_may_interrupt.OUTPUTSELECT
falling => timer_b_oneshot_trig.OUTPUTSELECT
falling => timer_b_reload_lo.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => bit_cnt.OUTPUTSELECT
falling => bit_cnt.OUTPUTSELECT
falling => bit_cnt.OUTPUTSELECT
falling => shift_active.OUTPUTSELECT
falling => \ser:shift_timer_tick.ENA
falling => timer_b_tick.ENA
falling => \tmr_b:timer_b_timeout.ENA
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => ca2_handshake_o.OUTPUTSELECT
reset => ca2_pulse_o.OUTPUTSELECT
reset => cb2_handshake_o.OUTPUTSELECT
reset => cb2_pulse_o.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_a_may_interrupt.OUTPUTSELECT
reset => timer_a_toggle.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_reload.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_reload_lo.OUTPUTSELECT
reset => timer_b_oneshot_trig.OUTPUTSELECT
reset => shift_clock.OUTPUTSELECT
reset => shift_clock_d.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_active.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
addr[0] => Equal0.IN7
addr[0] => Equal1.IN7
addr[0] => Equal2.IN7
addr[0] => Equal3.IN7
addr[0] => Equal5.IN7
addr[0] => Equal6.IN7
addr[0] => Mux2.IN3
addr[0] => Mux3.IN3
addr[0] => Mux4.IN3
addr[0] => Mux5.IN3
addr[0] => Mux6.IN3
addr[0] => Mux7.IN3
addr[0] => Mux8.IN3
addr[0] => Mux9.IN3
addr[0] => Mux10.IN3
addr[0] => Mux11.IN3
addr[0] => Mux12.IN3
addr[0] => Mux13.IN3
addr[0] => Mux14.IN3
addr[0] => Mux15.IN3
addr[0] => Mux16.IN3
addr[0] => Mux17.IN3
addr[0] => Mux18.IN3
addr[0] => Mux19.IN3
addr[0] => Mux20.IN3
addr[0] => Mux21.IN3
addr[0] => Mux22.IN3
addr[0] => Mux23.IN3
addr[0] => Mux24.IN3
addr[0] => Mux25.IN3
addr[0] => Mux26.IN3
addr[0] => Mux27.IN3
addr[0] => Mux28.IN3
addr[0] => Mux29.IN3
addr[0] => Mux30.IN3
addr[0] => Mux31.IN3
addr[0] => Mux32.IN3
addr[0] => Mux33.IN3
addr[0] => Mux34.IN19
addr[0] => Mux35.IN19
addr[0] => Mux36.IN19
addr[0] => Mux37.IN19
addr[0] => Mux38.IN19
addr[0] => Mux39.IN19
addr[0] => Mux40.IN19
addr[0] => Mux41.IN2
addr[0] => Mux42.IN2
addr[0] => Mux43.IN2
addr[0] => Mux44.IN2
addr[0] => Mux45.IN2
addr[0] => Mux46.IN2
addr[0] => Mux47.IN2
addr[0] => Mux48.IN2
addr[0] => Mux49.IN2
addr[0] => Mux50.IN2
addr[0] => Mux51.IN2
addr[0] => Mux52.IN2
addr[0] => Mux53.IN2
addr[0] => Mux54.IN2
addr[0] => Mux55.IN2
addr[0] => Mux56.IN2
addr[0] => Mux57.IN3
addr[0] => Mux58.IN3
addr[0] => Mux59.IN3
addr[0] => Mux60.IN3
addr[0] => Mux61.IN3
addr[0] => Mux62.IN3
addr[0] => Mux63.IN3
addr[0] => Mux64.IN3
addr[0] => Mux65.IN3
addr[0] => Mux66.IN3
addr[0] => Mux67.IN3
addr[0] => Mux68.IN3
addr[0] => Mux69.IN3
addr[0] => Mux70.IN3
addr[0] => Mux71.IN3
addr[0] => Mux72.IN3
addr[0] => Mux73.IN3
addr[0] => Mux74.IN3
addr[0] => Mux75.IN3
addr[0] => Mux76.IN3
addr[0] => Mux77.IN3
addr[0] => Mux78.IN3
addr[0] => Mux79.IN3
addr[0] => Mux80.IN3
addr[0] => Mux81.IN4
addr[0] => Mux82.IN4
addr[0] => Mux83.IN4
addr[0] => Mux84.IN4
addr[0] => Mux85.IN4
addr[0] => Mux86.IN4
addr[0] => Mux87.IN4
addr[0] => Mux88.IN5
addr[0] => Mux89.IN4
addr[0] => Mux90.IN4
addr[0] => Mux91.IN4
addr[0] => Mux92.IN4
addr[0] => Mux93.IN4
addr[0] => Mux94.IN4
addr[0] => Mux95.IN4
addr[0] => Mux96.IN19
addr[0] => Mux97.IN19
addr[0] => Mux98.IN19
addr[0] => Mux99.IN19
addr[0] => Mux100.IN19
addr[0] => Mux101.IN19
addr[0] => Mux102.IN19
addr[0] => Equal12.IN7
addr[1] => Equal0.IN6
addr[1] => Equal1.IN6
addr[1] => Equal2.IN6
addr[1] => Equal3.IN6
addr[1] => Equal5.IN6
addr[1] => Equal6.IN6
addr[1] => Mux2.IN2
addr[1] => Mux3.IN2
addr[1] => Mux4.IN2
addr[1] => Mux5.IN2
addr[1] => Mux6.IN2
addr[1] => Mux7.IN2
addr[1] => Mux8.IN2
addr[1] => Mux9.IN2
addr[1] => Mux10.IN2
addr[1] => Mux11.IN2
addr[1] => Mux12.IN2
addr[1] => Mux13.IN2
addr[1] => Mux14.IN2
addr[1] => Mux15.IN2
addr[1] => Mux16.IN2
addr[1] => Mux17.IN2
addr[1] => Mux18.IN2
addr[1] => Mux19.IN2
addr[1] => Mux20.IN2
addr[1] => Mux21.IN2
addr[1] => Mux22.IN2
addr[1] => Mux23.IN2
addr[1] => Mux24.IN2
addr[1] => Mux25.IN2
addr[1] => Mux26.IN2
addr[1] => Mux27.IN2
addr[1] => Mux28.IN2
addr[1] => Mux29.IN2
addr[1] => Mux30.IN2
addr[1] => Mux31.IN2
addr[1] => Mux32.IN2
addr[1] => Mux33.IN2
addr[1] => Mux34.IN18
addr[1] => Mux35.IN18
addr[1] => Mux36.IN18
addr[1] => Mux37.IN18
addr[1] => Mux38.IN18
addr[1] => Mux39.IN18
addr[1] => Mux40.IN18
addr[1] => Mux57.IN2
addr[1] => Mux58.IN2
addr[1] => Mux59.IN2
addr[1] => Mux60.IN2
addr[1] => Mux61.IN2
addr[1] => Mux62.IN2
addr[1] => Mux63.IN2
addr[1] => Mux64.IN2
addr[1] => Mux65.IN2
addr[1] => Mux66.IN2
addr[1] => Mux67.IN2
addr[1] => Mux68.IN2
addr[1] => Mux69.IN2
addr[1] => Mux70.IN2
addr[1] => Mux71.IN2
addr[1] => Mux72.IN2
addr[1] => Mux73.IN2
addr[1] => Mux74.IN2
addr[1] => Mux75.IN2
addr[1] => Mux76.IN2
addr[1] => Mux77.IN2
addr[1] => Mux78.IN2
addr[1] => Mux79.IN2
addr[1] => Mux80.IN2
addr[1] => Mux81.IN3
addr[1] => Mux82.IN3
addr[1] => Mux83.IN3
addr[1] => Mux84.IN3
addr[1] => Mux85.IN3
addr[1] => Mux86.IN3
addr[1] => Mux87.IN3
addr[1] => Mux88.IN4
addr[1] => Mux89.IN3
addr[1] => Mux90.IN3
addr[1] => Mux91.IN3
addr[1] => Mux92.IN3
addr[1] => Mux93.IN3
addr[1] => Mux94.IN3
addr[1] => Mux95.IN3
addr[1] => Mux96.IN18
addr[1] => Mux97.IN18
addr[1] => Mux98.IN18
addr[1] => Mux99.IN18
addr[1] => Mux100.IN18
addr[1] => Mux101.IN18
addr[1] => Mux102.IN18
addr[1] => Equal12.IN6
addr[2] => Equal0.IN5
addr[2] => Equal1.IN5
addr[2] => Equal2.IN5
addr[2] => Equal3.IN5
addr[2] => Equal5.IN5
addr[2] => Equal6.IN5
addr[2] => Mux2.IN1
addr[2] => Mux3.IN1
addr[2] => Mux4.IN1
addr[2] => Mux5.IN1
addr[2] => Mux6.IN1
addr[2] => Mux7.IN1
addr[2] => Mux8.IN1
addr[2] => Mux9.IN1
addr[2] => Mux10.IN1
addr[2] => Mux11.IN1
addr[2] => Mux12.IN1
addr[2] => Mux13.IN1
addr[2] => Mux14.IN1
addr[2] => Mux15.IN1
addr[2] => Mux16.IN1
addr[2] => Mux17.IN1
addr[2] => Mux18.IN1
addr[2] => Mux19.IN1
addr[2] => Mux20.IN1
addr[2] => Mux21.IN1
addr[2] => Mux22.IN1
addr[2] => Mux23.IN1
addr[2] => Mux24.IN1
addr[2] => Mux25.IN1
addr[2] => Mux26.IN1
addr[2] => Mux27.IN1
addr[2] => Mux28.IN1
addr[2] => Mux29.IN1
addr[2] => Mux30.IN1
addr[2] => Mux31.IN1
addr[2] => Mux32.IN1
addr[2] => Mux33.IN1
addr[2] => Mux34.IN17
addr[2] => Mux35.IN17
addr[2] => Mux36.IN17
addr[2] => Mux37.IN17
addr[2] => Mux38.IN17
addr[2] => Mux39.IN17
addr[2] => Mux40.IN17
addr[2] => Mux41.IN1
addr[2] => Mux42.IN1
addr[2] => Mux43.IN1
addr[2] => Mux44.IN1
addr[2] => Mux45.IN1
addr[2] => Mux46.IN1
addr[2] => Mux47.IN1
addr[2] => Mux48.IN1
addr[2] => Mux49.IN1
addr[2] => Mux50.IN1
addr[2] => Mux51.IN1
addr[2] => Mux52.IN1
addr[2] => Mux53.IN1
addr[2] => Mux54.IN1
addr[2] => Mux55.IN1
addr[2] => Mux56.IN1
addr[2] => Mux57.IN1
addr[2] => Mux58.IN1
addr[2] => Mux59.IN1
addr[2] => Mux60.IN1
addr[2] => Mux61.IN1
addr[2] => Mux62.IN1
addr[2] => Mux63.IN1
addr[2] => Mux64.IN1
addr[2] => Mux65.IN1
addr[2] => Mux66.IN1
addr[2] => Mux67.IN1
addr[2] => Mux68.IN1
addr[2] => Mux69.IN1
addr[2] => Mux70.IN1
addr[2] => Mux71.IN1
addr[2] => Mux72.IN1
addr[2] => Mux73.IN1
addr[2] => Mux74.IN1
addr[2] => Mux75.IN1
addr[2] => Mux76.IN1
addr[2] => Mux77.IN1
addr[2] => Mux78.IN1
addr[2] => Mux79.IN1
addr[2] => Mux80.IN1
addr[2] => Mux81.IN2
addr[2] => Mux82.IN2
addr[2] => Mux83.IN2
addr[2] => Mux84.IN2
addr[2] => Mux85.IN2
addr[2] => Mux86.IN2
addr[2] => Mux87.IN2
addr[2] => Mux88.IN3
addr[2] => Mux89.IN2
addr[2] => Mux90.IN2
addr[2] => Mux91.IN2
addr[2] => Mux92.IN2
addr[2] => Mux93.IN2
addr[2] => Mux94.IN2
addr[2] => Mux95.IN2
addr[2] => Mux96.IN17
addr[2] => Mux97.IN17
addr[2] => Mux98.IN17
addr[2] => Mux99.IN17
addr[2] => Mux100.IN17
addr[2] => Mux101.IN17
addr[2] => Mux102.IN17
addr[2] => Equal12.IN5
addr[3] => Equal0.IN4
addr[3] => Equal1.IN4
addr[3] => Equal2.IN4
addr[3] => Equal3.IN4
addr[3] => Equal5.IN4
addr[3] => Equal6.IN4
addr[3] => Mux2.IN0
addr[3] => Mux3.IN0
addr[3] => Mux4.IN0
addr[3] => Mux5.IN0
addr[3] => Mux6.IN0
addr[3] => Mux7.IN0
addr[3] => Mux8.IN0
addr[3] => Mux9.IN0
addr[3] => Mux10.IN0
addr[3] => Mux11.IN0
addr[3] => Mux12.IN0
addr[3] => Mux13.IN0
addr[3] => Mux14.IN0
addr[3] => Mux15.IN0
addr[3] => Mux16.IN0
addr[3] => Mux17.IN0
addr[3] => Mux18.IN0
addr[3] => Mux19.IN0
addr[3] => Mux20.IN0
addr[3] => Mux21.IN0
addr[3] => Mux22.IN0
addr[3] => Mux23.IN0
addr[3] => Mux24.IN0
addr[3] => Mux25.IN0
addr[3] => Mux26.IN0
addr[3] => Mux27.IN0
addr[3] => Mux28.IN0
addr[3] => Mux29.IN0
addr[3] => Mux30.IN0
addr[3] => Mux31.IN0
addr[3] => Mux32.IN0
addr[3] => Mux33.IN0
addr[3] => Mux34.IN16
addr[3] => Mux35.IN16
addr[3] => Mux36.IN16
addr[3] => Mux37.IN16
addr[3] => Mux38.IN16
addr[3] => Mux39.IN16
addr[3] => Mux40.IN16
addr[3] => Mux41.IN0
addr[3] => Mux42.IN0
addr[3] => Mux43.IN0
addr[3] => Mux44.IN0
addr[3] => Mux45.IN0
addr[3] => Mux46.IN0
addr[3] => Mux47.IN0
addr[3] => Mux48.IN0
addr[3] => Mux49.IN0
addr[3] => Mux50.IN0
addr[3] => Mux51.IN0
addr[3] => Mux52.IN0
addr[3] => Mux53.IN0
addr[3] => Mux54.IN0
addr[3] => Mux55.IN0
addr[3] => Mux56.IN0
addr[3] => Mux57.IN0
addr[3] => Mux58.IN0
addr[3] => Mux59.IN0
addr[3] => Mux60.IN0
addr[3] => Mux61.IN0
addr[3] => Mux62.IN0
addr[3] => Mux63.IN0
addr[3] => Mux64.IN0
addr[3] => Mux65.IN0
addr[3] => Mux66.IN0
addr[3] => Mux67.IN0
addr[3] => Mux68.IN0
addr[3] => Mux69.IN0
addr[3] => Mux70.IN0
addr[3] => Mux71.IN0
addr[3] => Mux72.IN0
addr[3] => Mux73.IN0
addr[3] => Mux74.IN0
addr[3] => Mux75.IN0
addr[3] => Mux76.IN0
addr[3] => Mux77.IN0
addr[3] => Mux78.IN0
addr[3] => Mux79.IN0
addr[3] => Mux80.IN0
addr[3] => Mux81.IN1
addr[3] => Mux82.IN1
addr[3] => Mux83.IN1
addr[3] => Mux84.IN1
addr[3] => Mux85.IN1
addr[3] => Mux86.IN1
addr[3] => Mux87.IN1
addr[3] => Mux88.IN2
addr[3] => Mux89.IN1
addr[3] => Mux90.IN1
addr[3] => Mux91.IN1
addr[3] => Mux92.IN1
addr[3] => Mux93.IN1
addr[3] => Mux94.IN1
addr[3] => Mux95.IN1
addr[3] => Mux96.IN16
addr[3] => Mux97.IN16
addr[3] => Mux98.IN16
addr[3] => Mux99.IN16
addr[3] => Mux100.IN16
addr[3] => Mux101.IN16
addr[3] => Mux102.IN16
addr[3] => Equal12.IN4
wen => write_t1c_l.IN1
wen => write_t1c_h.IN1
wen => write_t2c_h.IN1
wen => process_2.IN1
wen => trigger_serial.IN0
wen => process_7.IN1
ren => process_2.IN1
ren => trigger_serial.IN1
data_in[0] => irq_mask.IN1
data_in[0] => Mux9.IN4
data_in[0] => Mux9.IN5
data_in[0] => Mux17.IN4
data_in[0] => Mux25.IN4
data_in[0] => Mux33.IN4
data_in[0] => Mux48.IN3
data_in[0] => Mux56.IN3
data_in[0] => Mux64.IN4
data_in[0] => Mux72.IN4
data_in[0] => Mux80.IN4
data_in[0] => timer_a_count.DATAB
data_in[0] => timer_a_count.DATAB
data_in[0] => timer_b_count.DATAB
data_in[0] => shift_reg.DATAB
data_in[0] => irq_mask.IN1
data_in[0] => irq_flags.IN1
data_in[1] => irq_mask.IN1
data_in[1] => Mux8.IN4
data_in[1] => Mux8.IN5
data_in[1] => Mux16.IN4
data_in[1] => Mux24.IN4
data_in[1] => Mux32.IN4
data_in[1] => Mux47.IN3
data_in[1] => Mux55.IN3
data_in[1] => Mux63.IN4
data_in[1] => Mux71.IN4
data_in[1] => Mux79.IN4
data_in[1] => timer_a_count.DATAB
data_in[1] => timer_a_count.DATAB
data_in[1] => timer_b_count.DATAB
data_in[1] => shift_reg.DATAB
data_in[1] => irq_mask.IN1
data_in[1] => irq_flags.IN1
data_in[2] => irq_mask.IN1
data_in[2] => Mux7.IN4
data_in[2] => Mux7.IN5
data_in[2] => Mux15.IN4
data_in[2] => Mux23.IN4
data_in[2] => Mux31.IN4
data_in[2] => Mux46.IN3
data_in[2] => Mux54.IN3
data_in[2] => Mux62.IN4
data_in[2] => Mux70.IN4
data_in[2] => Mux78.IN4
data_in[2] => timer_a_count.DATAB
data_in[2] => timer_a_count.DATAB
data_in[2] => timer_b_count.DATAB
data_in[2] => shift_reg.DATAB
data_in[2] => irq_mask.IN1
data_in[2] => irq_flags.IN1
data_in[3] => irq_mask.IN1
data_in[3] => Mux6.IN4
data_in[3] => Mux6.IN5
data_in[3] => Mux14.IN4
data_in[3] => Mux22.IN4
data_in[3] => Mux30.IN4
data_in[3] => Mux45.IN3
data_in[3] => Mux53.IN3
data_in[3] => Mux61.IN4
data_in[3] => Mux69.IN4
data_in[3] => Mux77.IN4
data_in[3] => timer_a_count.DATAB
data_in[3] => timer_a_count.DATAB
data_in[3] => timer_b_count.DATAB
data_in[3] => shift_reg.DATAB
data_in[3] => irq_mask.IN1
data_in[3] => irq_flags.IN1
data_in[4] => irq_mask.IN1
data_in[4] => Mux5.IN4
data_in[4] => Mux5.IN5
data_in[4] => Mux13.IN4
data_in[4] => Mux21.IN4
data_in[4] => Mux29.IN4
data_in[4] => Mux44.IN3
data_in[4] => Mux52.IN3
data_in[4] => Mux60.IN4
data_in[4] => Mux68.IN4
data_in[4] => Mux76.IN4
data_in[4] => timer_a_count.DATAB
data_in[4] => timer_a_count.DATAB
data_in[4] => timer_b_count.DATAB
data_in[4] => shift_reg.DATAB
data_in[4] => irq_mask.IN1
data_in[4] => irq_flags.IN1
data_in[5] => irq_mask.IN1
data_in[5] => Mux4.IN4
data_in[5] => Mux4.IN5
data_in[5] => Mux12.IN4
data_in[5] => Mux20.IN4
data_in[5] => Mux28.IN4
data_in[5] => Mux43.IN3
data_in[5] => Mux51.IN3
data_in[5] => Mux59.IN4
data_in[5] => Mux67.IN4
data_in[5] => Mux75.IN4
data_in[5] => timer_a_count.DATAB
data_in[5] => timer_a_count.DATAB
data_in[5] => timer_b_count.DATAB
data_in[5] => shift_reg.DATAB
data_in[5] => irq_mask.IN1
data_in[5] => irq_flags.IN1
data_in[6] => irq_mask.IN1
data_in[6] => Mux3.IN4
data_in[6] => Mux3.IN5
data_in[6] => Mux11.IN4
data_in[6] => Mux19.IN4
data_in[6] => Mux27.IN4
data_in[6] => Mux42.IN3
data_in[6] => Mux50.IN3
data_in[6] => Mux58.IN4
data_in[6] => Mux66.IN4
data_in[6] => Mux74.IN4
data_in[6] => timer_a_count.DATAB
data_in[6] => timer_a_count.DATAB
data_in[6] => timer_b_count.DATAB
data_in[6] => shift_reg.DATAB
data_in[6] => irq_mask.IN1
data_in[6] => irq_flags.IN1
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => Mux2.IN4
data_in[7] => Mux2.IN5
data_in[7] => Mux10.IN4
data_in[7] => Mux18.IN4
data_in[7] => Mux26.IN4
data_in[7] => Mux41.IN3
data_in[7] => Mux49.IN3
data_in[7] => Mux57.IN4
data_in[7] => Mux65.IN4
data_in[7] => Mux73.IN4
data_in[7] => timer_a_count.DATAB
data_in[7] => timer_a_count.DATAB
data_in[7] => timer_b_count.DATAB
data_in[7] => shift_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phi2_ref <= phi2_ref~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a_o[0] <= pio_i.pra[0].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[1] <= pio_i.pra[1].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[2] <= pio_i.pra[2].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[3] <= pio_i.pra[3].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[4] <= pio_i.pra[4].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[5] <= pio_i.pra[5].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[6] <= pio_i.pra[6].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[7] <= pio_i.pra[7].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[0] <= pio_i.ddra[0].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[1] <= pio_i.ddra[1].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[2] <= pio_i.ddra[2].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[3] <= pio_i.ddra[3].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[4] <= pio_i.ddra[4].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[5] <= pio_i.ddra[5].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[6] <= pio_i.ddra[6].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[7] <= pio_i.ddra[7].DB_MAX_OUTPUT_PORT_TYPE
port_a_i[0] => port_a_c[0].DATAIN
port_a_i[1] => port_a_c[1].DATAIN
port_a_i[2] => port_a_c[2].DATAIN
port_a_i[3] => port_a_c[3].DATAIN
port_a_i[4] => port_a_c[4].DATAIN
port_a_i[5] => port_a_c[5].DATAIN
port_a_i[6] => port_a_c[6].DATAIN
port_a_i[7] => port_a_c[7].DATAIN
port_b_o[0] <= pio_i.prb[0].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[1] <= pio_i.prb[1].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[2] <= pio_i.prb[2].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[3] <= pio_i.prb[3].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[4] <= pio_i.prb[4].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[5] <= pio_i.prb[5].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[6] <= pio_i.prb[6].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[7] <= port_b_o.DB_MAX_OUTPUT_PORT_TYPE
port_b_t[0] <= pio_i.ddrb[0].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[1] <= pio_i.ddrb[1].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[2] <= pio_i.ddrb[2].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[3] <= pio_i.ddrb[3].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[4] <= pio_i.ddrb[4].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[5] <= pio_i.ddrb[5].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[6] <= pio_i.ddrb[6].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[7] <= port_b_t.DB_MAX_OUTPUT_PORT_TYPE
port_b_i[0] => port_b_c[0].DATAIN
port_b_i[1] => port_b_c[1].DATAIN
port_b_i[2] => port_b_c[2].DATAIN
port_b_i[3] => port_b_c[3].DATAIN
port_b_i[4] => port_b_c[4].DATAIN
port_b_i[5] => port_b_c[5].DATAIN
port_b_i[6] => port_b_c[6].DATAIN
port_b_i[6] => \tmr_b:pb6_c.DATAIN
port_b_i[7] => port_b_c[7].DATAIN
ca1_i => ca1_c.DATAIN
ca2_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ca2_i => ca2_c.DATAIN
ca2_t <= pcr[3].DB_MAX_OUTPUT_PORT_TYPE
cb1_o <= \ser:shift_clock_d.DB_MAX_OUTPUT_PORT_TYPE
cb1_i => shift_clock.DATAB
cb1_i => shift_clock.DATAB
cb1_i => cb1_c.DATAA
cb1_t <= cb1_t_int.DB_MAX_OUTPUT_PORT_TYPE
cb2_o <= cb2_o_int.DB_MAX_OUTPUT_PORT_TYPE
cb2_i => \ser:cb2_c.DATAIN
cb2_i => cb2_c.DATAA
cb2_t <= cb2_t_int.DB_MAX_OUTPUT_PORT_TYPE
irq <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|via6522:USER_VIA
clock => shift_active.CLK
clock => \ser:bit_cnt[0].CLK
clock => \ser:bit_cnt[1].CLK
clock => \ser:bit_cnt[2].CLK
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
clock => shift_reg[4].CLK
clock => shift_reg[5].CLK
clock => shift_reg[6].CLK
clock => shift_reg[7].CLK
clock => \ser:shift_timer_tick.CLK
clock => \ser:shift_clock_d.CLK
clock => \ser:shift_clock.CLK
clock => \ser:cb2_c.CLK
clock => timer_b_count[0].CLK
clock => timer_b_count[1].CLK
clock => timer_b_count[2].CLK
clock => timer_b_count[3].CLK
clock => timer_b_count[4].CLK
clock => timer_b_count[5].CLK
clock => timer_b_count[6].CLK
clock => timer_b_count[7].CLK
clock => timer_b_count[8].CLK
clock => timer_b_count[9].CLK
clock => timer_b_count[10].CLK
clock => timer_b_count[11].CLK
clock => timer_b_count[12].CLK
clock => timer_b_count[13].CLK
clock => timer_b_count[14].CLK
clock => timer_b_count[15].CLK
clock => \tmr_b:timer_b_reload_lo.CLK
clock => \tmr_b:timer_b_oneshot_trig.CLK
clock => timer_b_tick.CLK
clock => \tmr_b:timer_b_timeout.CLK
clock => \tmr_b:pb6_d.CLK
clock => \tmr_b:pb6_c.CLK
clock => \tmr_a:timer_a_toggle.CLK
clock => \tmr_a:timer_a_may_interrupt.CLK
clock => \tmr_a:timer_a_reload.CLK
clock => timer_a_count[0].CLK
clock => timer_a_count[1].CLK
clock => timer_a_count[2].CLK
clock => timer_a_count[3].CLK
clock => timer_a_count[4].CLK
clock => timer_a_count[5].CLK
clock => timer_a_count[6].CLK
clock => timer_a_count[7].CLK
clock => timer_a_count[8].CLK
clock => timer_a_count[9].CLK
clock => timer_a_count[10].CLK
clock => timer_a_count[11].CLK
clock => timer_a_count[12].CLK
clock => timer_a_count[13].CLK
clock => timer_a_count[14].CLK
clock => timer_a_count[15].CLK
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => irq_mask[0].CLK
clock => irq_mask[1].CLK
clock => irq_mask[2].CLK
clock => irq_mask[3].CLK
clock => irq_mask[4].CLK
clock => irq_mask[5].CLK
clock => irq_mask[6].CLK
clock => pcr[0].CLK
clock => pcr[1].CLK
clock => pcr[2].CLK
clock => pcr[3].CLK
clock => pcr[4].CLK
clock => pcr[5].CLK
clock => pcr[6].CLK
clock => pcr[7].CLK
clock => acr[0].CLK
clock => acr[1].CLK
clock => acr[2].CLK
clock => acr[3].CLK
clock => acr[4].CLK
clock => acr[5].CLK
clock => acr[6].CLK
clock => acr[7].CLK
clock => timer_b_latch[0].CLK
clock => timer_b_latch[1].CLK
clock => timer_b_latch[2].CLK
clock => timer_b_latch[3].CLK
clock => timer_b_latch[4].CLK
clock => timer_b_latch[5].CLK
clock => timer_b_latch[6].CLK
clock => timer_b_latch[7].CLK
clock => timer_a_latch[0].CLK
clock => timer_a_latch[1].CLK
clock => timer_a_latch[2].CLK
clock => timer_a_latch[3].CLK
clock => timer_a_latch[4].CLK
clock => timer_a_latch[5].CLK
clock => timer_a_latch[6].CLK
clock => timer_a_latch[7].CLK
clock => timer_a_latch[8].CLK
clock => timer_a_latch[9].CLK
clock => timer_a_latch[10].CLK
clock => timer_a_latch[11].CLK
clock => timer_a_latch[12].CLK
clock => timer_a_latch[13].CLK
clock => timer_a_latch[14].CLK
clock => timer_a_latch[15].CLK
clock => pio_i.ddrb[0].CLK
clock => pio_i.ddrb[1].CLK
clock => pio_i.ddrb[2].CLK
clock => pio_i.ddrb[3].CLK
clock => pio_i.ddrb[4].CLK
clock => pio_i.ddrb[5].CLK
clock => pio_i.ddrb[6].CLK
clock => pio_i.ddrb[7].CLK
clock => pio_i.prb[0].CLK
clock => pio_i.prb[1].CLK
clock => pio_i.prb[2].CLK
clock => pio_i.prb[3].CLK
clock => pio_i.prb[4].CLK
clock => pio_i.prb[5].CLK
clock => pio_i.prb[6].CLK
clock => pio_i.prb[7].CLK
clock => pio_i.ddra[0].CLK
clock => pio_i.ddra[1].CLK
clock => pio_i.ddra[2].CLK
clock => pio_i.ddra[3].CLK
clock => pio_i.ddra[4].CLK
clock => pio_i.ddra[5].CLK
clock => pio_i.ddra[6].CLK
clock => pio_i.ddra[7].CLK
clock => pio_i.pra[0].CLK
clock => pio_i.pra[1].CLK
clock => pio_i.pra[2].CLK
clock => pio_i.pra[3].CLK
clock => pio_i.pra[4].CLK
clock => pio_i.pra[5].CLK
clock => pio_i.pra[6].CLK
clock => pio_i.pra[7].CLK
clock => irq_flags[0].CLK
clock => irq_flags[1].CLK
clock => irq_flags[2].CLK
clock => irq_flags[3].CLK
clock => irq_flags[4].CLK
clock => irq_flags[5].CLK
clock => irq_flags[6].CLK
clock => cb2_pulse_o.CLK
clock => cb2_handshake_o.CLK
clock => ca2_pulse_o.CLK
clock => ca2_handshake_o.CLK
clock => irb[0].CLK
clock => irb[1].CLK
clock => irb[2].CLK
clock => irb[3].CLK
clock => irb[4].CLK
clock => irb[5].CLK
clock => irb[6].CLK
clock => irb[7].CLK
clock => ira[0].CLK
clock => ira[1].CLK
clock => ira[2].CLK
clock => ira[3].CLK
clock => ira[4].CLK
clock => ira[5].CLK
clock => ira[6].CLK
clock => ira[7].CLK
clock => port_b_c[0].CLK
clock => port_b_c[1].CLK
clock => port_b_c[2].CLK
clock => port_b_c[3].CLK
clock => port_b_c[4].CLK
clock => port_b_c[5].CLK
clock => port_b_c[6].CLK
clock => port_b_c[7].CLK
clock => port_a_c[0].CLK
clock => port_a_c[1].CLK
clock => port_a_c[2].CLK
clock => port_a_c[3].CLK
clock => port_a_c[4].CLK
clock => port_a_c[5].CLK
clock => port_a_c[6].CLK
clock => port_a_c[7].CLK
clock => cb2_d.CLK
clock => cb1_d.CLK
clock => ca2_d.CLK
clock => ca1_d.CLK
clock => cb2_c.CLK
clock => cb1_c.CLK
clock => ca2_c.CLK
clock => ca1_c.CLK
clock => phi2_ref~reg0.CLK
rising => phi2_ref.OUTPUTSELECT
rising => timer_a_toggle.OUTPUTSELECT
rising => timer_a_event.IN1
rising => irq_events[5].IN1
rising => shift_clock.OUTPUTSELECT
rising => shift_clock_d.OUTPUTSELECT
rising => serial_event.IN1
rising => \tmr_b:pb6_d.ENA
rising => \tmr_b:pb6_c.ENA
falling => write_t1c_l.IN1
falling => write_t1c_h.IN1
falling => write_t2c_h.IN1
falling => phi2_ref.OUTPUTSELECT
falling => process_2.IN1
falling => ca2_pulse_o.OUTPUTSELECT
falling => process_2.IN1
falling => cb2_pulse_o.OUTPUTSELECT
falling => process_2.IN0
falling => process_2.IN0
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_count.OUTPUTSELECT
falling => timer_a_reload.OUTPUTSELECT
falling => timer_a_may_interrupt.OUTPUTSELECT
falling => timer_b_oneshot_trig.OUTPUTSELECT
falling => timer_b_reload_lo.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => timer_b_count.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => shift_reg.OUTPUTSELECT
falling => bit_cnt.OUTPUTSELECT
falling => bit_cnt.OUTPUTSELECT
falling => bit_cnt.OUTPUTSELECT
falling => shift_active.OUTPUTSELECT
falling => \ser:shift_timer_tick.ENA
falling => timer_b_tick.ENA
falling => \tmr_b:timer_b_timeout.ENA
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => pio_i.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_mask.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => irq_flags.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => acr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => pcr.OUTPUTSELECT
reset => ca2_handshake_o.OUTPUTSELECT
reset => ca2_pulse_o.OUTPUTSELECT
reset => cb2_handshake_o.OUTPUTSELECT
reset => cb2_pulse_o.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_a_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_b_latch.OUTPUTSELECT
reset => timer_a_may_interrupt.OUTPUTSELECT
reset => timer_a_toggle.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_count.OUTPUTSELECT
reset => timer_a_reload.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_count.OUTPUTSELECT
reset => timer_b_reload_lo.OUTPUTSELECT
reset => timer_b_oneshot_trig.OUTPUTSELECT
reset => shift_clock.OUTPUTSELECT
reset => shift_clock_d.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_reg.OUTPUTSELECT
reset => shift_active.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
addr[0] => Equal0.IN7
addr[0] => Equal1.IN7
addr[0] => Equal2.IN7
addr[0] => Equal3.IN7
addr[0] => Equal5.IN7
addr[0] => Equal6.IN7
addr[0] => Mux2.IN3
addr[0] => Mux3.IN3
addr[0] => Mux4.IN3
addr[0] => Mux5.IN3
addr[0] => Mux6.IN3
addr[0] => Mux7.IN3
addr[0] => Mux8.IN3
addr[0] => Mux9.IN3
addr[0] => Mux10.IN3
addr[0] => Mux11.IN3
addr[0] => Mux12.IN3
addr[0] => Mux13.IN3
addr[0] => Mux14.IN3
addr[0] => Mux15.IN3
addr[0] => Mux16.IN3
addr[0] => Mux17.IN3
addr[0] => Mux18.IN3
addr[0] => Mux19.IN3
addr[0] => Mux20.IN3
addr[0] => Mux21.IN3
addr[0] => Mux22.IN3
addr[0] => Mux23.IN3
addr[0] => Mux24.IN3
addr[0] => Mux25.IN3
addr[0] => Mux26.IN3
addr[0] => Mux27.IN3
addr[0] => Mux28.IN3
addr[0] => Mux29.IN3
addr[0] => Mux30.IN3
addr[0] => Mux31.IN3
addr[0] => Mux32.IN3
addr[0] => Mux33.IN3
addr[0] => Mux34.IN19
addr[0] => Mux35.IN19
addr[0] => Mux36.IN19
addr[0] => Mux37.IN19
addr[0] => Mux38.IN19
addr[0] => Mux39.IN19
addr[0] => Mux40.IN19
addr[0] => Mux41.IN2
addr[0] => Mux42.IN2
addr[0] => Mux43.IN2
addr[0] => Mux44.IN2
addr[0] => Mux45.IN2
addr[0] => Mux46.IN2
addr[0] => Mux47.IN2
addr[0] => Mux48.IN2
addr[0] => Mux49.IN2
addr[0] => Mux50.IN2
addr[0] => Mux51.IN2
addr[0] => Mux52.IN2
addr[0] => Mux53.IN2
addr[0] => Mux54.IN2
addr[0] => Mux55.IN2
addr[0] => Mux56.IN2
addr[0] => Mux57.IN3
addr[0] => Mux58.IN3
addr[0] => Mux59.IN3
addr[0] => Mux60.IN3
addr[0] => Mux61.IN3
addr[0] => Mux62.IN3
addr[0] => Mux63.IN3
addr[0] => Mux64.IN3
addr[0] => Mux65.IN3
addr[0] => Mux66.IN3
addr[0] => Mux67.IN3
addr[0] => Mux68.IN3
addr[0] => Mux69.IN3
addr[0] => Mux70.IN3
addr[0] => Mux71.IN3
addr[0] => Mux72.IN3
addr[0] => Mux73.IN3
addr[0] => Mux74.IN3
addr[0] => Mux75.IN3
addr[0] => Mux76.IN3
addr[0] => Mux77.IN3
addr[0] => Mux78.IN3
addr[0] => Mux79.IN3
addr[0] => Mux80.IN3
addr[0] => Mux81.IN4
addr[0] => Mux82.IN4
addr[0] => Mux83.IN4
addr[0] => Mux84.IN4
addr[0] => Mux85.IN4
addr[0] => Mux86.IN4
addr[0] => Mux87.IN4
addr[0] => Mux88.IN5
addr[0] => Mux89.IN4
addr[0] => Mux90.IN4
addr[0] => Mux91.IN4
addr[0] => Mux92.IN4
addr[0] => Mux93.IN4
addr[0] => Mux94.IN4
addr[0] => Mux95.IN4
addr[0] => Mux96.IN19
addr[0] => Mux97.IN19
addr[0] => Mux98.IN19
addr[0] => Mux99.IN19
addr[0] => Mux100.IN19
addr[0] => Mux101.IN19
addr[0] => Mux102.IN19
addr[0] => Equal12.IN7
addr[1] => Equal0.IN6
addr[1] => Equal1.IN6
addr[1] => Equal2.IN6
addr[1] => Equal3.IN6
addr[1] => Equal5.IN6
addr[1] => Equal6.IN6
addr[1] => Mux2.IN2
addr[1] => Mux3.IN2
addr[1] => Mux4.IN2
addr[1] => Mux5.IN2
addr[1] => Mux6.IN2
addr[1] => Mux7.IN2
addr[1] => Mux8.IN2
addr[1] => Mux9.IN2
addr[1] => Mux10.IN2
addr[1] => Mux11.IN2
addr[1] => Mux12.IN2
addr[1] => Mux13.IN2
addr[1] => Mux14.IN2
addr[1] => Mux15.IN2
addr[1] => Mux16.IN2
addr[1] => Mux17.IN2
addr[1] => Mux18.IN2
addr[1] => Mux19.IN2
addr[1] => Mux20.IN2
addr[1] => Mux21.IN2
addr[1] => Mux22.IN2
addr[1] => Mux23.IN2
addr[1] => Mux24.IN2
addr[1] => Mux25.IN2
addr[1] => Mux26.IN2
addr[1] => Mux27.IN2
addr[1] => Mux28.IN2
addr[1] => Mux29.IN2
addr[1] => Mux30.IN2
addr[1] => Mux31.IN2
addr[1] => Mux32.IN2
addr[1] => Mux33.IN2
addr[1] => Mux34.IN18
addr[1] => Mux35.IN18
addr[1] => Mux36.IN18
addr[1] => Mux37.IN18
addr[1] => Mux38.IN18
addr[1] => Mux39.IN18
addr[1] => Mux40.IN18
addr[1] => Mux57.IN2
addr[1] => Mux58.IN2
addr[1] => Mux59.IN2
addr[1] => Mux60.IN2
addr[1] => Mux61.IN2
addr[1] => Mux62.IN2
addr[1] => Mux63.IN2
addr[1] => Mux64.IN2
addr[1] => Mux65.IN2
addr[1] => Mux66.IN2
addr[1] => Mux67.IN2
addr[1] => Mux68.IN2
addr[1] => Mux69.IN2
addr[1] => Mux70.IN2
addr[1] => Mux71.IN2
addr[1] => Mux72.IN2
addr[1] => Mux73.IN2
addr[1] => Mux74.IN2
addr[1] => Mux75.IN2
addr[1] => Mux76.IN2
addr[1] => Mux77.IN2
addr[1] => Mux78.IN2
addr[1] => Mux79.IN2
addr[1] => Mux80.IN2
addr[1] => Mux81.IN3
addr[1] => Mux82.IN3
addr[1] => Mux83.IN3
addr[1] => Mux84.IN3
addr[1] => Mux85.IN3
addr[1] => Mux86.IN3
addr[1] => Mux87.IN3
addr[1] => Mux88.IN4
addr[1] => Mux89.IN3
addr[1] => Mux90.IN3
addr[1] => Mux91.IN3
addr[1] => Mux92.IN3
addr[1] => Mux93.IN3
addr[1] => Mux94.IN3
addr[1] => Mux95.IN3
addr[1] => Mux96.IN18
addr[1] => Mux97.IN18
addr[1] => Mux98.IN18
addr[1] => Mux99.IN18
addr[1] => Mux100.IN18
addr[1] => Mux101.IN18
addr[1] => Mux102.IN18
addr[1] => Equal12.IN6
addr[2] => Equal0.IN5
addr[2] => Equal1.IN5
addr[2] => Equal2.IN5
addr[2] => Equal3.IN5
addr[2] => Equal5.IN5
addr[2] => Equal6.IN5
addr[2] => Mux2.IN1
addr[2] => Mux3.IN1
addr[2] => Mux4.IN1
addr[2] => Mux5.IN1
addr[2] => Mux6.IN1
addr[2] => Mux7.IN1
addr[2] => Mux8.IN1
addr[2] => Mux9.IN1
addr[2] => Mux10.IN1
addr[2] => Mux11.IN1
addr[2] => Mux12.IN1
addr[2] => Mux13.IN1
addr[2] => Mux14.IN1
addr[2] => Mux15.IN1
addr[2] => Mux16.IN1
addr[2] => Mux17.IN1
addr[2] => Mux18.IN1
addr[2] => Mux19.IN1
addr[2] => Mux20.IN1
addr[2] => Mux21.IN1
addr[2] => Mux22.IN1
addr[2] => Mux23.IN1
addr[2] => Mux24.IN1
addr[2] => Mux25.IN1
addr[2] => Mux26.IN1
addr[2] => Mux27.IN1
addr[2] => Mux28.IN1
addr[2] => Mux29.IN1
addr[2] => Mux30.IN1
addr[2] => Mux31.IN1
addr[2] => Mux32.IN1
addr[2] => Mux33.IN1
addr[2] => Mux34.IN17
addr[2] => Mux35.IN17
addr[2] => Mux36.IN17
addr[2] => Mux37.IN17
addr[2] => Mux38.IN17
addr[2] => Mux39.IN17
addr[2] => Mux40.IN17
addr[2] => Mux41.IN1
addr[2] => Mux42.IN1
addr[2] => Mux43.IN1
addr[2] => Mux44.IN1
addr[2] => Mux45.IN1
addr[2] => Mux46.IN1
addr[2] => Mux47.IN1
addr[2] => Mux48.IN1
addr[2] => Mux49.IN1
addr[2] => Mux50.IN1
addr[2] => Mux51.IN1
addr[2] => Mux52.IN1
addr[2] => Mux53.IN1
addr[2] => Mux54.IN1
addr[2] => Mux55.IN1
addr[2] => Mux56.IN1
addr[2] => Mux57.IN1
addr[2] => Mux58.IN1
addr[2] => Mux59.IN1
addr[2] => Mux60.IN1
addr[2] => Mux61.IN1
addr[2] => Mux62.IN1
addr[2] => Mux63.IN1
addr[2] => Mux64.IN1
addr[2] => Mux65.IN1
addr[2] => Mux66.IN1
addr[2] => Mux67.IN1
addr[2] => Mux68.IN1
addr[2] => Mux69.IN1
addr[2] => Mux70.IN1
addr[2] => Mux71.IN1
addr[2] => Mux72.IN1
addr[2] => Mux73.IN1
addr[2] => Mux74.IN1
addr[2] => Mux75.IN1
addr[2] => Mux76.IN1
addr[2] => Mux77.IN1
addr[2] => Mux78.IN1
addr[2] => Mux79.IN1
addr[2] => Mux80.IN1
addr[2] => Mux81.IN2
addr[2] => Mux82.IN2
addr[2] => Mux83.IN2
addr[2] => Mux84.IN2
addr[2] => Mux85.IN2
addr[2] => Mux86.IN2
addr[2] => Mux87.IN2
addr[2] => Mux88.IN3
addr[2] => Mux89.IN2
addr[2] => Mux90.IN2
addr[2] => Mux91.IN2
addr[2] => Mux92.IN2
addr[2] => Mux93.IN2
addr[2] => Mux94.IN2
addr[2] => Mux95.IN2
addr[2] => Mux96.IN17
addr[2] => Mux97.IN17
addr[2] => Mux98.IN17
addr[2] => Mux99.IN17
addr[2] => Mux100.IN17
addr[2] => Mux101.IN17
addr[2] => Mux102.IN17
addr[2] => Equal12.IN5
addr[3] => Equal0.IN4
addr[3] => Equal1.IN4
addr[3] => Equal2.IN4
addr[3] => Equal3.IN4
addr[3] => Equal5.IN4
addr[3] => Equal6.IN4
addr[3] => Mux2.IN0
addr[3] => Mux3.IN0
addr[3] => Mux4.IN0
addr[3] => Mux5.IN0
addr[3] => Mux6.IN0
addr[3] => Mux7.IN0
addr[3] => Mux8.IN0
addr[3] => Mux9.IN0
addr[3] => Mux10.IN0
addr[3] => Mux11.IN0
addr[3] => Mux12.IN0
addr[3] => Mux13.IN0
addr[3] => Mux14.IN0
addr[3] => Mux15.IN0
addr[3] => Mux16.IN0
addr[3] => Mux17.IN0
addr[3] => Mux18.IN0
addr[3] => Mux19.IN0
addr[3] => Mux20.IN0
addr[3] => Mux21.IN0
addr[3] => Mux22.IN0
addr[3] => Mux23.IN0
addr[3] => Mux24.IN0
addr[3] => Mux25.IN0
addr[3] => Mux26.IN0
addr[3] => Mux27.IN0
addr[3] => Mux28.IN0
addr[3] => Mux29.IN0
addr[3] => Mux30.IN0
addr[3] => Mux31.IN0
addr[3] => Mux32.IN0
addr[3] => Mux33.IN0
addr[3] => Mux34.IN16
addr[3] => Mux35.IN16
addr[3] => Mux36.IN16
addr[3] => Mux37.IN16
addr[3] => Mux38.IN16
addr[3] => Mux39.IN16
addr[3] => Mux40.IN16
addr[3] => Mux41.IN0
addr[3] => Mux42.IN0
addr[3] => Mux43.IN0
addr[3] => Mux44.IN0
addr[3] => Mux45.IN0
addr[3] => Mux46.IN0
addr[3] => Mux47.IN0
addr[3] => Mux48.IN0
addr[3] => Mux49.IN0
addr[3] => Mux50.IN0
addr[3] => Mux51.IN0
addr[3] => Mux52.IN0
addr[3] => Mux53.IN0
addr[3] => Mux54.IN0
addr[3] => Mux55.IN0
addr[3] => Mux56.IN0
addr[3] => Mux57.IN0
addr[3] => Mux58.IN0
addr[3] => Mux59.IN0
addr[3] => Mux60.IN0
addr[3] => Mux61.IN0
addr[3] => Mux62.IN0
addr[3] => Mux63.IN0
addr[3] => Mux64.IN0
addr[3] => Mux65.IN0
addr[3] => Mux66.IN0
addr[3] => Mux67.IN0
addr[3] => Mux68.IN0
addr[3] => Mux69.IN0
addr[3] => Mux70.IN0
addr[3] => Mux71.IN0
addr[3] => Mux72.IN0
addr[3] => Mux73.IN0
addr[3] => Mux74.IN0
addr[3] => Mux75.IN0
addr[3] => Mux76.IN0
addr[3] => Mux77.IN0
addr[3] => Mux78.IN0
addr[3] => Mux79.IN0
addr[3] => Mux80.IN0
addr[3] => Mux81.IN1
addr[3] => Mux82.IN1
addr[3] => Mux83.IN1
addr[3] => Mux84.IN1
addr[3] => Mux85.IN1
addr[3] => Mux86.IN1
addr[3] => Mux87.IN1
addr[3] => Mux88.IN2
addr[3] => Mux89.IN1
addr[3] => Mux90.IN1
addr[3] => Mux91.IN1
addr[3] => Mux92.IN1
addr[3] => Mux93.IN1
addr[3] => Mux94.IN1
addr[3] => Mux95.IN1
addr[3] => Mux96.IN16
addr[3] => Mux97.IN16
addr[3] => Mux98.IN16
addr[3] => Mux99.IN16
addr[3] => Mux100.IN16
addr[3] => Mux101.IN16
addr[3] => Mux102.IN16
addr[3] => Equal12.IN4
wen => write_t1c_l.IN1
wen => write_t1c_h.IN1
wen => write_t2c_h.IN1
wen => process_2.IN1
wen => trigger_serial.IN0
wen => process_7.IN1
ren => process_2.IN1
ren => trigger_serial.IN1
data_in[0] => irq_mask.IN1
data_in[0] => Mux9.IN4
data_in[0] => Mux9.IN5
data_in[0] => Mux17.IN4
data_in[0] => Mux25.IN4
data_in[0] => Mux33.IN4
data_in[0] => Mux48.IN3
data_in[0] => Mux56.IN3
data_in[0] => Mux64.IN4
data_in[0] => Mux72.IN4
data_in[0] => Mux80.IN4
data_in[0] => timer_a_count.DATAB
data_in[0] => timer_a_count.DATAB
data_in[0] => timer_b_count.DATAB
data_in[0] => shift_reg.DATAB
data_in[0] => irq_mask.IN1
data_in[0] => irq_flags.IN1
data_in[1] => irq_mask.IN1
data_in[1] => Mux8.IN4
data_in[1] => Mux8.IN5
data_in[1] => Mux16.IN4
data_in[1] => Mux24.IN4
data_in[1] => Mux32.IN4
data_in[1] => Mux47.IN3
data_in[1] => Mux55.IN3
data_in[1] => Mux63.IN4
data_in[1] => Mux71.IN4
data_in[1] => Mux79.IN4
data_in[1] => timer_a_count.DATAB
data_in[1] => timer_a_count.DATAB
data_in[1] => timer_b_count.DATAB
data_in[1] => shift_reg.DATAB
data_in[1] => irq_mask.IN1
data_in[1] => irq_flags.IN1
data_in[2] => irq_mask.IN1
data_in[2] => Mux7.IN4
data_in[2] => Mux7.IN5
data_in[2] => Mux15.IN4
data_in[2] => Mux23.IN4
data_in[2] => Mux31.IN4
data_in[2] => Mux46.IN3
data_in[2] => Mux54.IN3
data_in[2] => Mux62.IN4
data_in[2] => Mux70.IN4
data_in[2] => Mux78.IN4
data_in[2] => timer_a_count.DATAB
data_in[2] => timer_a_count.DATAB
data_in[2] => timer_b_count.DATAB
data_in[2] => shift_reg.DATAB
data_in[2] => irq_mask.IN1
data_in[2] => irq_flags.IN1
data_in[3] => irq_mask.IN1
data_in[3] => Mux6.IN4
data_in[3] => Mux6.IN5
data_in[3] => Mux14.IN4
data_in[3] => Mux22.IN4
data_in[3] => Mux30.IN4
data_in[3] => Mux45.IN3
data_in[3] => Mux53.IN3
data_in[3] => Mux61.IN4
data_in[3] => Mux69.IN4
data_in[3] => Mux77.IN4
data_in[3] => timer_a_count.DATAB
data_in[3] => timer_a_count.DATAB
data_in[3] => timer_b_count.DATAB
data_in[3] => shift_reg.DATAB
data_in[3] => irq_mask.IN1
data_in[3] => irq_flags.IN1
data_in[4] => irq_mask.IN1
data_in[4] => Mux5.IN4
data_in[4] => Mux5.IN5
data_in[4] => Mux13.IN4
data_in[4] => Mux21.IN4
data_in[4] => Mux29.IN4
data_in[4] => Mux44.IN3
data_in[4] => Mux52.IN3
data_in[4] => Mux60.IN4
data_in[4] => Mux68.IN4
data_in[4] => Mux76.IN4
data_in[4] => timer_a_count.DATAB
data_in[4] => timer_a_count.DATAB
data_in[4] => timer_b_count.DATAB
data_in[4] => shift_reg.DATAB
data_in[4] => irq_mask.IN1
data_in[4] => irq_flags.IN1
data_in[5] => irq_mask.IN1
data_in[5] => Mux4.IN4
data_in[5] => Mux4.IN5
data_in[5] => Mux12.IN4
data_in[5] => Mux20.IN4
data_in[5] => Mux28.IN4
data_in[5] => Mux43.IN3
data_in[5] => Mux51.IN3
data_in[5] => Mux59.IN4
data_in[5] => Mux67.IN4
data_in[5] => Mux75.IN4
data_in[5] => timer_a_count.DATAB
data_in[5] => timer_a_count.DATAB
data_in[5] => timer_b_count.DATAB
data_in[5] => shift_reg.DATAB
data_in[5] => irq_mask.IN1
data_in[5] => irq_flags.IN1
data_in[6] => irq_mask.IN1
data_in[6] => Mux3.IN4
data_in[6] => Mux3.IN5
data_in[6] => Mux11.IN4
data_in[6] => Mux19.IN4
data_in[6] => Mux27.IN4
data_in[6] => Mux42.IN3
data_in[6] => Mux50.IN3
data_in[6] => Mux58.IN4
data_in[6] => Mux66.IN4
data_in[6] => Mux74.IN4
data_in[6] => timer_a_count.DATAB
data_in[6] => timer_a_count.DATAB
data_in[6] => timer_b_count.DATAB
data_in[6] => shift_reg.DATAB
data_in[6] => irq_mask.IN1
data_in[6] => irq_flags.IN1
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => irq_mask.OUTPUTSELECT
data_in[7] => Mux2.IN4
data_in[7] => Mux2.IN5
data_in[7] => Mux10.IN4
data_in[7] => Mux18.IN4
data_in[7] => Mux26.IN4
data_in[7] => Mux41.IN3
data_in[7] => Mux49.IN3
data_in[7] => Mux57.IN4
data_in[7] => Mux65.IN4
data_in[7] => Mux73.IN4
data_in[7] => timer_a_count.DATAB
data_in[7] => timer_a_count.DATAB
data_in[7] => timer_b_count.DATAB
data_in[7] => shift_reg.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phi2_ref <= phi2_ref~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_a_o[0] <= pio_i.pra[0].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[1] <= pio_i.pra[1].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[2] <= pio_i.pra[2].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[3] <= pio_i.pra[3].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[4] <= pio_i.pra[4].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[5] <= pio_i.pra[5].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[6] <= pio_i.pra[6].DB_MAX_OUTPUT_PORT_TYPE
port_a_o[7] <= pio_i.pra[7].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[0] <= pio_i.ddra[0].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[1] <= pio_i.ddra[1].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[2] <= pio_i.ddra[2].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[3] <= pio_i.ddra[3].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[4] <= pio_i.ddra[4].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[5] <= pio_i.ddra[5].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[6] <= pio_i.ddra[6].DB_MAX_OUTPUT_PORT_TYPE
port_a_t[7] <= pio_i.ddra[7].DB_MAX_OUTPUT_PORT_TYPE
port_a_i[0] => port_a_c[0].DATAIN
port_a_i[1] => port_a_c[1].DATAIN
port_a_i[2] => port_a_c[2].DATAIN
port_a_i[3] => port_a_c[3].DATAIN
port_a_i[4] => port_a_c[4].DATAIN
port_a_i[5] => port_a_c[5].DATAIN
port_a_i[6] => port_a_c[6].DATAIN
port_a_i[7] => port_a_c[7].DATAIN
port_b_o[0] <= pio_i.prb[0].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[1] <= pio_i.prb[1].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[2] <= pio_i.prb[2].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[3] <= pio_i.prb[3].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[4] <= pio_i.prb[4].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[5] <= pio_i.prb[5].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[6] <= pio_i.prb[6].DB_MAX_OUTPUT_PORT_TYPE
port_b_o[7] <= port_b_o.DB_MAX_OUTPUT_PORT_TYPE
port_b_t[0] <= pio_i.ddrb[0].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[1] <= pio_i.ddrb[1].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[2] <= pio_i.ddrb[2].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[3] <= pio_i.ddrb[3].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[4] <= pio_i.ddrb[4].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[5] <= pio_i.ddrb[5].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[6] <= pio_i.ddrb[6].DB_MAX_OUTPUT_PORT_TYPE
port_b_t[7] <= port_b_t.DB_MAX_OUTPUT_PORT_TYPE
port_b_i[0] => port_b_c[0].DATAIN
port_b_i[1] => port_b_c[1].DATAIN
port_b_i[2] => port_b_c[2].DATAIN
port_b_i[3] => port_b_c[3].DATAIN
port_b_i[4] => port_b_c[4].DATAIN
port_b_i[5] => port_b_c[5].DATAIN
port_b_i[6] => port_b_c[6].DATAIN
port_b_i[6] => \tmr_b:pb6_c.DATAIN
port_b_i[7] => port_b_c[7].DATAIN
ca1_i => ca1_c.DATAIN
ca2_o <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ca2_i => ca2_c.DATAIN
ca2_t <= pcr[3].DB_MAX_OUTPUT_PORT_TYPE
cb1_o <= \ser:shift_clock_d.DB_MAX_OUTPUT_PORT_TYPE
cb1_i => shift_clock.DATAB
cb1_i => shift_clock.DATAB
cb1_i => cb1_c.DATAA
cb1_t <= cb1_t_int.DB_MAX_OUTPUT_PORT_TYPE
cb2_o <= cb2_o_int.DB_MAX_OUTPUT_PORT_TYPE
cb2_i => \ser:cb2_c.DATAIN
cb2_i => cb2_c.DATAA
cb2_t <= cb2_t_int.DB_MAX_OUTPUT_PORT_TYPE
irq <= Equal4.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|keyboard:KEYB
CLOCK => CLOCK.IN1
nRESET => nRESET.IN1
CLKEN_1MHZ => col.OUTPUTSELECT
CLKEN_1MHZ => col.OUTPUTSELECT
CLKEN_1MHZ => col.OUTPUTSELECT
CLKEN_1MHZ => col.OUTPUTSELECT
PS2_CLK => PS2_CLK.IN1
PS2_DATA => PS2_DATA.IN1
AUTOSCAN => col.OUTPUTSELECT
AUTOSCAN => col.OUTPUTSELECT
AUTOSCAN => col.OUTPUTSELECT
AUTOSCAN => col.OUTPUTSELECT
AUTOSCAN => KEYPRESS.OUTPUTSELECT
COLUMN[0] => col.DATAB
COLUMN[1] => col.DATAB
COLUMN[2] => col.DATAB
COLUMN[3] => col.DATAB
ROW[0] => Mux8.IN2
ROW[1] => Mux8.IN1
ROW[2] => Mux8.IN0
KEYPRESS <= KEYPRESS.DB_MAX_OUTPUT_PORT_TYPE
INT <= INT.DB_MAX_OUTPUT_PORT_TYPE
SHIFT => always1.IN1
SHIFT => keys.DATAB
SHIFT => ext_shift.DATAIN
BREAK_OUT <= BREAK_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIP_SWITCH[0] => keys.DATAA
DIP_SWITCH[1] => keys.DATAA
DIP_SWITCH[2] => keys.DATAA
DIP_SWITCH[3] => keys.DATAA
DIP_SWITCH[4] => keys.DATAA
DIP_SWITCH[5] => keys.DATAA
DIP_SWITCH[6] => keys.DATAA
DIP_SWITCH[7] => keys.DATAA


|poseidon_top|bbc_mist_top:guest|bbc:BBC|keyboard:KEYB|ps2_intf:PS2
CLK => ERROR~reg0.CLK
CLK => VALID~reg0.CLK
CLK => DATA[0]~reg0.CLK
CLK => DATA[1]~reg0.CLK
CLK => DATA[2]~reg0.CLK
CLK => DATA[3]~reg0.CLK
CLK => DATA[4]~reg0.CLK
CLK => DATA[5]~reg0.CLK
CLK => DATA[6]~reg0.CLK
CLK => DATA[7]~reg0.CLK
CLK => parity.CLK
CLK => shiftreg[0].CLK
CLK => shiftreg[1].CLK
CLK => shiftreg[2].CLK
CLK => shiftreg[3].CLK
CLK => shiftreg[4].CLK
CLK => shiftreg[5].CLK
CLK => shiftreg[6].CLK
CLK => shiftreg[7].CLK
CLK => shiftreg[8].CLK
CLK => bit_count[0].CLK
CLK => bit_count[1].CLK
CLK => bit_count[2].CLK
CLK => bit_count[3].CLK
CLK => clk_edge.CLK
CLK => clk_filter[0].CLK
CLK => clk_filter[1].CLK
CLK => clk_filter[2].CLK
CLK => clk_filter[3].CLK
CLK => clk_filter[4].CLK
CLK => clk_filter[5].CLK
CLK => clk_filter[6].CLK
CLK => clk_filter[7].CLK
CLK => ps2_dat_in.CLK
CLK => ps2_clk_in.CLK
nRESET => bit_count.OUTPUTSELECT
nRESET => bit_count.OUTPUTSELECT
nRESET => bit_count.OUTPUTSELECT
nRESET => bit_count.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => parity.OUTPUTSELECT
nRESET => DATA.OUTPUTSELECT
nRESET => DATA.OUTPUTSELECT
nRESET => DATA.OUTPUTSELECT
nRESET => DATA.OUTPUTSELECT
nRESET => DATA.OUTPUTSELECT
nRESET => DATA.OUTPUTSELECT
nRESET => DATA.OUTPUTSELECT
nRESET => DATA.OUTPUTSELECT
nRESET => VALID.OUTPUTSELECT
nRESET => ERROR.OUTPUTSELECT
nRESET => ps2_clk_in.OUTPUTSELECT
nRESET => ps2_dat_in.OUTPUTSELECT
nRESET => clk_filter.OUTPUTSELECT
nRESET => clk_filter.OUTPUTSELECT
nRESET => clk_filter.OUTPUTSELECT
nRESET => clk_filter.OUTPUTSELECT
nRESET => clk_filter.OUTPUTSELECT
nRESET => clk_filter.OUTPUTSELECT
nRESET => clk_filter.OUTPUTSELECT
nRESET => clk_filter.OUTPUTSELECT
nRESET => clk_edge.OUTPUTSELECT
PS2_CLK => clk_filter.DATAA
PS2_DATA => ps2_dat_in.DATAA
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VALID <= VALID~reg0.DB_MAX_OUTPUT_PORT_TYPE
ERROR <= ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|adc:ADC
CLOCK => status[0].CLK
CLOCK => status[1].CLK
CLOCK => status[2].CLK
CLOCK => status[3].CLK
CLOCK => DO[0]~reg0.CLK
CLOCK => DO[1]~reg0.CLK
CLOCK => DO[2]~reg0.CLK
CLOCK => DO[3]~reg0.CLK
CLOCK => DO[4]~reg0.CLK
CLOCK => DO[5]~reg0.CLK
CLOCK => DO[6]~reg0.CLK
CLOCK => DO[7]~reg0.CLK
CLKEN => ~NO_FANOUT~
nRESET => DO.OUTPUTSELECT
nRESET => DO.OUTPUTSELECT
nRESET => DO.OUTPUTSELECT
nRESET => DO.OUTPUTSELECT
nRESET => DO.OUTPUTSELECT
nRESET => DO.OUTPUTSELECT
nRESET => DO.OUTPUTSELECT
nRESET => DO.OUTPUTSELECT
nRESET => status.OUTPUTSELECT
nRESET => status.OUTPUTSELECT
nRESET => status.OUTPUTSELECT
nRESET => status.OUTPUTSELECT
ENABLE => DO.OUTPUTSELECT
ENABLE => DO.OUTPUTSELECT
ENABLE => DO.OUTPUTSELECT
ENABLE => DO.OUTPUTSELECT
ENABLE => DO.OUTPUTSELECT
ENABLE => DO.OUTPUTSELECT
ENABLE => DO.OUTPUTSELECT
ENABLE => DO.OUTPUTSELECT
ENABLE => status.OUTPUTSELECT
ENABLE => status.OUTPUTSELECT
ENABLE => status.OUTPUTSELECT
ENABLE => status.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => status.OUTPUTSELECT
R_nW => status.OUTPUTSELECT
R_nW => status.OUTPUTSELECT
R_nW => status.OUTPUTSELECT
A[0] => Decoder0.IN1
A[0] => Mux0.IN4
A[0] => Mux1.IN3
A[0] => Mux2.IN3
A[0] => Mux3.IN3
A[0] => Mux4.IN3
A[0] => Equal3.IN3
A[1] => Decoder0.IN0
A[1] => Mux0.IN3
A[1] => Mux1.IN2
A[1] => Mux2.IN2
A[1] => Mux3.IN2
A[1] => Mux4.IN2
A[1] => Equal3.IN2
RS => ~NO_FANOUT~
DI[0] => status.DATAB
DI[1] => status.DATAB
DI[2] => status.DATAB
DI[3] => status.DATAB
DI[4] => ~NO_FANOUT~
DI[5] => ~NO_FANOUT~
DI[6] => ~NO_FANOUT~
DI[7] => ~NO_FANOUT~
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch0[0] => comb.DATAB
ch0[1] => comb.DATAB
ch0[2] => comb.DATAB
ch0[3] => comb.DATAB
ch0[4] => comb.DATAB
ch0[5] => comb.DATAB
ch0[6] => comb.DATAB
ch0[7] => comb.DATAB
ch1[0] => comb.DATAB
ch1[1] => comb.DATAB
ch1[2] => comb.DATAB
ch1[3] => comb.DATAB
ch1[4] => comb.DATAB
ch1[5] => comb.DATAB
ch1[6] => comb.DATAB
ch1[7] => comb.DATAB
ch2[0] => comb.DATAB
ch2[1] => comb.DATAB
ch2[2] => comb.DATAB
ch2[3] => comb.DATAB
ch2[4] => comb.DATAB
ch2[5] => comb.DATAB
ch2[6] => comb.DATAB
ch2[7] => comb.DATAB
ch3[0] => comb.DATAA
ch3[1] => comb.DATAA
ch3[2] => comb.DATAA
ch3[3] => comb.DATAA
ch3[4] => comb.DATAA
ch3[5] => comb.DATAA
ch3[6] => comb.DATAA
ch3[7] => comb.DATAA


|poseidon_top|bbc_mist_top:guest|bbc:BBC|mc6845:CRTC
CLOCK => cursor1.CLK
CLOCK => de2.CLK
CLOCK => de1.CLK
CLOCK => r17_light_pen_l[0].CLK
CLOCK => r17_light_pen_l[1].CLK
CLOCK => r17_light_pen_l[2].CLK
CLOCK => r17_light_pen_l[3].CLK
CLOCK => r17_light_pen_l[4].CLK
CLOCK => r17_light_pen_l[5].CLK
CLOCK => r17_light_pen_l[6].CLK
CLOCK => r17_light_pen_l[7].CLK
CLOCK => r16_light_pen_h[0].CLK
CLOCK => r16_light_pen_h[1].CLK
CLOCK => r16_light_pen_h[2].CLK
CLOCK => r16_light_pen_h[3].CLK
CLOCK => r16_light_pen_h[4].CLK
CLOCK => r16_light_pen_h[5].CLK
CLOCK => lpstb_i.CLK
CLOCK => cursor_i.CLK
CLOCK => cursor_line.CLK
CLOCK => MA[0]~reg0.CLK
CLOCK => MA[1]~reg0.CLK
CLOCK => MA[2]~reg0.CLK
CLOCK => MA[3]~reg0.CLK
CLOCK => MA[4]~reg0.CLK
CLOCK => MA[5]~reg0.CLK
CLOCK => MA[6]~reg0.CLK
CLOCK => MA[7]~reg0.CLK
CLOCK => MA[8]~reg0.CLK
CLOCK => MA[9]~reg0.CLK
CLOCK => MA[10]~reg0.CLK
CLOCK => MA[11]~reg0.CLK
CLOCK => MA[12]~reg0.CLK
CLOCK => MA[13]~reg0.CLK
CLOCK => RA[0]~reg0.CLK
CLOCK => RA[1]~reg0.CLK
CLOCK => RA[2]~reg0.CLK
CLOCK => RA[3]~reg0.CLK
CLOCK => RA[4]~reg0.CLK
CLOCK => v_sync_counter[0].CLK
CLOCK => v_sync_counter[1].CLK
CLOCK => v_sync_counter[2].CLK
CLOCK => v_sync_counter[3].CLK
CLOCK => vs.CLK
CLOCK => v_display.CLK
CLOCK => h_sync_counter[0].CLK
CLOCK => h_sync_counter[1].CLK
CLOCK => h_sync_counter[2].CLK
CLOCK => h_sync_counter[3].CLK
CLOCK => hs.CLK
CLOCK => h_display.CLK
CLOCK => ma_i[0].CLK
CLOCK => ma_i[1].CLK
CLOCK => ma_i[2].CLK
CLOCK => ma_i[3].CLK
CLOCK => ma_i[4].CLK
CLOCK => ma_i[5].CLK
CLOCK => ma_i[6].CLK
CLOCK => ma_i[7].CLK
CLOCK => ma_i[8].CLK
CLOCK => ma_i[9].CLK
CLOCK => ma_i[10].CLK
CLOCK => ma_i[11].CLK
CLOCK => ma_i[12].CLK
CLOCK => ma_i[13].CLK
CLOCK => field_counter[0].CLK
CLOCK => field_counter[1].CLK
CLOCK => field_counter[2].CLK
CLOCK => field_counter[3].CLK
CLOCK => field_counter[4].CLK
CLOCK => odd_field.CLK
CLOCK => row_counter[0].CLK
CLOCK => row_counter[1].CLK
CLOCK => row_counter[2].CLK
CLOCK => row_counter[3].CLK
CLOCK => row_counter[4].CLK
CLOCK => row_counter[5].CLK
CLOCK => row_counter[6].CLK
CLOCK => line_counter[0].CLK
CLOCK => line_counter[1].CLK
CLOCK => line_counter[2].CLK
CLOCK => line_counter[3].CLK
CLOCK => line_counter[4].CLK
CLOCK => h_counter[0].CLK
CLOCK => h_counter[1].CLK
CLOCK => h_counter[2].CLK
CLOCK => h_counter[3].CLK
CLOCK => h_counter[4].CLK
CLOCK => h_counter[5].CLK
CLOCK => h_counter[6].CLK
CLOCK => h_counter[7].CLK
CLOCK => in_adj.CLK
CLOCK => ma_row_start[0].CLK
CLOCK => ma_row_start[1].CLK
CLOCK => ma_row_start[2].CLK
CLOCK => ma_row_start[3].CLK
CLOCK => ma_row_start[4].CLK
CLOCK => ma_row_start[5].CLK
CLOCK => ma_row_start[6].CLK
CLOCK => ma_row_start[7].CLK
CLOCK => ma_row_start[8].CLK
CLOCK => ma_row_start[9].CLK
CLOCK => ma_row_start[10].CLK
CLOCK => ma_row_start[11].CLK
CLOCK => ma_row_start[12].CLK
CLOCK => ma_row_start[13].CLK
CLOCK => DO[0]~reg0.CLK
CLOCK => DO[1]~reg0.CLK
CLOCK => DO[2]~reg0.CLK
CLOCK => DO[3]~reg0.CLK
CLOCK => DO[4]~reg0.CLK
CLOCK => DO[5]~reg0.CLK
CLOCK => DO[6]~reg0.CLK
CLOCK => DO[7]~reg0.CLK
CLOCK => r15_cursor_l[0].CLK
CLOCK => r15_cursor_l[1].CLK
CLOCK => r15_cursor_l[2].CLK
CLOCK => r15_cursor_l[3].CLK
CLOCK => r15_cursor_l[4].CLK
CLOCK => r15_cursor_l[5].CLK
CLOCK => r15_cursor_l[6].CLK
CLOCK => r15_cursor_l[7].CLK
CLOCK => r14_cursor_h[0].CLK
CLOCK => r14_cursor_h[1].CLK
CLOCK => r14_cursor_h[2].CLK
CLOCK => r14_cursor_h[3].CLK
CLOCK => r14_cursor_h[4].CLK
CLOCK => r14_cursor_h[5].CLK
CLOCK => r13_start_addr_l[0].CLK
CLOCK => r13_start_addr_l[1].CLK
CLOCK => r13_start_addr_l[2].CLK
CLOCK => r13_start_addr_l[3].CLK
CLOCK => r13_start_addr_l[4].CLK
CLOCK => r13_start_addr_l[5].CLK
CLOCK => r13_start_addr_l[6].CLK
CLOCK => r13_start_addr_l[7].CLK
CLOCK => r12_start_addr_h[0].CLK
CLOCK => r12_start_addr_h[1].CLK
CLOCK => r12_start_addr_h[2].CLK
CLOCK => r12_start_addr_h[3].CLK
CLOCK => r12_start_addr_h[4].CLK
CLOCK => r12_start_addr_h[5].CLK
CLOCK => r11_cursor_end[0].CLK
CLOCK => r11_cursor_end[1].CLK
CLOCK => r11_cursor_end[2].CLK
CLOCK => r11_cursor_end[3].CLK
CLOCK => r11_cursor_end[4].CLK
CLOCK => r10_cursor_start[0].CLK
CLOCK => r10_cursor_start[1].CLK
CLOCK => r10_cursor_start[2].CLK
CLOCK => r10_cursor_start[3].CLK
CLOCK => r10_cursor_start[4].CLK
CLOCK => r10_cursor_mode[0].CLK
CLOCK => r10_cursor_mode[1].CLK
CLOCK => r09_max_scan_line_addr[0].CLK
CLOCK => r09_max_scan_line_addr[1].CLK
CLOCK => r09_max_scan_line_addr[2].CLK
CLOCK => r09_max_scan_line_addr[3].CLK
CLOCK => r09_max_scan_line_addr[4].CLK
CLOCK => r08_interlace[0].CLK
CLOCK => r08_interlace[1].CLK
CLOCK => r08_interlace[4].CLK
CLOCK => r08_interlace[5].CLK
CLOCK => r08_interlace[6].CLK
CLOCK => r08_interlace[7].CLK
CLOCK => r07_v_sync_pos[0].CLK
CLOCK => r07_v_sync_pos[1].CLK
CLOCK => r07_v_sync_pos[2].CLK
CLOCK => r07_v_sync_pos[3].CLK
CLOCK => r07_v_sync_pos[4].CLK
CLOCK => r07_v_sync_pos[5].CLK
CLOCK => r07_v_sync_pos[6].CLK
CLOCK => r06_v_displayed[0].CLK
CLOCK => r06_v_displayed[1].CLK
CLOCK => r06_v_displayed[2].CLK
CLOCK => r06_v_displayed[3].CLK
CLOCK => r06_v_displayed[4].CLK
CLOCK => r06_v_displayed[5].CLK
CLOCK => r06_v_displayed[6].CLK
CLOCK => r05_v_total_adj[0].CLK
CLOCK => r05_v_total_adj[1].CLK
CLOCK => r05_v_total_adj[2].CLK
CLOCK => r05_v_total_adj[3].CLK
CLOCK => r05_v_total_adj[4].CLK
CLOCK => r04_v_total[0].CLK
CLOCK => r04_v_total[1].CLK
CLOCK => r04_v_total[2].CLK
CLOCK => r04_v_total[3].CLK
CLOCK => r04_v_total[4].CLK
CLOCK => r04_v_total[5].CLK
CLOCK => r04_v_total[6].CLK
CLOCK => r03_h_sync_width[0].CLK
CLOCK => r03_h_sync_width[1].CLK
CLOCK => r03_h_sync_width[2].CLK
CLOCK => r03_h_sync_width[3].CLK
CLOCK => r03_v_sync_width[0].CLK
CLOCK => r03_v_sync_width[1].CLK
CLOCK => r03_v_sync_width[2].CLK
CLOCK => r03_v_sync_width[3].CLK
CLOCK => r02_h_sync_pos[0].CLK
CLOCK => r02_h_sync_pos[1].CLK
CLOCK => r02_h_sync_pos[2].CLK
CLOCK => r02_h_sync_pos[3].CLK
CLOCK => r02_h_sync_pos[4].CLK
CLOCK => r02_h_sync_pos[5].CLK
CLOCK => r02_h_sync_pos[6].CLK
CLOCK => r02_h_sync_pos[7].CLK
CLOCK => r01_h_displayed[0].CLK
CLOCK => r01_h_displayed[1].CLK
CLOCK => r01_h_displayed[2].CLK
CLOCK => r01_h_displayed[3].CLK
CLOCK => r01_h_displayed[4].CLK
CLOCK => r01_h_displayed[5].CLK
CLOCK => r01_h_displayed[6].CLK
CLOCK => r01_h_displayed[7].CLK
CLOCK => r00_h_total[0].CLK
CLOCK => r00_h_total[1].CLK
CLOCK => r00_h_total[2].CLK
CLOCK => r00_h_total[3].CLK
CLOCK => r00_h_total[4].CLK
CLOCK => r00_h_total[5].CLK
CLOCK => r00_h_total[6].CLK
CLOCK => r00_h_total[7].CLK
CLOCK => addr_reg[0].CLK
CLOCK => addr_reg[1].CLK
CLOCK => addr_reg[2].CLK
CLOCK => addr_reg[3].CLK
CLOCK => addr_reg[4].CLK
CLKEN => ma_row_start[13].ENA
CLKEN => ma_row_start[12].ENA
CLKEN => ma_row_start[11].ENA
CLKEN => ma_row_start[10].ENA
CLKEN => ma_row_start[9].ENA
CLKEN => ma_row_start[8].ENA
CLKEN => ma_row_start[7].ENA
CLKEN => ma_row_start[6].ENA
CLKEN => ma_row_start[5].ENA
CLKEN => ma_row_start[4].ENA
CLKEN => ma_row_start[3].ENA
CLKEN => ma_row_start[2].ENA
CLKEN => ma_row_start[1].ENA
CLKEN => ma_row_start[0].ENA
CLKEN => in_adj.ENA
CLKEN => h_counter[7].ENA
CLKEN => h_counter[6].ENA
CLKEN => h_counter[5].ENA
CLKEN => h_counter[4].ENA
CLKEN => h_counter[3].ENA
CLKEN => h_counter[2].ENA
CLKEN => h_counter[1].ENA
CLKEN => h_counter[0].ENA
CLKEN => line_counter[4].ENA
CLKEN => line_counter[3].ENA
CLKEN => line_counter[2].ENA
CLKEN => line_counter[1].ENA
CLKEN => line_counter[0].ENA
CLKEN => row_counter[6].ENA
CLKEN => row_counter[5].ENA
CLKEN => row_counter[4].ENA
CLKEN => row_counter[3].ENA
CLKEN => row_counter[2].ENA
CLKEN => row_counter[1].ENA
CLKEN => row_counter[0].ENA
CLKEN => odd_field.ENA
CLKEN => field_counter[4].ENA
CLKEN => field_counter[3].ENA
CLKEN => field_counter[2].ENA
CLKEN => field_counter[1].ENA
CLKEN => field_counter[0].ENA
CLKEN => ma_i[13].ENA
CLKEN => ma_i[12].ENA
CLKEN => ma_i[11].ENA
CLKEN => ma_i[10].ENA
CLKEN => ma_i[9].ENA
CLKEN => ma_i[8].ENA
CLKEN => ma_i[7].ENA
CLKEN => ma_i[6].ENA
CLKEN => ma_i[5].ENA
CLKEN => ma_i[4].ENA
CLKEN => ma_i[3].ENA
CLKEN => ma_i[2].ENA
CLKEN => ma_i[1].ENA
CLKEN => ma_i[0].ENA
CLKEN => h_display.ENA
CLKEN => hs.ENA
CLKEN => h_sync_counter[3].ENA
CLKEN => h_sync_counter[2].ENA
CLKEN => h_sync_counter[1].ENA
CLKEN => h_sync_counter[0].ENA
CLKEN => v_display.ENA
CLKEN => vs.ENA
CLKEN => v_sync_counter[3].ENA
CLKEN => v_sync_counter[2].ENA
CLKEN => v_sync_counter[1].ENA
CLKEN => v_sync_counter[0].ENA
CLKEN => RA[4]~reg0.ENA
CLKEN => RA[3]~reg0.ENA
CLKEN => RA[2]~reg0.ENA
CLKEN => RA[1]~reg0.ENA
CLKEN => RA[0]~reg0.ENA
CLKEN => MA[13]~reg0.ENA
CLKEN => MA[12]~reg0.ENA
CLKEN => MA[11]~reg0.ENA
CLKEN => MA[10]~reg0.ENA
CLKEN => MA[9]~reg0.ENA
CLKEN => MA[8]~reg0.ENA
CLKEN => MA[7]~reg0.ENA
CLKEN => MA[6]~reg0.ENA
CLKEN => MA[5]~reg0.ENA
CLKEN => MA[4]~reg0.ENA
CLKEN => MA[3]~reg0.ENA
CLKEN => MA[2]~reg0.ENA
CLKEN => MA[1]~reg0.ENA
CLKEN => de1.ENA
CLKEN => de2.ENA
CLKEN => MA[0]~reg0.ENA
CLKEN => cursor_line.ENA
CLKEN => cursor_i.ENA
CLKEN => lpstb_i.ENA
CLKEN => r16_light_pen_h[5].ENA
CLKEN => r16_light_pen_h[4].ENA
CLKEN => r16_light_pen_h[3].ENA
CLKEN => r16_light_pen_h[2].ENA
CLKEN => r16_light_pen_h[1].ENA
CLKEN => r16_light_pen_h[0].ENA
CLKEN => r17_light_pen_l[7].ENA
CLKEN => r17_light_pen_l[6].ENA
CLKEN => r17_light_pen_l[5].ENA
CLKEN => r17_light_pen_l[4].ENA
CLKEN => r17_light_pen_l[3].ENA
CLKEN => r17_light_pen_l[2].ENA
CLKEN => r17_light_pen_l[1].ENA
CLKEN => cursor1.ENA
CLKEN => r17_light_pen_l[0].ENA
nRESET => DO[0]~reg0.ACLR
nRESET => DO[1]~reg0.ACLR
nRESET => DO[2]~reg0.ACLR
nRESET => DO[3]~reg0.ACLR
nRESET => DO[4]~reg0.ACLR
nRESET => DO[5]~reg0.ACLR
nRESET => DO[6]~reg0.ACLR
nRESET => DO[7]~reg0.ACLR
nRESET => r15_cursor_l[0].ACLR
nRESET => r15_cursor_l[1].ACLR
nRESET => r15_cursor_l[2].ACLR
nRESET => r15_cursor_l[3].ACLR
nRESET => r15_cursor_l[4].ACLR
nRESET => r15_cursor_l[5].ACLR
nRESET => r15_cursor_l[6].ACLR
nRESET => r15_cursor_l[7].ACLR
nRESET => r14_cursor_h[0].ACLR
nRESET => r14_cursor_h[1].ACLR
nRESET => r14_cursor_h[2].ACLR
nRESET => r14_cursor_h[3].ACLR
nRESET => r14_cursor_h[4].ACLR
nRESET => r14_cursor_h[5].ACLR
nRESET => r13_start_addr_l[0].ACLR
nRESET => r13_start_addr_l[1].ACLR
nRESET => r13_start_addr_l[2].ACLR
nRESET => r13_start_addr_l[3].ACLR
nRESET => r13_start_addr_l[4].ACLR
nRESET => r13_start_addr_l[5].ACLR
nRESET => r13_start_addr_l[6].ACLR
nRESET => r13_start_addr_l[7].ACLR
nRESET => r12_start_addr_h[0].ACLR
nRESET => r12_start_addr_h[1].ACLR
nRESET => r12_start_addr_h[2].ACLR
nRESET => r12_start_addr_h[3].ACLR
nRESET => r12_start_addr_h[4].ACLR
nRESET => r12_start_addr_h[5].ACLR
nRESET => r11_cursor_end[0].ACLR
nRESET => r11_cursor_end[1].ACLR
nRESET => r11_cursor_end[2].ACLR
nRESET => r11_cursor_end[3].ACLR
nRESET => r11_cursor_end[4].ACLR
nRESET => r10_cursor_start[0].ACLR
nRESET => r10_cursor_start[1].ACLR
nRESET => r10_cursor_start[2].ACLR
nRESET => r10_cursor_start[3].ACLR
nRESET => r10_cursor_start[4].ACLR
nRESET => r10_cursor_mode[0].ACLR
nRESET => r10_cursor_mode[1].ACLR
nRESET => r09_max_scan_line_addr[0].ACLR
nRESET => r09_max_scan_line_addr[1].ACLR
nRESET => r09_max_scan_line_addr[2].ACLR
nRESET => r09_max_scan_line_addr[3].ACLR
nRESET => r09_max_scan_line_addr[4].ACLR
nRESET => r08_interlace[0].ACLR
nRESET => r08_interlace[1].ACLR
nRESET => r08_interlace[4].ACLR
nRESET => r08_interlace[5].ACLR
nRESET => r08_interlace[6].ACLR
nRESET => r08_interlace[7].ACLR
nRESET => r07_v_sync_pos[0].ACLR
nRESET => r07_v_sync_pos[1].ACLR
nRESET => r07_v_sync_pos[2].ACLR
nRESET => r07_v_sync_pos[3].ACLR
nRESET => r07_v_sync_pos[4].ACLR
nRESET => r07_v_sync_pos[5].ACLR
nRESET => r07_v_sync_pos[6].ACLR
nRESET => r06_v_displayed[0].ACLR
nRESET => r06_v_displayed[1].ACLR
nRESET => r06_v_displayed[2].ACLR
nRESET => r06_v_displayed[3].ACLR
nRESET => r06_v_displayed[4].ACLR
nRESET => r06_v_displayed[5].ACLR
nRESET => r06_v_displayed[6].ACLR
nRESET => r05_v_total_adj[0].ACLR
nRESET => r05_v_total_adj[1].ACLR
nRESET => r05_v_total_adj[2].ACLR
nRESET => r05_v_total_adj[3].ACLR
nRESET => r05_v_total_adj[4].ACLR
nRESET => r04_v_total[0].ACLR
nRESET => r04_v_total[1].ACLR
nRESET => r04_v_total[2].ACLR
nRESET => r04_v_total[3].ACLR
nRESET => r04_v_total[4].ACLR
nRESET => r04_v_total[5].ACLR
nRESET => r04_v_total[6].ACLR
nRESET => r03_h_sync_width[0].ACLR
nRESET => r03_h_sync_width[1].ACLR
nRESET => r03_h_sync_width[2].ACLR
nRESET => r03_h_sync_width[3].ACLR
nRESET => r03_v_sync_width[0].ACLR
nRESET => r03_v_sync_width[1].ACLR
nRESET => r03_v_sync_width[2].ACLR
nRESET => r03_v_sync_width[3].ACLR
nRESET => r02_h_sync_pos[0].ACLR
nRESET => r02_h_sync_pos[1].ACLR
nRESET => r02_h_sync_pos[2].ACLR
nRESET => r02_h_sync_pos[3].ACLR
nRESET => r02_h_sync_pos[4].ACLR
nRESET => r02_h_sync_pos[5].ACLR
nRESET => r02_h_sync_pos[6].ACLR
nRESET => r02_h_sync_pos[7].ACLR
nRESET => r01_h_displayed[0].ACLR
nRESET => r01_h_displayed[1].ACLR
nRESET => r01_h_displayed[2].ACLR
nRESET => r01_h_displayed[3].ACLR
nRESET => r01_h_displayed[4].ACLR
nRESET => r01_h_displayed[5].ACLR
nRESET => r01_h_displayed[6].ACLR
nRESET => r01_h_displayed[7].ACLR
nRESET => r00_h_total[0].ACLR
nRESET => r00_h_total[1].ACLR
nRESET => r00_h_total[2].ACLR
nRESET => r00_h_total[3].ACLR
nRESET => r00_h_total[4].ACLR
nRESET => r00_h_total[5].ACLR
nRESET => r00_h_total[6].ACLR
nRESET => r00_h_total[7].ACLR
nRESET => addr_reg[0].ACLR
nRESET => addr_reg[1].ACLR
nRESET => addr_reg[2].ACLR
nRESET => addr_reg[3].ACLR
nRESET => addr_reg[4].ACLR
nRESET => v_sync_counter[0].ACLR
nRESET => v_sync_counter[1].ACLR
nRESET => v_sync_counter[2].ACLR
nRESET => v_sync_counter[3].ACLR
nRESET => vs.ACLR
nRESET => v_display.ACLR
nRESET => h_sync_counter[0].ACLR
nRESET => h_sync_counter[1].ACLR
nRESET => h_sync_counter[2].ACLR
nRESET => h_sync_counter[3].ACLR
nRESET => hs.ACLR
nRESET => h_display.ACLR
nRESET => MA[0]~reg0.ACLR
nRESET => MA[1]~reg0.ACLR
nRESET => MA[2]~reg0.ACLR
nRESET => MA[3]~reg0.ACLR
nRESET => MA[4]~reg0.ACLR
nRESET => MA[5]~reg0.ACLR
nRESET => MA[6]~reg0.ACLR
nRESET => MA[7]~reg0.ACLR
nRESET => MA[8]~reg0.ACLR
nRESET => MA[9]~reg0.ACLR
nRESET => MA[10]~reg0.ACLR
nRESET => MA[11]~reg0.ACLR
nRESET => MA[12]~reg0.ACLR
nRESET => MA[13]~reg0.ACLR
nRESET => RA[0]~reg0.ACLR
nRESET => RA[1]~reg0.ACLR
nRESET => RA[2]~reg0.ACLR
nRESET => RA[3]~reg0.ACLR
nRESET => RA[4]~reg0.ACLR
nRESET => ma_i[0].ACLR
nRESET => ma_i[1].ACLR
nRESET => ma_i[2].ACLR
nRESET => ma_i[3].ACLR
nRESET => ma_i[4].ACLR
nRESET => ma_i[5].ACLR
nRESET => ma_i[6].ACLR
nRESET => ma_i[7].ACLR
nRESET => ma_i[8].ACLR
nRESET => ma_i[9].ACLR
nRESET => ma_i[10].ACLR
nRESET => ma_i[11].ACLR
nRESET => ma_i[12].ACLR
nRESET => ma_i[13].ACLR
nRESET => field_counter[0].ACLR
nRESET => field_counter[1].ACLR
nRESET => field_counter[2].ACLR
nRESET => field_counter[3].ACLR
nRESET => field_counter[4].ACLR
nRESET => odd_field.ACLR
nRESET => row_counter[0].ACLR
nRESET => row_counter[1].ACLR
nRESET => row_counter[2].ACLR
nRESET => row_counter[3].ACLR
nRESET => row_counter[4].ACLR
nRESET => row_counter[5].ACLR
nRESET => row_counter[6].ACLR
nRESET => line_counter[0].ACLR
nRESET => line_counter[1].ACLR
nRESET => line_counter[2].ACLR
nRESET => line_counter[3].ACLR
nRESET => line_counter[4].ACLR
nRESET => h_counter[0].ACLR
nRESET => h_counter[1].ACLR
nRESET => h_counter[2].ACLR
nRESET => h_counter[3].ACLR
nRESET => h_counter[4].ACLR
nRESET => h_counter[5].ACLR
nRESET => h_counter[6].ACLR
nRESET => h_counter[7].ACLR
nRESET => in_adj.ACLR
nRESET => ma_row_start[0].ACLR
nRESET => ma_row_start[1].ACLR
nRESET => ma_row_start[2].ACLR
nRESET => ma_row_start[3].ACLR
nRESET => ma_row_start[4].ACLR
nRESET => ma_row_start[5].ACLR
nRESET => ma_row_start[6].ACLR
nRESET => ma_row_start[7].ACLR
nRESET => ma_row_start[8].ACLR
nRESET => ma_row_start[9].ACLR
nRESET => ma_row_start[10].ACLR
nRESET => ma_row_start[11].ACLR
nRESET => ma_row_start[12].ACLR
nRESET => ma_row_start[13].ACLR
nRESET => cursor_i.ACLR
nRESET => cursor_line.ACLR
nRESET => r17_light_pen_l[0].ACLR
nRESET => r17_light_pen_l[1].ACLR
nRESET => r17_light_pen_l[2].ACLR
nRESET => r17_light_pen_l[3].ACLR
nRESET => r17_light_pen_l[4].ACLR
nRESET => r17_light_pen_l[5].ACLR
nRESET => r17_light_pen_l[6].ACLR
nRESET => r17_light_pen_l[7].ACLR
nRESET => r16_light_pen_h[0].ACLR
nRESET => r16_light_pen_h[1].ACLR
nRESET => r16_light_pen_h[2].ACLR
nRESET => r16_light_pen_h[3].ACLR
nRESET => r16_light_pen_h[4].ACLR
nRESET => r16_light_pen_h[5].ACLR
nRESET => lpstb_i.ACLR
ENABLE => addr_reg[4].ENA
ENABLE => addr_reg[3].ENA
ENABLE => addr_reg[2].ENA
ENABLE => addr_reg[1].ENA
ENABLE => addr_reg[0].ENA
ENABLE => r00_h_total[7].ENA
ENABLE => r00_h_total[6].ENA
ENABLE => r00_h_total[5].ENA
ENABLE => r00_h_total[4].ENA
ENABLE => r00_h_total[3].ENA
ENABLE => r00_h_total[2].ENA
ENABLE => r00_h_total[1].ENA
ENABLE => r00_h_total[0].ENA
ENABLE => r01_h_displayed[7].ENA
ENABLE => r01_h_displayed[6].ENA
ENABLE => r01_h_displayed[5].ENA
ENABLE => r01_h_displayed[4].ENA
ENABLE => r01_h_displayed[3].ENA
ENABLE => r01_h_displayed[2].ENA
ENABLE => r01_h_displayed[1].ENA
ENABLE => r01_h_displayed[0].ENA
ENABLE => r02_h_sync_pos[7].ENA
ENABLE => r02_h_sync_pos[6].ENA
ENABLE => r02_h_sync_pos[5].ENA
ENABLE => r02_h_sync_pos[4].ENA
ENABLE => r02_h_sync_pos[3].ENA
ENABLE => r02_h_sync_pos[2].ENA
ENABLE => r02_h_sync_pos[1].ENA
ENABLE => r02_h_sync_pos[0].ENA
ENABLE => r03_v_sync_width[3].ENA
ENABLE => r03_v_sync_width[2].ENA
ENABLE => r03_v_sync_width[1].ENA
ENABLE => r03_v_sync_width[0].ENA
ENABLE => r03_h_sync_width[3].ENA
ENABLE => r03_h_sync_width[2].ENA
ENABLE => r03_h_sync_width[1].ENA
ENABLE => r03_h_sync_width[0].ENA
ENABLE => r04_v_total[6].ENA
ENABLE => r04_v_total[5].ENA
ENABLE => r04_v_total[4].ENA
ENABLE => r04_v_total[3].ENA
ENABLE => r04_v_total[2].ENA
ENABLE => r04_v_total[1].ENA
ENABLE => r04_v_total[0].ENA
ENABLE => r05_v_total_adj[4].ENA
ENABLE => r05_v_total_adj[3].ENA
ENABLE => r05_v_total_adj[2].ENA
ENABLE => r05_v_total_adj[1].ENA
ENABLE => r05_v_total_adj[0].ENA
ENABLE => r06_v_displayed[6].ENA
ENABLE => r06_v_displayed[5].ENA
ENABLE => r06_v_displayed[4].ENA
ENABLE => r06_v_displayed[3].ENA
ENABLE => r06_v_displayed[2].ENA
ENABLE => r06_v_displayed[1].ENA
ENABLE => r06_v_displayed[0].ENA
ENABLE => r07_v_sync_pos[6].ENA
ENABLE => r07_v_sync_pos[5].ENA
ENABLE => r07_v_sync_pos[4].ENA
ENABLE => r07_v_sync_pos[3].ENA
ENABLE => r07_v_sync_pos[2].ENA
ENABLE => r07_v_sync_pos[1].ENA
ENABLE => r07_v_sync_pos[0].ENA
ENABLE => r08_interlace[7].ENA
ENABLE => r08_interlace[6].ENA
ENABLE => r08_interlace[5].ENA
ENABLE => r08_interlace[4].ENA
ENABLE => r08_interlace[1].ENA
ENABLE => r08_interlace[0].ENA
ENABLE => r09_max_scan_line_addr[4].ENA
ENABLE => r09_max_scan_line_addr[3].ENA
ENABLE => r09_max_scan_line_addr[2].ENA
ENABLE => r09_max_scan_line_addr[1].ENA
ENABLE => r09_max_scan_line_addr[0].ENA
ENABLE => r10_cursor_mode[1].ENA
ENABLE => r10_cursor_mode[0].ENA
ENABLE => r10_cursor_start[4].ENA
ENABLE => r10_cursor_start[3].ENA
ENABLE => r10_cursor_start[2].ENA
ENABLE => r10_cursor_start[1].ENA
ENABLE => r10_cursor_start[0].ENA
ENABLE => r11_cursor_end[4].ENA
ENABLE => r11_cursor_end[3].ENA
ENABLE => r11_cursor_end[2].ENA
ENABLE => r11_cursor_end[1].ENA
ENABLE => r11_cursor_end[0].ENA
ENABLE => r12_start_addr_h[5].ENA
ENABLE => r12_start_addr_h[4].ENA
ENABLE => r12_start_addr_h[3].ENA
ENABLE => r12_start_addr_h[2].ENA
ENABLE => r12_start_addr_h[1].ENA
ENABLE => r12_start_addr_h[0].ENA
ENABLE => r13_start_addr_l[7].ENA
ENABLE => r13_start_addr_l[6].ENA
ENABLE => r13_start_addr_l[5].ENA
ENABLE => r13_start_addr_l[4].ENA
ENABLE => r13_start_addr_l[3].ENA
ENABLE => r13_start_addr_l[2].ENA
ENABLE => r13_start_addr_l[1].ENA
ENABLE => r13_start_addr_l[0].ENA
ENABLE => r14_cursor_h[5].ENA
ENABLE => r14_cursor_h[4].ENA
ENABLE => r14_cursor_h[3].ENA
ENABLE => r14_cursor_h[2].ENA
ENABLE => r14_cursor_h[1].ENA
ENABLE => r14_cursor_h[0].ENA
ENABLE => r15_cursor_l[7].ENA
ENABLE => r15_cursor_l[6].ENA
ENABLE => r15_cursor_l[5].ENA
ENABLE => r15_cursor_l[4].ENA
ENABLE => r15_cursor_l[3].ENA
ENABLE => r15_cursor_l[2].ENA
ENABLE => r15_cursor_l[1].ENA
ENABLE => r15_cursor_l[0].ENA
ENABLE => DO[7]~reg0.ENA
ENABLE => DO[6]~reg0.ENA
ENABLE => DO[5]~reg0.ENA
ENABLE => DO[4]~reg0.ENA
ENABLE => DO[3]~reg0.ENA
ENABLE => DO[2]~reg0.ENA
ENABLE => DO[1]~reg0.ENA
ENABLE => DO[0]~reg0.ENA
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => DO.OUTPUTSELECT
R_nW => addr_reg.OUTPUTSELECT
R_nW => addr_reg.OUTPUTSELECT
R_nW => addr_reg.OUTPUTSELECT
R_nW => addr_reg.OUTPUTSELECT
R_nW => addr_reg.OUTPUTSELECT
R_nW => r00_h_total.OUTPUTSELECT
R_nW => r00_h_total.OUTPUTSELECT
R_nW => r00_h_total.OUTPUTSELECT
R_nW => r00_h_total.OUTPUTSELECT
R_nW => r00_h_total.OUTPUTSELECT
R_nW => r00_h_total.OUTPUTSELECT
R_nW => r00_h_total.OUTPUTSELECT
R_nW => r00_h_total.OUTPUTSELECT
R_nW => r01_h_displayed.OUTPUTSELECT
R_nW => r01_h_displayed.OUTPUTSELECT
R_nW => r01_h_displayed.OUTPUTSELECT
R_nW => r01_h_displayed.OUTPUTSELECT
R_nW => r01_h_displayed.OUTPUTSELECT
R_nW => r01_h_displayed.OUTPUTSELECT
R_nW => r01_h_displayed.OUTPUTSELECT
R_nW => r01_h_displayed.OUTPUTSELECT
R_nW => r02_h_sync_pos.OUTPUTSELECT
R_nW => r02_h_sync_pos.OUTPUTSELECT
R_nW => r02_h_sync_pos.OUTPUTSELECT
R_nW => r02_h_sync_pos.OUTPUTSELECT
R_nW => r02_h_sync_pos.OUTPUTSELECT
R_nW => r02_h_sync_pos.OUTPUTSELECT
R_nW => r02_h_sync_pos.OUTPUTSELECT
R_nW => r02_h_sync_pos.OUTPUTSELECT
R_nW => r03_v_sync_width.OUTPUTSELECT
R_nW => r03_v_sync_width.OUTPUTSELECT
R_nW => r03_v_sync_width.OUTPUTSELECT
R_nW => r03_v_sync_width.OUTPUTSELECT
R_nW => r03_h_sync_width.OUTPUTSELECT
R_nW => r03_h_sync_width.OUTPUTSELECT
R_nW => r03_h_sync_width.OUTPUTSELECT
R_nW => r03_h_sync_width.OUTPUTSELECT
R_nW => r04_v_total.OUTPUTSELECT
R_nW => r04_v_total.OUTPUTSELECT
R_nW => r04_v_total.OUTPUTSELECT
R_nW => r04_v_total.OUTPUTSELECT
R_nW => r04_v_total.OUTPUTSELECT
R_nW => r04_v_total.OUTPUTSELECT
R_nW => r04_v_total.OUTPUTSELECT
R_nW => r05_v_total_adj.OUTPUTSELECT
R_nW => r05_v_total_adj.OUTPUTSELECT
R_nW => r05_v_total_adj.OUTPUTSELECT
R_nW => r05_v_total_adj.OUTPUTSELECT
R_nW => r05_v_total_adj.OUTPUTSELECT
R_nW => r06_v_displayed.OUTPUTSELECT
R_nW => r06_v_displayed.OUTPUTSELECT
R_nW => r06_v_displayed.OUTPUTSELECT
R_nW => r06_v_displayed.OUTPUTSELECT
R_nW => r06_v_displayed.OUTPUTSELECT
R_nW => r06_v_displayed.OUTPUTSELECT
R_nW => r06_v_displayed.OUTPUTSELECT
R_nW => r07_v_sync_pos.OUTPUTSELECT
R_nW => r07_v_sync_pos.OUTPUTSELECT
R_nW => r07_v_sync_pos.OUTPUTSELECT
R_nW => r07_v_sync_pos.OUTPUTSELECT
R_nW => r07_v_sync_pos.OUTPUTSELECT
R_nW => r07_v_sync_pos.OUTPUTSELECT
R_nW => r07_v_sync_pos.OUTPUTSELECT
R_nW => r08_interlace.OUTPUTSELECT
R_nW => r08_interlace.OUTPUTSELECT
R_nW => r08_interlace.OUTPUTSELECT
R_nW => r08_interlace.OUTPUTSELECT
R_nW => r08_interlace.OUTPUTSELECT
R_nW => r08_interlace.OUTPUTSELECT
R_nW => r09_max_scan_line_addr.OUTPUTSELECT
R_nW => r09_max_scan_line_addr.OUTPUTSELECT
R_nW => r09_max_scan_line_addr.OUTPUTSELECT
R_nW => r09_max_scan_line_addr.OUTPUTSELECT
R_nW => r09_max_scan_line_addr.OUTPUTSELECT
R_nW => r10_cursor_mode.OUTPUTSELECT
R_nW => r10_cursor_mode.OUTPUTSELECT
R_nW => r10_cursor_start.OUTPUTSELECT
R_nW => r10_cursor_start.OUTPUTSELECT
R_nW => r10_cursor_start.OUTPUTSELECT
R_nW => r10_cursor_start.OUTPUTSELECT
R_nW => r10_cursor_start.OUTPUTSELECT
R_nW => r11_cursor_end.OUTPUTSELECT
R_nW => r11_cursor_end.OUTPUTSELECT
R_nW => r11_cursor_end.OUTPUTSELECT
R_nW => r11_cursor_end.OUTPUTSELECT
R_nW => r11_cursor_end.OUTPUTSELECT
R_nW => r12_start_addr_h.OUTPUTSELECT
R_nW => r12_start_addr_h.OUTPUTSELECT
R_nW => r12_start_addr_h.OUTPUTSELECT
R_nW => r12_start_addr_h.OUTPUTSELECT
R_nW => r12_start_addr_h.OUTPUTSELECT
R_nW => r12_start_addr_h.OUTPUTSELECT
R_nW => r13_start_addr_l.OUTPUTSELECT
R_nW => r13_start_addr_l.OUTPUTSELECT
R_nW => r13_start_addr_l.OUTPUTSELECT
R_nW => r13_start_addr_l.OUTPUTSELECT
R_nW => r13_start_addr_l.OUTPUTSELECT
R_nW => r13_start_addr_l.OUTPUTSELECT
R_nW => r13_start_addr_l.OUTPUTSELECT
R_nW => r13_start_addr_l.OUTPUTSELECT
R_nW => r14_cursor_h.OUTPUTSELECT
R_nW => r14_cursor_h.OUTPUTSELECT
R_nW => r14_cursor_h.OUTPUTSELECT
R_nW => r14_cursor_h.OUTPUTSELECT
R_nW => r14_cursor_h.OUTPUTSELECT
R_nW => r14_cursor_h.OUTPUTSELECT
R_nW => r15_cursor_l.OUTPUTSELECT
R_nW => r15_cursor_l.OUTPUTSELECT
R_nW => r15_cursor_l.OUTPUTSELECT
R_nW => r15_cursor_l.OUTPUTSELECT
R_nW => r15_cursor_l.OUTPUTSELECT
R_nW => r15_cursor_l.OUTPUTSELECT
R_nW => r15_cursor_l.OUTPUTSELECT
R_nW => r15_cursor_l.OUTPUTSELECT
RS => addr_reg.OUTPUTSELECT
RS => addr_reg.OUTPUTSELECT
RS => addr_reg.OUTPUTSELECT
RS => addr_reg.OUTPUTSELECT
RS => addr_reg.OUTPUTSELECT
RS => r00_h_total.OUTPUTSELECT
RS => r00_h_total.OUTPUTSELECT
RS => r00_h_total.OUTPUTSELECT
RS => r00_h_total.OUTPUTSELECT
RS => r00_h_total.OUTPUTSELECT
RS => r00_h_total.OUTPUTSELECT
RS => r00_h_total.OUTPUTSELECT
RS => r00_h_total.OUTPUTSELECT
RS => r01_h_displayed.OUTPUTSELECT
RS => r01_h_displayed.OUTPUTSELECT
RS => r01_h_displayed.OUTPUTSELECT
RS => r01_h_displayed.OUTPUTSELECT
RS => r01_h_displayed.OUTPUTSELECT
RS => r01_h_displayed.OUTPUTSELECT
RS => r01_h_displayed.OUTPUTSELECT
RS => r01_h_displayed.OUTPUTSELECT
RS => r02_h_sync_pos.OUTPUTSELECT
RS => r02_h_sync_pos.OUTPUTSELECT
RS => r02_h_sync_pos.OUTPUTSELECT
RS => r02_h_sync_pos.OUTPUTSELECT
RS => r02_h_sync_pos.OUTPUTSELECT
RS => r02_h_sync_pos.OUTPUTSELECT
RS => r02_h_sync_pos.OUTPUTSELECT
RS => r02_h_sync_pos.OUTPUTSELECT
RS => r03_v_sync_width.OUTPUTSELECT
RS => r03_v_sync_width.OUTPUTSELECT
RS => r03_v_sync_width.OUTPUTSELECT
RS => r03_v_sync_width.OUTPUTSELECT
RS => r03_h_sync_width.OUTPUTSELECT
RS => r03_h_sync_width.OUTPUTSELECT
RS => r03_h_sync_width.OUTPUTSELECT
RS => r03_h_sync_width.OUTPUTSELECT
RS => r04_v_total.OUTPUTSELECT
RS => r04_v_total.OUTPUTSELECT
RS => r04_v_total.OUTPUTSELECT
RS => r04_v_total.OUTPUTSELECT
RS => r04_v_total.OUTPUTSELECT
RS => r04_v_total.OUTPUTSELECT
RS => r04_v_total.OUTPUTSELECT
RS => r05_v_total_adj.OUTPUTSELECT
RS => r05_v_total_adj.OUTPUTSELECT
RS => r05_v_total_adj.OUTPUTSELECT
RS => r05_v_total_adj.OUTPUTSELECT
RS => r05_v_total_adj.OUTPUTSELECT
RS => r06_v_displayed.OUTPUTSELECT
RS => r06_v_displayed.OUTPUTSELECT
RS => r06_v_displayed.OUTPUTSELECT
RS => r06_v_displayed.OUTPUTSELECT
RS => r06_v_displayed.OUTPUTSELECT
RS => r06_v_displayed.OUTPUTSELECT
RS => r06_v_displayed.OUTPUTSELECT
RS => r07_v_sync_pos.OUTPUTSELECT
RS => r07_v_sync_pos.OUTPUTSELECT
RS => r07_v_sync_pos.OUTPUTSELECT
RS => r07_v_sync_pos.OUTPUTSELECT
RS => r07_v_sync_pos.OUTPUTSELECT
RS => r07_v_sync_pos.OUTPUTSELECT
RS => r07_v_sync_pos.OUTPUTSELECT
RS => r08_interlace.OUTPUTSELECT
RS => r08_interlace.OUTPUTSELECT
RS => r08_interlace.OUTPUTSELECT
RS => r08_interlace.OUTPUTSELECT
RS => r08_interlace.OUTPUTSELECT
RS => r08_interlace.OUTPUTSELECT
RS => r09_max_scan_line_addr.OUTPUTSELECT
RS => r09_max_scan_line_addr.OUTPUTSELECT
RS => r09_max_scan_line_addr.OUTPUTSELECT
RS => r09_max_scan_line_addr.OUTPUTSELECT
RS => r09_max_scan_line_addr.OUTPUTSELECT
RS => r10_cursor_mode.OUTPUTSELECT
RS => r10_cursor_mode.OUTPUTSELECT
RS => r10_cursor_start.OUTPUTSELECT
RS => r10_cursor_start.OUTPUTSELECT
RS => r10_cursor_start.OUTPUTSELECT
RS => r10_cursor_start.OUTPUTSELECT
RS => r10_cursor_start.OUTPUTSELECT
RS => r11_cursor_end.OUTPUTSELECT
RS => r11_cursor_end.OUTPUTSELECT
RS => r11_cursor_end.OUTPUTSELECT
RS => r11_cursor_end.OUTPUTSELECT
RS => r11_cursor_end.OUTPUTSELECT
RS => r12_start_addr_h.OUTPUTSELECT
RS => r12_start_addr_h.OUTPUTSELECT
RS => r12_start_addr_h.OUTPUTSELECT
RS => r12_start_addr_h.OUTPUTSELECT
RS => r12_start_addr_h.OUTPUTSELECT
RS => r12_start_addr_h.OUTPUTSELECT
RS => r13_start_addr_l.OUTPUTSELECT
RS => r13_start_addr_l.OUTPUTSELECT
RS => r13_start_addr_l.OUTPUTSELECT
RS => r13_start_addr_l.OUTPUTSELECT
RS => r13_start_addr_l.OUTPUTSELECT
RS => r13_start_addr_l.OUTPUTSELECT
RS => r13_start_addr_l.OUTPUTSELECT
RS => r13_start_addr_l.OUTPUTSELECT
RS => r14_cursor_h.OUTPUTSELECT
RS => r14_cursor_h.OUTPUTSELECT
RS => r14_cursor_h.OUTPUTSELECT
RS => r14_cursor_h.OUTPUTSELECT
RS => r14_cursor_h.OUTPUTSELECT
RS => r14_cursor_h.OUTPUTSELECT
RS => r15_cursor_l.OUTPUTSELECT
RS => r15_cursor_l.OUTPUTSELECT
RS => r15_cursor_l.OUTPUTSELECT
RS => r15_cursor_l.OUTPUTSELECT
RS => r15_cursor_l.OUTPUTSELECT
RS => r15_cursor_l.OUTPUTSELECT
RS => r15_cursor_l.OUTPUTSELECT
RS => r15_cursor_l.OUTPUTSELECT
DI[0] => Mux15.IN0
DI[0] => Mux23.IN0
DI[0] => Mux31.IN0
DI[0] => Mux39.IN0
DI[0] => Mux46.IN0
DI[0] => Mux51.IN0
DI[0] => Mux58.IN0
DI[0] => Mux65.IN0
DI[0] => Mux71.IN0
DI[0] => Mux76.IN0
DI[0] => Mux83.IN0
DI[0] => Mux88.IN0
DI[0] => Mux94.IN0
DI[0] => Mux102.IN0
DI[0] => Mux108.IN0
DI[0] => Mux116.IN0
DI[0] => addr_reg.DATAB
DI[1] => Mux14.IN0
DI[1] => Mux22.IN0
DI[1] => Mux30.IN0
DI[1] => Mux38.IN0
DI[1] => Mux45.IN0
DI[1] => Mux50.IN0
DI[1] => Mux57.IN0
DI[1] => Mux64.IN0
DI[1] => Mux70.IN0
DI[1] => Mux75.IN0
DI[1] => Mux82.IN0
DI[1] => Mux87.IN0
DI[1] => Mux93.IN0
DI[1] => Mux101.IN0
DI[1] => Mux107.IN0
DI[1] => Mux115.IN0
DI[1] => addr_reg.DATAB
DI[2] => Mux13.IN0
DI[2] => Mux21.IN0
DI[2] => Mux29.IN0
DI[2] => Mux37.IN0
DI[2] => Mux44.IN0
DI[2] => Mux49.IN0
DI[2] => Mux56.IN0
DI[2] => Mux63.IN0
DI[2] => Mux74.IN0
DI[2] => Mux81.IN0
DI[2] => Mux86.IN0
DI[2] => Mux92.IN0
DI[2] => Mux100.IN0
DI[2] => Mux106.IN0
DI[2] => Mux114.IN0
DI[2] => addr_reg.DATAB
DI[3] => Mux12.IN0
DI[3] => Mux20.IN0
DI[3] => Mux28.IN0
DI[3] => Mux36.IN0
DI[3] => Mux43.IN0
DI[3] => Mux48.IN0
DI[3] => Mux55.IN0
DI[3] => Mux62.IN0
DI[3] => Mux73.IN0
DI[3] => Mux80.IN0
DI[3] => Mux85.IN0
DI[3] => Mux91.IN0
DI[3] => Mux99.IN0
DI[3] => Mux105.IN0
DI[3] => Mux113.IN0
DI[3] => addr_reg.DATAB
DI[4] => Mux11.IN0
DI[4] => Mux19.IN0
DI[4] => Mux27.IN0
DI[4] => Mux35.IN0
DI[4] => Mux42.IN0
DI[4] => Mux47.IN0
DI[4] => Mux54.IN0
DI[4] => Mux61.IN0
DI[4] => Mux69.IN0
DI[4] => Mux72.IN0
DI[4] => Mux79.IN0
DI[4] => Mux84.IN0
DI[4] => Mux90.IN0
DI[4] => Mux98.IN0
DI[4] => Mux104.IN0
DI[4] => Mux112.IN0
DI[4] => addr_reg.DATAB
DI[5] => Mux10.IN0
DI[5] => Mux18.IN0
DI[5] => Mux26.IN0
DI[5] => Mux34.IN0
DI[5] => Mux41.IN0
DI[5] => Mux53.IN0
DI[5] => Mux60.IN0
DI[5] => Mux68.IN0
DI[5] => Mux78.IN0
DI[5] => Mux89.IN0
DI[5] => Mux97.IN0
DI[5] => Mux103.IN0
DI[5] => Mux111.IN0
DI[6] => Mux9.IN0
DI[6] => Mux17.IN0
DI[6] => Mux25.IN0
DI[6] => Mux33.IN0
DI[6] => Mux40.IN0
DI[6] => Mux52.IN0
DI[6] => Mux59.IN0
DI[6] => Mux67.IN0
DI[6] => Mux77.IN0
DI[6] => Mux96.IN0
DI[6] => Mux110.IN0
DI[7] => Mux8.IN0
DI[7] => Mux16.IN0
DI[7] => Mux24.IN0
DI[7] => Mux32.IN0
DI[7] => Mux66.IN0
DI[7] => Mux95.IN0
DI[7] => Mux109.IN0
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= vs.DB_MAX_OUTPUT_PORT_TYPE
HSYNC <= hs.DB_MAX_OUTPUT_PORT_TYPE
DE <= DE.DB_MAX_OUTPUT_PORT_TYPE
CURSOR <= CURSOR.DB_MAX_OUTPUT_PORT_TYPE
LPSTB => process_6.IN1
LPSTB => lpstb_i.DATAIN
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => max_scan_line.OUTPUTSELECT
VGA => RA.IN1
VGA => process_4.IN1
VGA => process_1.IN1
VGA => process_1.IN1
MA[0] <= MA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[1] <= MA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[2] <= MA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[3] <= MA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[4] <= MA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[5] <= MA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[6] <= MA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[7] <= MA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[8] <= MA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[9] <= MA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[10] <= MA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[11] <= MA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[12] <= MA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MA[13] <= MA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[0] <= RA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[1] <= RA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[2] <= RA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[3] <= RA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA[4] <= RA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND
clock_i => sn76489_clock_div:clock_div_b.clock_i
clock_i => sn76489_latch_ctrl:latch_ctrl_b.clock_i
clock_i => sn76489_tone:tone1_b.clock_i
clock_i => sn76489_tone:tone2_b.clock_i
clock_i => sn76489_tone:tone3_b.clock_i
clock_i => sn76489_noise:noise_b.clock_i
clock_en_i => sn76489_clock_div:clock_div_b.clock_en_i
res_n_i => sn76489_clock_div:clock_div_b.res_n_i
res_n_i => sn76489_latch_ctrl:latch_ctrl_b.res_n_i
res_n_i => sn76489_tone:tone1_b.res_n_i
res_n_i => sn76489_tone:tone2_b.res_n_i
res_n_i => sn76489_tone:tone3_b.res_n_i
res_n_i => sn76489_noise:noise_b.res_n_i
ce_n_i => sn76489_latch_ctrl:latch_ctrl_b.ce_n_i
we_n_i => sn76489_latch_ctrl:latch_ctrl_b.we_n_i
ready_o <= sn76489_latch_ctrl:latch_ctrl_b.ready_o
d_i[7] => sn76489_latch_ctrl:latch_ctrl_b.d_i[7]
d_i[7] => sn76489_tone:tone1_b.d_i[7]
d_i[7] => sn76489_tone:tone2_b.d_i[7]
d_i[7] => sn76489_tone:tone3_b.d_i[7]
d_i[7] => sn76489_noise:noise_b.d_i[7]
d_i[6] => sn76489_latch_ctrl:latch_ctrl_b.d_i[6]
d_i[6] => sn76489_tone:tone1_b.d_i[6]
d_i[6] => sn76489_tone:tone2_b.d_i[6]
d_i[6] => sn76489_tone:tone3_b.d_i[6]
d_i[6] => sn76489_noise:noise_b.d_i[6]
d_i[5] => sn76489_latch_ctrl:latch_ctrl_b.d_i[5]
d_i[5] => sn76489_tone:tone1_b.d_i[5]
d_i[5] => sn76489_tone:tone2_b.d_i[5]
d_i[5] => sn76489_tone:tone3_b.d_i[5]
d_i[5] => sn76489_noise:noise_b.d_i[5]
d_i[4] => sn76489_latch_ctrl:latch_ctrl_b.d_i[4]
d_i[4] => sn76489_tone:tone1_b.d_i[4]
d_i[4] => sn76489_tone:tone2_b.d_i[4]
d_i[4] => sn76489_tone:tone3_b.d_i[4]
d_i[4] => sn76489_noise:noise_b.d_i[4]
d_i[3] => sn76489_latch_ctrl:latch_ctrl_b.d_i[3]
d_i[3] => sn76489_tone:tone1_b.d_i[3]
d_i[3] => sn76489_tone:tone2_b.d_i[3]
d_i[3] => sn76489_tone:tone3_b.d_i[3]
d_i[3] => sn76489_noise:noise_b.d_i[3]
d_i[2] => sn76489_latch_ctrl:latch_ctrl_b.d_i[2]
d_i[2] => sn76489_tone:tone1_b.d_i[2]
d_i[2] => sn76489_tone:tone2_b.d_i[2]
d_i[2] => sn76489_tone:tone3_b.d_i[2]
d_i[2] => sn76489_noise:noise_b.d_i[2]
d_i[1] => sn76489_latch_ctrl:latch_ctrl_b.d_i[1]
d_i[1] => sn76489_tone:tone1_b.d_i[1]
d_i[1] => sn76489_tone:tone2_b.d_i[1]
d_i[1] => sn76489_tone:tone3_b.d_i[1]
d_i[1] => sn76489_noise:noise_b.d_i[1]
d_i[0] => sn76489_latch_ctrl:latch_ctrl_b.d_i[0]
d_i[0] => sn76489_tone:tone1_b.d_i[0]
d_i[0] => sn76489_tone:tone2_b.d_i[0]
d_i[0] => sn76489_tone:tone3_b.d_i[0]
d_i[0] => sn76489_noise:noise_b.d_i[0]
aout_o[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
aout_o[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_clock_div:clock_div_b
clock_i => cnt_q[0].CLK
clock_i => cnt_q[1].CLK
clock_i => cnt_q[2].CLK
clock_i => cnt_q[3].CLK
clock_en_i => clk_en_o.OUTPUTSELECT
clock_en_i => cnt_q[0].ENA
clock_en_i => cnt_q[3].ENA
clock_en_i => cnt_q[2].ENA
clock_en_i => cnt_q[1].ENA
res_n_i => cnt_q[0].ACLR
res_n_i => cnt_q[1].ACLR
res_n_i => cnt_q[2].ACLR
res_n_i => cnt_q[3].ACLR
clk_en_o <= clk_en_o.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_latch_ctrl:latch_ctrl_b
clock_i => we_n_d.CLK
clock_i => ready_q.CLK
clock_i => we_q.CLK
clock_i => reg_q[2].CLK
clock_i => reg_q[1].CLK
clock_i => reg_q[0].CLK
clk_en_i => we_n_d.OUTPUTSELECT
clk_en_i => ready_q.OUTPUTSELECT
clk_en_i => reg_q[0].ENA
clk_en_i => reg_q[1].ENA
clk_en_i => reg_q[2].ENA
clk_en_i => we_q.ENA
res_n_i => ready_q.ACLR
res_n_i => we_q.ACLR
res_n_i => reg_q[2].ACLR
res_n_i => reg_q[1].ACLR
res_n_i => reg_q[0].ACLR
res_n_i => we_n_d.ENA
ce_n_i => ready_q.OUTPUTSELECT
ce_n_i => ready_o.OUTPUTSELECT
ce_n_i => seq.IN1
we_n_i => we_n_d.OUTPUTSELECT
we_n_i => we_n_d.DATAB
we_n_i => seq.IN1
d_i[7] => ~NO_FANOUT~
d_i[6] => ~NO_FANOUT~
d_i[5] => ~NO_FANOUT~
d_i[4] => ~NO_FANOUT~
d_i[3] => reg_q.DATAB
d_i[2] => reg_q.DATAB
d_i[1] => reg_q.DATAB
d_i[0] => reg_q.OUTPUTSELECT
d_i[0] => reg_q.OUTPUTSELECT
d_i[0] => reg_q.OUTPUTSELECT
ready_o <= ready_o.DB_MAX_OUTPUT_PORT_TYPE
tone1_we_o <= tone1_we_o.DB_MAX_OUTPUT_PORT_TYPE
tone2_we_o <= tone2_we_o.DB_MAX_OUTPUT_PORT_TYPE
tone3_we_o <= tone3_we_o.DB_MAX_OUTPUT_PORT_TYPE
noise_we_o <= noise_we_o.DB_MAX_OUTPUT_PORT_TYPE
r2_o <= reg_q[2].DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_tone:tone1_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_tone:tone2_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_tone:tone3_b
clock_i => output_ff.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[9].CLK
clock_i => freq_cnt_q[8].CLK
clock_i => freq_cnt_q[7].CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => f_q[9].CLK
clock_i => f_q[8].CLK
clock_i => f_q[7].CLK
clock_i => f_q[6].CLK
clock_i => f_q[5].CLK
clock_i => f_q[4].CLK
clock_i => f_q[3].CLK
clock_i => f_q[2].CLK
clock_i => f_q[1].CLK
clock_i => f_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => output_ff.ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_cnt_q[7].ENA
clk_en_i => freq_cnt_q[8].ENA
clk_en_i => freq_cnt_q[9].ENA
clk_en_i => freq_ff_q.ENA
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => f_q[9].ACLR
res_n_i => f_q[8].ACLR
res_n_i => f_q[7].ACLR
res_n_i => f_q[6].ACLR
res_n_i => f_q[5].ACLR
res_n_i => f_q[4].ACLR
res_n_i => f_q[3].ACLR
res_n_i => f_q[2].ACLR
res_n_i => f_q[1].ACLR
res_n_i => f_q[0].ACLR
res_n_i => output_ff.ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[9].ACLR
res_n_i => freq_cnt_q[8].ACLR
res_n_i => freq_cnt_q[7].ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
we_i => cpu_regs.IN1
d_i[7] => f_q.DATAB
d_i[7] => f_q.DATAA
d_i[7] => a_q.DATAA
d_i[6] => f_q.DATAB
d_i[6] => f_q.DATAA
d_i[6] => a_q.DATAA
d_i[5] => f_q.DATAB
d_i[5] => f_q.DATAA
d_i[5] => a_q.DATAA
d_i[4] => f_q.DATAB
d_i[4] => f_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => f_q.DATAB
d_i[2] => f_q.DATAB
d_i[1] => ~NO_FANOUT~
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
d_i[0] => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => f_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
ff_o <= output_ff.DB_MAX_OUTPUT_PORT_TYPE
tone_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
tone_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
tone_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
tone_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
tone_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
tone_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
tone_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
tone_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_noise:noise_b
clock_i => lfsr_q[14].CLK
clock_i => lfsr_q[13].CLK
clock_i => lfsr_q[12].CLK
clock_i => lfsr_q[11].CLK
clock_i => lfsr_q[10].CLK
clock_i => lfsr_q[9].CLK
clock_i => lfsr_q[8].CLK
clock_i => lfsr_q[7].CLK
clock_i => lfsr_q[6].CLK
clock_i => lfsr_q[5].CLK
clock_i => lfsr_q[4].CLK
clock_i => lfsr_q[3].CLK
clock_i => lfsr_q[2].CLK
clock_i => lfsr_q[1].CLK
clock_i => lfsr_q[0].CLK
clock_i => shift_source_q.CLK
clock_i => freq_ff_q.CLK
clock_i => freq_cnt_q[6].CLK
clock_i => freq_cnt_q[5].CLK
clock_i => freq_cnt_q[4].CLK
clock_i => freq_cnt_q[3].CLK
clock_i => freq_cnt_q[2].CLK
clock_i => freq_cnt_q[1].CLK
clock_i => freq_cnt_q[0].CLK
clock_i => a_q[3].CLK
clock_i => a_q[2].CLK
clock_i => a_q[1].CLK
clock_i => a_q[0].CLK
clock_i => fb_q.CLK
clock_i => nf_q[1].CLK
clock_i => nf_q[0].CLK
clk_en_i => cpu_regs.IN0
clk_en_i => lfsr_q[14].ENA
clk_en_i => freq_cnt_q[0].ENA
clk_en_i => freq_cnt_q[1].ENA
clk_en_i => freq_cnt_q[2].ENA
clk_en_i => freq_cnt_q[3].ENA
clk_en_i => freq_cnt_q[4].ENA
clk_en_i => freq_cnt_q[5].ENA
clk_en_i => freq_cnt_q[6].ENA
clk_en_i => freq_ff_q.ENA
clk_en_i => shift_source_q.ENA
clk_en_i => lfsr_q[0].ENA
clk_en_i => lfsr_q[1].ENA
clk_en_i => lfsr_q[2].ENA
clk_en_i => lfsr_q[3].ENA
clk_en_i => lfsr_q[4].ENA
clk_en_i => lfsr_q[5].ENA
clk_en_i => lfsr_q[6].ENA
clk_en_i => lfsr_q[7].ENA
clk_en_i => lfsr_q[8].ENA
clk_en_i => lfsr_q[9].ENA
clk_en_i => lfsr_q[10].ENA
clk_en_i => lfsr_q[11].ENA
clk_en_i => lfsr_q[12].ENA
clk_en_i => lfsr_q[13].ENA
res_n_i => lfsr_q[14].PRESET
res_n_i => lfsr_q[13].ACLR
res_n_i => lfsr_q[12].ACLR
res_n_i => lfsr_q[11].ACLR
res_n_i => lfsr_q[10].ACLR
res_n_i => lfsr_q[9].ACLR
res_n_i => lfsr_q[8].ACLR
res_n_i => lfsr_q[7].ACLR
res_n_i => lfsr_q[6].ACLR
res_n_i => lfsr_q[5].ACLR
res_n_i => lfsr_q[4].ACLR
res_n_i => lfsr_q[3].ACLR
res_n_i => lfsr_q[2].ACLR
res_n_i => lfsr_q[1].ACLR
res_n_i => lfsr_q[0].ACLR
res_n_i => a_q[3].PRESET
res_n_i => a_q[2].PRESET
res_n_i => a_q[1].PRESET
res_n_i => a_q[0].PRESET
res_n_i => fb_q.ACLR
res_n_i => nf_q[1].ACLR
res_n_i => nf_q[0].ACLR
res_n_i => freq_ff_q.ACLR
res_n_i => freq_cnt_q[6].ACLR
res_n_i => freq_cnt_q[5].ACLR
res_n_i => freq_cnt_q[4].ACLR
res_n_i => freq_cnt_q[3].ACLR
res_n_i => freq_cnt_q[2].ACLR
res_n_i => freq_cnt_q[1].ACLR
res_n_i => freq_cnt_q[0].ACLR
res_n_i => shift_source_q.ACLR
we_i => cpu_regs.IN1
we_i => lfsr.IN0
d_i[7] => nf_q.DATAB
d_i[7] => a_q.DATAA
d_i[6] => nf_q.DATAB
d_i[6] => a_q.DATAA
d_i[5] => fb_q.DATAB
d_i[5] => a_q.DATAA
d_i[4] => a_q.DATAA
d_i[3] => ~NO_FANOUT~
d_i[2] => ~NO_FANOUT~
d_i[1] => ~NO_FANOUT~
d_i[0] => ~NO_FANOUT~
r2_i => nf_q.OUTPUTSELECT
r2_i => nf_q.OUTPUTSELECT
r2_i => fb_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => a_q.OUTPUTSELECT
r2_i => lfsr.IN1
tone3_ff_i => shift_source_s.DATAB
noise_o[7] <= sn76489_attenuator:attenuator_b.product_o[7]
noise_o[6] <= sn76489_attenuator:attenuator_b.product_o[6]
noise_o[5] <= sn76489_attenuator:attenuator_b.product_o[5]
noise_o[4] <= sn76489_attenuator:attenuator_b.product_o[4]
noise_o[3] <= sn76489_attenuator:attenuator_b.product_o[3]
noise_o[2] <= sn76489_attenuator:attenuator_b.product_o[2]
noise_o[1] <= sn76489_attenuator:attenuator_b.product_o[1]
noise_o[0] <= sn76489_attenuator:attenuator_b.product_o[0]


|poseidon_top|bbc_mist_top:guest|bbc:BBC|sn76489_top:SOUND|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b
attenuation_i[3] => Mux1.IN19
attenuation_i[3] => Mux2.IN19
attenuation_i[3] => Mux3.IN19
attenuation_i[3] => Mux4.IN19
attenuation_i[2] => Mux1.IN18
attenuation_i[2] => Mux2.IN18
attenuation_i[2] => Mux3.IN18
attenuation_i[2] => Mux4.IN18
attenuation_i[1] => Mux0.IN5
attenuation_i[1] => Mux1.IN17
attenuation_i[1] => Mux2.IN17
attenuation_i[1] => Mux3.IN17
attenuation_i[1] => Mux4.IN17
attenuation_i[0] => Mux0.IN4
attenuation_i[0] => Mux1.IN16
attenuation_i[0] => Mux2.IN16
attenuation_i[0] => Mux3.IN16
attenuation_i[0] => Mux4.IN16
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
factor_i => product_o.OUTPUTSELECT
product_o[7] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= product_o.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= <GND>
product_o[1] <= <GND>
product_o[0] <= <GND>


|poseidon_top|bbc_mist_top:guest|bbc:BBC|vidproc:VIDEO_ULA
CLOCK => B~reg0.CLK
CLOCK => G~reg0.CLK
CLOCK => R~reg0.CLK
CLOCK => cursor_invert_delayed.CLK
CLOCK => delayed_disen.CLK
CLOCK => cursor_counter[0].CLK
CLOCK => cursor_counter[1].CLK
CLOCK => cursor_active.CLK
CLOCK => shiftreg[0].CLK
CLOCK => shiftreg[1].CLK
CLOCK => shiftreg[2].CLK
CLOCK => shiftreg[3].CLK
CLOCK => shiftreg[4].CLK
CLOCK => shiftreg[5].CLK
CLOCK => shiftreg[6].CLK
CLOCK => shiftreg[7].CLK
CLOCK => clken_counter[0].CLK
CLOCK => clken_counter[1].CLK
CLOCK => clken_counter[2].CLK
CLOCK => clken_counter[3].CLK
CLOCK => palette[15][0].CLK
CLOCK => palette[15][1].CLK
CLOCK => palette[15][2].CLK
CLOCK => palette[15][3].CLK
CLOCK => palette[14][0].CLK
CLOCK => palette[14][1].CLK
CLOCK => palette[14][2].CLK
CLOCK => palette[14][3].CLK
CLOCK => palette[13][0].CLK
CLOCK => palette[13][1].CLK
CLOCK => palette[13][2].CLK
CLOCK => palette[13][3].CLK
CLOCK => palette[12][0].CLK
CLOCK => palette[12][1].CLK
CLOCK => palette[12][2].CLK
CLOCK => palette[12][3].CLK
CLOCK => palette[11][0].CLK
CLOCK => palette[11][1].CLK
CLOCK => palette[11][2].CLK
CLOCK => palette[11][3].CLK
CLOCK => palette[10][0].CLK
CLOCK => palette[10][1].CLK
CLOCK => palette[10][2].CLK
CLOCK => palette[10][3].CLK
CLOCK => palette[9][0].CLK
CLOCK => palette[9][1].CLK
CLOCK => palette[9][2].CLK
CLOCK => palette[9][3].CLK
CLOCK => palette[8][0].CLK
CLOCK => palette[8][1].CLK
CLOCK => palette[8][2].CLK
CLOCK => palette[8][3].CLK
CLOCK => palette[7][0].CLK
CLOCK => palette[7][1].CLK
CLOCK => palette[7][2].CLK
CLOCK => palette[7][3].CLK
CLOCK => palette[6][0].CLK
CLOCK => palette[6][1].CLK
CLOCK => palette[6][2].CLK
CLOCK => palette[6][3].CLK
CLOCK => palette[5][0].CLK
CLOCK => palette[5][1].CLK
CLOCK => palette[5][2].CLK
CLOCK => palette[5][3].CLK
CLOCK => palette[4][0].CLK
CLOCK => palette[4][1].CLK
CLOCK => palette[4][2].CLK
CLOCK => palette[4][3].CLK
CLOCK => palette[3][0].CLK
CLOCK => palette[3][1].CLK
CLOCK => palette[3][2].CLK
CLOCK => palette[3][3].CLK
CLOCK => palette[2][0].CLK
CLOCK => palette[2][1].CLK
CLOCK => palette[2][2].CLK
CLOCK => palette[2][3].CLK
CLOCK => palette[1][0].CLK
CLOCK => palette[1][1].CLK
CLOCK => palette[1][2].CLK
CLOCK => palette[1][3].CLK
CLOCK => palette[0][0].CLK
CLOCK => palette[0][1].CLK
CLOCK => palette[0][2].CLK
CLOCK => palette[0][3].CLK
CLOCK => r0_flash.CLK
CLOCK => r0_teletext.CLK
CLOCK => r0_pixel_rate[0].CLK
CLOCK => r0_pixel_rate[1].CLK
CLOCK => r0_crtc_2mhz.CLK
CLOCK => r0_cursor2.CLK
CLOCK => r0_cursor1.CLK
CLOCK => r0_cursor0.CLK
CLKEN => clken_pixel.DATAB
CLKEN => CLKEN_CRTC.IN1
CLKEN => mhz4_clken.IN1
CLKEN => clken_counter.OUTPUTSELECT
CLKEN => clken_counter.OUTPUTSELECT
CLKEN => clken_counter.OUTPUTSELECT
CLKEN => clken_counter.OUTPUTSELECT
CLKEN => R.OUTPUTSELECT
CLKEN => G.OUTPUTSELECT
CLKEN => B.OUTPUTSELECT
CLKEN => cursor_invert_delayed.ENA
nRESET => r0_cursor0.OUTPUTSELECT
nRESET => r0_cursor1.OUTPUTSELECT
nRESET => r0_cursor2.OUTPUTSELECT
nRESET => r0_crtc_2mhz.OUTPUTSELECT
nRESET => r0_pixel_rate.OUTPUTSELECT
nRESET => r0_pixel_rate.OUTPUTSELECT
nRESET => r0_teletext.OUTPUTSELECT
nRESET => r0_flash.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => palette.OUTPUTSELECT
nRESET => R.OUTPUTSELECT
nRESET => G.OUTPUTSELECT
nRESET => B.OUTPUTSELECT
nRESET => clken_counter.OUTPUTSELECT
nRESET => clken_counter.OUTPUTSELECT
nRESET => clken_counter.OUTPUTSELECT
nRESET => clken_counter.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => shiftreg.OUTPUTSELECT
nRESET => cursor_active.OUTPUTSELECT
nRESET => cursor_counter.OUTPUTSELECT
nRESET => cursor_counter.OUTPUTSELECT
MHZ1_CLKEN => clken_counter.OUTPUTSELECT
MHZ1_CLKEN => clken_counter.OUTPUTSELECT
MHZ1_CLKEN => clken_counter.OUTPUTSELECT
MHZ1_CLKEN => clken_counter.OUTPUTSELECT
CLKEN_CRTC <= CLKEN_CRTC.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => r0_cursor0.OUTPUTSELECT
ENABLE => r0_cursor1.OUTPUTSELECT
ENABLE => r0_cursor2.OUTPUTSELECT
ENABLE => r0_crtc_2mhz.OUTPUTSELECT
ENABLE => r0_pixel_rate.OUTPUTSELECT
ENABLE => r0_pixel_rate.OUTPUTSELECT
ENABLE => r0_teletext.OUTPUTSELECT
ENABLE => r0_flash.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
ENABLE => palette.OUTPUTSELECT
A0 => r0_cursor0.OUTPUTSELECT
A0 => r0_cursor1.OUTPUTSELECT
A0 => r0_cursor2.OUTPUTSELECT
A0 => r0_crtc_2mhz.OUTPUTSELECT
A0 => r0_pixel_rate.OUTPUTSELECT
A0 => r0_pixel_rate.OUTPUTSELECT
A0 => r0_teletext.OUTPUTSELECT
A0 => r0_flash.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
A0 => palette.OUTPUTSELECT
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => palette.DATAB
DI_CPU[0] => r0_flash.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => palette.DATAB
DI_CPU[1] => r0_teletext.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => palette.DATAB
DI_CPU[2] => r0_pixel_rate.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => palette.DATAB
DI_CPU[3] => r0_pixel_rate.DATAB
DI_CPU[4] => Decoder0.IN3
DI_CPU[4] => r0_crtc_2mhz.DATAB
DI_CPU[5] => Decoder0.IN2
DI_CPU[5] => r0_cursor2.DATAB
DI_CPU[6] => Decoder0.IN1
DI_CPU[6] => r0_cursor1.DATAB
DI_CPU[7] => Decoder0.IN0
DI_CPU[7] => r0_cursor0.DATAB
DI_RAM[0] => shiftreg_nxt[0].DATAB
DI_RAM[1] => shiftreg_nxt[1].DATAB
DI_RAM[2] => shiftreg_nxt[2].DATAB
DI_RAM[3] => shiftreg_nxt[3].DATAB
DI_RAM[4] => shiftreg_nxt[4].DATAB
DI_RAM[5] => shiftreg_nxt[5].DATAB
DI_RAM[6] => shiftreg_nxt[6].DATAB
DI_RAM[7] => shiftreg_nxt[7].DATAB
nINVERT => ~NO_FANOUT~
DISEN => delayed_disen.DATAIN
CURSOR => always3.IN1
R_IN => R.IN1
G_IN => G.IN1
B_IN => B.IN1
R <= R~reg0.DB_MAX_OUTPUT_PORT_TYPE
G <= G~reg0.DB_MAX_OUTPUT_PORT_TYPE
B <= B~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|saa5050:TELETEXT
CLOCK => saa5050_rom_dual_port:char_rom.clock
CLOCK => Y~reg0.CLK
CLOCK => B~reg0.CLK
CLOCK => G~reg0.CLK
CLOCK => R~reg0.CLK
CLOCK => shift_reg[0].CLK
CLOCK => shift_reg[1].CLK
CLOCK => shift_reg[2].CLK
CLOCK => shift_reg[3].CLK
CLOCK => shift_reg[4].CLK
CLOCK => shift_reg[5].CLK
CLOCK => shift_reg[6].CLK
CLOCK => shift_reg[7].CLK
CLOCK => shift_reg[8].CLK
CLOCK => shift_reg[9].CLK
CLOCK => shift_reg[10].CLK
CLOCK => shift_reg[11].CLK
CLOCK => last_gfx_sep.CLK
CLOCK => last_gfx[0].CLK
CLOCK => last_gfx[1].CLK
CLOCK => last_gfx[2].CLK
CLOCK => last_gfx[3].CLK
CLOCK => last_gfx[4].CLK
CLOCK => last_gfx[5].CLK
CLOCK => last_gfx[6].CLK
CLOCK => unconceal_next.CLK
CLOCK => double_high_next.CLK
CLOCK => is_flash_next.CLK
CLOCK => gfx_release_next.CLK
CLOCK => alpha_next.CLK
CLOCK => gfx_next.CLK
CLOCK => fg_next[0].CLK
CLOCK => fg_next[1].CLK
CLOCK => fg_next[2].CLK
CLOCK => double_high.CLK
CLOCK => is_flash.CLK
CLOCK => gfx_hold.CLK
CLOCK => gfx_sep.CLK
CLOCK => gfx.CLK
CLOCK => conceal.CLK
CLOCK => bg[0].CLK
CLOCK => bg[1].CLK
CLOCK => bg[2].CLK
CLOCK => fg[0].CLK
CLOCK => fg[1].CLK
CLOCK => fg[2].CLK
CLOCK => flash_counter[0].CLK
CLOCK => flash_counter[1].CLK
CLOCK => flash_counter[2].CLK
CLOCK => flash_counter[3].CLK
CLOCK => flash_counter[4].CLK
CLOCK => flash_counter[5].CLK
CLOCK => pixel_counter[0].CLK
CLOCK => pixel_counter[1].CLK
CLOCK => pixel_counter[2].CLK
CLOCK => pixel_counter[3].CLK
CLOCK => line_counter[0].CLK
CLOCK => line_counter[1].CLK
CLOCK => line_counter[2].CLK
CLOCK => line_counter[3].CLK
CLOCK => double_high2.CLK
CLOCK => double_high1.CLK
CLOCK => disp_enable_latch.CLK
CLOCK => disp_enable.CLK
CLOCK => lose_latch.CLK
CLOCK => dew_latch.CLK
CLOCK => is_flash_r.CLK
CLOCK => conceal_r.CLK
CLOCK => bg_r[0].CLK
CLOCK => bg_r[1].CLK
CLOCK => bg_r[2].CLK
CLOCK => fg_r[0].CLK
CLOCK => fg_r[1].CLK
CLOCK => fg_r[2].CLK
CLOCK => disp_enable_r.CLK
CLOCK => code_r[0].CLK
CLOCK => code_r[1].CLK
CLOCK => code_r[2].CLK
CLOCK => code_r[3].CLK
CLOCK => code_r[4].CLK
CLOCK => code_r[5].CLK
CLOCK => code_r[6].CLK
CLOCK => code[0].CLK
CLOCK => code[1].CLK
CLOCK => code[2].CLK
CLOCK => code[3].CLK
CLOCK => code[4].CLK
CLOCK => code[5].CLK
CLOCK => code[6].CLK
CLKEN => Y.OUTPUTSELECT
CLKEN => code[6].ENA
CLKEN => code[5].ENA
CLKEN => code[4].ENA
CLKEN => code[3].ENA
CLKEN => code[2].ENA
CLKEN => code[1].ENA
CLKEN => code[0].ENA
CLKEN => code_r[6].ENA
CLKEN => code_r[5].ENA
CLKEN => code_r[4].ENA
CLKEN => code_r[3].ENA
CLKEN => code_r[2].ENA
CLKEN => code_r[1].ENA
CLKEN => code_r[0].ENA
CLKEN => disp_enable_r.ENA
CLKEN => fg_r[2].ENA
CLKEN => fg_r[1].ENA
CLKEN => fg_r[0].ENA
CLKEN => bg_r[2].ENA
CLKEN => bg_r[1].ENA
CLKEN => bg_r[0].ENA
CLKEN => conceal_r.ENA
CLKEN => is_flash_r.ENA
CLKEN => dew_latch.ENA
CLKEN => lose_latch.ENA
CLKEN => disp_enable.ENA
CLKEN => disp_enable_latch.ENA
CLKEN => double_high1.ENA
CLKEN => double_high2.ENA
CLKEN => line_counter[3].ENA
CLKEN => line_counter[2].ENA
CLKEN => line_counter[1].ENA
CLKEN => line_counter[0].ENA
CLKEN => pixel_counter[3].ENA
CLKEN => pixel_counter[2].ENA
CLKEN => pixel_counter[1].ENA
CLKEN => pixel_counter[0].ENA
CLKEN => flash_counter[5].ENA
CLKEN => flash_counter[4].ENA
CLKEN => flash_counter[3].ENA
CLKEN => flash_counter[2].ENA
CLKEN => flash_counter[1].ENA
CLKEN => flash_counter[0].ENA
CLKEN => fg[2].ENA
CLKEN => fg[1].ENA
CLKEN => fg[0].ENA
CLKEN => bg[2].ENA
CLKEN => bg[1].ENA
CLKEN => bg[0].ENA
CLKEN => conceal.ENA
CLKEN => gfx.ENA
CLKEN => gfx_sep.ENA
CLKEN => gfx_hold.ENA
CLKEN => is_flash.ENA
CLKEN => double_high.ENA
CLKEN => fg_next[2].ENA
CLKEN => fg_next[1].ENA
CLKEN => fg_next[0].ENA
CLKEN => gfx_next.ENA
CLKEN => alpha_next.ENA
CLKEN => gfx_release_next.ENA
CLKEN => is_flash_next.ENA
CLKEN => double_high_next.ENA
CLKEN => unconceal_next.ENA
CLKEN => last_gfx[6].ENA
CLKEN => last_gfx[5].ENA
CLKEN => last_gfx[4].ENA
CLKEN => last_gfx[3].ENA
CLKEN => last_gfx[2].ENA
CLKEN => last_gfx[1].ENA
CLKEN => last_gfx[0].ENA
CLKEN => last_gfx_sep.ENA
CLKEN => shift_reg[11].ENA
CLKEN => shift_reg[10].ENA
CLKEN => shift_reg[9].ENA
CLKEN => shift_reg[8].ENA
CLKEN => shift_reg[7].ENA
CLKEN => shift_reg[6].ENA
CLKEN => shift_reg[5].ENA
CLKEN => shift_reg[4].ENA
CLKEN => shift_reg[3].ENA
CLKEN => shift_reg[2].ENA
CLKEN => shift_reg[1].ENA
CLKEN => shift_reg[0].ENA
CLKEN => R~reg0.ENA
CLKEN => G~reg0.ENA
CLKEN => B~reg0.ENA
nRESET => is_flash_r.ACLR
nRESET => conceal_r.ACLR
nRESET => bg_r[0].ACLR
nRESET => bg_r[1].ACLR
nRESET => bg_r[2].ACLR
nRESET => fg_r[0].ACLR
nRESET => fg_r[1].ACLR
nRESET => fg_r[2].ACLR
nRESET => disp_enable_r.ACLR
nRESET => code_r[0].ACLR
nRESET => code_r[1].ACLR
nRESET => code_r[2].ACLR
nRESET => code_r[3].ACLR
nRESET => code_r[4].ACLR
nRESET => code_r[5].ACLR
nRESET => code_r[6].ACLR
nRESET => code[0].ACLR
nRESET => code[1].ACLR
nRESET => code[2].ACLR
nRESET => code[3].ACLR
nRESET => code[4].ACLR
nRESET => code[5].ACLR
nRESET => code[6].ACLR
nRESET => lose_r.ACLR
nRESET => dew_r.ACLR
nRESET => di_r[0].ACLR
nRESET => di_r[1].ACLR
nRESET => di_r[2].ACLR
nRESET => di_r[3].ACLR
nRESET => di_r[4].ACLR
nRESET => di_r[5].ACLR
nRESET => di_r[6].ACLR
nRESET => B~reg0.ACLR
nRESET => G~reg0.ACLR
nRESET => R~reg0.ACLR
nRESET => flash_counter[0].ACLR
nRESET => flash_counter[1].ACLR
nRESET => flash_counter[2].ACLR
nRESET => flash_counter[3].ACLR
nRESET => flash_counter[4].ACLR
nRESET => flash_counter[5].ACLR
nRESET => pixel_counter[0].ACLR
nRESET => pixel_counter[1].ACLR
nRESET => pixel_counter[2].ACLR
nRESET => pixel_counter[3].ACLR
nRESET => line_counter[0].ACLR
nRESET => line_counter[1].ACLR
nRESET => line_counter[2].ACLR
nRESET => line_counter[3].ACLR
nRESET => double_high2.ACLR
nRESET => double_high1.ACLR
nRESET => disp_enable_latch.ACLR
nRESET => disp_enable.ACLR
nRESET => lose_latch.ACLR
nRESET => dew_latch.ACLR
nRESET => last_gfx_sep.ACLR
nRESET => last_gfx[0].ACLR
nRESET => last_gfx[1].ACLR
nRESET => last_gfx[2].ACLR
nRESET => last_gfx[3].ACLR
nRESET => last_gfx[4].ACLR
nRESET => last_gfx[5].ACLR
nRESET => last_gfx[6].ACLR
nRESET => unconceal_next.ACLR
nRESET => double_high_next.ACLR
nRESET => is_flash_next.ACLR
nRESET => gfx_release_next.ACLR
nRESET => alpha_next.ACLR
nRESET => gfx_next.ACLR
nRESET => fg_next[0].ACLR
nRESET => fg_next[1].ACLR
nRESET => fg_next[2].ACLR
nRESET => double_high.ACLR
nRESET => is_flash.ACLR
nRESET => gfx_hold.ACLR
nRESET => gfx_sep.ACLR
nRESET => gfx.ACLR
nRESET => conceal.ACLR
nRESET => bg[0].ACLR
nRESET => bg[1].ACLR
nRESET => bg[2].ACLR
nRESET => fg[0].PRESET
nRESET => fg[1].PRESET
nRESET => fg[2].PRESET
nRESET => shift_reg[0].ACLR
nRESET => shift_reg[1].ACLR
nRESET => shift_reg[2].ACLR
nRESET => shift_reg[3].ACLR
nRESET => shift_reg[4].ACLR
nRESET => shift_reg[5].ACLR
nRESET => shift_reg[6].ACLR
nRESET => shift_reg[7].ACLR
nRESET => shift_reg[8].ACLR
nRESET => shift_reg[9].ACLR
nRESET => shift_reg[10].ACLR
nRESET => shift_reg[11].ACLR
nRESET => Y~reg0.ENA
VGA => process_2.IN0
DI_CLOCK => lose_r.CLK
DI_CLOCK => dew_r.CLK
DI_CLOCK => di_r[0].CLK
DI_CLOCK => di_r[1].CLK
DI_CLOCK => di_r[2].CLK
DI_CLOCK => di_r[3].CLK
DI_CLOCK => di_r[4].CLK
DI_CLOCK => di_r[5].CLK
DI_CLOCK => di_r[6].CLK
DI_CLKEN => di_r[6].ENA
DI_CLKEN => di_r[5].ENA
DI_CLKEN => di_r[4].ENA
DI_CLKEN => di_r[3].ENA
DI_CLKEN => di_r[2].ENA
DI_CLKEN => di_r[1].ENA
DI_CLKEN => di_r[0].ENA
DI_CLKEN => dew_r.ENA
DI_CLKEN => lose_r.ENA
DI[0] => di_r[0].DATAIN
DI[1] => di_r[1].DATAIN
DI[2] => di_r[2].DATAIN
DI[3] => di_r[3].DATAIN
DI[4] => di_r[4].DATAIN
DI[5] => di_r[5].DATAIN
DI[6] => di_r[6].DATAIN
GLR => ~NO_FANOUT~
DEW => dew_r.DATAIN
CRS => process_2.IN1
CRS => rom_address2.IN1
LOSE => lose_r.DATAIN
R <= R~reg0.DB_MAX_OUTPUT_PORT_TYPE
G <= G~reg0.DB_MAX_OUTPUT_PORT_TYPE
B <= B~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y <= Y~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|saa5050:TELETEXT|saa5050_rom_dual_port:char_rom
clock => QB[0]~reg0.CLK
clock => QB[1]~reg0.CLK
clock => QB[2]~reg0.CLK
clock => QB[3]~reg0.CLK
clock => QB[4]~reg0.CLK
clock => QB[5]~reg0.CLK
clock => QB[6]~reg0.CLK
clock => QB[7]~reg0.CLK
clock => QA[0]~reg0.CLK
clock => QA[1]~reg0.CLK
clock => QA[2]~reg0.CLK
clock => QA[3]~reg0.CLK
clock => QA[4]~reg0.CLK
clock => QA[5]~reg0.CLK
clock => QA[6]~reg0.CLK
clock => QA[7]~reg0.CLK
addressA[0] => mem.RADDR
addressA[1] => mem.RADDR1
addressA[2] => mem.RADDR2
addressA[3] => mem.RADDR3
addressA[4] => mem.RADDR4
addressA[5] => mem.RADDR5
addressA[6] => mem.RADDR6
addressA[7] => mem.RADDR7
addressA[8] => mem.RADDR8
addressA[9] => mem.RADDR9
addressA[10] => mem.RADDR10
addressA[11] => mem.RADDR11
QA[0] <= QA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QA[1] <= QA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QA[2] <= QA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QA[3] <= QA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QA[4] <= QA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QA[5] <= QA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QA[6] <= QA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QA[7] <= QA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addressB[0] => mem.PORTBRADDR
addressB[1] => mem.PORTBRADDR1
addressB[2] => mem.PORTBRADDR2
addressB[3] => mem.PORTBRADDR3
addressB[4] => mem.PORTBRADDR4
addressB[5] => mem.PORTBRADDR5
addressB[6] => mem.PORTBRADDR6
addressB[7] => mem.PORTBRADDR7
addressB[8] => mem.PORTBRADDR8
addressB[9] => mem.PORTBRADDR9
addressB[10] => mem.PORTBRADDR10
addressB[11] => mem.PORTBRADDR11
QB[0] <= QB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QB[1] <= QB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QB[2] <= QB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QB[3] <= QB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QB[4] <= QB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QB[5] <= QB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QB[6] <= QB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
QB[7] <= QB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|rtc:RTC_i
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => do[0]~reg0.CLK
clk => do[1]~reg0.CLK
clk => do[2]~reg0.CLK
clk => do[3]~reg0.CLK
clk => do[4]~reg0.CLK
clk => do[5]~reg0.CLK
clk => do[6]~reg0.CLK
clk => do[7]~reg0.CLK
clk => ds_r.CLK
clk => as_r.CLK
clk => rtc_ram[63][0].CLK
clk => rtc_ram[63][1].CLK
clk => rtc_ram[63][2].CLK
clk => rtc_ram[63][3].CLK
clk => rtc_ram[63][4].CLK
clk => rtc_ram[63][5].CLK
clk => rtc_ram[63][6].CLK
clk => rtc_ram[63][7].CLK
clk => rtc_ram[62][0].CLK
clk => rtc_ram[62][1].CLK
clk => rtc_ram[62][2].CLK
clk => rtc_ram[62][3].CLK
clk => rtc_ram[62][4].CLK
clk => rtc_ram[62][5].CLK
clk => rtc_ram[62][6].CLK
clk => rtc_ram[62][7].CLK
clk => rtc_ram[61][0].CLK
clk => rtc_ram[61][1].CLK
clk => rtc_ram[61][2].CLK
clk => rtc_ram[61][3].CLK
clk => rtc_ram[61][4].CLK
clk => rtc_ram[61][5].CLK
clk => rtc_ram[61][6].CLK
clk => rtc_ram[61][7].CLK
clk => rtc_ram[60][0].CLK
clk => rtc_ram[60][1].CLK
clk => rtc_ram[60][2].CLK
clk => rtc_ram[60][3].CLK
clk => rtc_ram[60][4].CLK
clk => rtc_ram[60][5].CLK
clk => rtc_ram[60][6].CLK
clk => rtc_ram[60][7].CLK
clk => rtc_ram[59][0].CLK
clk => rtc_ram[59][1].CLK
clk => rtc_ram[59][2].CLK
clk => rtc_ram[59][3].CLK
clk => rtc_ram[59][4].CLK
clk => rtc_ram[59][5].CLK
clk => rtc_ram[59][6].CLK
clk => rtc_ram[59][7].CLK
clk => rtc_ram[58][0].CLK
clk => rtc_ram[58][1].CLK
clk => rtc_ram[58][2].CLK
clk => rtc_ram[58][3].CLK
clk => rtc_ram[58][4].CLK
clk => rtc_ram[58][5].CLK
clk => rtc_ram[58][6].CLK
clk => rtc_ram[58][7].CLK
clk => rtc_ram[57][0].CLK
clk => rtc_ram[57][1].CLK
clk => rtc_ram[57][2].CLK
clk => rtc_ram[57][3].CLK
clk => rtc_ram[57][4].CLK
clk => rtc_ram[57][5].CLK
clk => rtc_ram[57][6].CLK
clk => rtc_ram[57][7].CLK
clk => rtc_ram[56][0].CLK
clk => rtc_ram[56][1].CLK
clk => rtc_ram[56][2].CLK
clk => rtc_ram[56][3].CLK
clk => rtc_ram[56][4].CLK
clk => rtc_ram[56][5].CLK
clk => rtc_ram[56][6].CLK
clk => rtc_ram[56][7].CLK
clk => rtc_ram[55][0].CLK
clk => rtc_ram[55][1].CLK
clk => rtc_ram[55][2].CLK
clk => rtc_ram[55][3].CLK
clk => rtc_ram[55][4].CLK
clk => rtc_ram[55][5].CLK
clk => rtc_ram[55][6].CLK
clk => rtc_ram[55][7].CLK
clk => rtc_ram[54][0].CLK
clk => rtc_ram[54][1].CLK
clk => rtc_ram[54][2].CLK
clk => rtc_ram[54][3].CLK
clk => rtc_ram[54][4].CLK
clk => rtc_ram[54][5].CLK
clk => rtc_ram[54][6].CLK
clk => rtc_ram[54][7].CLK
clk => rtc_ram[53][0].CLK
clk => rtc_ram[53][1].CLK
clk => rtc_ram[53][2].CLK
clk => rtc_ram[53][3].CLK
clk => rtc_ram[53][4].CLK
clk => rtc_ram[53][5].CLK
clk => rtc_ram[53][6].CLK
clk => rtc_ram[53][7].CLK
clk => rtc_ram[52][0].CLK
clk => rtc_ram[52][1].CLK
clk => rtc_ram[52][2].CLK
clk => rtc_ram[52][3].CLK
clk => rtc_ram[52][4].CLK
clk => rtc_ram[52][5].CLK
clk => rtc_ram[52][6].CLK
clk => rtc_ram[52][7].CLK
clk => rtc_ram[51][0].CLK
clk => rtc_ram[51][1].CLK
clk => rtc_ram[51][2].CLK
clk => rtc_ram[51][3].CLK
clk => rtc_ram[51][4].CLK
clk => rtc_ram[51][5].CLK
clk => rtc_ram[51][6].CLK
clk => rtc_ram[51][7].CLK
clk => rtc_ram[50][0].CLK
clk => rtc_ram[50][1].CLK
clk => rtc_ram[50][2].CLK
clk => rtc_ram[50][3].CLK
clk => rtc_ram[50][4].CLK
clk => rtc_ram[50][5].CLK
clk => rtc_ram[50][6].CLK
clk => rtc_ram[50][7].CLK
clk => rtc_ram[49][0].CLK
clk => rtc_ram[49][1].CLK
clk => rtc_ram[49][2].CLK
clk => rtc_ram[49][3].CLK
clk => rtc_ram[49][4].CLK
clk => rtc_ram[49][5].CLK
clk => rtc_ram[49][6].CLK
clk => rtc_ram[49][7].CLK
clk => rtc_ram[48][0].CLK
clk => rtc_ram[48][1].CLK
clk => rtc_ram[48][2].CLK
clk => rtc_ram[48][3].CLK
clk => rtc_ram[48][4].CLK
clk => rtc_ram[48][5].CLK
clk => rtc_ram[48][6].CLK
clk => rtc_ram[48][7].CLK
clk => rtc_ram[47][0].CLK
clk => rtc_ram[47][1].CLK
clk => rtc_ram[47][2].CLK
clk => rtc_ram[47][3].CLK
clk => rtc_ram[47][4].CLK
clk => rtc_ram[47][5].CLK
clk => rtc_ram[47][6].CLK
clk => rtc_ram[47][7].CLK
clk => rtc_ram[46][0].CLK
clk => rtc_ram[46][1].CLK
clk => rtc_ram[46][2].CLK
clk => rtc_ram[46][3].CLK
clk => rtc_ram[46][4].CLK
clk => rtc_ram[46][5].CLK
clk => rtc_ram[46][6].CLK
clk => rtc_ram[46][7].CLK
clk => rtc_ram[45][0].CLK
clk => rtc_ram[45][1].CLK
clk => rtc_ram[45][2].CLK
clk => rtc_ram[45][3].CLK
clk => rtc_ram[45][4].CLK
clk => rtc_ram[45][5].CLK
clk => rtc_ram[45][6].CLK
clk => rtc_ram[45][7].CLK
clk => rtc_ram[44][0].CLK
clk => rtc_ram[44][1].CLK
clk => rtc_ram[44][2].CLK
clk => rtc_ram[44][3].CLK
clk => rtc_ram[44][4].CLK
clk => rtc_ram[44][5].CLK
clk => rtc_ram[44][6].CLK
clk => rtc_ram[44][7].CLK
clk => rtc_ram[43][0].CLK
clk => rtc_ram[43][1].CLK
clk => rtc_ram[43][2].CLK
clk => rtc_ram[43][3].CLK
clk => rtc_ram[43][4].CLK
clk => rtc_ram[43][5].CLK
clk => rtc_ram[43][6].CLK
clk => rtc_ram[43][7].CLK
clk => rtc_ram[42][0].CLK
clk => rtc_ram[42][1].CLK
clk => rtc_ram[42][2].CLK
clk => rtc_ram[42][3].CLK
clk => rtc_ram[42][4].CLK
clk => rtc_ram[42][5].CLK
clk => rtc_ram[42][6].CLK
clk => rtc_ram[42][7].CLK
clk => rtc_ram[41][0].CLK
clk => rtc_ram[41][1].CLK
clk => rtc_ram[41][2].CLK
clk => rtc_ram[41][3].CLK
clk => rtc_ram[41][4].CLK
clk => rtc_ram[41][5].CLK
clk => rtc_ram[41][6].CLK
clk => rtc_ram[41][7].CLK
clk => rtc_ram[40][0].CLK
clk => rtc_ram[40][1].CLK
clk => rtc_ram[40][2].CLK
clk => rtc_ram[40][3].CLK
clk => rtc_ram[40][4].CLK
clk => rtc_ram[40][5].CLK
clk => rtc_ram[40][6].CLK
clk => rtc_ram[40][7].CLK
clk => rtc_ram[39][0].CLK
clk => rtc_ram[39][1].CLK
clk => rtc_ram[39][2].CLK
clk => rtc_ram[39][3].CLK
clk => rtc_ram[39][4].CLK
clk => rtc_ram[39][5].CLK
clk => rtc_ram[39][6].CLK
clk => rtc_ram[39][7].CLK
clk => rtc_ram[38][0].CLK
clk => rtc_ram[38][1].CLK
clk => rtc_ram[38][2].CLK
clk => rtc_ram[38][3].CLK
clk => rtc_ram[38][4].CLK
clk => rtc_ram[38][5].CLK
clk => rtc_ram[38][6].CLK
clk => rtc_ram[38][7].CLK
clk => rtc_ram[37][0].CLK
clk => rtc_ram[37][1].CLK
clk => rtc_ram[37][2].CLK
clk => rtc_ram[37][3].CLK
clk => rtc_ram[37][4].CLK
clk => rtc_ram[37][5].CLK
clk => rtc_ram[37][6].CLK
clk => rtc_ram[37][7].CLK
clk => rtc_ram[36][0].CLK
clk => rtc_ram[36][1].CLK
clk => rtc_ram[36][2].CLK
clk => rtc_ram[36][3].CLK
clk => rtc_ram[36][4].CLK
clk => rtc_ram[36][5].CLK
clk => rtc_ram[36][6].CLK
clk => rtc_ram[36][7].CLK
clk => rtc_ram[35][0].CLK
clk => rtc_ram[35][1].CLK
clk => rtc_ram[35][2].CLK
clk => rtc_ram[35][3].CLK
clk => rtc_ram[35][4].CLK
clk => rtc_ram[35][5].CLK
clk => rtc_ram[35][6].CLK
clk => rtc_ram[35][7].CLK
clk => rtc_ram[34][0].CLK
clk => rtc_ram[34][1].CLK
clk => rtc_ram[34][2].CLK
clk => rtc_ram[34][3].CLK
clk => rtc_ram[34][4].CLK
clk => rtc_ram[34][5].CLK
clk => rtc_ram[34][6].CLK
clk => rtc_ram[34][7].CLK
clk => rtc_ram[33][0].CLK
clk => rtc_ram[33][1].CLK
clk => rtc_ram[33][2].CLK
clk => rtc_ram[33][3].CLK
clk => rtc_ram[33][4].CLK
clk => rtc_ram[33][5].CLK
clk => rtc_ram[33][6].CLK
clk => rtc_ram[33][7].CLK
clk => rtc_ram[32][0].CLK
clk => rtc_ram[32][1].CLK
clk => rtc_ram[32][2].CLK
clk => rtc_ram[32][3].CLK
clk => rtc_ram[32][4].CLK
clk => rtc_ram[32][5].CLK
clk => rtc_ram[32][6].CLK
clk => rtc_ram[32][7].CLK
clk => rtc_ram[31][0].CLK
clk => rtc_ram[31][1].CLK
clk => rtc_ram[31][2].CLK
clk => rtc_ram[31][3].CLK
clk => rtc_ram[31][4].CLK
clk => rtc_ram[31][5].CLK
clk => rtc_ram[31][6].CLK
clk => rtc_ram[31][7].CLK
clk => rtc_ram[30][0].CLK
clk => rtc_ram[30][1].CLK
clk => rtc_ram[30][2].CLK
clk => rtc_ram[30][3].CLK
clk => rtc_ram[30][4].CLK
clk => rtc_ram[30][5].CLK
clk => rtc_ram[30][6].CLK
clk => rtc_ram[30][7].CLK
clk => rtc_ram[29][0].CLK
clk => rtc_ram[29][1].CLK
clk => rtc_ram[29][2].CLK
clk => rtc_ram[29][3].CLK
clk => rtc_ram[29][4].CLK
clk => rtc_ram[29][5].CLK
clk => rtc_ram[29][6].CLK
clk => rtc_ram[29][7].CLK
clk => rtc_ram[28][0].CLK
clk => rtc_ram[28][1].CLK
clk => rtc_ram[28][2].CLK
clk => rtc_ram[28][3].CLK
clk => rtc_ram[28][4].CLK
clk => rtc_ram[28][5].CLK
clk => rtc_ram[28][6].CLK
clk => rtc_ram[28][7].CLK
clk => rtc_ram[27][0].CLK
clk => rtc_ram[27][1].CLK
clk => rtc_ram[27][2].CLK
clk => rtc_ram[27][3].CLK
clk => rtc_ram[27][4].CLK
clk => rtc_ram[27][5].CLK
clk => rtc_ram[27][6].CLK
clk => rtc_ram[27][7].CLK
clk => rtc_ram[26][0].CLK
clk => rtc_ram[26][1].CLK
clk => rtc_ram[26][2].CLK
clk => rtc_ram[26][3].CLK
clk => rtc_ram[26][4].CLK
clk => rtc_ram[26][5].CLK
clk => rtc_ram[26][6].CLK
clk => rtc_ram[26][7].CLK
clk => rtc_ram[25][0].CLK
clk => rtc_ram[25][1].CLK
clk => rtc_ram[25][2].CLK
clk => rtc_ram[25][3].CLK
clk => rtc_ram[25][4].CLK
clk => rtc_ram[25][5].CLK
clk => rtc_ram[25][6].CLK
clk => rtc_ram[25][7].CLK
clk => rtc_ram[24][0].CLK
clk => rtc_ram[24][1].CLK
clk => rtc_ram[24][2].CLK
clk => rtc_ram[24][3].CLK
clk => rtc_ram[24][4].CLK
clk => rtc_ram[24][5].CLK
clk => rtc_ram[24][6].CLK
clk => rtc_ram[24][7].CLK
clk => rtc_ram[23][0].CLK
clk => rtc_ram[23][1].CLK
clk => rtc_ram[23][2].CLK
clk => rtc_ram[23][3].CLK
clk => rtc_ram[23][4].CLK
clk => rtc_ram[23][5].CLK
clk => rtc_ram[23][6].CLK
clk => rtc_ram[23][7].CLK
clk => rtc_ram[22][0].CLK
clk => rtc_ram[22][1].CLK
clk => rtc_ram[22][2].CLK
clk => rtc_ram[22][3].CLK
clk => rtc_ram[22][4].CLK
clk => rtc_ram[22][5].CLK
clk => rtc_ram[22][6].CLK
clk => rtc_ram[22][7].CLK
clk => rtc_ram[21][0].CLK
clk => rtc_ram[21][1].CLK
clk => rtc_ram[21][2].CLK
clk => rtc_ram[21][3].CLK
clk => rtc_ram[21][4].CLK
clk => rtc_ram[21][5].CLK
clk => rtc_ram[21][6].CLK
clk => rtc_ram[21][7].CLK
clk => rtc_ram[20][0].CLK
clk => rtc_ram[20][1].CLK
clk => rtc_ram[20][2].CLK
clk => rtc_ram[20][3].CLK
clk => rtc_ram[20][4].CLK
clk => rtc_ram[20][5].CLK
clk => rtc_ram[20][6].CLK
clk => rtc_ram[20][7].CLK
clk => rtc_ram[19][0].CLK
clk => rtc_ram[19][1].CLK
clk => rtc_ram[19][2].CLK
clk => rtc_ram[19][3].CLK
clk => rtc_ram[19][4].CLK
clk => rtc_ram[19][5].CLK
clk => rtc_ram[19][6].CLK
clk => rtc_ram[19][7].CLK
clk => rtc_ram[18][0].CLK
clk => rtc_ram[18][1].CLK
clk => rtc_ram[18][2].CLK
clk => rtc_ram[18][3].CLK
clk => rtc_ram[18][4].CLK
clk => rtc_ram[18][5].CLK
clk => rtc_ram[18][6].CLK
clk => rtc_ram[18][7].CLK
clk => rtc_ram[17][0].CLK
clk => rtc_ram[17][1].CLK
clk => rtc_ram[17][2].CLK
clk => rtc_ram[17][3].CLK
clk => rtc_ram[17][4].CLK
clk => rtc_ram[17][5].CLK
clk => rtc_ram[17][6].CLK
clk => rtc_ram[17][7].CLK
clk => rtc_ram[16][0].CLK
clk => rtc_ram[16][1].CLK
clk => rtc_ram[16][2].CLK
clk => rtc_ram[16][3].CLK
clk => rtc_ram[16][4].CLK
clk => rtc_ram[16][5].CLK
clk => rtc_ram[16][6].CLK
clk => rtc_ram[16][7].CLK
clk => rtc_ram[15][0].CLK
clk => rtc_ram[15][1].CLK
clk => rtc_ram[15][2].CLK
clk => rtc_ram[15][3].CLK
clk => rtc_ram[15][4].CLK
clk => rtc_ram[15][5].CLK
clk => rtc_ram[15][6].CLK
clk => rtc_ram[15][7].CLK
clk => rtc_ram[14][0].CLK
clk => rtc_ram[14][1].CLK
clk => rtc_ram[14][2].CLK
clk => rtc_ram[14][3].CLK
clk => rtc_ram[14][4].CLK
clk => rtc_ram[14][5].CLK
clk => rtc_ram[14][6].CLK
clk => rtc_ram[14][7].CLK
clk => rtc_ram[13][0].CLK
clk => rtc_ram[13][1].CLK
clk => rtc_ram[13][2].CLK
clk => rtc_ram[13][3].CLK
clk => rtc_ram[13][4].CLK
clk => rtc_ram[13][5].CLK
clk => rtc_ram[13][6].CLK
clk => rtc_ram[13][7].CLK
clk => rtc_ram[12][0].CLK
clk => rtc_ram[12][1].CLK
clk => rtc_ram[12][2].CLK
clk => rtc_ram[12][3].CLK
clk => rtc_ram[12][4].CLK
clk => rtc_ram[12][5].CLK
clk => rtc_ram[12][6].CLK
clk => rtc_ram[12][7].CLK
clk => rtc_ram[11][0].CLK
clk => rtc_ram[11][1].CLK
clk => rtc_ram[11][2].CLK
clk => rtc_ram[11][3].CLK
clk => rtc_ram[11][4].CLK
clk => rtc_ram[11][5].CLK
clk => rtc_ram[11][6].CLK
clk => rtc_ram[11][7].CLK
clk => rtc_ram[10][0].CLK
clk => rtc_ram[10][1].CLK
clk => rtc_ram[10][2].CLK
clk => rtc_ram[10][3].CLK
clk => rtc_ram[10][4].CLK
clk => rtc_ram[10][5].CLK
clk => rtc_ram[10][6].CLK
clk => rtc_ram[10][7].CLK
clk => rtc_ram[9][0].CLK
clk => rtc_ram[9][1].CLK
clk => rtc_ram[9][2].CLK
clk => rtc_ram[9][3].CLK
clk => rtc_ram[9][4].CLK
clk => rtc_ram[9][5].CLK
clk => rtc_ram[9][6].CLK
clk => rtc_ram[9][7].CLK
clk => rtc_ram[8][0].CLK
clk => rtc_ram[8][1].CLK
clk => rtc_ram[8][2].CLK
clk => rtc_ram[8][3].CLK
clk => rtc_ram[8][4].CLK
clk => rtc_ram[8][5].CLK
clk => rtc_ram[8][6].CLK
clk => rtc_ram[8][7].CLK
clk => rtc_ram[7][0].CLK
clk => rtc_ram[7][1].CLK
clk => rtc_ram[7][2].CLK
clk => rtc_ram[7][3].CLK
clk => rtc_ram[7][4].CLK
clk => rtc_ram[7][5].CLK
clk => rtc_ram[7][6].CLK
clk => rtc_ram[7][7].CLK
clk => rtc_ram[6][0].CLK
clk => rtc_ram[6][1].CLK
clk => rtc_ram[6][2].CLK
clk => rtc_ram[6][3].CLK
clk => rtc_ram[6][4].CLK
clk => rtc_ram[6][5].CLK
clk => rtc_ram[6][6].CLK
clk => rtc_ram[6][7].CLK
clk => rtc_ram[5][0].CLK
clk => rtc_ram[5][1].CLK
clk => rtc_ram[5][2].CLK
clk => rtc_ram[5][3].CLK
clk => rtc_ram[5][4].CLK
clk => rtc_ram[5][5].CLK
clk => rtc_ram[5][6].CLK
clk => rtc_ram[5][7].CLK
clk => rtc_ram[4][0].CLK
clk => rtc_ram[4][1].CLK
clk => rtc_ram[4][2].CLK
clk => rtc_ram[4][3].CLK
clk => rtc_ram[4][4].CLK
clk => rtc_ram[4][5].CLK
clk => rtc_ram[4][6].CLK
clk => rtc_ram[4][7].CLK
clk => rtc_ram[3][0].CLK
clk => rtc_ram[3][1].CLK
clk => rtc_ram[3][2].CLK
clk => rtc_ram[3][3].CLK
clk => rtc_ram[3][4].CLK
clk => rtc_ram[3][5].CLK
clk => rtc_ram[3][6].CLK
clk => rtc_ram[3][7].CLK
clk => rtc_ram[2][0].CLK
clk => rtc_ram[2][1].CLK
clk => rtc_ram[2][2].CLK
clk => rtc_ram[2][3].CLK
clk => rtc_ram[2][4].CLK
clk => rtc_ram[2][5].CLK
clk => rtc_ram[2][6].CLK
clk => rtc_ram[2][7].CLK
clk => rtc_ram[1][0].CLK
clk => rtc_ram[1][1].CLK
clk => rtc_ram[1][2].CLK
clk => rtc_ram[1][3].CLK
clk => rtc_ram[1][4].CLK
clk => rtc_ram[1][5].CLK
clk => rtc_ram[1][6].CLK
clk => rtc_ram[1][7].CLK
clk => rtc_ram[0][0].CLK
clk => rtc_ram[0][1].CLK
clk => rtc_ram[0][2].CLK
clk => rtc_ram[0][3].CLK
clk => rtc_ram[0][4].CLK
clk => rtc_ram[0][5].CLK
clk => rtc_ram[0][6].CLK
clk => rtc_ram[0][7].CLK
clk => ext_do[0]~reg0.CLK
clk => ext_do[1]~reg0.CLK
clk => ext_do[2]~reg0.CLK
clk => ext_do[3]~reg0.CLK
clk => ext_do[4]~reg0.CLK
clk => ext_do[5]~reg0.CLK
clk => ext_do[6]~reg0.CLK
clk => ext_do[7]~reg0.CLK
clk => rtc_state~1.DATAIN
cpu_clken => as_r.OUTPUTSELECT
cpu_clken => ds_r.OUTPUTSELECT
cpu_clken => do.OUTPUTSELECT
cpu_clken => do.OUTPUTSELECT
cpu_clken => do.OUTPUTSELECT
cpu_clken => do.OUTPUTSELECT
cpu_clken => do.OUTPUTSELECT
cpu_clken => do.OUTPUTSELECT
cpu_clken => do.OUTPUTSELECT
cpu_clken => do.OUTPUTSELECT
cpu_clken => addr.OUTPUTSELECT
cpu_clken => addr.OUTPUTSELECT
cpu_clken => addr.OUTPUTSELECT
cpu_clken => addr.OUTPUTSELECT
cpu_clken => addr.OUTPUTSELECT
cpu_clken => addr.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
cpu_clken => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_state.OUTPUTSELECT
hard_reset_n => rtc_state.OUTPUTSELECT
hard_reset_n => rtc_state.OUTPUTSELECT
hard_reset_n => rtc_state.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => rtc_ram.OUTPUTSELECT
hard_reset_n => as_r.ENA
hard_reset_n => ds_r.ENA
hard_reset_n => do[7]~reg0.ENA
hard_reset_n => do[6]~reg0.ENA
hard_reset_n => do[5]~reg0.ENA
hard_reset_n => do[4]~reg0.ENA
hard_reset_n => do[3]~reg0.ENA
hard_reset_n => do[2]~reg0.ENA
hard_reset_n => do[1]~reg0.ENA
hard_reset_n => do[0]~reg0.ENA
hard_reset_n => addr[5].ENA
hard_reset_n => addr[4].ENA
hard_reset_n => addr[3].ENA
hard_reset_n => addr[2].ENA
hard_reset_n => addr[1].ENA
hard_reset_n => addr[0].ENA
reset_n => as_r.OUTPUTSELECT
reset_n => ds_r.OUTPUTSELECT
reset_n => do.OUTPUTSELECT
reset_n => do.OUTPUTSELECT
reset_n => do.OUTPUTSELECT
reset_n => do.OUTPUTSELECT
reset_n => do.OUTPUTSELECT
reset_n => do.OUTPUTSELECT
reset_n => do.OUTPUTSELECT
reset_n => do.OUTPUTSELECT
reset_n => addr.OUTPUTSELECT
reset_n => addr.OUTPUTSELECT
reset_n => addr.OUTPUTSELECT
reset_n => addr.OUTPUTSELECT
reset_n => addr.OUTPUTSELECT
reset_n => addr.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
reset_n => rtc_ram.OUTPUTSELECT
ce => process_0.IN0
ce => process_0.IN0
as => as_r.DATAB
as => process_0.IN1
ds => ds_r.DATAB
ds => process_0.IN1
r_nw => process_0.IN1
adi[0] => addr.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[0] => rtc_ram.DATAB
adi[1] => addr.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[1] => rtc_ram.DATAB
adi[2] => addr.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[2] => rtc_ram.DATAB
adi[3] => addr.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[3] => rtc_ram.DATAB
adi[4] => addr.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[4] => rtc_ram.DATAB
adi[5] => addr.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[5] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[6] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
adi[7] => rtc_ram.DATAB
do[0] <= do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyb_dip[0] => Selector19.IN1
keyb_dip[1] => Selector18.IN1
keyb_dip[2] => Selector17.IN1
keyb_dip[3] => Selector23.IN3
keyb_dip[4] => ~NO_FANOUT~
keyb_dip[5] => ~NO_FANOUT~
keyb_dip[6] => ~NO_FANOUT~
keyb_dip[7] => ~NO_FANOUT~
RTC[0] => Equal0.IN129
RTC[0] => Mux15.IN15
RTC[1] => Equal0.IN128
RTC[1] => Mux14.IN15
RTC[2] => Equal0.IN127
RTC[2] => Mux13.IN15
RTC[3] => Equal0.IN126
RTC[3] => Mux12.IN15
RTC[4] => Equal0.IN125
RTC[4] => Mux11.IN15
RTC[5] => Equal0.IN124
RTC[5] => Mux10.IN15
RTC[6] => Equal0.IN123
RTC[6] => Mux9.IN15
RTC[7] => Equal0.IN122
RTC[7] => Mux8.IN15
RTC[8] => Equal0.IN121
RTC[8] => Mux15.IN14
RTC[9] => Equal0.IN120
RTC[9] => Mux14.IN14
RTC[10] => Equal0.IN119
RTC[10] => Mux13.IN14
RTC[11] => Equal0.IN118
RTC[11] => Mux12.IN14
RTC[12] => Equal0.IN117
RTC[12] => Mux11.IN14
RTC[13] => Equal0.IN116
RTC[13] => Mux10.IN14
RTC[14] => Equal0.IN115
RTC[14] => Mux9.IN14
RTC[15] => Equal0.IN114
RTC[15] => Mux8.IN14
RTC[16] => Equal0.IN113
RTC[16] => Mux15.IN13
RTC[17] => Equal0.IN112
RTC[17] => Mux14.IN13
RTC[18] => Equal0.IN111
RTC[18] => Mux13.IN13
RTC[19] => Equal0.IN110
RTC[19] => Mux12.IN13
RTC[20] => Equal0.IN109
RTC[20] => Mux11.IN13
RTC[21] => Equal0.IN108
RTC[21] => Mux10.IN13
RTC[22] => Equal0.IN107
RTC[22] => Mux9.IN13
RTC[23] => Equal0.IN106
RTC[23] => Mux8.IN13
RTC[24] => Equal0.IN105
RTC[24] => Mux15.IN12
RTC[25] => Equal0.IN104
RTC[25] => Mux14.IN12
RTC[26] => Equal0.IN103
RTC[26] => Mux13.IN12
RTC[27] => Equal0.IN102
RTC[27] => Mux12.IN12
RTC[28] => Equal0.IN101
RTC[28] => Mux11.IN12
RTC[29] => Equal0.IN100
RTC[29] => Mux10.IN12
RTC[30] => Equal0.IN99
RTC[30] => Mux9.IN12
RTC[31] => Equal0.IN98
RTC[31] => Mux8.IN12
RTC[32] => Equal0.IN97
RTC[32] => Mux15.IN11
RTC[33] => Equal0.IN96
RTC[33] => Mux14.IN11
RTC[34] => Equal0.IN95
RTC[34] => Mux13.IN11
RTC[35] => Equal0.IN94
RTC[35] => Mux12.IN11
RTC[36] => Equal0.IN93
RTC[36] => Mux11.IN11
RTC[37] => Equal0.IN92
RTC[37] => Mux10.IN11
RTC[38] => Equal0.IN91
RTC[38] => Mux9.IN11
RTC[39] => Equal0.IN90
RTC[39] => Mux8.IN11
RTC[40] => Equal0.IN89
RTC[40] => Mux15.IN10
RTC[41] => Equal0.IN88
RTC[41] => Mux14.IN10
RTC[42] => Equal0.IN87
RTC[42] => Mux13.IN10
RTC[43] => Equal0.IN86
RTC[43] => Mux12.IN10
RTC[44] => Equal0.IN85
RTC[44] => Mux11.IN10
RTC[45] => Equal0.IN84
RTC[45] => Mux10.IN10
RTC[46] => Equal0.IN83
RTC[46] => Mux9.IN10
RTC[47] => Equal0.IN82
RTC[47] => Mux8.IN10
RTC[48] => Equal0.IN81
RTC[48] => Equal1.IN17
RTC[48] => Add0.IN16
RTC[49] => Equal0.IN80
RTC[49] => Equal1.IN16
RTC[49] => Add0.IN15
RTC[50] => Equal0.IN79
RTC[50] => Equal1.IN15
RTC[50] => Add0.IN14
RTC[51] => Equal0.IN78
RTC[51] => Equal1.IN14
RTC[51] => Add0.IN13
RTC[52] => Equal0.IN77
RTC[52] => Equal1.IN13
RTC[52] => Add0.IN12
RTC[53] => Equal0.IN76
RTC[53] => Equal1.IN12
RTC[53] => Add0.IN11
RTC[54] => Equal0.IN75
RTC[54] => Equal1.IN11
RTC[54] => Add0.IN10
RTC[55] => Equal0.IN74
RTC[55] => Equal1.IN10
RTC[55] => Add0.IN9
RTC[56] => Equal0.IN73
RTC[57] => Equal0.IN72
RTC[58] => Equal0.IN71
RTC[59] => Equal0.IN70
RTC[60] => Equal0.IN69
RTC[61] => Equal0.IN68
RTC[62] => Equal0.IN67
RTC[63] => Equal0.IN66
ext_addr[0] => Mux0.IN5
ext_addr[0] => Mux1.IN5
ext_addr[0] => Mux2.IN5
ext_addr[0] => Mux3.IN5
ext_addr[0] => Mux4.IN5
ext_addr[0] => Mux5.IN5
ext_addr[0] => Mux6.IN5
ext_addr[0] => Mux7.IN5
ext_addr[0] => Decoder0.IN5
ext_addr[1] => Mux0.IN4
ext_addr[1] => Mux1.IN4
ext_addr[1] => Mux2.IN4
ext_addr[1] => Mux3.IN4
ext_addr[1] => Mux4.IN4
ext_addr[1] => Mux5.IN4
ext_addr[1] => Mux6.IN4
ext_addr[1] => Mux7.IN4
ext_addr[1] => Decoder0.IN4
ext_addr[2] => Mux0.IN3
ext_addr[2] => Mux1.IN3
ext_addr[2] => Mux2.IN3
ext_addr[2] => Mux3.IN3
ext_addr[2] => Mux4.IN3
ext_addr[2] => Mux5.IN3
ext_addr[2] => Mux6.IN3
ext_addr[2] => Mux7.IN3
ext_addr[2] => Decoder0.IN3
ext_addr[3] => Mux0.IN2
ext_addr[3] => Mux1.IN2
ext_addr[3] => Mux2.IN2
ext_addr[3] => Mux3.IN2
ext_addr[3] => Mux4.IN2
ext_addr[3] => Mux5.IN2
ext_addr[3] => Mux6.IN2
ext_addr[3] => Mux7.IN2
ext_addr[3] => Decoder0.IN2
ext_addr[4] => Mux0.IN1
ext_addr[4] => Mux1.IN1
ext_addr[4] => Mux2.IN1
ext_addr[4] => Mux3.IN1
ext_addr[4] => Mux4.IN1
ext_addr[4] => Mux5.IN1
ext_addr[4] => Mux6.IN1
ext_addr[4] => Mux7.IN1
ext_addr[4] => Decoder0.IN1
ext_addr[5] => Mux0.IN0
ext_addr[5] => Mux1.IN0
ext_addr[5] => Mux2.IN0
ext_addr[5] => Mux3.IN0
ext_addr[5] => Mux4.IN0
ext_addr[5] => Mux5.IN0
ext_addr[5] => Mux6.IN0
ext_addr[5] => Mux7.IN0
ext_addr[5] => Decoder0.IN0
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_we => rtc_ram.OUTPUTSELECT
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[0] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[1] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[2] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[3] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[4] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[5] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[6] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_di[7] => rtc_ram.DATAB
ext_do[0] <= ext_do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_do[1] <= ext_do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_do[2] <= ext_do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_do[3] <= ext_do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_do[4] <= ext_do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_do[5] <= ext_do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_do[6] <= ext_do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_do[7] <= ext_do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|fdc1772:FDC1772
clkcpu => clkcpu.IN3
clk8m_en => clk8m_en.IN2
floppy_drive[0] => WideNand0.IN0
floppy_drive[0] => fdn[0].OUTPUTSELECT
floppy_drive[1] => WideNand0.IN1
floppy_drive[1] => fdn[0].DATAA
floppy_side => sd_lba.OUTPUTSELECT
floppy_side => sd_lba.OUTPUTSELECT
floppy_side => sd_lba.OUTPUTSELECT
floppy_side => sd_lba.OUTPUTSELECT
floppy_side => sd_lba.OUTPUTSELECT
floppy_side => fifo_cpuptr_adj.IN1
floppy_side => Selector26.IN2
floppy_reset => motor_on.OUTPUTSELECT
floppy_reset => busy.OUTPUTSELECT
floppy_reset => step_in.OUTPUTSELECT
floppy_reset => step_out.OUTPUTSELECT
floppy_reset => sd_card_read.OUTPUTSELECT
floppy_reset => sd_card_write.OUTPUTSELECT
floppy_reset => data_transfer_start.OUTPUTSELECT
floppy_reset => seek_state.OUTPUTSELECT
floppy_reset => seek_state.OUTPUTSELECT
floppy_reset => seek_state.OUTPUTSELECT
floppy_reset => seek_state.OUTPUTSELECT
floppy_reset => notready_wait.OUTPUTSELECT
floppy_reset => sector_not_found.OUTPUTSELECT
floppy_reset => irq_at_index.OUTPUTSELECT
floppy_reset => data_transfer_state.OUTPUTSELECT
floppy_reset => data_transfer_state.OUTPUTSELECT
floppy_reset => data_transfer_state.OUTPUTSELECT
floppy_reset => data_transfer_state.OUTPUTSELECT
floppy_reset => RNF.OUTPUTSELECT
floppy_reset => irq_set.OUTPUTSELECT
floppy_reset => track_clear_strobe.OUTPUTSELECT
floppy_reset => track_dec_strobe.OUTPUTSELECT
floppy_reset => track_inc_strobe.OUTPUTSELECT
floppy_reset => sector_inc_strobe.OUTPUTSELECT
floppy_reset => cmd.OUTPUTSELECT
floppy_reset => cmd.OUTPUTSELECT
floppy_reset => cmd.OUTPUTSELECT
floppy_reset => cmd.OUTPUTSELECT
floppy_reset => cmd.OUTPUTSELECT
floppy_reset => cmd.OUTPUTSELECT
floppy_reset => cmd.OUTPUTSELECT
floppy_reset => cmd.OUTPUTSELECT
floppy_reset => track.OUTPUTSELECT
floppy_reset => track.OUTPUTSELECT
floppy_reset => track.OUTPUTSELECT
floppy_reset => track.OUTPUTSELECT
floppy_reset => track.OUTPUTSELECT
floppy_reset => track.OUTPUTSELECT
floppy_reset => track.OUTPUTSELECT
floppy_reset => track.OUTPUTSELECT
floppy_reset => sector.OUTPUTSELECT
floppy_reset => sector.OUTPUTSELECT
floppy_reset => sector.OUTPUTSELECT
floppy_reset => sector.OUTPUTSELECT
floppy_reset => sector.OUTPUTSELECT
floppy_reset => sector.OUTPUTSELECT
floppy_reset => sector.OUTPUTSELECT
floppy_reset => sector.OUTPUTSELECT
floppy_reset => cmd_rx_i.OUTPUTSELECT
floppy_reset => cmd_rx.OUTPUTSELECT
floppy_reset => data_in.OUTPUTSELECT
floppy_reset => data_in.OUTPUTSELECT
floppy_reset => data_in.OUTPUTSELECT
floppy_reset => data_in.OUTPUTSELECT
floppy_reset => data_in.OUTPUTSELECT
floppy_reset => data_in.OUTPUTSELECT
floppy_reset => data_in.OUTPUTSELECT
floppy_reset => data_in.OUTPUTSELECT
floppy_reset => irq_clr.IN1
floppy_reset => drq_clr.IN1
floppy_reset => step_to[7].ENA
floppy_reset => step_to[6].ENA
floppy_reset => step_to[5].ENA
floppy_reset => step_to[4].ENA
floppy_reset => step_to[3].ENA
floppy_reset => motor_timeout_index[0].ENA
floppy_reset => step_to[2].ENA
floppy_reset => step_to[1].ENA
floppy_reset => step_to[0].ENA
floppy_reset => motor_timeout_index[1].ENA
floppy_reset => motor_timeout_index[2].ENA
floppy_reset => motor_timeout_index[3].ENA
floppy_reset => indexD.ENA
floppy_reset => step_dir.ENA
floppy_reset => motor_spin_up_sequence[0].ENA
floppy_reset => motor_spin_up_sequence[1].ENA
floppy_reset => motor_spin_up_sequence[2].ENA
floppy_reset => motor_spin_up_sequence[3].ENA
floppy_reset => delay_cnt[0].ENA
floppy_reset => delay_cnt[1].ENA
floppy_reset => delay_cnt[2].ENA
floppy_reset => delay_cnt[3].ENA
floppy_reset => delay_cnt[4].ENA
floppy_reset => delay_cnt[5].ENA
floppy_reset => delay_cnt[6].ENA
floppy_reset => delay_cnt[7].ENA
floppy_reset => delay_cnt[8].ENA
floppy_reset => delay_cnt[9].ENA
floppy_reset => delay_cnt[10].ENA
floppy_reset => delay_cnt[11].ENA
floppy_reset => delay_cnt[12].ENA
floppy_reset => delay_cnt[13].ENA
floppy_reset => delay_cnt[14].ENA
floppy_reset => delay_cnt[15].ENA
floppy_reset => delay_cnt[16].ENA
floppy_reset => delay_cnt[17].ENA
floppy_reset => delay_cnt[18].ENA
floppy_reset => delay_cnt[19].ENA
floppy_reset => delay_cnt[20].ENA
floppy_reset => delay_cnt[21].ENA
floppy_reset => delay_cnt[22].ENA
floppy_reset => delay_cnt[23].ENA
floppy_reset => step_rate_cnt[0].ENA
floppy_reset => step_rate_cnt[1].ENA
floppy_reset => step_rate_cnt[2].ENA
floppy_reset => step_rate_cnt[3].ENA
floppy_reset => step_rate_cnt[4].ENA
floppy_reset => step_rate_cnt[5].ENA
floppy_reset => step_rate_cnt[6].ENA
floppy_reset => step_rate_cnt[7].ENA
floppy_reset => step_rate_cnt[8].ENA
floppy_reset => step_rate_cnt[9].ENA
floppy_reset => step_rate_cnt[10].ENA
floppy_reset => step_rate_cnt[11].ENA
floppy_reset => step_rate_cnt[12].ENA
floppy_reset => step_rate_cnt[13].ENA
floppy_reset => step_rate_cnt[14].ENA
floppy_reset => step_rate_cnt[15].ENA
floppy_reset => step_pulse_cnt[0].ENA
floppy_reset => step_pulse_cnt[1].ENA
floppy_reset => step_pulse_cnt[2].ENA
floppy_reset => step_pulse_cnt[3].ENA
floppy_reset => step_pulse_cnt[4].ENA
floppy_reset => step_pulse_cnt[5].ENA
floppy_reset => step_pulse_cnt[6].ENA
floppy_reset => step_pulse_cnt[7].ENA
floppy_reset => step_pulse_cnt[8].ENA
floppy_reset => step_pulse_cnt[9].ENA
floppy_reset => step_pulse_cnt[10].ENA
floppy_reset => step_pulse_cnt[11].ENA
floppy_reset => step_pulse_cnt[12].ENA
floppy_reset => step_pulse_cnt[13].ENA
floppy_reset => step_pulse_cnt[14].ENA
floppy_reset => step_pulse_cnt[15].ENA
floppy_step <= floppy_step.DB_MAX_OUTPUT_PORT_TYPE
floppy_motor => fd_motor.IN2
floppy_ready <= floppy_ready.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
drq <= drq~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[0] => Mux0.IN1
cpu_addr[0] => Mux1.IN1
cpu_addr[0] => Mux2.IN1
cpu_addr[0] => Mux3.IN1
cpu_addr[0] => Mux4.IN1
cpu_addr[0] => Mux5.IN1
cpu_addr[0] => Mux6.IN1
cpu_addr[0] => Mux7.IN1
cpu_addr[0] => Equal0.IN61
cpu_addr[0] => Equal43.IN31
cpu_addr[0] => Equal46.IN61
cpu_addr[0] => Equal47.IN30
cpu_addr[1] => Mux0.IN0
cpu_addr[1] => Mux1.IN0
cpu_addr[1] => Mux2.IN0
cpu_addr[1] => Mux3.IN0
cpu_addr[1] => Mux4.IN0
cpu_addr[1] => Mux5.IN0
cpu_addr[1] => Mux6.IN0
cpu_addr[1] => Mux7.IN0
cpu_addr[1] => Equal0.IN60
cpu_addr[1] => Equal43.IN30
cpu_addr[1] => Equal46.IN30
cpu_addr[1] => Equal47.IN61
cpu_sel => comb.IN0
cpu_sel => cpu_rw_cmdstatus.IN1
cpu_sel => always12.IN0
cpu_sel => cpu_selD.DATAIN
cpu_rw => always12.IN1
cpu_rw => comb.IN1
cpu_din[0] => cmd.DATAB
cpu_din[0] => track.DATAB
cpu_din[0] => sector.DATAB
cpu_din[0] => data_in.DATAB
cpu_din[1] => cmd.DATAB
cpu_din[1] => track.DATAB
cpu_din[1] => sector.DATAB
cpu_din[1] => data_in.DATAB
cpu_din[2] => cmd.DATAB
cpu_din[2] => track.DATAB
cpu_din[2] => sector.DATAB
cpu_din[2] => data_in.DATAB
cpu_din[3] => cmd.DATAB
cpu_din[3] => track.DATAB
cpu_din[3] => sector.DATAB
cpu_din[3] => data_in.DATAB
cpu_din[4] => cmd.DATAB
cpu_din[4] => track.DATAB
cpu_din[4] => sector.DATAB
cpu_din[4] => data_in.DATAB
cpu_din[4] => Equal44.IN3
cpu_din[4] => Equal45.IN3
cpu_din[5] => cmd.DATAB
cpu_din[5] => track.DATAB
cpu_din[5] => sector.DATAB
cpu_din[5] => data_in.DATAB
cpu_din[5] => Equal44.IN2
cpu_din[5] => Equal45.IN2
cpu_din[6] => cmd.DATAB
cpu_din[6] => track.DATAB
cpu_din[6] => sector.DATAB
cpu_din[6] => data_in.DATAB
cpu_din[6] => Equal44.IN1
cpu_din[6] => Equal45.IN1
cpu_din[7] => cmd.DATAB
cpu_din[7] => track.DATAB
cpu_din[7] => sector.DATAB
cpu_din[7] => data_in.DATAB
cpu_din[7] => Equal44.IN0
cpu_din[7] => Equal45.IN0
cpu_dout[0] <= cpu_dout.DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[1] <= cpu_dout.DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[2] <= cpu_dout.DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[3] <= cpu_dout.DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[4] <= cpu_dout.DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[5] <= cpu_dout.DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[6] <= cpu_dout.DB_MAX_OUTPUT_PORT_TYPE
cpu_dout[7] <= cpu_dout.DB_MAX_OUTPUT_PORT_TYPE
img_mounted[0] => always1.IN1
img_mounted[0] => img_mountedD[0].DATAIN
img_mounted[1] => always1.IN1
img_mounted[1] => img_mountedD[1].DATAIN
img_wp[0] => comb.DATAA
img_wp[1] => comb.DATAB
img_ds => fdn_doubleside[1].DATAIN
img_ds => fdn_doubleside[0].DATAIN
img_size[0] => WideOr0.IN0
img_size[1] => WideOr0.IN1
img_size[2] => WideOr0.IN2
img_size[3] => WideOr0.IN3
img_size[4] => WideOr0.IN4
img_size[5] => WideOr0.IN5
img_size[6] => WideOr0.IN6
img_size[7] => WideOr0.IN7
img_size[8] => WideOr0.IN8
img_size[9] => WideOr0.IN9
img_size[10] => WideOr0.IN10
img_size[11] => WideOr0.IN11
img_size[12] => WideOr0.IN12
img_size[13] => WideOr0.IN13
img_size[14] => WideOr0.IN14
img_size[15] => WideOr0.IN15
img_size[16] => WideOr0.IN16
img_size[17] => WideOr0.IN17
img_size[18] => WideOr0.IN18
img_size[19] => WideOr0.IN19
img_size[20] => fdn_hd.DATAB
img_size[20] => fdn_hd.DATAB
img_size[20] => WideOr0.IN20
img_size[21] => WideOr0.IN21
img_size[22] => WideOr0.IN22
img_size[23] => WideOr0.IN23
img_size[24] => WideOr0.IN24
img_size[25] => WideOr0.IN25
img_size[26] => WideOr0.IN26
img_size[27] => WideOr0.IN27
img_size[28] => WideOr0.IN28
img_size[29] => WideOr0.IN29
img_size[30] => WideOr0.IN30
img_size[31] => WideOr0.IN31
sd_lba[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[31] <= <GND>
sd_rd[0] <= sd_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_rd[1] <= sd_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_wr[0] <= sd_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_wr[1] <= sd_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack => comb.IN0
sd_ack => sd_rd.OUTPUTSELECT
sd_ack => sd_rd.OUTPUTSELECT
sd_ack => sd_wr.OUTPUTSELECT
sd_ack => sd_wr.OUTPUTSELECT
sd_ack => sd_ackD.DATAIN
sd_ack => always10.IN1
sd_buff_addr[0] => fifo_sdptr[0].IN1
sd_buff_addr[1] => fifo_sdptr[1].IN1
sd_buff_addr[2] => fifo_sdptr[2].IN1
sd_buff_addr[3] => fifo_sdptr[3].IN1
sd_buff_addr[4] => fifo_sdptr[4].IN1
sd_buff_addr[5] => fifo_sdptr[5].IN1
sd_buff_addr[6] => fifo_sdptr[6].IN1
sd_buff_addr[7] => fifo_sdptr[7].IN1
sd_buff_addr[8] => fifo_sdptr[8].IN1
sd_dout[0] => sd_dout[0].IN1
sd_dout[1] => sd_dout[1].IN1
sd_dout[2] => sd_dout[2].IN1
sd_dout[3] => sd_dout[3].IN1
sd_dout[4] => sd_dout[4].IN1
sd_dout[5] => sd_dout[5].IN1
sd_dout[6] => sd_dout[6].IN1
sd_dout[7] => sd_dout[7].IN1
sd_din[0] <= fdc1772_dpram:fifo.q_a
sd_din[1] <= fdc1772_dpram:fifo.q_a
sd_din[2] <= fdc1772_dpram:fifo.q_a
sd_din[3] <= fdc1772_dpram:fifo.q_a
sd_din[4] <= fdc1772_dpram:fifo.q_a
sd_din[5] <= fdc1772_dpram:fifo.q_a
sd_din[6] <= fdc1772_dpram:fifo.q_a
sd_din[7] <= fdc1772_dpram:fifo.q_a
sd_dout_strobe => comb.IN1


|poseidon_top|bbc_mist_top:guest|bbc:BBC|fdc1772:FDC1772|floppy:fdd[0].floppy
clk => data_clk.CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => clk_cnt[13].CLK
clk => clk_cnt[14].CLK
clk => clk_cnt[15].CLK
clk => clk_cnt[16].CLK
clk => clk_cnt[17].CLK
clk => clk_cnt[18].CLK
clk => clk_cnt[19].CLK
clk => clk_cnt[20].CLK
clk => clk_cnt[21].CLK
clk => clk_cnt[22].CLK
clk => clk_cnt[23].CLK
clk => clk_cnt[24].CLK
clk => clk_cnt[25].CLK
clk => clk_cnt[26].CLK
clk => clk_cnt[27].CLK
clk => clk_cnt[28].CLK
clk => clk_cnt[29].CLK
clk => clk_cnt[30].CLK
clk => clk_cnt[31].CLK
clk => data_clk_en.CLK
clk => rate[0].CLK
clk => rate[1].CLK
clk => rate[2].CLK
clk => rate[3].CLK
clk => rate[4].CLK
clk => rate[5].CLK
clk => rate[6].CLK
clk => rate[7].CLK
clk => rate[8].CLK
clk => rate[9].CLK
clk => rate[10].CLK
clk => rate[11].CLK
clk => rate[12].CLK
clk => rate[13].CLK
clk => rate[14].CLK
clk => rate[15].CLK
clk => rate[16].CLK
clk => rate[17].CLK
clk => rate[18].CLK
clk => rate[19].CLK
clk => rate[20].CLK
clk => rate[21].CLK
clk => rate[22].CLK
clk => rate[23].CLK
clk => rate[24].CLK
clk => rate[25].CLK
clk => rate[26].CLK
clk => rate[27].CLK
clk => rate[28].CLK
clk => rate[29].CLK
clk => rate[30].CLK
clk => rate[31].CLK
clk => spin_up_counter[0].CLK
clk => spin_up_counter[1].CLK
clk => spin_up_counter[2].CLK
clk => spin_up_counter[3].CLK
clk => spin_up_counter[4].CLK
clk => spin_up_counter[5].CLK
clk => spin_up_counter[6].CLK
clk => spin_up_counter[7].CLK
clk => spin_up_counter[8].CLK
clk => spin_up_counter[9].CLK
clk => spin_up_counter[10].CLK
clk => spin_up_counter[11].CLK
clk => spin_up_counter[12].CLK
clk => spin_up_counter[13].CLK
clk => spin_up_counter[14].CLK
clk => spin_up_counter[15].CLK
clk => spin_up_counter[16].CLK
clk => spin_up_counter[17].CLK
clk => spin_up_counter[18].CLK
clk => spin_up_counter[19].CLK
clk => spin_up_counter[20].CLK
clk => spin_up_counter[21].CLK
clk => spin_up_counter[22].CLK
clk => spin_up_counter[23].CLK
clk => spin_up_counter[24].CLK
clk => spin_up_counter[25].CLK
clk => spin_up_counter[26].CLK
clk => spin_up_counter[27].CLK
clk => spin_up_counter[28].CLK
clk => spin_up_counter[29].CLK
clk => spin_up_counter[30].CLK
clk => spin_up_counter[31].CLK
clk => motor_onD.CLK
clk => clk_cnt2[0].CLK
clk => clk_cnt2[1].CLK
clk => clk_cnt2[2].CLK
clk => byte_clk_en.CLK
clk => byte_cnt[0].CLK
clk => byte_cnt[1].CLK
clk => byte_cnt[2].CLK
clk => byte_cnt[3].CLK
clk => byte_cnt[4].CLK
clk => byte_cnt[5].CLK
clk => byte_cnt[6].CLK
clk => byte_cnt[7].CLK
clk => byte_cnt[8].CLK
clk => byte_cnt[9].CLK
clk => byte_cnt[10].CLK
clk => byte_cnt[11].CLK
clk => byte_cnt[12].CLK
clk => byte_cnt[13].CLK
clk => byte_cnt[14].CLK
clk => index_pulse_start.CLK
clk => current_sector[0].CLK
clk => current_sector[1].CLK
clk => current_sector[2].CLK
clk => current_sector[3].CLK
clk => current_sector[4].CLK
clk => sec_byte_cnt[0].CLK
clk => sec_byte_cnt[1].CLK
clk => sec_byte_cnt[2].CLK
clk => sec_byte_cnt[3].CLK
clk => sec_byte_cnt[4].CLK
clk => sec_byte_cnt[5].CLK
clk => sec_byte_cnt[6].CLK
clk => sec_byte_cnt[7].CLK
clk => sec_byte_cnt[8].CLK
clk => sec_byte_cnt[9].CLK
clk => current_track[0].CLK
clk => current_track[1].CLK
clk => current_track[2].CLK
clk => current_track[3].CLK
clk => current_track[4].CLK
clk => current_track[5].CLK
clk => current_track[6].CLK
clk => step_outD.CLK
clk => step_inD.CLK
clk => index_pulse_cnt[0].CLK
clk => index_pulse_cnt[1].CLK
clk => index_pulse_cnt[2].CLK
clk => index_pulse_cnt[3].CLK
clk => index_pulse_cnt[4].CLK
clk => index_pulse_cnt[5].CLK
clk => index_pulse_cnt[6].CLK
clk => index_pulse_cnt[7].CLK
clk => index_pulse_cnt[8].CLK
clk => index_pulse_cnt[9].CLK
clk => index_pulse_cnt[10].CLK
clk => index_pulse_cnt[11].CLK
clk => index_pulse_cnt[12].CLK
clk => index_pulse_cnt[13].CLK
clk => index_pulse_cnt[14].CLK
clk => index_pulse_cnt[15].CLK
clk => index_pulse_cnt[16].CLK
clk => index_pulse_cnt[17].CLK
clk => index_pulse_cnt[18].CLK
clk => index~reg0.CLK
clk => sec_state~1.DATAIN
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => data_clk_en.OUTPUTSELECT
clk8m_en => clk_cnt[31].ENA
clk8m_en => clk_cnt[30].ENA
clk8m_en => clk_cnt[29].ENA
clk8m_en => clk_cnt[28].ENA
clk8m_en => clk_cnt[27].ENA
clk8m_en => clk_cnt[26].ENA
clk8m_en => clk_cnt[25].ENA
clk8m_en => clk_cnt[24].ENA
clk8m_en => clk_cnt[23].ENA
clk8m_en => clk_cnt[22].ENA
clk8m_en => clk_cnt[21].ENA
clk8m_en => clk_cnt[20].ENA
clk8m_en => clk_cnt[19].ENA
clk8m_en => clk_cnt[18].ENA
clk8m_en => clk_cnt[17].ENA
clk8m_en => clk_cnt[16].ENA
clk8m_en => index_pulse_cnt[0].ENA
clk8m_en => clk_cnt[15].ENA
clk8m_en => clk_cnt[14].ENA
clk8m_en => clk_cnt[13].ENA
clk8m_en => clk_cnt[12].ENA
clk8m_en => clk_cnt[11].ENA
clk8m_en => clk_cnt[10].ENA
clk8m_en => clk_cnt[9].ENA
clk8m_en => clk_cnt[8].ENA
clk8m_en => clk_cnt[7].ENA
clk8m_en => clk_cnt[6].ENA
clk8m_en => clk_cnt[5].ENA
clk8m_en => clk_cnt[4].ENA
clk8m_en => clk_cnt[3].ENA
clk8m_en => clk_cnt[2].ENA
clk8m_en => clk_cnt[1].ENA
clk8m_en => clk_cnt[0].ENA
clk8m_en => data_clk.ENA
clk8m_en => index_pulse_cnt[1].ENA
clk8m_en => index_pulse_cnt[2].ENA
clk8m_en => index_pulse_cnt[3].ENA
clk8m_en => index_pulse_cnt[4].ENA
clk8m_en => index_pulse_cnt[5].ENA
clk8m_en => index_pulse_cnt[6].ENA
clk8m_en => index_pulse_cnt[7].ENA
clk8m_en => index_pulse_cnt[8].ENA
clk8m_en => index_pulse_cnt[9].ENA
clk8m_en => index_pulse_cnt[10].ENA
clk8m_en => index_pulse_cnt[11].ENA
clk8m_en => index_pulse_cnt[12].ENA
clk8m_en => index_pulse_cnt[13].ENA
clk8m_en => index_pulse_cnt[14].ENA
clk8m_en => index_pulse_cnt[15].ENA
clk8m_en => index_pulse_cnt[16].ENA
clk8m_en => index_pulse_cnt[17].ENA
clk8m_en => index_pulse_cnt[18].ENA
clk8m_en => index~reg0.ENA
select => ready.IN1
select => motor_on_sel.IN0
select => current_track[0].ENA
select => current_track[1].ENA
select => current_track[2].ENA
select => current_track[3].ENA
select => current_track[4].ENA
select => current_track[5].ENA
select => current_track[6].ENA
motor_on => motor_on_sel.IN1
step_in => always1.IN1
step_in => step_inD.DATAIN
step_out => always1.IN1
step_out => step_outD.DATAIN
sector_len[0] => Add3.IN20
sector_len[1] => Add3.IN19
sector_len[2] => Add3.IN18
sector_len[3] => Add3.IN17
sector_len[4] => Add3.IN16
sector_len[5] => Add3.IN15
sector_len[6] => Add3.IN14
sector_len[7] => Add3.IN13
sector_len[8] => Add3.IN12
sector_len[9] => Add3.IN11
sector_len[10] => ~NO_FANOUT~
sector_base => Add5.IN5
sector_base => current_sector.DATAB
spt[0] => Add5.IN10
spt[1] => Add5.IN9
spt[2] => Add5.IN8
spt[3] => Add5.IN7
spt[4] => Add5.IN6
sector_gap_len[0] => Add4.IN20
sector_gap_len[1] => Add4.IN19
sector_gap_len[2] => Add4.IN18
sector_gap_len[3] => Add4.IN17
sector_gap_len[4] => Add4.IN16
sector_gap_len[5] => Add4.IN15
sector_gap_len[6] => Add4.IN14
sector_gap_len[7] => Add4.IN13
sector_gap_len[8] => Add4.IN12
sector_gap_len[9] => Add4.IN11
hd => ready.DATAA
hd => ready.DATAA
hd => ready.DATAA
hd => ready.DATAA
fm => ready.OUTPUTSELECT
fm => ready.OUTPUTSELECT
fm => ready.OUTPUTSELECT
fm => ready.OUTPUTSELECT
fm => Equal0.IN29
fm => Equal0.IN30
fm => Equal0.IN31
fm => Add10.IN8
fm => Add9.IN16
fm => Add13.IN27
fm => Add13.IN28
fm => Add13.IN29
fm => LessThan1.IN30
fm => LessThan1.IN31
fm => LessThan1.IN32
fm => Add23.IN29
fm => Add17.IN2
fm => Add22.IN2
fm => Equal0.IN23
fm => LessThan1.IN24
fm => Add9.IN10
fm => Add10.IN5
fm => Add13.IN21
fm => Add15.IN4
fm => Add15.IN1
fm => Add16.IN3
fm => Add20.IN3
fm => Add20.IN0
dclk_en <= byte_clk_en.DB_MAX_OUTPUT_PORT_TYPE
track[0] <= current_track[0].DB_MAX_OUTPUT_PORT_TYPE
track[1] <= current_track[1].DB_MAX_OUTPUT_PORT_TYPE
track[2] <= current_track[2].DB_MAX_OUTPUT_PORT_TYPE
track[3] <= current_track[3].DB_MAX_OUTPUT_PORT_TYPE
track[4] <= current_track[4].DB_MAX_OUTPUT_PORT_TYPE
track[5] <= current_track[5].DB_MAX_OUTPUT_PORT_TYPE
track[6] <= current_track[6].DB_MAX_OUTPUT_PORT_TYPE
sector[0] <= current_sector[0].DB_MAX_OUTPUT_PORT_TYPE
sector[1] <= current_sector[1].DB_MAX_OUTPUT_PORT_TYPE
sector[2] <= current_sector[2].DB_MAX_OUTPUT_PORT_TYPE
sector[3] <= current_sector[3].DB_MAX_OUTPUT_PORT_TYPE
sector[4] <= current_sector[4].DB_MAX_OUTPUT_PORT_TYPE
sector_hdr <= sector_hdr.DB_MAX_OUTPUT_PORT_TYPE
sector_data <= sector_data.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
index <= index~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|fdc1772:FDC1772|floppy:fdd[1].floppy
clk => data_clk.CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => clk_cnt[13].CLK
clk => clk_cnt[14].CLK
clk => clk_cnt[15].CLK
clk => clk_cnt[16].CLK
clk => clk_cnt[17].CLK
clk => clk_cnt[18].CLK
clk => clk_cnt[19].CLK
clk => clk_cnt[20].CLK
clk => clk_cnt[21].CLK
clk => clk_cnt[22].CLK
clk => clk_cnt[23].CLK
clk => clk_cnt[24].CLK
clk => clk_cnt[25].CLK
clk => clk_cnt[26].CLK
clk => clk_cnt[27].CLK
clk => clk_cnt[28].CLK
clk => clk_cnt[29].CLK
clk => clk_cnt[30].CLK
clk => clk_cnt[31].CLK
clk => data_clk_en.CLK
clk => rate[0].CLK
clk => rate[1].CLK
clk => rate[2].CLK
clk => rate[3].CLK
clk => rate[4].CLK
clk => rate[5].CLK
clk => rate[6].CLK
clk => rate[7].CLK
clk => rate[8].CLK
clk => rate[9].CLK
clk => rate[10].CLK
clk => rate[11].CLK
clk => rate[12].CLK
clk => rate[13].CLK
clk => rate[14].CLK
clk => rate[15].CLK
clk => rate[16].CLK
clk => rate[17].CLK
clk => rate[18].CLK
clk => rate[19].CLK
clk => rate[20].CLK
clk => rate[21].CLK
clk => rate[22].CLK
clk => rate[23].CLK
clk => rate[24].CLK
clk => rate[25].CLK
clk => rate[26].CLK
clk => rate[27].CLK
clk => rate[28].CLK
clk => rate[29].CLK
clk => rate[30].CLK
clk => rate[31].CLK
clk => spin_up_counter[0].CLK
clk => spin_up_counter[1].CLK
clk => spin_up_counter[2].CLK
clk => spin_up_counter[3].CLK
clk => spin_up_counter[4].CLK
clk => spin_up_counter[5].CLK
clk => spin_up_counter[6].CLK
clk => spin_up_counter[7].CLK
clk => spin_up_counter[8].CLK
clk => spin_up_counter[9].CLK
clk => spin_up_counter[10].CLK
clk => spin_up_counter[11].CLK
clk => spin_up_counter[12].CLK
clk => spin_up_counter[13].CLK
clk => spin_up_counter[14].CLK
clk => spin_up_counter[15].CLK
clk => spin_up_counter[16].CLK
clk => spin_up_counter[17].CLK
clk => spin_up_counter[18].CLK
clk => spin_up_counter[19].CLK
clk => spin_up_counter[20].CLK
clk => spin_up_counter[21].CLK
clk => spin_up_counter[22].CLK
clk => spin_up_counter[23].CLK
clk => spin_up_counter[24].CLK
clk => spin_up_counter[25].CLK
clk => spin_up_counter[26].CLK
clk => spin_up_counter[27].CLK
clk => spin_up_counter[28].CLK
clk => spin_up_counter[29].CLK
clk => spin_up_counter[30].CLK
clk => spin_up_counter[31].CLK
clk => motor_onD.CLK
clk => clk_cnt2[0].CLK
clk => clk_cnt2[1].CLK
clk => clk_cnt2[2].CLK
clk => byte_clk_en.CLK
clk => byte_cnt[0].CLK
clk => byte_cnt[1].CLK
clk => byte_cnt[2].CLK
clk => byte_cnt[3].CLK
clk => byte_cnt[4].CLK
clk => byte_cnt[5].CLK
clk => byte_cnt[6].CLK
clk => byte_cnt[7].CLK
clk => byte_cnt[8].CLK
clk => byte_cnt[9].CLK
clk => byte_cnt[10].CLK
clk => byte_cnt[11].CLK
clk => byte_cnt[12].CLK
clk => byte_cnt[13].CLK
clk => byte_cnt[14].CLK
clk => index_pulse_start.CLK
clk => current_sector[0].CLK
clk => current_sector[1].CLK
clk => current_sector[2].CLK
clk => current_sector[3].CLK
clk => current_sector[4].CLK
clk => sec_byte_cnt[0].CLK
clk => sec_byte_cnt[1].CLK
clk => sec_byte_cnt[2].CLK
clk => sec_byte_cnt[3].CLK
clk => sec_byte_cnt[4].CLK
clk => sec_byte_cnt[5].CLK
clk => sec_byte_cnt[6].CLK
clk => sec_byte_cnt[7].CLK
clk => sec_byte_cnt[8].CLK
clk => sec_byte_cnt[9].CLK
clk => current_track[0].CLK
clk => current_track[1].CLK
clk => current_track[2].CLK
clk => current_track[3].CLK
clk => current_track[4].CLK
clk => current_track[5].CLK
clk => current_track[6].CLK
clk => step_outD.CLK
clk => step_inD.CLK
clk => index_pulse_cnt[0].CLK
clk => index_pulse_cnt[1].CLK
clk => index_pulse_cnt[2].CLK
clk => index_pulse_cnt[3].CLK
clk => index_pulse_cnt[4].CLK
clk => index_pulse_cnt[5].CLK
clk => index_pulse_cnt[6].CLK
clk => index_pulse_cnt[7].CLK
clk => index_pulse_cnt[8].CLK
clk => index_pulse_cnt[9].CLK
clk => index_pulse_cnt[10].CLK
clk => index_pulse_cnt[11].CLK
clk => index_pulse_cnt[12].CLK
clk => index_pulse_cnt[13].CLK
clk => index_pulse_cnt[14].CLK
clk => index_pulse_cnt[15].CLK
clk => index_pulse_cnt[16].CLK
clk => index_pulse_cnt[17].CLK
clk => index_pulse_cnt[18].CLK
clk => index~reg0.CLK
clk => sec_state~1.DATAIN
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => spin_up_counter.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => rate.OUTPUTSELECT
clk8m_en => data_clk_en.OUTPUTSELECT
clk8m_en => clk_cnt[31].ENA
clk8m_en => clk_cnt[30].ENA
clk8m_en => clk_cnt[29].ENA
clk8m_en => clk_cnt[28].ENA
clk8m_en => clk_cnt[27].ENA
clk8m_en => clk_cnt[26].ENA
clk8m_en => clk_cnt[25].ENA
clk8m_en => clk_cnt[24].ENA
clk8m_en => clk_cnt[23].ENA
clk8m_en => clk_cnt[22].ENA
clk8m_en => clk_cnt[21].ENA
clk8m_en => clk_cnt[20].ENA
clk8m_en => clk_cnt[19].ENA
clk8m_en => clk_cnt[18].ENA
clk8m_en => clk_cnt[17].ENA
clk8m_en => clk_cnt[16].ENA
clk8m_en => index_pulse_cnt[0].ENA
clk8m_en => clk_cnt[15].ENA
clk8m_en => clk_cnt[14].ENA
clk8m_en => clk_cnt[13].ENA
clk8m_en => clk_cnt[12].ENA
clk8m_en => clk_cnt[11].ENA
clk8m_en => clk_cnt[10].ENA
clk8m_en => clk_cnt[9].ENA
clk8m_en => clk_cnt[8].ENA
clk8m_en => clk_cnt[7].ENA
clk8m_en => clk_cnt[6].ENA
clk8m_en => clk_cnt[5].ENA
clk8m_en => clk_cnt[4].ENA
clk8m_en => clk_cnt[3].ENA
clk8m_en => clk_cnt[2].ENA
clk8m_en => clk_cnt[1].ENA
clk8m_en => clk_cnt[0].ENA
clk8m_en => data_clk.ENA
clk8m_en => index_pulse_cnt[1].ENA
clk8m_en => index_pulse_cnt[2].ENA
clk8m_en => index_pulse_cnt[3].ENA
clk8m_en => index_pulse_cnt[4].ENA
clk8m_en => index_pulse_cnt[5].ENA
clk8m_en => index_pulse_cnt[6].ENA
clk8m_en => index_pulse_cnt[7].ENA
clk8m_en => index_pulse_cnt[8].ENA
clk8m_en => index_pulse_cnt[9].ENA
clk8m_en => index_pulse_cnt[10].ENA
clk8m_en => index_pulse_cnt[11].ENA
clk8m_en => index_pulse_cnt[12].ENA
clk8m_en => index_pulse_cnt[13].ENA
clk8m_en => index_pulse_cnt[14].ENA
clk8m_en => index_pulse_cnt[15].ENA
clk8m_en => index_pulse_cnt[16].ENA
clk8m_en => index_pulse_cnt[17].ENA
clk8m_en => index_pulse_cnt[18].ENA
clk8m_en => index~reg0.ENA
select => ready.IN1
select => motor_on_sel.IN0
select => current_track[0].ENA
select => current_track[1].ENA
select => current_track[2].ENA
select => current_track[3].ENA
select => current_track[4].ENA
select => current_track[5].ENA
select => current_track[6].ENA
motor_on => motor_on_sel.IN1
step_in => always1.IN1
step_in => step_inD.DATAIN
step_out => always1.IN1
step_out => step_outD.DATAIN
sector_len[0] => Add3.IN20
sector_len[1] => Add3.IN19
sector_len[2] => Add3.IN18
sector_len[3] => Add3.IN17
sector_len[4] => Add3.IN16
sector_len[5] => Add3.IN15
sector_len[6] => Add3.IN14
sector_len[7] => Add3.IN13
sector_len[8] => Add3.IN12
sector_len[9] => Add3.IN11
sector_len[10] => ~NO_FANOUT~
sector_base => Add5.IN5
sector_base => current_sector.DATAB
spt[0] => Add5.IN10
spt[1] => Add5.IN9
spt[2] => Add5.IN8
spt[3] => Add5.IN7
spt[4] => Add5.IN6
sector_gap_len[0] => Add4.IN20
sector_gap_len[1] => Add4.IN19
sector_gap_len[2] => Add4.IN18
sector_gap_len[3] => Add4.IN17
sector_gap_len[4] => Add4.IN16
sector_gap_len[5] => Add4.IN15
sector_gap_len[6] => Add4.IN14
sector_gap_len[7] => Add4.IN13
sector_gap_len[8] => Add4.IN12
sector_gap_len[9] => Add4.IN11
hd => ready.DATAA
hd => ready.DATAA
hd => ready.DATAA
hd => ready.DATAA
fm => ready.OUTPUTSELECT
fm => ready.OUTPUTSELECT
fm => ready.OUTPUTSELECT
fm => ready.OUTPUTSELECT
fm => Equal0.IN29
fm => Equal0.IN30
fm => Equal0.IN31
fm => Add10.IN8
fm => Add9.IN16
fm => Add13.IN27
fm => Add13.IN28
fm => Add13.IN29
fm => LessThan1.IN30
fm => LessThan1.IN31
fm => LessThan1.IN32
fm => Add23.IN29
fm => Add17.IN2
fm => Add22.IN2
fm => Equal0.IN23
fm => LessThan1.IN24
fm => Add9.IN10
fm => Add10.IN5
fm => Add13.IN21
fm => Add15.IN4
fm => Add15.IN1
fm => Add16.IN3
fm => Add20.IN3
fm => Add20.IN0
dclk_en <= byte_clk_en.DB_MAX_OUTPUT_PORT_TYPE
track[0] <= current_track[0].DB_MAX_OUTPUT_PORT_TYPE
track[1] <= current_track[1].DB_MAX_OUTPUT_PORT_TYPE
track[2] <= current_track[2].DB_MAX_OUTPUT_PORT_TYPE
track[3] <= current_track[3].DB_MAX_OUTPUT_PORT_TYPE
track[4] <= current_track[4].DB_MAX_OUTPUT_PORT_TYPE
track[5] <= current_track[5].DB_MAX_OUTPUT_PORT_TYPE
track[6] <= current_track[6].DB_MAX_OUTPUT_PORT_TYPE
sector[0] <= current_sector[0].DB_MAX_OUTPUT_PORT_TYPE
sector[1] <= current_sector[1].DB_MAX_OUTPUT_PORT_TYPE
sector[2] <= current_sector[2].DB_MAX_OUTPUT_PORT_TYPE
sector[3] <= current_sector[3].DB_MAX_OUTPUT_PORT_TYPE
sector[4] <= current_sector[4].DB_MAX_OUTPUT_PORT_TYPE
sector_hdr <= sector_hdr.DB_MAX_OUTPUT_PORT_TYPE
sector_data <= sector_data.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
index <= index~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|bbc:BBC|fdc1772:FDC1772|fdc1772_dpram:fifo
clock => ram.we_a.CLK
clock => ram.waddr_a[9].CLK
clock => ram.waddr_a[8].CLK
clock => ram.waddr_a[7].CLK
clock => ram.waddr_a[6].CLK
clock => ram.waddr_a[5].CLK
clock => ram.waddr_a[4].CLK
clock => ram.waddr_a[3].CLK
clock => ram.waddr_a[2].CLK
clock => ram.waddr_a[1].CLK
clock => ram.waddr_a[0].CLK
clock => ram.data_a[7].CLK
clock => ram.data_a[6].CLK
clock => ram.data_a[5].CLK
clock => ram.data_a[4].CLK
clock => ram.data_a[3].CLK
clock => ram.data_a[2].CLK
clock => ram.data_a[1].CLK
clock => ram.data_a[0].CLK
clock => ram.we_b.CLK
clock => ram.waddr_b[9].CLK
clock => ram.waddr_b[8].CLK
clock => ram.waddr_b[7].CLK
clock => ram.waddr_b[6].CLK
clock => ram.waddr_b[5].CLK
clock => ram.waddr_b[4].CLK
clock => ram.waddr_b[3].CLK
clock => ram.waddr_b[2].CLK
clock => ram.waddr_b[1].CLK
clock => ram.waddr_b[0].CLK
clock => ram.data_b[7].CLK
clock => ram.data_b[6].CLK
clock => ram.data_b[5].CLK
clock => ram.data_b[4].CLK
clock => ram.data_b[3].CLK
clock => ram.data_b[2].CLK
clock => ram.data_b[1].CLK
clock => ram.data_b[0].CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram.waddr_a[7].DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram.waddr_a[8].DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_a[9] => ram.waddr_a[9].DATAIN
address_a[9] => ram.WADDR9
address_a[9] => ram.RADDR9
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
wren_a => ram.we_a.DATAIN
wren_a => ram.WE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram.waddr_b[7].DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram.waddr_b[8].DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
address_b[9] => ram.waddr_b[9].DATAIN
address_b[9] => ram.PORTBWADDR9
address_b[9] => ram.PORTBRADDR9
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
wren_b => ram.we_b.DATAIN
wren_b => ram.PORTBWE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|sdram:sdram
sd_data[0] <> sd_data[0]
sd_data[1] <> sd_data[1]
sd_data[2] <> sd_data[2]
sd_data[3] <> sd_data[3]
sd_data[4] <> sd_data[4]
sd_data[5] <> sd_data[5]
sd_data[6] <> sd_data[6]
sd_data[7] <> sd_data[7]
sd_data[8] <> sd_data[8]
sd_data[9] <> sd_data[9]
sd_data[10] <> sd_data[10]
sd_data[11] <> sd_data[11]
sd_data[12] <> sd_data[12]
sd_data[13] <> sd_data[13]
sd_data[14] <> sd_data[14]
sd_data[15] <> sd_data[15]
sd_addr[0] <= sd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[1] <= sd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[2] <= sd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[3] <= sd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[4] <= sd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[5] <= sd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[6] <= sd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[7] <= sd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[8] <= sd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[9] <= sd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[10] <= sd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[11] <= sd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[12] <= sd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dqm[0] <= sd_dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dqm[1] <= sd_dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ba[0] <= sd_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ba[1] <= sd_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cs <= sd_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
sd_we <= sd_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
sd_ras <= sd_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
sd_cas <= sd_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
init => reset.OUTPUTSELECT
init => reset.OUTPUTSELECT
init => reset.OUTPUTSELECT
init => reset.OUTPUTSELECT
init => reset.OUTPUTSELECT
clk => cpu_do[0]~reg0.CLK
clk => cpu_do[1]~reg0.CLK
clk => cpu_do[2]~reg0.CLK
clk => cpu_do[3]~reg0.CLK
clk => cpu_do[4]~reg0.CLK
clk => cpu_do[5]~reg0.CLK
clk => cpu_do[6]~reg0.CLK
clk => cpu_do[7]~reg0.CLK
clk => sd_addr[0]~reg0.CLK
clk => sd_addr[1]~reg0.CLK
clk => sd_addr[2]~reg0.CLK
clk => sd_addr[3]~reg0.CLK
clk => sd_addr[4]~reg0.CLK
clk => sd_addr[5]~reg0.CLK
clk => sd_addr[6]~reg0.CLK
clk => sd_addr[7]~reg0.CLK
clk => sd_addr[8]~reg0.CLK
clk => sd_addr[9]~reg0.CLK
clk => sd_addr[10]~reg0.CLK
clk => sd_addr[11]~reg0.CLK
clk => sd_addr[12]~reg0.CLK
clk => sd_dqm[0]~reg0.CLK
clk => sd_dqm[1]~reg0.CLK
clk => sd_ba[0]~reg0.CLK
clk => sd_ba[1]~reg0.CLK
clk => sd_data[0]~reg0.CLK
clk => sd_data[0]~en.CLK
clk => sd_data[1]~reg0.CLK
clk => sd_data[1]~en.CLK
clk => sd_data[2]~reg0.CLK
clk => sd_data[2]~en.CLK
clk => sd_data[3]~reg0.CLK
clk => sd_data[3]~en.CLK
clk => sd_data[4]~reg0.CLK
clk => sd_data[4]~en.CLK
clk => sd_data[5]~reg0.CLK
clk => sd_data[5]~en.CLK
clk => sd_data[6]~reg0.CLK
clk => sd_data[6]~en.CLK
clk => sd_data[7]~reg0.CLK
clk => sd_data[7]~en.CLK
clk => sd_data[8]~reg0.CLK
clk => sd_data[8]~en.CLK
clk => sd_data[9]~reg0.CLK
clk => sd_data[9]~en.CLK
clk => sd_data[10]~reg0.CLK
clk => sd_data[10]~en.CLK
clk => sd_data[11]~reg0.CLK
clk => sd_data[11]~en.CLK
clk => sd_data[12]~reg0.CLK
clk => sd_data[12]~en.CLK
clk => sd_data[13]~reg0.CLK
clk => sd_data[13]~en.CLK
clk => sd_data[14]~reg0.CLK
clk => sd_data[14]~en.CLK
clk => sd_data[15]~reg0.CLK
clk => sd_data[15]~en.CLK
clk => sd_cmd[0].CLK
clk => sd_cmd[1].CLK
clk => sd_cmd[2].CLK
clk => sd_cmd[3].CLK
clk => reset[0].CLK
clk => reset[1].CLK
clk => reset[2].CLK
clk => reset[3].CLK
clk => reset[4].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => cpu_cyc.CLK
clk => vid_cyc.CLK
sync => vid_cyc.OUTPUTSELECT
sync => cpu_cyc.OUTPUTSELECT
sync => q.OUTPUTSELECT
sync => q.OUTPUTSELECT
sync => q.OUTPUTSELECT
sync => q.OUTPUTSELECT
ready <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
vid_blnk => always2.IN1
cpu_di[0] => sd_data[0]~reg0.DATAIN
cpu_di[0] => sd_data[8]~reg0.DATAIN
cpu_di[1] => sd_data[1]~reg0.DATAIN
cpu_di[1] => sd_data[9]~reg0.DATAIN
cpu_di[2] => sd_data[2]~reg0.DATAIN
cpu_di[2] => sd_data[10]~reg0.DATAIN
cpu_di[3] => sd_data[3]~reg0.DATAIN
cpu_di[3] => sd_data[11]~reg0.DATAIN
cpu_di[4] => sd_data[4]~reg0.DATAIN
cpu_di[4] => sd_data[12]~reg0.DATAIN
cpu_di[5] => sd_data[5]~reg0.DATAIN
cpu_di[5] => sd_data[13]~reg0.DATAIN
cpu_di[6] => sd_data[6]~reg0.DATAIN
cpu_di[6] => sd_data[14]~reg0.DATAIN
cpu_di[7] => sd_data[7]~reg0.DATAIN
cpu_di[7] => sd_data[15]~reg0.DATAIN
cpu_adr[0] => sd_dqm.DATAB
cpu_adr[0] => cpu_do.OUTPUTSELECT
cpu_adr[0] => cpu_do.OUTPUTSELECT
cpu_adr[0] => cpu_do.OUTPUTSELECT
cpu_adr[0] => cpu_do.OUTPUTSELECT
cpu_adr[0] => cpu_do.OUTPUTSELECT
cpu_adr[0] => cpu_do.OUTPUTSELECT
cpu_adr[0] => cpu_do.OUTPUTSELECT
cpu_adr[0] => cpu_do.OUTPUTSELECT
cpu_adr[0] => sd_dqm.DATAB
cpu_adr[1] => sd_addr.DATAB
cpu_adr[2] => sd_addr.DATAB
cpu_adr[3] => sd_addr.DATAB
cpu_adr[4] => sd_addr.DATAB
cpu_adr[5] => sd_addr.DATAB
cpu_adr[6] => sd_addr.DATAB
cpu_adr[7] => sd_addr.DATAB
cpu_adr[8] => sd_addr.DATAB
cpu_adr[9] => sd_addr.DATAB
cpu_adr[10] => sd_addr.DATAB
cpu_adr[11] => sd_addr.DATAB
cpu_adr[12] => sd_addr.DATAB
cpu_adr[13] => sd_addr.DATAB
cpu_adr[14] => sd_addr.DATAB
cpu_adr[15] => sd_addr.DATAB
cpu_adr[16] => sd_addr.DATAB
cpu_adr[17] => sd_addr.DATAB
cpu_adr[18] => sd_addr.DATAB
cpu_adr[19] => sd_addr.DATAB
cpu_adr[20] => sd_addr.DATAB
cpu_adr[21] => sd_addr.DATAB
cpu_adr[22] => sd_ba.DATAB
cpu_adr[23] => sd_ba.DATAB
cpu_adr[24] => sd_addr.DATAB
cpu_do[0] <= cpu_do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_do[1] <= cpu_do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_do[2] <= cpu_do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_do[3] <= cpu_do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_do[4] <= cpu_do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_do[5] <= cpu_do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_do[6] <= cpu_do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_do[7] <= cpu_do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_we => sd_data[0].IN1
cpu_we => sd_cmd.DATAB


|poseidon_top|bbc_mist_top:guest|audio:AUDIO
rst => rst.IN2
clk => clk.IN2
audio_data_r[0] => audio_data_r[0].IN1
audio_data_r[1] => audio_data_r[1].IN1
audio_data_r[2] => audio_data_r[2].IN1
audio_data_r[3] => audio_data_r[3].IN1
audio_data_r[4] => audio_data_r[4].IN1
audio_data_r[5] => audio_data_r[5].IN1
audio_data_r[6] => audio_data_r[6].IN1
audio_data_r[7] => audio_data_r[7].IN1
audio_data_r[8] => audio_data_r[8].IN1
audio_data_r[9] => audio_data_r[9].IN1
audio_data_r[10] => audio_data_r[10].IN1
audio_data_r[11] => audio_data_r[11].IN1
audio_data_r[12] => audio_data_r[12].IN1
audio_data_r[13] => audio_data_r[13].IN1
audio_data_r[14] => audio_data_r[14].IN1
audio_data_r[15] => audio_data_r[15].IN1
audio_data_l[0] => audio_data_l[0].IN1
audio_data_l[1] => audio_data_l[1].IN1
audio_data_l[2] => audio_data_l[2].IN1
audio_data_l[3] => audio_data_l[3].IN1
audio_data_l[4] => audio_data_l[4].IN1
audio_data_l[5] => audio_data_l[5].IN1
audio_data_l[6] => audio_data_l[6].IN1
audio_data_l[7] => audio_data_l[7].IN1
audio_data_l[8] => audio_data_l[8].IN1
audio_data_l[9] => audio_data_l[9].IN1
audio_data_l[10] => audio_data_l[10].IN1
audio_data_l[11] => audio_data_l[11].IN1
audio_data_l[12] => audio_data_l[12].IN1
audio_data_l[13] => audio_data_l[13].IN1
audio_data_l[14] => audio_data_l[14].IN1
audio_data_l[15] => audio_data_l[15].IN1
audio_r <= sigma_delta_dac:sigma_delta_dac_r.DACout
audio_l <= sigma_delta_dac:sigma_delta_dac_l.DACout


|poseidon_top|bbc_mist_top:guest|audio:AUDIO|sigma_delta_dac:sigma_delta_dac_l
DACout <= DACout~reg0.DB_MAX_OUTPUT_PORT_TYPE
DACin[0] => Add0.IN34
DACin[1] => Add0.IN33
DACin[2] => Add0.IN32
DACin[3] => Add0.IN31
DACin[4] => Add0.IN30
DACin[5] => Add0.IN29
DACin[6] => Add0.IN28
DACin[7] => Add0.IN27
DACin[8] => Add0.IN26
DACin[9] => Add0.IN25
DACin[10] => Add0.IN24
DACin[11] => Add0.IN23
DACin[12] => Add0.IN22
DACin[13] => Add0.IN21
DACin[14] => Add0.IN20
DACin[15] => Add0.IN19
CLK => DACout~reg0.CLK
CLK => SigmaLatch[0].CLK
CLK => SigmaLatch[1].CLK
CLK => SigmaLatch[2].CLK
CLK => SigmaLatch[3].CLK
CLK => SigmaLatch[4].CLK
CLK => SigmaLatch[5].CLK
CLK => SigmaLatch[6].CLK
CLK => SigmaLatch[7].CLK
CLK => SigmaLatch[8].CLK
CLK => SigmaLatch[9].CLK
CLK => SigmaLatch[10].CLK
CLK => SigmaLatch[11].CLK
CLK => SigmaLatch[12].CLK
CLK => SigmaLatch[13].CLK
CLK => SigmaLatch[14].CLK
CLK => SigmaLatch[15].CLK
CLK => SigmaLatch[16].CLK
CLK => SigmaLatch[17].CLK
RESET => DACout~reg0.ACLR
RESET => SigmaLatch[0].ACLR
RESET => SigmaLatch[1].ACLR
RESET => SigmaLatch[2].ACLR
RESET => SigmaLatch[3].ACLR
RESET => SigmaLatch[4].ACLR
RESET => SigmaLatch[5].ACLR
RESET => SigmaLatch[6].ACLR
RESET => SigmaLatch[7].ACLR
RESET => SigmaLatch[8].ACLR
RESET => SigmaLatch[9].ACLR
RESET => SigmaLatch[10].ACLR
RESET => SigmaLatch[11].ACLR
RESET => SigmaLatch[12].ACLR
RESET => SigmaLatch[13].ACLR
RESET => SigmaLatch[14].ACLR
RESET => SigmaLatch[15].ACLR
RESET => SigmaLatch[16].PRESET
RESET => SigmaLatch[17].ACLR


|poseidon_top|bbc_mist_top:guest|audio:AUDIO|sigma_delta_dac:sigma_delta_dac_r
DACout <= DACout~reg0.DB_MAX_OUTPUT_PORT_TYPE
DACin[0] => Add0.IN34
DACin[1] => Add0.IN33
DACin[2] => Add0.IN32
DACin[3] => Add0.IN31
DACin[4] => Add0.IN30
DACin[5] => Add0.IN29
DACin[6] => Add0.IN28
DACin[7] => Add0.IN27
DACin[8] => Add0.IN26
DACin[9] => Add0.IN25
DACin[10] => Add0.IN24
DACin[11] => Add0.IN23
DACin[12] => Add0.IN22
DACin[13] => Add0.IN21
DACin[14] => Add0.IN20
DACin[15] => Add0.IN19
CLK => DACout~reg0.CLK
CLK => SigmaLatch[0].CLK
CLK => SigmaLatch[1].CLK
CLK => SigmaLatch[2].CLK
CLK => SigmaLatch[3].CLK
CLK => SigmaLatch[4].CLK
CLK => SigmaLatch[5].CLK
CLK => SigmaLatch[6].CLK
CLK => SigmaLatch[7].CLK
CLK => SigmaLatch[8].CLK
CLK => SigmaLatch[9].CLK
CLK => SigmaLatch[10].CLK
CLK => SigmaLatch[11].CLK
CLK => SigmaLatch[12].CLK
CLK => SigmaLatch[13].CLK
CLK => SigmaLatch[14].CLK
CLK => SigmaLatch[15].CLK
CLK => SigmaLatch[16].CLK
CLK => SigmaLatch[17].CLK
RESET => DACout~reg0.ACLR
RESET => SigmaLatch[0].ACLR
RESET => SigmaLatch[1].ACLR
RESET => SigmaLatch[2].ACLR
RESET => SigmaLatch[3].ACLR
RESET => SigmaLatch[4].ACLR
RESET => SigmaLatch[5].ACLR
RESET => SigmaLatch[6].ACLR
RESET => SigmaLatch[7].ACLR
RESET => SigmaLatch[8].ACLR
RESET => SigmaLatch[9].ACLR
RESET => SigmaLatch[10].ACLR
RESET => SigmaLatch[11].ACLR
RESET => SigmaLatch[12].ACLR
RESET => SigmaLatch[13].ACLR
RESET => SigmaLatch[14].ACLR
RESET => SigmaLatch[15].ACLR
RESET => SigmaLatch[16].PRESET
RESET => SigmaLatch[17].ACLR


|poseidon_top|bbc_mist_top:guest|osd:osd
clk_sys => osd_de.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => v_osd_end[0].CLK
clk_sys => v_osd_end[1].CLK
clk_sys => v_osd_end[2].CLK
clk_sys => v_osd_end[3].CLK
clk_sys => v_osd_end[4].CLK
clk_sys => v_osd_end[5].CLK
clk_sys => v_osd_end[6].CLK
clk_sys => v_osd_end[7].CLK
clk_sys => v_osd_end[8].CLK
clk_sys => v_osd_end[9].CLK
clk_sys => v_osd_end[10].CLK
clk_sys => v_osd_start[0].CLK
clk_sys => v_osd_start[1].CLK
clk_sys => v_osd_start[2].CLK
clk_sys => v_osd_start[3].CLK
clk_sys => v_osd_start[4].CLK
clk_sys => v_osd_start[5].CLK
clk_sys => v_osd_start[6].CLK
clk_sys => v_osd_start[7].CLK
clk_sys => v_osd_start[8].CLK
clk_sys => v_osd_start[9].CLK
clk_sys => v_osd_start[10].CLK
clk_sys => h_osd_end[0].CLK
clk_sys => h_osd_end[1].CLK
clk_sys => h_osd_end[2].CLK
clk_sys => h_osd_end[3].CLK
clk_sys => h_osd_end[4].CLK
clk_sys => h_osd_end[5].CLK
clk_sys => h_osd_end[6].CLK
clk_sys => h_osd_end[7].CLK
clk_sys => h_osd_end[8].CLK
clk_sys => h_osd_end[9].CLK
clk_sys => h_osd_end[10].CLK
clk_sys => h_osd_start[0].CLK
clk_sys => h_osd_start[1].CLK
clk_sys => h_osd_start[2].CLK
clk_sys => h_osd_start[3].CLK
clk_sys => h_osd_start[4].CLK
clk_sys => h_osd_start[5].CLK
clk_sys => h_osd_start[6].CLK
clk_sys => h_osd_start[7].CLK
clk_sys => h_osd_start[8].CLK
clk_sys => h_osd_start[9].CLK
clk_sys => h_osd_start[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_low[10].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vs_high[10].CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => v_cnt[10].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_low[10].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => hs_high[10].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => h_cnt[10].CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => auto_ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
ce => ~NO_FANOUT~
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => always2.IN1
HSync => osd_de.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => always2.IN1
HSync => hsD.DATAIN
VSync => always2.IN1
VSync => osd_de.IN1
VSync => always2.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|mist_video:mist_video
clk_sys => clk_sys.IN3
SPI_SCK => SPI_SCK.IN1
SPI_SS3 => SPI_SS3.IN1
SPI_DI => SPI_DI.IN1
scanlines[0] => scanlines[0].IN1
scanlines[1] => scanlines[1].IN1
ce_divider => ce_x1.OUTPUTSELECT
ce_divider => ce_x2.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => comb.OUTPUTSELECT
scandoubler_disable => VGA_VS.IN0
no_csync => VGA_VS.IN1
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_R.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_G.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_B.OUTPUTSELECT
ypbpr => VGA_VS.IN1
rotate[0] => rotate[0].IN1
rotate[1] => rotate[1].IN1
blend => blend.IN1
R[0] => R[0].IN1
G[0] => G[0].IN1
B[0] => B[0].IN1
HSync => HSync.IN1
VSync => VSync.IN1
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|mist_video:mist_video|scandoubler:scandoubler
clk_sys => sd_buffer.we_a.CLK
clk_sys => sd_buffer.waddr_a[10].CLK
clk_sys => sd_buffer.waddr_a[9].CLK
clk_sys => sd_buffer.waddr_a[8].CLK
clk_sys => sd_buffer.waddr_a[7].CLK
clk_sys => sd_buffer.waddr_a[6].CLK
clk_sys => sd_buffer.waddr_a[5].CLK
clk_sys => sd_buffer.waddr_a[4].CLK
clk_sys => sd_buffer.waddr_a[3].CLK
clk_sys => sd_buffer.waddr_a[2].CLK
clk_sys => sd_buffer.waddr_a[1].CLK
clk_sys => sd_buffer.waddr_a[0].CLK
clk_sys => sd_buffer.data_a[2].CLK
clk_sys => sd_buffer.data_a[1].CLK
clk_sys => sd_buffer.data_a[0].CLK
clk_sys => sd_out[0].CLK
clk_sys => sd_out[1].CLK
clk_sys => sd_out[2].CLK
clk_sys => hs_sd.CLK
clk_sys => sd_hcnt[0].CLK
clk_sys => sd_hcnt[1].CLK
clk_sys => sd_hcnt[2].CLK
clk_sys => sd_hcnt[3].CLK
clk_sys => sd_hcnt[4].CLK
clk_sys => sd_hcnt[5].CLK
clk_sys => sd_hcnt[6].CLK
clk_sys => sd_hcnt[7].CLK
clk_sys => sd_hcnt[8].CLK
clk_sys => sd_hcnt[9].CLK
clk_sys => hsD~reg1.CLK
clk_sys => line_toggle.CLK
clk_sys => vsD.CLK
clk_sys => hs_rise[0].CLK
clk_sys => hs_rise[1].CLK
clk_sys => hs_rise[2].CLK
clk_sys => hs_rise[3].CLK
clk_sys => hs_rise[4].CLK
clk_sys => hs_rise[5].CLK
clk_sys => hs_rise[6].CLK
clk_sys => hs_rise[7].CLK
clk_sys => hs_rise[8].CLK
clk_sys => hs_rise[9].CLK
clk_sys => hcnt[0].CLK
clk_sys => hcnt[1].CLK
clk_sys => hcnt[2].CLK
clk_sys => hcnt[3].CLK
clk_sys => hcnt[4].CLK
clk_sys => hcnt[5].CLK
clk_sys => hcnt[6].CLK
clk_sys => hcnt[7].CLK
clk_sys => hcnt[8].CLK
clk_sys => hcnt[9].CLK
clk_sys => hs_max[0].CLK
clk_sys => hs_max[1].CLK
clk_sys => hs_max[2].CLK
clk_sys => hs_max[3].CLK
clk_sys => hs_max[4].CLK
clk_sys => hs_max[5].CLK
clk_sys => hs_max[6].CLK
clk_sys => hs_max[7].CLK
clk_sys => hs_max[8].CLK
clk_sys => hs_max[9].CLK
clk_sys => hsD.CLK
clk_sys => b_out[0]~reg0.CLK
clk_sys => b_out[1]~reg0.CLK
clk_sys => b_out[2]~reg0.CLK
clk_sys => b_out[3]~reg0.CLK
clk_sys => b_out[4]~reg0.CLK
clk_sys => b_out[5]~reg0.CLK
clk_sys => g_out[0]~reg0.CLK
clk_sys => g_out[1]~reg0.CLK
clk_sys => g_out[2]~reg0.CLK
clk_sys => g_out[3]~reg0.CLK
clk_sys => g_out[4]~reg0.CLK
clk_sys => g_out[5]~reg0.CLK
clk_sys => r_out[0]~reg0.CLK
clk_sys => r_out[1]~reg0.CLK
clk_sys => r_out[2]~reg0.CLK
clk_sys => r_out[3]~reg0.CLK
clk_sys => r_out[4]~reg0.CLK
clk_sys => r_out[5]~reg0.CLK
clk_sys => scanline.CLK
clk_sys => vs_out~reg0.CLK
clk_sys => hs_out~reg0.CLK
clk_sys => sd_buffer.CLK0
scanlines[0] => WideNor0.IN0
scanlines[0] => Mux0.IN4
scanlines[0] => Mux1.IN3
scanlines[0] => Mux2.IN2
scanlines[0] => Mux3.IN2
scanlines[0] => Mux4.IN2
scanlines[0] => Mux5.IN2
scanlines[0] => Mux6.IN4
scanlines[0] => Mux7.IN3
scanlines[0] => Mux8.IN2
scanlines[0] => Mux9.IN2
scanlines[0] => Mux10.IN2
scanlines[0] => Mux11.IN2
scanlines[0] => Mux12.IN4
scanlines[0] => Mux13.IN3
scanlines[0] => Mux14.IN2
scanlines[0] => Mux15.IN2
scanlines[0] => Mux16.IN2
scanlines[0] => Mux17.IN2
scanlines[1] => WideNor0.IN1
scanlines[1] => Mux0.IN3
scanlines[1] => Mux1.IN2
scanlines[1] => Mux2.IN1
scanlines[1] => Mux3.IN1
scanlines[1] => Mux4.IN1
scanlines[1] => Mux5.IN1
scanlines[1] => Mux6.IN3
scanlines[1] => Mux7.IN2
scanlines[1] => Mux8.IN1
scanlines[1] => Mux9.IN1
scanlines[1] => Mux10.IN1
scanlines[1] => Mux11.IN1
scanlines[1] => Mux12.IN3
scanlines[1] => Mux13.IN2
scanlines[1] => Mux14.IN1
scanlines[1] => Mux15.IN1
scanlines[1] => Mux16.IN1
scanlines[1] => Mux17.IN1
ce_x1 => sd_buffer.we_a.DATAIN
ce_x1 => line_toggle.ENA
ce_x1 => vsD.ENA
ce_x1 => hs_rise[0].ENA
ce_x1 => hs_rise[1].ENA
ce_x1 => hs_rise[2].ENA
ce_x1 => hs_rise[3].ENA
ce_x1 => hs_rise[4].ENA
ce_x1 => hs_rise[5].ENA
ce_x1 => hs_rise[6].ENA
ce_x1 => hs_rise[7].ENA
ce_x1 => hs_rise[8].ENA
ce_x1 => hs_rise[9].ENA
ce_x1 => hcnt[0].ENA
ce_x1 => hcnt[1].ENA
ce_x1 => hcnt[2].ENA
ce_x1 => hcnt[3].ENA
ce_x1 => hcnt[4].ENA
ce_x1 => hcnt[5].ENA
ce_x1 => hcnt[6].ENA
ce_x1 => hcnt[7].ENA
ce_x1 => hcnt[8].ENA
ce_x1 => hcnt[9].ENA
ce_x1 => hs_max[0].ENA
ce_x1 => hs_max[1].ENA
ce_x1 => hs_max[2].ENA
ce_x1 => hs_max[3].ENA
ce_x1 => hs_max[4].ENA
ce_x1 => hs_max[5].ENA
ce_x1 => hs_max[6].ENA
ce_x1 => hs_max[7].ENA
ce_x1 => hs_max[8].ENA
ce_x1 => hs_max[9].ENA
ce_x1 => hsD.ENA
ce_x1 => sd_buffer.WE
ce_x2 => sd_hcnt[2].ENA
ce_x2 => b_out[0]~reg0.ENA
ce_x2 => sd_hcnt[1].ENA
ce_x2 => sd_hcnt[0].ENA
ce_x2 => hs_sd.ENA
ce_x2 => sd_out[2].ENA
ce_x2 => sd_out[1].ENA
ce_x2 => sd_out[0].ENA
ce_x2 => sd_hcnt[3].ENA
ce_x2 => sd_hcnt[4].ENA
ce_x2 => sd_hcnt[5].ENA
ce_x2 => sd_hcnt[6].ENA
ce_x2 => sd_hcnt[7].ENA
ce_x2 => sd_hcnt[8].ENA
ce_x2 => sd_hcnt[9].ENA
ce_x2 => hsD~reg1.ENA
ce_x2 => b_out[1]~reg0.ENA
ce_x2 => b_out[2]~reg0.ENA
ce_x2 => b_out[3]~reg0.ENA
ce_x2 => b_out[4]~reg0.ENA
ce_x2 => b_out[5]~reg0.ENA
ce_x2 => g_out[0]~reg0.ENA
ce_x2 => g_out[1]~reg0.ENA
ce_x2 => g_out[2]~reg0.ENA
ce_x2 => g_out[3]~reg0.ENA
ce_x2 => g_out[4]~reg0.ENA
ce_x2 => g_out[5]~reg0.ENA
ce_x2 => r_out[0]~reg0.ENA
ce_x2 => r_out[1]~reg0.ENA
ce_x2 => r_out[2]~reg0.ENA
ce_x2 => r_out[3]~reg0.ENA
ce_x2 => r_out[4]~reg0.ENA
ce_x2 => r_out[5]~reg0.ENA
ce_x2 => scanline.ENA
ce_x2 => vs_out~reg0.ENA
ce_x2 => hs_out~reg0.ENA
hs_in => always2.IN1
hs_in => always3.IN1
hs_in => always2.IN1
hs_in => hsD~reg1.DATAIN
hs_in => hsD.DATAIN
vs_in => always1.IN1
vs_in => always2.IN1
vs_in => vsD.DATAIN
vs_in => vs_out~reg0.DATAIN
r_in[0] => sd_buffer.data_a[2].DATAIN
r_in[0] => sd_buffer.DATAIN2
g_in[0] => sd_buffer.data_a[1].DATAIN
g_in[0] => sd_buffer.DATAIN1
b_in[0] => sd_buffer.data_a[0].DATAIN
b_in[0] => sd_buffer.DATAIN
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|mist_video:mist_video|osd:osd
clk_sys => osd_de.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => v_osd_end[0].CLK
clk_sys => v_osd_end[1].CLK
clk_sys => v_osd_end[2].CLK
clk_sys => v_osd_end[3].CLK
clk_sys => v_osd_end[4].CLK
clk_sys => v_osd_end[5].CLK
clk_sys => v_osd_end[6].CLK
clk_sys => v_osd_end[7].CLK
clk_sys => v_osd_end[8].CLK
clk_sys => v_osd_end[9].CLK
clk_sys => v_osd_end[10].CLK
clk_sys => v_osd_start[0].CLK
clk_sys => v_osd_start[1].CLK
clk_sys => v_osd_start[2].CLK
clk_sys => v_osd_start[3].CLK
clk_sys => v_osd_start[4].CLK
clk_sys => v_osd_start[5].CLK
clk_sys => v_osd_start[6].CLK
clk_sys => v_osd_start[7].CLK
clk_sys => v_osd_start[8].CLK
clk_sys => v_osd_start[9].CLK
clk_sys => v_osd_start[10].CLK
clk_sys => h_osd_end[0].CLK
clk_sys => h_osd_end[1].CLK
clk_sys => h_osd_end[2].CLK
clk_sys => h_osd_end[3].CLK
clk_sys => h_osd_end[4].CLK
clk_sys => h_osd_end[5].CLK
clk_sys => h_osd_end[6].CLK
clk_sys => h_osd_end[7].CLK
clk_sys => h_osd_end[8].CLK
clk_sys => h_osd_end[9].CLK
clk_sys => h_osd_end[10].CLK
clk_sys => h_osd_start[0].CLK
clk_sys => h_osd_start[1].CLK
clk_sys => h_osd_start[2].CLK
clk_sys => h_osd_start[3].CLK
clk_sys => h_osd_start[4].CLK
clk_sys => h_osd_start[5].CLK
clk_sys => h_osd_start[6].CLK
clk_sys => h_osd_start[7].CLK
clk_sys => h_osd_start[8].CLK
clk_sys => h_osd_start[9].CLK
clk_sys => h_osd_start[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_low[10].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vs_high[10].CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => v_cnt[10].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_low[10].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => hs_high[10].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => h_cnt[10].CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => auto_ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
ce => ~NO_FANOUT~
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HSync => always2.IN1
HSync => osd_de.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => always2.IN1
HSync => hsD.DATAIN
VSync => always2.IN1
VSync => osd_de.IN1
VSync => always2.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|mist_video:mist_video|cofi:cofi
clk => green_out[0]~reg0.CLK
clk => green_out[1]~reg0.CLK
clk => green_out[2]~reg0.CLK
clk => green_out[3]~reg0.CLK
clk => green_out[4]~reg0.CLK
clk => green_out[5]~reg0.CLK
clk => blue_out[0]~reg0.CLK
clk => blue_out[1]~reg0.CLK
clk => blue_out[2]~reg0.CLK
clk => blue_out[3]~reg0.CLK
clk => blue_out[4]~reg0.CLK
clk => blue_out[5]~reg0.CLK
clk => red_out[0]~reg0.CLK
clk => red_out[1]~reg0.CLK
clk => red_out[2]~reg0.CLK
clk => red_out[3]~reg0.CLK
clk => red_out[4]~reg0.CLK
clk => red_out[5]~reg0.CLK
clk => green_last[1].CLK
clk => green_last[2].CLK
clk => green_last[3].CLK
clk => green_last[4].CLK
clk => green_last[5].CLK
clk => blue_last[1].CLK
clk => blue_last[2].CLK
clk => blue_last[3].CLK
clk => blue_last[4].CLK
clk => blue_last[5].CLK
clk => red_last[1].CLK
clk => red_last[2].CLK
clk => red_last[3].CLK
clk => red_last[4].CLK
clk => red_last[5].CLK
clk => hs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => vblank_out~reg0.CLK
clk => hblank_out~reg0.CLK
pix_ce => ce.DATAB
enable => ce.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => red_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
hblank => hblank_out~reg0.DATAIN
vblank => vblank_out~reg0.DATAIN
hs => hs_out~reg0.DATAIN
vs => vs_out~reg0.DATAIN
red[0] => color_blend.DATAB
red[0] => red_out.DATAA
red[1] => Add0.IN5
red[1] => color_blend.DATAB
red[1] => red_out.DATAA
red[1] => red_last[1].DATAIN
red[2] => Add0.IN4
red[2] => color_blend.DATAB
red[2] => red_out.DATAA
red[2] => red_last[2].DATAIN
red[3] => Add0.IN3
red[3] => color_blend.DATAB
red[3] => red_out.DATAA
red[3] => red_last[3].DATAIN
red[4] => Add0.IN2
red[4] => color_blend.DATAB
red[4] => red_out.DATAA
red[4] => red_last[4].DATAIN
red[5] => Add0.IN1
red[5] => color_blend.DATAB
red[5] => red_out.DATAA
red[5] => red_last[5].DATAIN
green[0] => color_blend.DATAB
green[0] => green_out.DATAA
green[1] => Add2.IN5
green[1] => color_blend.DATAB
green[1] => green_out.DATAA
green[1] => green_last[1].DATAIN
green[2] => Add2.IN4
green[2] => color_blend.DATAB
green[2] => green_out.DATAA
green[2] => green_last[2].DATAIN
green[3] => Add2.IN3
green[3] => color_blend.DATAB
green[3] => green_out.DATAA
green[3] => green_last[3].DATAIN
green[4] => Add2.IN2
green[4] => color_blend.DATAB
green[4] => green_out.DATAA
green[4] => green_last[4].DATAIN
green[5] => Add2.IN1
green[5] => color_blend.DATAB
green[5] => green_out.DATAA
green[5] => green_last[5].DATAIN
blue[0] => color_blend.DATAB
blue[0] => blue_out.DATAA
blue[1] => Add1.IN5
blue[1] => color_blend.DATAB
blue[1] => blue_out.DATAA
blue[1] => blue_last[1].DATAIN
blue[2] => Add1.IN4
blue[2] => color_blend.DATAB
blue[2] => blue_out.DATAA
blue[2] => blue_last[2].DATAIN
blue[3] => Add1.IN3
blue[3] => color_blend.DATAB
blue[3] => blue_out.DATAA
blue[3] => blue_last[3].DATAIN
blue[4] => Add1.IN2
blue[4] => color_blend.DATAB
blue[4] => blue_out.DATAA
blue[4] => blue_last[4].DATAIN
blue[5] => Add1.IN1
blue[5] => color_blend.DATAB
blue[5] => blue_out.DATAA
blue[5] => blue_last[5].DATAIN
hblank_out <= hblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblank_out <= vblank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|bbc_mist_top:guest|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr
red[0] => Add0.IN12
red[0] => Add2.IN15
red[0] => Add6.IN12
red[0] => Add7.IN20
red[0] => Add14.IN12
red[0] => Add15.IN16
red[0] => Add21.IN30
red[0] => Add8.IN11
red[1] => Add0.IN11
red[1] => Add2.IN14
red[1] => Add6.IN11
red[1] => Add7.IN18
red[1] => Add7.IN19
red[1] => Add14.IN10
red[1] => Add14.IN11
red[1] => Add15.IN15
red[2] => Add0.IN10
red[2] => Add2.IN13
red[2] => Add6.IN10
red[2] => Add7.IN16
red[2] => Add7.IN17
red[2] => Add14.IN8
red[2] => Add14.IN9
red[2] => Add15.IN14
red[3] => Add0.IN9
red[3] => Add2.IN12
red[3] => Add6.IN8
red[3] => Add6.IN9
red[3] => Add7.IN15
red[3] => Add14.IN6
red[3] => Add14.IN7
red[3] => Add15.IN13
red[4] => Add0.IN8
red[4] => Add2.IN11
red[4] => Add6.IN6
red[4] => Add6.IN7
red[4] => Add7.IN14
red[4] => Add14.IN4
red[4] => Add14.IN5
red[4] => Add15.IN12
red[5] => Add0.IN6
red[5] => Add0.IN7
red[5] => Add6.IN4
red[5] => Add6.IN5
red[5] => Add7.IN13
red[5] => Add14.IN2
red[5] => Add14.IN3
red[5] => Add15.IN11
green[0] => Add2.IN26
green[0] => Add5.IN27
green[0] => Add9.IN12
green[0] => Add10.IN20
green[0] => Add17.IN12
green[0] => Add18.IN18
green[0] => Add19.IN22
green[0] => Add20.IN26
green[0] => Add11.IN26
green[0] => Add21.IN5
green[1] => Add2.IN24
green[1] => Add2.IN25
green[1] => Add9.IN11
green[1] => Add10.IN19
green[1] => Add17.IN11
green[1] => Add18.IN16
green[1] => Add18.IN17
green[1] => Add19.IN21
green[1] => Add20.IN25
green[1] => Add11.IN25
green[2] => Add2.IN22
green[2] => Add2.IN23
green[2] => Add9.IN10
green[2] => Add10.IN17
green[2] => Add10.IN18
green[2] => Add17.IN9
green[2] => Add17.IN10
green[2] => Add18.IN15
green[2] => Add19.IN20
green[2] => Add20.IN24
green[3] => Add2.IN20
green[3] => Add2.IN21
green[3] => Add9.IN8
green[3] => Add9.IN9
green[3] => Add10.IN16
green[3] => Add17.IN7
green[3] => Add17.IN8
green[3] => Add18.IN14
green[3] => Add19.IN19
green[3] => Add20.IN23
green[4] => Add2.IN18
green[4] => Add2.IN19
green[4] => Add9.IN6
green[4] => Add9.IN7
green[4] => Add10.IN15
green[4] => Add17.IN5
green[4] => Add17.IN6
green[4] => Add18.IN13
green[4] => Add19.IN18
green[4] => Add20.IN22
green[5] => Add2.IN16
green[5] => Add2.IN17
green[5] => Add9.IN4
green[5] => Add9.IN5
green[5] => Add10.IN14
green[5] => Add17.IN3
green[5] => Add17.IN4
green[5] => Add18.IN12
green[5] => Add19.IN17
green[5] => Add20.IN21
blue[0] => Add3.IN12
blue[0] => Add4.IN16
blue[0] => Add5.IN30
blue[0] => Add12.IN16
blue[0] => Add13.IN26
blue[0] => Add22.IN12
blue[0] => Add23.IN32
blue[1] => Add3.IN10
blue[1] => Add3.IN11
blue[1] => Add5.IN29
blue[1] => Add12.IN15
blue[1] => Add22.IN11
blue[1] => Add23.IN31
blue[2] => Add3.IN8
blue[2] => Add3.IN9
blue[2] => Add5.IN28
blue[2] => Add12.IN14
blue[2] => Add22.IN10
blue[2] => Add23.IN30
blue[3] => Add3.IN6
blue[3] => Add3.IN7
blue[3] => Add4.IN15
blue[3] => Add12.IN13
blue[3] => Add22.IN8
blue[3] => Add22.IN9
blue[4] => Add3.IN4
blue[4] => Add3.IN5
blue[4] => Add4.IN14
blue[4] => Add12.IN12
blue[4] => Add22.IN6
blue[4] => Add22.IN7
blue[5] => Add3.IN2
blue[5] => Add3.IN3
blue[5] => Add4.IN13
blue[5] => Add12.IN11
blue[5] => Add22.IN4
blue[5] => Add22.IN5
y[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pb[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
pb[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
pb[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
pb[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
pb[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
pb[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pr[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pr[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
pr[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pr[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pr[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pr[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|poseidon_top|audio_top:audio_i2s
clk_50MHz => tcount[0].CLK
clk_50MHz => tcount[1].CLK
clk_50MHz => tcount[2].CLK
clk_50MHz => tcount[3].CLK
clk_50MHz => tcount[4].CLK
clk_50MHz => tcount[5].CLK
clk_50MHz => tcount[6].CLK
clk_50MHz => tcount[7].CLK
clk_50MHz => tcount[8].CLK
clk_50MHz => tcount[9].CLK
clk_50MHz => tcount[10].CLK
clk_50MHz => tcount[11].CLK
clk_50MHz => tcount[12].CLK
clk_50MHz => tcount[13].CLK
clk_50MHz => tcount[14].CLK
clk_50MHz => tcount[15].CLK
clk_50MHz => tcount[16].CLK
clk_50MHz => tcount[17].CLK
clk_50MHz => tcount[18].CLK
clk_50MHz => tcount[19].CLK
clk_50MHz => dac_load_R.CLK
clk_50MHz => dac_load_L.CLK
dac_MCLK <= tcount[1].DB_MAX_OUTPUT_PORT_TYPE
dac_LRCK <= tcount[9].DB_MAX_OUTPUT_PORT_TYPE
dac_SCLK <= tcount[4].DB_MAX_OUTPUT_PORT_TYPE
dac_SDIN <= dac_if:dac.SDATA
L_data[0] => dac_if:dac.L_data[0]
L_data[1] => dac_if:dac.L_data[1]
L_data[2] => dac_if:dac.L_data[2]
L_data[3] => dac_if:dac.L_data[3]
L_data[4] => dac_if:dac.L_data[4]
L_data[5] => dac_if:dac.L_data[5]
L_data[6] => dac_if:dac.L_data[6]
L_data[7] => dac_if:dac.L_data[7]
L_data[8] => dac_if:dac.L_data[8]
L_data[9] => dac_if:dac.L_data[9]
L_data[10] => dac_if:dac.L_data[10]
L_data[11] => dac_if:dac.L_data[11]
L_data[12] => dac_if:dac.L_data[12]
L_data[13] => dac_if:dac.L_data[13]
L_data[14] => dac_if:dac.L_data[14]
L_data[15] => dac_if:dac.L_data[15]
R_data[0] => dac_if:dac.R_data[0]
R_data[1] => dac_if:dac.R_data[1]
R_data[2] => dac_if:dac.R_data[2]
R_data[3] => dac_if:dac.R_data[3]
R_data[4] => dac_if:dac.R_data[4]
R_data[5] => dac_if:dac.R_data[5]
R_data[6] => dac_if:dac.R_data[6]
R_data[7] => dac_if:dac.R_data[7]
R_data[8] => dac_if:dac.R_data[8]
R_data[9] => dac_if:dac.R_data[9]
R_data[10] => dac_if:dac.R_data[10]
R_data[11] => dac_if:dac.R_data[11]
R_data[12] => dac_if:dac.R_data[12]
R_data[13] => dac_if:dac.R_data[13]
R_data[14] => dac_if:dac.R_data[14]
R_data[15] => dac_if:dac.R_data[15]


|poseidon_top|audio_top:audio_i2s|dac_if:dac
SCLK => sreg[0].CLK
SCLK => sreg[1].CLK
SCLK => sreg[2].CLK
SCLK => sreg[3].CLK
SCLK => sreg[4].CLK
SCLK => sreg[5].CLK
SCLK => sreg[6].CLK
SCLK => sreg[7].CLK
SCLK => sreg[8].CLK
SCLK => sreg[9].CLK
SCLK => sreg[10].CLK
SCLK => sreg[11].CLK
SCLK => sreg[12].CLK
SCLK => sreg[13].CLK
SCLK => sreg[14].CLK
SCLK => sreg[15].CLK
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
L_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
R_start => sreg.OUTPUTSELECT
L_data[0] => sreg.DATAB
L_data[1] => sreg.DATAB
L_data[2] => sreg.DATAB
L_data[3] => sreg.DATAB
L_data[4] => sreg.DATAB
L_data[5] => sreg.DATAB
L_data[6] => sreg.DATAB
L_data[7] => sreg.DATAB
L_data[8] => sreg.DATAB
L_data[9] => sreg.DATAB
L_data[10] => sreg.DATAB
L_data[11] => sreg.DATAB
L_data[12] => sreg.DATAB
L_data[13] => sreg.DATAB
L_data[14] => sreg.DATAB
L_data[15] => sreg.DATAB
R_data[0] => sreg.DATAB
R_data[1] => sreg.DATAB
R_data[2] => sreg.DATAB
R_data[3] => sreg.DATAB
R_data[4] => sreg.DATAB
R_data[5] => sreg.DATAB
R_data[6] => sreg.DATAB
R_data[7] => sreg.DATAB
R_data[8] => sreg.DATAB
R_data[9] => sreg.DATAB
R_data[10] => sreg.DATAB
R_data[11] => sreg.DATAB
R_data[12] => sreg.DATAB
R_data[13] => sreg.DATAB
R_data[14] => sreg.DATAB
R_data[15] => sreg.DATAB
SDATA <= sreg[15].DB_MAX_OUTPUT_PORT_TYPE


